TRACE::2020-02-24.11:47:02::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:02::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:02::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:05::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:05::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:05::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-24.11:47:08::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-02-24.11:47:08::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-24.11:47:08::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC"
		}]
}
TRACE::2020-02-24.11:47:08::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-24.11:47:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-24.11:47:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-24.11:47:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-24.11:47:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:08::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-02-24.11:47:08::SCWPlatform::Generating the sources  .
TRACE::2020-02-24.11:47:08::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-24.11:47:08::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-02-24.11:47:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-24.11:47:08::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:08::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:08::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:08::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:08::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:08::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:08::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-24.11:47:08::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-24.11:47:08::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-24.11:47:08::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-24.11:47:21::SCWPlatform::Generating sources Done.
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-02-24.11:47:21::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-02-24.11:47:21::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-02-24.11:47:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-24.11:47:21::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-24.11:47:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.11:47:21::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:21::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-24.11:47:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-24.11:47:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-24.11:47:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:21::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:21::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-24.11:47:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-24.11:47:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:22::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:22::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:22::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:22::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:22::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-24.11:47:22::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-24.11:47:25::SCWPlatform::Started generating the artifacts platform eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:47:25::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-24.11:47:25::SCWPlatform::Started generating the artifacts for system configuration eFPGA_Timers_DMA_GIC
LOG::2020-02-24.11:47:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-24.11:47:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-24.11:47:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-24.11:47:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-24.11:47:25::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-24.11:47:25::SCWSystem::Not a boot domain 
LOG::2020-02-24.11:47:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-24.11:47:25::SCWDomain::Generating domain artifcats
TRACE::2020-02-24.11:47:25::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-24.11:47:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/export/eFPGA_Timers_DMA_GIC/sw/eFPGA_Timers_DMA_GIC/qemu/
TRACE::2020-02-24.11:47:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/export/eFPGA_Timers_DMA_GIC/sw/eFPGA_Timers_DMA_GIC/standalone_domain/qemu/
TRACE::2020-02-24.11:47:25::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-24.11:47:25::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-02-24.11:47:25::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-02-24.11:47:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-24.11:47:25::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.11:47:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.11:47:25::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-24.11:47:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-24.11:47:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-24.11:47:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-02-24.11:47:25::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-24.11:47:25::SCWMssOS::Copying to export directory.
TRACE::2020-02-24.11:47:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-24.11:47:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-24.11:47:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-24.11:47:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-24.11:47:25::SCWSystem::Completed Processing the sysconfig eFPGA_Timers_DMA_GIC
LOG::2020-02-24.11:47:25::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:47:25::SCWPlatform::Started preparing the platform 
TRACE::2020-02-24.11:47:25::SCWSystem::Writing the bif file for system config eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:47:25::SCWSystem::dir created 
TRACE::2020-02-24.11:47:25::SCWSystem::Writing the bif 
TRACE::2020-02-24.11:47:25::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-24.11:47:25::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-24.11:47:25::SCWPlatform::Completed generating the platform
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f10e4003b7e4bf9155c229c1c1a5b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-24.11:47:25::SCWPlatform::updated the xpfm file.
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f10e4003b7e4bf9155c229c1c1a5b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:25::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:25::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:25::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:25::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:25::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f10e4003b7e4bf9155c229c1c1a5b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-24.11:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:26::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f10e4003b7e4bf9155c229c1c1a5b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-24.11:47:26::SCWPlatform::Clearing the existing platform
TRACE::2020-02-24.11:47:26::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-24.11:47:26::SCWBDomain::clearing the fsbl build
TRACE::2020-02-24.11:47:26::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:26::SCWSystem::Clearing the domains completed.
TRACE::2020-02-24.11:47:26::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform location is C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Removing the HwDB with name C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWReader::Active system found as  eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:47:33::SCWReader::Handling sysconfig eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:47:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-24.11:47:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-24.11:47:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-24.11:47:33::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-24.11:47:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.11:47:33::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-24.11:47:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-24.11:47:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWReader::No isolation master present  
TRACE::2020-02-24.11:47:33::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-24.11:47:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-24.11:47:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.11:47:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.11:47:33::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-24.11:47:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWReader::No isolation master present  
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::In reload Mss file.
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-24.11:47:33::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-24.11:47:33::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-24.11:47:33::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-24.11:47:33::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.11:47:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.11:47:33::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:33::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWMssOS::In reload Mss file.
TRACE::2020-02-24.11:47:34::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:34::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:34::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:34::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.11:47:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.11:47:34::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:47:34::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:47:34::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:47:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:47:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:47:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:47:34::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:47:34::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:47:34::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-02-24.11:49:05::SCWPlatform::Started generating the artifacts platform eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:49:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-24.11:49:06::SCWPlatform::Started generating the artifacts for system configuration eFPGA_Timers_DMA_GIC
LOG::2020-02-24.11:49:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-24.11:49:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-24.11:49:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-24.11:49:06::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-24.11:49:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:49:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:49:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:49:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:49:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:49:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:49:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:49:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:49:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:49:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:49:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:49:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:49:06::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-24.11:49:06::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-24.11:49:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-24.11:49:06::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl & make 
TRACE::2020-02-24.11:49:06::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-24.11:49:06::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-24.11:49:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-24.11:49:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-24.11:49:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-24.11:49:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:06::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-24.11:49:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:07::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-24.11:49:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-24.11:49:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-24.11:49:07::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-24.11:49:07::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:07::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-24.11:49:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:07::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-24.11:49:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-24.11:49:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:49:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:49:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:07::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2020-02-24.11:49:08::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:08::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-02-24.11:49:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-24.11:49:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:08::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:08::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2020-02-24.11:49:08::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:08::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-02-24.11:49:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-24.11:49:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:49:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:49:08::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:08::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:08::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2020-02-24.11:49:08::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:08::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-02-24.11:49:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-24.11:49:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:09::SCWBDomain::libsrc/gpiops_v3_6/src'

TRACE::2020-02-24.11:49:09::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:09::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-02-24.11:49:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-24.11:49:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-24.11:49:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-24.11:49:09::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:09::SCWBDomain::libsrc/gpio_v4_5/src'

TRACE::2020-02-24.11:49:09::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:09::SCWBDomain::ibsrc/gpio_v4_5/src'

TRACE::2020-02-24.11:49:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-24.11:49:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:09::SCWBDomain::libsrc/iicps_v3_10/src'

TRACE::2020-02-24.11:49:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:10::SCWBDomain::ibsrc/iicps_v3_10/src'

TRACE::2020-02-24.11:49:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-24.11:49:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:10::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:10::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2020-02-24.11:49:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:10::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-02-24.11:49:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-24.11:49:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:10::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:10::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2020-02-24.11:49:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:10::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-02-24.11:49:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-24.11:49:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-24.11:49:11::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-24.11:49:11::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:11::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:11::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2020-02-24.11:49:11::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:11::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-02-24.11:49:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-24.11:49:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:11::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:11::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2020-02-24.11:49:11::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:11::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-02-24.11:49:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-24.11:49:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-24.11:49:11::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-24.11:49:11::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:12::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:12::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2020-02-24.11:49:12::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:12::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-02-24.11:49:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-24.11:49:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-24.11:49:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-24.11:49:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:12::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:12::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2020-02-24.11:49:13::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:13::SCWBDomain::libsrc/standalone_v7_1/src/profile'

TRACE::2020-02-24.11:49:13::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:13::SCWBDomain::ibsrc/standalone_v7_1/src/profile'

TRACE::2020-02-24.11:49:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:13::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-02-24.11:49:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-24.11:49:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:14::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2020-02-24.11:49:14::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:14::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-02-24.11:49:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-24.11:49:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:49:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:49:14::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:14::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:14::SCWBDomain::libsrc/usbps_v2_4/src'

TRACE::2020-02-24.11:49:14::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:14::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-02-24.11:49:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-24.11:49:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:15::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:15::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2020-02-24.11:49:15::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:15::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-02-24.11:49:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-24.11:49:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:15::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:15::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2020-02-24.11:49:15::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:15::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-02-24.11:49:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-24.11:49:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:49:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:49:15::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:15::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:15::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2020-02-24.11:49:16::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:16::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-02-24.11:49:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-24.11:49:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-24.11:49:16::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-24.11:49:16::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:16::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:16::SCWBDomain::libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-24.11:49:16::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-02-24.11:49:17::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:17::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-24.11:49:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-24.11:49:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-24.11:49:17::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-24.11:49:17::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:17::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:17::SCWBDomain::libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-24.11:49:17::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-02-24.11:49:17::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:17::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-02-24.11:49:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-24.11:49:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.11:49:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.11:49:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:17::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:17::SCWBDomain::libsrc/ddrps_v1_0/src'

TRACE::2020-02-24.11:49:18::SCWBDomain::"Compiling ddrps"

TRACE::2020-02-24.11:49:18::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:18::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-02-24.11:49:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-24.11:49:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:49:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:49:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:49:18::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:18::SCWBDomain::libsrc/devcfg_v3_5/src'

TRACE::2020-02-24.11:49:18::SCWBDomain::"Compiling devcfg"

TRACE::2020-02-24.11:49:23::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:23::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-02-24.11:49:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-24.11:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.11:49:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.11:49:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:23::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:23::SCWBDomain::libsrc/dmaps_v2_5/src'

TRACE::2020-02-24.11:49:23::SCWBDomain::"Compiling dmaps"

TRACE::2020-02-24.11:49:27::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:27::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-02-24.11:49:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-24.11:49:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:49:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:49:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:49:27::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:27::SCWBDomain::libsrc/gpiops_v3_6/src'

TRACE::2020-02-24.11:49:27::SCWBDomain::"Compiling gpiops"

TRACE::2020-02-24.11:49:32::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:32::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-02-24.11:49:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-24.11:49:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-24.11:49:32::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-24.11:49:32::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-24.11:49:33::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:33::SCWBDomain::libsrc/gpio_v4_5/src'

TRACE::2020-02-24.11:49:33::SCWBDomain::"Compiling gpio"

TRACE::2020-02-24.11:49:37::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:37::SCWBDomain::ibsrc/gpio_v4_5/src'

TRACE::2020-02-24.11:49:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-24.11:49:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:49:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:49:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:49:37::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:37::SCWBDomain::libsrc/iicps_v3_10/src'

TRACE::2020-02-24.11:49:37::SCWBDomain::"Compiling iicps"

TRACE::2020-02-24.11:49:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:44::SCWBDomain::ibsrc/iicps_v3_10/src'

TRACE::2020-02-24.11:49:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-24.11:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:49:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:49:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:49:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:44::SCWBDomain::libsrc/qspips_v3_6/src'

TRACE::2020-02-24.11:49:44::SCWBDomain::"Compiling qspips"

TRACE::2020-02-24.11:49:49::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:49::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-02-24.11:49:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-24.11:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:49:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:49:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:49:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:49::SCWBDomain::libsrc/scugic_v4_1/src'

TRACE::2020-02-24.11:49:49::SCWBDomain::"Compiling scugic"

TRACE::2020-02-24.11:49:53::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:53::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-02-24.11:49:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-24.11:49:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:49:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:49:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:49:54::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:54::SCWBDomain::libsrc/scutimer_v2_1/src'

TRACE::2020-02-24.11:49:54::SCWBDomain::"Compiling scutimer"

TRACE::2020-02-24.11:49:57::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:49:57::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-02-24.11:49:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-24.11:49:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:49:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:49:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:49:57::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:49:57::SCWBDomain::libsrc/scuwdt_v2_1/src'

TRACE::2020-02-24.11:49:57::SCWBDomain::"Compiling scuwdt"

TRACE::2020-02-24.11:50:00::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:00::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-02-24.11:50:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-24.11:50:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-24.11:50:00::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-24.11:50:00::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-24.11:50:00::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:00::SCWBDomain::libsrc/sdps_v3_8/src'

TRACE::2020-02-24.11:50:00::SCWBDomain::"Compiling sdps"

TRACE::2020-02-24.11:50:04::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:04::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-02-24.11:50:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-24.11:50:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-24.11:50:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-24.11:50:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:04::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:04::SCWBDomain::libsrc/standalone_v7_1/src'

TRACE::2020-02-24.11:50:04::SCWBDomain::"Compiling standalone"

TRACE::2020-02-24.11:50:23::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:23::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-02-24.11:50:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-24.11:50:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:50:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:50:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:50:23::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:23::SCWBDomain::libsrc/uartps_v3_8/src'

TRACE::2020-02-24.11:50:24::SCWBDomain::"Compiling uartps"

TRACE::2020-02-24.11:50:29::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:29::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-02-24.11:50:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-24.11:50:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.11:50:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.11:50:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:29::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:29::SCWBDomain::libsrc/usbps_v2_4/src'

TRACE::2020-02-24.11:50:29::SCWBDomain::"Compiling usbps"

TRACE::2020-02-24.11:50:34::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:34::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-02-24.11:50:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-24.11:50:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:50:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:50:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:50:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:34::SCWBDomain::libsrc/xadcps_v2_3/src'

TRACE::2020-02-24.11:50:34::SCWBDomain::"Compiling xadcps"

TRACE::2020-02-24.11:50:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:38::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-02-24.11:50:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-24.11:50:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:50:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:50:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:50:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:38::SCWBDomain::libsrc/xilffs_v4_2/src'

TRACE::2020-02-24.11:50:38::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-02-24.11:50:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:43::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-02-24.11:50:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-24.11:50:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:50:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:50:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-24.11:50:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:43::SCWBDomain::libsrc/xilrsa_v1_5/src'

TRACE::2020-02-24.11:50:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-02-24.11:50:43::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-02-24.11:50:43::SCWBDomain::'Finished building libraries'

TRACE::2020-02-24.11:50:43::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-24.11:50:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-24.11:50:43::SCWBDomain::include -I.

TRACE::2020-02-24.11:50:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-24.11:50:44::SCWBDomain::9_0/include -I.

TRACE::2020-02-24.11:50:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-24.11:50:44::SCWBDomain::0/include -I.

TRACE::2020-02-24.11:50:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-24.11:50:45::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-24.11:50:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-24.11:50:46::SCWBDomain::0/include -I.

TRACE::2020-02-24.11:50:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-24.11:50:46::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-24.11:50:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-24.11:50:47::SCWBDomain::9_0/include -I.

TRACE::2020-02-24.11:50:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-24.11:50:48::SCWBDomain::0/include -I.

TRACE::2020-02-24.11:50:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-24.11:50:49::SCWBDomain::9_0/include -I.

TRACE::2020-02-24.11:50:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-24.11:50:49::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-24.11:50:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-24.11:50:50::SCWBDomain::9_0/include -I.

TRACE::2020-02-24.11:50:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-24.11:50:51::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-24.11:50:52::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-02-24.11:50:52::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-24.11:50:52::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-02-24.11:50:52::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sect
TRACE::2020-02-24.11:50:52::SCWBDomain::ions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-24.11:50:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-24.11:50:52::SCWSystem::Not a boot domain 
LOG::2020-02-24.11:50:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-24.11:50:52::SCWDomain::Generating domain artifcats
TRACE::2020-02-24.11:50:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-24.11:50:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/export/eFPGA_Timers_DMA_GIC/sw/eFPGA_Timers_DMA_GIC/qemu/
TRACE::2020-02-24.11:50:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/export/eFPGA_Timers_DMA_GIC/sw/eFPGA_Timers_DMA_GIC/standalone_domain/qemu/
TRACE::2020-02-24.11:50:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-24.11:50:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:50:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:50:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:50:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:50:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:50:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:50:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:50:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:50:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:50:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:50:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:50:52::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:50:52::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:50:52::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:50:52::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.11:50:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.11:50:53::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:50:53::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-24.11:50:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:50:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-24.11:50:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-24.11:50:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-24.11:50:53::SCWMssOS::doing bsp build ... 
TRACE::2020-02-24.11:50:53::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-24.11:50:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-24.11:50:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-24.11:50:53::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-24.11:50:53::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-24.11:50:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-24.11:50:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-24.11:50:53::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-24.11:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:50:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:50:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-24.11:50:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:50:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:50:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-24.11:50:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:50:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:50:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-24.11:50:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:50:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:50:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-24.11:50:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-24.11:50:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-24.11:50:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-24.11:50:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:50:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:50:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-24.11:50:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:50:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:50:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-24.11:50:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:50:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:50:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-24.11:50:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-24.11:50:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-24.11:50:58::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-24.11:50:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:50:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:50:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-24.11:50:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-24.11:50:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-24.11:50:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:50:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-24.11:50:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-24.11:50:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-24.11:50:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-24.11:51:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:51:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:51:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-24.11:51:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:51:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:51:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-24.11:51:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.11:51:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.11:51:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-24.11:51:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-24.11:51:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-24.11:51:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:02::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-24.11:51:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-24.11:51:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-24.11:51:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-24.11:51:04::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:04::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-24.11:51:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-24.11:51:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.11:51:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.11:51:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:04::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-24.11:51:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-24.11:51:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:51:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:51:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:51:05::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-24.11:51:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-24.11:51:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.11:51:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.11:51:11::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:11::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-24.11:51:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-24.11:51:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:51:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:51:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:51:16::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-24.11:51:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-24.11:51:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-24.11:51:22::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-24.11:51:22::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-24.11:51:22::SCWMssOS::"Compiling gpio"

TRACE::2020-02-24.11:51:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-24.11:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:51:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:51:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:51:28::SCWMssOS::"Compiling iicps"

TRACE::2020-02-24.11:51:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-24.11:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:51:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:51:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:51:37::SCWMssOS::"Compiling qspips"

TRACE::2020-02-24.11:51:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-24.11:51:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:51:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:51:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:51:43::SCWMssOS::"Compiling scugic"

TRACE::2020-02-24.11:51:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-24.11:51:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.11:51:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.11:51:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:51:49::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-24.11:51:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-24.11:51:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:51:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:51:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:51:53::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-24.11:51:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-24.11:51:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-24.11:51:56::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-24.11:51:56::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-24.11:51:57::SCWMssOS::"Compiling sdps"

TRACE::2020-02-24.11:52:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-24.11:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-24.11:52:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-24.11:52:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-24.11:52:02::SCWMssOS::"Compiling standalone"

TRACE::2020-02-24.11:52:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-24.11:52:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:52:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:52:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:52:23::SCWMssOS::"Compiling uartps"

TRACE::2020-02-24.11:52:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-24.11:52:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.11:52:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.11:52:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-24.11:52:30::SCWMssOS::"Compiling usbps"

TRACE::2020-02-24.11:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-24.11:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.11:52:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.11:52:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.11:52:36::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-24.11:52:41::SCWMssOS::'Finished building libraries'

TRACE::2020-02-24.11:52:42::SCWMssOS::Copying to export directory.
TRACE::2020-02-24.11:52:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-24.11:52:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-24.11:52:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-24.11:52:42::SCWSystem::Completed Processing the sysconfig eFPGA_Timers_DMA_GIC
LOG::2020-02-24.11:52:42::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:52:42::SCWPlatform::Started preparing the platform 
TRACE::2020-02-24.11:52:42::SCWSystem::Writing the bif file for system config eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.11:52:42::SCWSystem::dir created 
TRACE::2020-02-24.11:52:42::SCWSystem::Writing the bif 
TRACE::2020-02-24.11:52:42::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-24.11:52:42::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-24.11:52:42::SCWPlatform::Completed generating the platform
TRACE::2020-02-24.11:52:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:52:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:52:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:52:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:52:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:52:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:52:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.11:52:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:52:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:52:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:52:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:52:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:52:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:52:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:52:42::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f10e4003b7e4bf9155c229c1c1a5b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-24.11:52:42::SCWPlatform::updated the xpfm file.
TRACE::2020-02-24.11:52:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.11:52:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.11:52:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.11:52:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.11:52:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.11:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.11:52:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.11:52:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.11:52:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:48:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:48:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:48:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:48:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:48:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:48:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:48:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:48:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:48:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:48:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:48:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:48:59::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:04::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:04::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:04::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:04::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:04::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:04::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:04::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:04::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:04::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b7f10e4003b7e4bf9155c229c1c1a5b8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::In reload Mss file.
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:07::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.14:49:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.14:49:07::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:08::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:08::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:08::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:49:08::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.14:49:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.14:49:08::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:08::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-24.14:49:08::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-02-24.14:49:10::SCWMssOS::Removing file C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-02-24.14:49:21::SCWPlatform::Started generating the artifacts platform eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.14:49:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-24.14:49:21::SCWPlatform::Started generating the artifacts for system configuration eFPGA_Timers_DMA_GIC
LOG::2020-02-24.14:49:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-24.14:49:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-24.14:49:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-24.14:49:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-24.14:49:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-24.14:49:21::SCWSystem::Not a boot domain 
LOG::2020-02-24.14:49:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-24.14:49:21::SCWDomain::Generating domain artifcats
TRACE::2020-02-24.14:49:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-24.14:49:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/export/eFPGA_Timers_DMA_GIC/sw/eFPGA_Timers_DMA_GIC/qemu/
TRACE::2020-02-24.14:49:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/export/eFPGA_Timers_DMA_GIC/sw/eFPGA_Timers_DMA_GIC/standalone_domain/qemu/
TRACE::2020-02-24.14:49:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-24.14:49:21::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:21::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:21::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:21::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:49:21::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:49:21::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:49:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:49:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:49:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:49:21::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:21::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-24.14:49:21::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-24.14:49:21::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-24.14:49:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-24.14:49:21::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:21::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:21::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:21::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.14:49:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.14:49:22::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:22::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-24.14:49:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:49:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-24.14:49:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-24.14:49:22::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-02-24.14:49:22::SCWMssOS::doing bsp build ... 
TRACE::2020-02-24.14:49:22::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-24.14:49:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-24.14:49:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-24.14:49:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-24.14:49:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-24.14:49:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-24.14:49:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-24.14:49:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-24.14:49:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.14:49:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.14:49:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-24.14:49:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-24.14:49:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.14:49:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.14:49:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-24.14:49:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-24.14:49:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-24.14:49:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-24.14:49:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-24.14:49:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-24.14:49:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-24.14:49:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-24.14:49:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-24.14:49:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-24.14:49:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-24.14:49:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-24.14:49:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-24.14:49:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-24.14:49:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-24.14:49:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-24.14:49:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-24.14:49:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-24.14:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-24.14:49:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.14:49:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.14:49:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-24.14:49:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-24.14:49:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-24.14:49:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-24.14:49:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-24.14:49:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-24.14:49:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:30::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-24.14:49:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-24.14:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-24.14:49:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-24.14:49:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:32::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-24.14:49:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-24.14:49:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.14:49:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.14:49:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:32::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-24.14:49:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-24.14:49:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:49:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:49:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:49:33::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-24.14:49:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-24.14:49:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.14:49:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.14:49:37::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-24.14:49:38::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-24.14:49:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-24.14:49:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:49:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:49:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:49:42::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-24.14:49:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-24.14:49:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-24.14:49:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-24.14:49:47::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-24.14:49:48::SCWMssOS::"Compiling gpio"

TRACE::2020-02-24.14:49:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-24.14:49:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:49:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:49:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:49:53::SCWMssOS::"Compiling iicps"

TRACE::2020-02-24.14:50:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-24.14:50:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:50:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:50:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:50:01::SCWMssOS::"Compiling qspips"

TRACE::2020-02-24.14:50:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-24.14:50:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:50:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:50:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:50:06::SCWMssOS::"Compiling scugic"

TRACE::2020-02-24.14:50:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-24.14:50:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-24.14:50:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-24.14:50:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:50:11::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-24.14:50:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-24.14:50:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:50:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:50:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:50:15::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-24.14:50:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-24.14:50:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-24.14:50:18::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-24.14:50:18::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-24.14:50:18::SCWMssOS::"Compiling sdps"

TRACE::2020-02-24.14:50:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-24.14:50:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-24.14:50:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-24.14:50:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-24.14:50:23::SCWMssOS::"Compiling standalone"

TRACE::2020-02-24.14:50:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-24.14:50:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:50:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:50:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:50:44::SCWMssOS::"Compiling uartps"

TRACE::2020-02-24.14:50:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-24.14:50:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-24.14:50:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-24.14:50:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-24.14:50:50::SCWMssOS::"Compiling usbps"

TRACE::2020-02-24.14:50:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-24.14:50:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-24.14:50:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-24.14:50:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-24.14:50:58::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-24.14:51:06::SCWMssOS::'Finished building libraries'

TRACE::2020-02-24.14:51:06::SCWMssOS::Copying to export directory.
TRACE::2020-02-24.14:51:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-24.14:51:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-24.14:51:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-24.14:51:07::SCWSystem::Completed Processing the sysconfig eFPGA_Timers_DMA_GIC
LOG::2020-02-24.14:51:07::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.14:51:07::SCWPlatform::Started preparing the platform 
TRACE::2020-02-24.14:51:07::SCWSystem::Writing the bif file for system config eFPGA_Timers_DMA_GIC
TRACE::2020-02-24.14:51:07::SCWSystem::dir created 
TRACE::2020-02-24.14:51:07::SCWSystem::Writing the bif 
TRACE::2020-02-24.14:51:07::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-24.14:51:07::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-24.14:51:07::SCWPlatform::Completed generating the platform
TRACE::2020-02-24.14:51:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:51:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:51:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:51:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:51:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.14:51:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:51:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-24.14:51:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:51:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:51:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:51:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:51:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:51:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:51:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:51:07::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_Timers_DMA_GIC",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_Timers_DMA_GIC",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_Timers_DMA_GIC.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_Timers_DMA_GIC",
	"systems":	[{
			"systemName":	"eFPGA_Timers_DMA_GIC",
			"systemDesc":	"eFPGA_Timers_DMA_GIC",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_Timers_DMA_GIC",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9478a3c5b298915f65f92a5395381151",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6b691feebe11ae39a4ee2453dbecfa3d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-24.14:51:07::SCWPlatform::updated the xpfm file.
TRACE::2020-02-24.14:51:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.14:51:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.14:51:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.14:51:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.14:51:07::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.14:51:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.14:51:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.14:51:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.14:51:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.16:57:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.16:57:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.16:57:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.16:57:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.16:57:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.16:57:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::In reload Mss file.
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.16:57:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.16:57:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-24.16:57:47::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-24.16:57:47::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-24.16:57:47::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-24.16:57:47::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-24.16:57:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-24.16:57:47::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.16:57:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.16:57:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.16:57:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.16:57:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.16:57:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.16:57:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.16:57:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.16:57:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.16:57:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.16:57:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.16:57:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.16:57:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-24.16:57:47::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-24.16:57:47::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-24.16:57:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-24.16:57:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-24.16:57:47::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-24.16:57:47::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-24.16:57:47::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:34::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:34::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:34::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-26.17:02:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-02-26.17:02:45::SCWReader::Active system found as  eFPGA_Timers_DMA_GIC
TRACE::2020-02-26.17:02:45::SCWReader::Handling sysconfig eFPGA_Timers_DMA_GIC
TRACE::2020-02-26.17:02:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-26.17:02:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-26.17:02:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-26.17:02:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-26.17:02:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:45::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-26.17:02:45::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:45::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:45::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:45::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-26.17:02:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.17:02:46::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-26.17:02:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-26.17:02:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWReader::No isolation master present  
TRACE::2020-02-26.17:02:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-26.17:02:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-26.17:02:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.17:02:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.17:02:46::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-26.17:02:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWReader::No isolation master present  
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:46::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:46::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:46::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:46::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::In reload Mss file.
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-26.17:02:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-26.17:02:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-26.17:02:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-26.17:02:48::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.17:02:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.17:02:48::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::In reload Mss file.
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-26.17:02:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-26.17:02:48::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw
TRACE::2020-02-26.17:02:49::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/hw/eFPGA_Timers_DMA_GIC.xsa
TRACE::2020-02-26.17:02:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-26.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-26.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-26.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-26.17:02:49::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-26.17:02:49::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-26.17:02:49::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_Timers_DMA_GIC/eFPGA_Timers_DMA_GIC/ps7_cortexa9_0/standalone_domain/bsp/system.mss
