<h1 align="center">Hi ðŸ‘‹, I'm Raju Kumar Yadav</h1>
<h3 align="center">A passionate VLSI Student from the Indian Institute of Information Technology Allahabad .</h3>
ðŸŒ± I learned Digital and Analog IC Design, Static Timing analysis, ASIC Design, Hardware Design Methodology, Digital System Design, Computer Architecture, and Low Power System Design in the M.Tech curriculum.

- I have good hands-on experience with Xilinx Vivado and Cadence Virtuoso.
   
- I look forward to starting my journey as a VLSI engineer.

- ðŸ“« How to reach me **mec2021045@iiita.ac.in & rajunptel.iiita@gmail.com**

- ðŸ“„ Know about my experiences:-
-

- âš¡ Fun fact **I am funnyðŸ˜…**

<h3 align="left">Connect with me:</h3> <a href="https://linkedin.com/in/http://www.linkedin.com/in/raju45" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="http://www.linkedin.com/in/raju45" height="30" width="40" /></a> <a href="https://www.youtube.com/c/https://www.youtube.com/@vlsi_project" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/youtube.svg" alt="https://www.youtube.com/@vlsi_project" height="30" width="40" /></a>
</p>

<h3 align="left">Languages and Tools:</h3>
Language: Verilog, C, java(OOPs)
Tools: Xilinx Vivado, Cadence Virtuoso, Synopsys Custom Compiler tool

<p><img align="center" src="https://github-readme-stats.vercel.app/api/top-langs?username=mec2021045&show_icons=true&locale=en&layout=compact" alt="mec2021045" /></p>
