===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.3935 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2472 (  3.5%)    0.2472 (  5.6%)  FIR Parser
    6.1410 ( 86.3%)    3.4147 ( 77.7%)  'firrtl.circuit' Pipeline
    0.1217 (  1.7%)    0.0667 (  1.5%)    'firrtl.module' Pipeline
    0.1081 (  1.5%)    0.0593 (  1.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0136 (  0.2%)    0.0074 (  0.2%)      LowerCHIRRTL
    0.0112 (  0.2%)    0.0112 (  0.3%)    InferWidths
    0.0478 (  0.7%)    0.0478 (  1.1%)    InferResets
    0.0016 (  0.0%)    0.0016 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1059 (  1.5%)    0.1059 (  2.4%)    LowerFIRRTLTypes
    4.7300 ( 66.4%)    2.6713 ( 60.8%)    'firrtl.module' Pipeline
    0.1050 (  1.5%)    0.0573 (  1.3%)      ExpandWhens
    4.6249 ( 65.0%)    2.6140 ( 59.5%)      Canonicalizer
    0.0218 (  0.3%)    0.0218 (  0.5%)    Inliner
    0.0258 (  0.4%)    0.0258 (  0.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.4637 (  6.5%)    0.4637 ( 10.6%)    'firrtl.module' Pipeline
    0.4637 (  6.5%)    0.4637 ( 10.6%)      Canonicalizer
    0.0837 (  1.2%)    0.0837 (  1.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.5801 (  8.1%)    0.5801 ( 13.2%)  'hw.module' Pipeline
    0.0010 (  0.0%)    0.0010 (  0.0%)    HWCleanup
    0.0260 (  0.4%)    0.0260 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.5523 (  7.8%)    0.5523 ( 12.6%)    Canonicalizer
    0.0008 (  0.0%)    0.0008 (  0.0%)    HWLegalizeModules
    0.0052 (  0.1%)    0.0052 (  0.1%)  HWLegalizeNames
    0.0141 (  0.2%)    0.0141 (  0.3%)  'hw.module' Pipeline
    0.0141 (  0.2%)    0.0141 (  0.3%)    PrettifyVerilog
    0.0476 (  0.7%)    0.0476 (  1.1%)  ExportVerilog emission
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    7.1198 (100.0%)    4.3935 (100.0%)  Total

{
  totalTime: 4.403,
  maxMemory: 68497408
}
