--
-- VHDL Architecture ece411.WordMux4.untitled
--
-- Created:
--          by - tmurray5.stdt (eelnx34.ews.illinois.edu)
--          at - 16:19:14 09/11/10
--
-- using Mentor Graphics HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY WordMux4 IS
   PORT( 
      A   : IN     LC3b_word;
      B   : IN     LC3b_word;
      C   : IN     LC3b_word;
      D   : IN     LC3b_word;
      Sel : IN     LC3b_4MUX_Sel;
      F   : OUT    LC3b_word
   );

-- Declarations

END WordMux4 ;

--
ARCHITECTURE untitled OF WordMux4 IS
BEGIN
  	PROCESS (A, B, C, D, SEL)
	  VARIABLE STATE : LC3B_WORD;
	  BEGIN
		  CASE SEL IS
			  WHEN "00" =>
				  STATE := A;
			  WHEN "01" =>
				  STATE := B;
			  WHEN "10" =>
          STATE := C;
        WHEN "11" =>
          STATE := D;
        WHEN OTHERS =>
				  STATE := (OTHERS => 'X');
		  END CASE;
	  F <= STATE AFTER DELAY_MUX2;
	  END PROCESS;
END ARCHITECTURE untitled;

