// Seed: 3167563141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  wire id_14;
  logic [7:0] id_15;
  assign id_10 = id_3;
  supply1 id_16 = 1 || 1 - id_12;
  wire id_17;
  assign id_15[1'b0 : 1] = 1;
  wire id_18;
  wire id_19;
endmodule
module module_1 #(
    parameter id_27 = 32'd66,
    parameter id_29 = 32'd63,
    parameter id_31 = 32'd60,
    parameter id_32 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    module_1,
    id_19,
    id_20#(
        .id_21(1),
        .id_22(id_23),
        .  id_24  (  id_25  -  {  1  &&  id_26  [  _id_27  ]  ,  id_28  [  _id_29  ]  ==  id_30  [  _id_31  :  _id_32  &&  1 'h0 ]  ,  1  ,  1  ,  1  ,  (  1 'b0 )  ,  id_33  }  )
    ),
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55
);
  output wire id_43;
  input wire id_42;
  output wire id_41;
  output wire id_40;
  inout wire id_39;
  input wire id_38;
  output wire id_37;
  output wire id_36;
  input wire id_35;
  input wire id_34;
  output wire id_33;
  input wire _id_32;
  output wire _id_31;
  output wire id_30;
  input wire _id_29;
  output wire id_28;
  inout wire _id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_44;
  module_0(
      id_50, id_50, id_45, id_45, id_55, id_45, id_35, id_8, id_55, id_10, id_39, id_49
  );
endmodule
