MCU CH53X ASSEMBLER:  WASM53B Ver 3.1
Copyright (C) wch.cn 1998-2021, B211121
Website:   http://wch.cn

List file: RGB1W.LST
Date: 2023.11.14  Time: 15:38:32

Pass1 -------------------------------------------------------------------------
LINE ,  PC ,  CODE/DATA: SOURCE
INCLUDE    PIOC_INC.ASM
## return from nesting file

Pass2 -------------------------------------------------------------------------
LINE ,  PC ,  CODE/DATA: SOURCE
L=0001, ......, D=0000 : ; 2022.11.23, RGB1W+DS1W 1-wire
L=0002, ......, D=0000 : ;
L=0003, NEST_INCLUDE=1 : INCLUDE				PIOC_INC.ASM
L=0001, ......, D=0000 : ; include file for PIOC/eMCU, V1.0
L=0002, ......, D=0000 : ; by W.ch @2022.08
L=0003, ......, D=0000 : ; http://wch.cn  http://winchiphead.com
L=0004, ......, D=0000 : ;
L=0005, ......, D=0000 : 
L=0006, ......, D=0000 : ; define SFR register
L=0007, ......, D=0000 : SFR_INDIR_PORT      EQU   0x00
L=0008, ......, D=0001 : SFR_INDIR_PORT2     EQU   0x01
L=0009, ......, D=0002 : SFR_PRG_COUNT       EQU   0x02
L=0010, ......, D=0003 : SFR_STATUS_REG      EQU   0x03
L=0011, ......, D=0004 : SFR_INDIR_ADDR      EQU   0x04
L=0012, ......, D=0005 : SFR_TMR0_COUNT      EQU   0x05
L=0013, ......, D=0006 : SFR_TIMER_CTRL      EQU   0x06
L=0014, ......, D=0007 : SFR_TMR0_INIT       EQU   0x07
L=0015, ......, D=0008 : SFR_BIT_CYCLE       EQU   0x08
L=0016, ......, D=0009 : SFR_INDIR_ADDR2     EQU   0x09
L=0017, ......, D=000A : SFR_PORT_DIR        EQU   0x0A
L=0018, ......, D=000B : SFR_PORT_IO         EQU   0x0B
L=0019, ......, D=000C : SFR_BIT_CONFIG      EQU   0x0C
L=0020, ......, D=001C : SFR_SYS_CFG         EQU   0x1C
L=0021, ......, D=001D : SFR_CTRL_RD         EQU   0x1D
L=0022, ......, D=001E : SFR_CTRL_WR         EQU   0x1E
L=0023, ......, D=001F : SFR_DATA_EXCH       EQU   0x1F
L=0024, ......, D=0020 : SFR_DATA_REG0       EQU   0x20
L=0025, ......, D=0021 : SFR_DATA_REG1       EQU   0x21
L=0026, ......, D=0022 : SFR_DATA_REG2       EQU   0x22
L=0027, ......, D=0023 : SFR_DATA_REG3       EQU   0x23
L=0028, ......, D=0024 : SFR_DATA_REG4       EQU   0x24
L=0029, ......, D=0025 : SFR_DATA_REG5       EQU   0x25
L=0030, ......, D=0026 : SFR_DATA_REG6       EQU   0x26
L=0031, ......, D=0027 : SFR_DATA_REG7       EQU   0x27
L=0032, ......, D=0028 : SFR_DATA_REG8       EQU   0x28
L=0033, ......, D=0029 : SFR_DATA_REG9       EQU   0x29
L=0034, ......, D=002A : SFR_DATA_REG10      EQU   0x2A
L=0035, ......, D=002B : SFR_DATA_REG11      EQU   0x2B
L=0036, ......, D=002C : SFR_DATA_REG12      EQU   0x2C
L=0037, ......, D=002D : SFR_DATA_REG13      EQU   0x2D
L=0038, ......, D=002E : SFR_DATA_REG14      EQU   0x2E
L=0039, ......, D=002F : SFR_DATA_REG15      EQU   0x2F
L=0040, ......, D=0030 : SFR_DATA_REG16      EQU   0x30
L=0041, ......, D=0031 : SFR_DATA_REG17      EQU   0x31
L=0042, ......, D=0032 : SFR_DATA_REG18      EQU   0x32
L=0043, ......, D=0033 : SFR_DATA_REG19      EQU   0x33
L=0044, ......, D=0034 : SFR_DATA_REG20      EQU   0x34
L=0045, ......, D=0035 : SFR_DATA_REG21      EQU   0x35
L=0046, ......, D=0036 : SFR_DATA_REG22      EQU   0x36
L=0047, ......, D=0037 : SFR_DATA_REG23      EQU   0x37
L=0048, ......, D=0038 : SFR_DATA_REG24      EQU   0x38
L=0049, ......, D=0039 : SFR_DATA_REG25      EQU   0x39
L=0050, ......, D=003A : SFR_DATA_REG26      EQU   0x3A
L=0051, ......, D=003B : SFR_DATA_REG27      EQU   0x3B
L=0052, ......, D=003C : SFR_DATA_REG28      EQU   0x3C
L=0053, ......, D=003D : SFR_DATA_REG29      EQU   0x3D
L=0054, ......, D=003E : SFR_DATA_REG30      EQU   0x3E
L=0055, ......, D=003F : SFR_DATA_REG31      EQU   0x3F
L=0056, ......, D=0000 : 
L=0057, ......, D=0000 : ; define bit for SFR_STATUS_REG
L=0058, ......, D=0005 : SB_EN_TOUT_RST      EQU   5
L=0059, ......, D=0004 : SB_STACK_USED       EQU   4
L=0060, ......, D=0003 : SB_GP_BIT_Y         EQU   3
L=0061, ......, D=0002 : SB_FLAG_Z           EQU   2
L=0062, ......, D=0001 : SB_GP_BIT_X         EQU   1
L=0063, ......, D=0000 : SB_FLAG_C           EQU   0
L=0064, ......, D=0000 : 
L=0065, ......, D=0000 : ; define bit for SFR_TIMER_CTRL
L=0066, ......, D=0007 : SB_EN_LEVEL1        EQU   7
L=0067, ......, D=0006 : SB_EN_LEVEL0        EQU   6
L=0068, ......, D=0005 : SB_TMR0_ENABLE      EQU   5
L=0069, ......, D=0004 : SB_TMR0_OUT_EN      EQU   4
L=0070, ......, D=0003 : SB_TMR0_MODE        EQU   3
L=0071, ......, D=0002 : SB_TMR0_FREQ2       EQU   2
L=0072, ......, D=0001 : SB_TMR0_FREQ1       EQU   1
L=0073, ......, D=0000 : SB_TMR0_FREQ0       EQU   0
L=0074, ......, D=0000 : 
L=0075, ......, D=0000 : ; define bit for SFR_BIT_CYCLE
L=0076, ......, D=0007 : SB_BIT_TX_O0        EQU   7
L=0077, ......, D=0006 : SB_BIT_CYCLE_6      EQU   6
L=0078, ......, D=0005 : SB_BIT_CYCLE_5      EQU   5
L=0079, ......, D=0004 : SB_BIT_CYCLE_4      EQU   4
L=0080, ......, D=0003 : SB_BIT_CYCLE_3      EQU   3
L=0081, ......, D=0002 : SB_BIT_CYCLE_2      EQU   2
L=0082, ......, D=0001 : SB_BIT_CYCLE_1      EQU   1
L=0083, ......, D=0000 : SB_BIT_CYCLE_0      EQU   0
L=0084, ......, D=0000 : 
L=0085, ......, D=0000 : ; define bit for SFR_PORT_DIR
L=0086, ......, D=0007 : SB_PORT_MOD3        EQU   7
L=0087, ......, D=0006 : SB_PORT_MOD2        EQU   6
L=0088, ......, D=0005 : SB_PORT_MOD1        EQU   5
L=0089, ......, D=0004 : SB_PORT_MOD0        EQU   4
L=0090, ......, D=0003 : SB_PORT_PU1         EQU   3
L=0091, ......, D=0002 : SB_PORT_PU0         EQU   2
L=0092, ......, D=0001 : SB_PORT_DIR1        EQU   1
L=0093, ......, D=0000 : SB_PORT_DIR0        EQU   0
L=0094, ......, D=0000 : 
L=0095, ......, D=0000 : ; define bit for SFR_PORT_IO
L=0096, ......, D=0007 : SB_PORT_IN_XOR      EQU   7
L=0097, ......, D=0006 : SB_BIT_RX_I0        EQU   6
L=0098, ......, D=0005 : SB_PORT_IN1         EQU   5
L=0099, ......, D=0004 : SB_PORT_IN0         EQU   4
L=0100, ......, D=0003 : SB_PORT_XOR1        EQU   3
L=0101, ......, D=0002 : SB_PORT_XOR0        EQU   2
L=0102, ......, D=0001 : SB_PORT_OUT1        EQU   1
L=0103, ......, D=0000 : SB_PORT_OUT0        EQU   0
L=0104, ......, D=0000 : 
L=0105, ......, D=0000 : ; define bit for SFR_BIT_CONFIG
L=0106, ......, D=0007 : SB_BIT_TX_EN        EQU   7
L=0107, ......, D=0006 : SB_BIT_CODE_MOD     EQU   6
L=0108, ......, D=0005 : SB_PORT_IN_EDGE     EQU   5
L=0109, ......, D=0004 : SB_BIT_CYC_TAIL     EQU   4
L=0110, ......, D=0003 : SB_BIT_CYC_CNT6     EQU   3
L=0111, ......, D=0002 : SB_BIT_CYC_CNT5     EQU   2
L=0112, ......, D=0001 : SB_BIT_CYC_CNT4     EQU   1
L=0113, ......, D=0000 : SB_BIT_CYC_CNT3     EQU   0
L=0114, ......, D=0000 : 
L=0115, ......, D=0000 : ; define bit for SFR_SYS_CFG
L=0116, ......, D=0007 : SB_INT_REQ          EQU   7
L=0117, ......, D=0006 : SB_DATA_SW_MR       EQU   6
L=0118, ......, D=0005 : SB_DATA_MW_SR       EQU   5
L=0119, ......, D=0004 : SB_MST_CFG_B4       EQU   4
L=0120, ......, D=0003 : SB_MST_IO_EN1       EQU   3
L=0121, ......, D=0002 : SB_MST_IO_EN0       EQU   2
L=0122, ......, D=0001 : SB_MST_RESET        EQU   1
L=0123, ......, D=0000 : SB_MST_CLK_GATE     EQU   0
L=0124, ......, D=0000 : 
L=0125, ......, D=0000 : ; define inform for BCTC instruction
L=0126, ......, D=0000 : BI_C_XOR_IN0        EQU   0
L=0127, ......, D=0000 : 
L=0128, ......, D=0000 : ; define inform for BP1F/BP2F/BG1F/BG2F instruction
L=0129, ......, D=0000 : BIO_FLAG_C          EQU   0
L=0130, ......, D=0000 : 
L=0131, ......, D=0000 : ; define inform for BCTC/BG1F/BG2F instruction
L=0132, ......, D=0001 : BI_BIT_RX_I0        EQU   1
L=0133, ......, D=0002 : BI_PORT_IN0         EQU   2
L=0134, ......, D=0003 : BI_PORT_IN1         EQU   3
L=0135, ......, D=0000 : 
L=0136, ......, D=0000 : ; define inform for BP1F/BP2F instruction
L=0137, ......, D=0001 : BO_BIT_TX_O0        EQU   1
L=0138, ......, D=0002 : BO_PORT_OUT0        EQU   2
L=0139, ......, D=0003 : BO_PORT_OUT1        EQU   3
L=0140, ......, D=0000 : 
L=0141, ......, D=0000 : ; define inform for WAITB instruction
L=0142, ......, D=0000 : WB_DATA_SW_MR_0     EQU   0
L=0143, ......, D=0001 : WB_BIT_CYC_TAIL_1   EQU   1
L=0144, ......, D=0002 : WB_PORT_I0_FALL     EQU   2
L=0145, ......, D=0003 : WB_PORT_I0_RISE     EQU   3
L=0146, ......, D=0004 : WB_DATA_MW_SR_1     EQU   4
L=0147, ......, D=0005 : WB_PORT_XOR1_1      EQU   5
L=0148, ......, D=0006 : WB_PORT_XOR0_0      EQU   6
L=0149, ......, D=0007 : WB_PORT_XOR0_1      EQU   7
## return from nesting file
L=0004, ......, D=0000 : ;
L=0005, ......, D=0000 : ; EXTERNAL
L=0006, ......, D=0020 : VAR_SIZE_L			EQU   SFR_DATA_REG0
L=0007, ......, D=0021 : VAR_SIZE_H			EQU   SFR_DATA_REG1
L=0008, ......, D=0020 : VAR_DATA_L			EQU   SFR_DATA_REG0
L=0009, ......, D=0021 : VAR_DATA_H			EQU   SFR_DATA_REG1
L=0010, ......, D=0022 : VAR_FLAG			EQU   SFR_DATA_REG2
L=0011, ......, D=0000 : ; INTERNAL
L=0012, ......, D=003E : VAR_ADDR_L			EQU   SFR_DATA_REG30
L=0013, ......, D=003F : VAR_ADDR_H			EQU   SFR_DATA_REG31
L=0014, ......, D=0000 : ;
L=0015, ......, D=0000 : ; RESET VECTOR
L=0016, P=0000, ...... : 					ORG   0X0000
L=0017, P=0000, C=0000 : 					DW    0X0000			;RESERVED INFO
L=0018, P=0001, C=0000 : 					DW    0X0000			;RESERVED ID
L=0019, ......, D=0000 : ;
L=0020, P=0002, C=0000 : MCU_START:			NOP
L=0021, P=0003, C=0000 : 					NOP
L=0022, P=0004, C=6016 : 					JMP   WAIT_COMMAND
L=0023, ......, D=0000 : ;
L=0024, P=0008, ...... : 					ORG   0X0008
L=0025, ......, D=0000 : ;
L=0026, ......, D=0000 : ; HIGH/LOW DELAY HALF BIT, 28 CYCLES @48M, 14 CYCLES @24M
L=0027, P=0008, ...... : RGB1W_DLY_HALF:
L=0028, P=0008, C=0000 : 					NOP
L=0029, P=0009, ...... : RGB1W_DLY_HALF_B0:
L=0030, P=0009, C=700A : 					CALL  RGB1W_DLY_1L
L=0031, ......, D=0000 : ;					CALL  RGB1W_DLY_1L
L=0032, ......, D=0000 : ;					RET
L=0033, ......, D=0000 : ; 1167nS,0x38(56)@48MHz,0x1C(28)@24MHz
L=0034, ......, D=0000 : ; LOW DELAY FOR 1, 14-3 CYCLES @48M, 7-3 CYCLES @24M
L=0035, P=000A, ...... : RGB1W_DLY_1L:
L=0036, P=000A, C=0000 : 					NOP
L=0037, ......, D=0000 : ; HIGH DELAY FOR 0, 14-4 CYCLES @48M, 7-4 CYCLES @24M
L=0038, P=000B, ...... : RGB1W_DLY_0H:
L=0039, P=000B, C=0000 : 					NOP
L=0040, P=000C, ...... : PIOC_FREQ_CFG:
L=0041, P=000C, C=0000 : 					NOP						;FORCE RET IF 24MHz
L=0042, ......, D=0000 : ; LOW DELAY FOR 1 OF BIT0, 14-3-3 CYCLES @48M, 7-3-3 CYCLES @24M
L=0043, P=000D, ...... : RGB1W_DLY_1L_B0:
L=0044, P=000D, C=0000 : 					NOP						;FORCE RET IF 24MHz
L=0045, P=000E, C=0000 : 					NOP
L=0046, P=000F, C=0000 : 					NOP
L=0047, P=0010, C=0000 : 					NOP
L=0048, P=0011, C=0000 : 					NOP
L=0049, P=0012, C=0000 : 					NOP
L=0050, P=0013, C=0030 : 					RET
L=0051, ......, D=0000 : ;
L=0052, P=0014, C=0000 : 					NOP
L=0053, P=0015, C=0000 : 					NOP
L=0054, ......, D=0000 : ;
L=0055, ......, D=0000 : ; SFR_CTRL_WR: COMMAND
L=0056, ......, D=0000 : ;     01H-20H: RGB WITH SHORT DATA IN SFR, LOW 7 BIT IS TOTAL BYTE
L=0057, ......, D=0000 : ;     88H-FCH: RGB WITH LONG DATA IN CODE RAM, LOW 7 BIT IS NEW SB_BIT_CYCLE
L=0058, ......, D=0000 : ;         41H: DS1W START CONVERT
L=0059, ......, D=0000 : ;         42H: DS1W GET TEMPERATURE
L=0060, ......, D=0000 : ;         43H: DS1W START CONVERT THEN GET TEMPERATURE
L=0061, ......, D=0000 : ;
L=0062, P=0016, C=5E1C : WAIT_COMMAND:		BTSS  SFR_SYS_CFG,SB_DATA_SW_MR	;WAIT MASTER ACK
L=0063, P=0017, C=471C : 					BC    SFR_SYS_CFG,SB_INT_REQ	;CANCEL INTERRUPT IF ACK
L=0064, P=0018, C=5D1C : 					BTSS  SFR_SYS_CFG,SB_DATA_MW_SR	;NEW COMMAND
L=0065, P=0019, C=6016 : 					JMP   WAIT_COMMAND		;WAIT COMMAND
L=0066, P=001A, C=471C : 					BC    SFR_SYS_CFG,SB_INT_REQ	;CANCEL INTERRUPT
L=0067, P=001B, C=021E : 					MOV   SFR_CTRL_WR,A		;COMMAND CODE
L=0068, P=001C, C=1009 : 					MOVA  SFR_INDIR_ADDR2
L=0069, P=001D, C=C133 : 					CMPZ  0X41,DS1W_CONVERT
L=0070, P=001E, C=C240 : 					CMPZ  0X42,DS1W_GET_DATA
L=0071, P=001F, C=C336 : 					CMPZ  0X43,DS1W_CONV_GET
L=0072, P=0020, C=8031 : 					CMPZ  0X00,CMD_UNKNOWN	;UNKNOWN COMMAND
L=0073, P=0021, C=2F20 : 					CMPL  0X20
L=0074, P=0022, C=3843 : 					JNC   RGB1W_SHORT		;SHORT DATA IN SFR IF <=0X20
L=0075, P=0023, C=2F60 : 					CMPL  0X60
L=0076, P=0024, C=3895 : 					JNC   RGB1W_SHORT_1		;SHORT DATA IN SFR IF <=0X60
L=0077, P=0025, C=2F87 : 					CMPL  0X88-1
L=0078, P=0026, C=3831 : 					JNC   CMD_UNKNOWN		;UNKNOWN COMMAND IF <=0X87
L=0079, P=0027, C=2FFC : 					CMPL  0XFC
L=0080, P=0028, C=38E4 : 					JNC   RGB1W_LONG		;LONG DATA IN CODE RAM IF <=0XFC
L=0081, P=0029, C=0000 : 					NOP
L=0082, P=002A, C=0000 : 					NOP
L=0083, P=002B, C=0000 : 					NOP
L=0084, P=002C, C=0000 : 					NOP
L=0085, P=002D, C=0000 : 					NOP
L=0086, P=002E, C=0000 : 					NOP
L=0087, P=002F, C=0000 : 					NOP
L=0088, P=0030, C=0000 : 					NOP
L=0089, P=0031, C=2801 : CMD_UNKNOWN:		MOVL  0X01				;ERROR CODE FOR UNKNOWN COMMAND
L=0090, P=0032, C=6090 : 					JMP   CMD_RETURN
L=0091, ......, D=0000 : ;
L=0092, P=0033, C=0000 : DS1W_CONVERT:		NOP
L=0093, P=0034, C=7222 : 					CALL  START_TEMPERAT
L=0094, P=0035, C=6090 : 					JMP   CMD_RETURN
L=0095, ......, D=0000 : ;
L=0096, P=0036, C=0000 : DS1W_CONV_GET:		NOP
L=0097, P=0037, C=7222 : 					CALL  START_TEMPERAT
L=0098, P=0038, C=3090 : 					JNZ   CMD_RETURN		;FAILED
L=0099, P=0039, C=244B : 					MOVIA 75				;750mS
L=0100, P=003A, C=2228 : DS1W_WAIT_10MS:		MOVIP 40				;40*250=10mS
L=0101, P=003B, C=71DF : DS1W_WAIT_250US:	CALL  DELAY_250US		;250uS
L=0102, P=003C, C=1504 : 					DEC   SFR_INDIR_ADDR
L=0103, P=003D, C=303B : 					JNZ   DS1W_WAIT_250US
L=0104, P=003E, C=1509 : 					DEC   SFR_INDIR_ADDR2
L=0105, P=003F, C=303A : 					JNZ   DS1W_WAIT_10MS
L=0106, ......, D=0000 : ;					JMP   DS1W_GET_DATA
L=0107, ......, D=0000 : ;
L=0108, P=0040, C=0000 : DS1W_GET_DATA:		NOP
L=0109, P=0041, C=722E : 					CALL  READ_TEMPERAT
L=0110, P=0042, C=6090 : 					JMP   CMD_RETURN
L=0111, ......, D=0000 : ;
L=0112, ......, D=0000 : ; RGB WITH SHORT DATA IN SFR, SOFTWARE ENCODE
L=0113, P=0043, C=0000 : RGB1W_SHORT:		NOP
L=0114, P=0044, C=0108 : 					CLR   SFR_BIT_CYCLE
L=0115, P=0045, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;DEFAULT OUTPUT LOW
L=0116, P=0046, C=480A : 					BS    SFR_PORT_DIR,SB_PORT_DIR0
L=0117, P=0047, C=010C : 					CLR   SFR_BIT_CONFIG
L=0118, P=0048, C=2806 : 					MOVL  0X06				;ERROR CODE FOR PIN RX HIGH
L=0119, P=0049, C=540B : 					BTSC  SFR_PORT_IO,SB_PORT_IN0	;PIN LOW
L=0120, P=004A, C=6090 : 					JMP   CMD_RETURN		;PIN HIGH
L=0121, P=004B, C=0209 : 					MOV   SFR_INDIR_ADDR2,A
L=0122, P=004C, C=1004 : 					MOVA  SFR_INDIR_ADDR	;TOTAL BYTE
L=0123, P=004D, C=2420 : 					MOVIA SFR_DATA_REG0		;DATA BUFFER START ADDRESS
L=0124, P=004E, C=0000 : 					NOP
L=0125, P=004F, C=480B : RGB1W_BYTE_NX:		BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0126, P=0050, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0127, P=0051, C=5F01 : 					BTSS  SFR_INDIR_PORT2,7	;BIT SFR_INDIR_PORT2.7
L=0128, P=0052, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0129, P=0053, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0130, P=0054, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0131, P=0055, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0132, ......, D=0000 : 
L=0133, P=0056, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0134, P=0057, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0135, P=0058, C=5E01 : 					BTSS  SFR_INDIR_PORT2,6	;BIT SFR_INDIR_PORT2.6
L=0136, P=0059, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0137, P=005A, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0138, P=005B, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0139, P=005C, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0140, ......, D=0000 : 
L=0141, P=005D, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0142, P=005E, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0143, P=005F, C=5D01 : 					BTSS  SFR_INDIR_PORT2,5	;BIT SFR_INDIR_PORT2.5
L=0144, P=0060, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0145, P=0061, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0146, P=0062, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0147, P=0063, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0148, ......, D=0000 : 
L=0149, P=0064, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0150, P=0065, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0151, P=0066, C=5C01 : 					BTSS  SFR_INDIR_PORT2,4	;BIT SFR_INDIR_PORT2.4
L=0152, P=0067, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0153, P=0068, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0154, P=0069, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0155, P=006A, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0156, ......, D=0000 : 
L=0157, P=006B, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0158, P=006C, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0159, P=006D, C=5B01 : 					BTSS  SFR_INDIR_PORT2,3	;BIT SFR_INDIR_PORT2.3
L=0160, P=006E, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0161, P=006F, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0162, P=0070, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0163, P=0071, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0164, ......, D=0000 : 
L=0165, P=0072, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0166, P=0073, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0167, P=0074, C=5A01 : 					BTSS  SFR_INDIR_PORT2,2	;BIT SFR_INDIR_PORT2.2
L=0168, P=0075, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0169, P=0076, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0170, P=0077, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0171, P=0078, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0172, ......, D=0000 : 
L=0173, P=0079, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0174, P=007A, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0175, P=007B, C=5901 : 					BTSS  SFR_INDIR_PORT2,1	;BIT SFR_INDIR_PORT2.1
L=0176, P=007C, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0177, P=007D, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0178, P=007E, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0179, P=007F, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0180, ......, D=0000 : 
L=0181, P=0080, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0	;RISE EDGE
L=0182, P=0081, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0183, P=0082, C=5801 : 					BTSS  SFR_INDIR_PORT2,0	;BIT SFR_INDIR_PORT2.0
L=0184, P=0083, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;BIT0
L=0185, P=0084, C=7009 : 					CALL  RGB1W_DLY_HALF_B0	;APPEND 584n FOR HIGH/LOW
L=0186, P=0085, C=0201 : 					MOV   SFR_INDIR_PORT2,A	;INCREASE ADDRESS
L=0187, P=0086, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;FALL EDGE
L=0188, P=0087, C=700D : 					CALL  RGB1W_DLY_1L_B0	;LOW 292n IF 1
L=0189, ......, D=0000 : 
L=0190, P=0088, C=1504 : 					DEC   SFR_INDIR_ADDR
L=0191, P=0089, C=304F : 					JNZ   RGB1W_BYTE_NX		;NEXT BYTE
L=0192, P=008A, C=281E : RGB1W_LOAD:			MOVL  30
L=0193, P=008B, C=71E4 : 					CALL  DELAY_US			;OUTPUT LOW 286US
L=0194, ......, D=0000 : ;					MOVL  0
L=0195, P=008C, C=71E4 : 					CALL  DELAY_US
L=0196, P=008D, C=0004 : 					CLRA					;SUCCESS CODE
L=0197, P=008E, C=540B : 					BTSC  SFR_PORT_IO,SB_PORT_IN0
L=0198, P=008F, C=2804 : 					MOVL  0X04				;ERROR CODE IF PIN HIGH
L=0199, P=0090, C=101D : CMD_RETURN:			MOVA  SFR_CTRL_RD		;RETURN RESULT
L=0200, P=0091, C=4F1C : 					BS    SFR_SYS_CFG,SB_INT_REQ	;REQUEST INTERRUPT
L=0201, P=0092, C=6016 : 					JMP   WAIT_COMMAND
L=0202, P=0093, C=2802 : RGB1W_END:			MOVL  0X02				;ERROR CODE IF PARAMETER ERROR
L=0203, P=0094, C=6090 : 					JMP   CMD_RETURN
L=0204, ......, D=0000 : ;
L=0205, ......, D=0000 : ; RGB WITH SHORT DATA IN SFR, SOFTWARE ENCODE
L=0206, P=0095, C=0000 : RGB1W_SHORT_1:		NOP
L=0207, P=0096, C=4609 : 					BC    SFR_INDIR_ADDR2,6
L=0208, P=0097, C=0108 : 					CLR   SFR_BIT_CYCLE
L=0209, P=0098, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;DEFAULT OUTPUT LOW
L=0210, P=0099, C=490A : 					BS    SFR_PORT_DIR,SB_PORT_DIR1
L=0211, P=009A, C=010C : 					CLR   SFR_BIT_CONFIG
L=0212, P=009B, C=2806 : 					MOVL  0X06				;ERROR CODE FOR PIN RX HIGH
L=0213, P=009C, C=550B : 					BTSC  SFR_PORT_IO,SB_PORT_IN1	;PIN LOW
L=0214, P=009D, C=6090 : 					JMP   CMD_RETURN		;PIN HIGH
L=0215, P=009E, C=0209 : 					MOV   SFR_INDIR_ADDR2,A
L=0216, P=009F, C=1004 : 					MOVA  SFR_INDIR_ADDR	;TOTAL BYTE
L=0217, P=00A0, C=2420 : 					MOVIA SFR_DATA_REG0		;DATA BUFFER START ADDRESS
L=0218, P=00A1, C=0000 : 					NOP
L=0219, P=00A2, C=490B : RGB1W_BYTE_NX_1:	BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0220, P=00A3, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0221, P=00A4, C=5F01 : 					BTSS  SFR_INDIR_PORT2,7	;BIT SFR_INDIR_PORT2.7
L=0222, P=00A5, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0223, P=00A6, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0224, P=00A7, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0225, P=00A8, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0226, ......, D=0000 : 
L=0227, P=00A9, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0228, P=00AA, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0229, P=00AB, C=5E01 : 					BTSS  SFR_INDIR_PORT2,6	;BIT SFR_INDIR_PORT2.6
L=0230, P=00AC, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0231, P=00AD, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0232, P=00AE, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0233, P=00AF, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0234, ......, D=0000 : 
L=0235, P=00B0, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0236, P=00B1, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0237, P=00B2, C=5D01 : 					BTSS  SFR_INDIR_PORT2,5	;BIT SFR_INDIR_PORT2.5
L=0238, P=00B3, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0239, P=00B4, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0240, P=00B5, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0241, P=00B6, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0242, ......, D=0000 : 
L=0243, P=00B7, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0244, P=00B8, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0245, P=00B9, C=5C01 : 					BTSS  SFR_INDIR_PORT2,4	;BIT SFR_INDIR_PORT2.4
L=0246, P=00BA, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0247, P=00BB, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0248, P=00BC, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0249, P=00BD, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0250, ......, D=0000 : 
L=0251, P=00BE, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0252, P=00BF, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0253, P=00C0, C=5B01 : 					BTSS  SFR_INDIR_PORT2,3	;BIT SFR_INDIR_PORT2.3
L=0254, P=00C1, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0255, P=00C2, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0256, P=00C3, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0257, P=00C4, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0258, ......, D=0000 : 
L=0259, P=00C5, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0260, P=00C6, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0261, P=00C7, C=5A01 : 					BTSS  SFR_INDIR_PORT2,2	;BIT SFR_INDIR_PORT2.2
L=0262, P=00C8, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0263, P=00C9, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0264, P=00CA, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0265, P=00CB, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0266, ......, D=0000 : 
L=0267, P=00CC, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0268, P=00CD, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0269, P=00CE, C=5901 : 					BTSS  SFR_INDIR_PORT2,1	;BIT SFR_INDIR_PORT2.1
L=0270, P=00CF, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0271, P=00D0, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0272, P=00D1, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0273, P=00D2, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0274, ......, D=0000 : 
L=0275, P=00D3, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0276, P=00D4, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0277, P=00D5, C=5801 : 					BTSS  SFR_INDIR_PORT2,0	;BIT SFR_INDIR_PORT2.0
L=0278, P=00D6, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0279, P=00D7, C=7009 : 					CALL  RGB1W_DLY_HALF_B0	;APPEND 584n FOR HIGH/LOW
L=0280, P=00D8, C=0201 : 					MOV   SFR_INDIR_PORT2,A	;INCREASE ADDRESS
L=0281, P=00D9, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0282, P=00DA, C=700D : 					CALL  RGB1W_DLY_1L_B0	;LOW 292n IF 1
L=0283, ......, D=0000 : 
L=0284, P=00DB, C=1504 : 					DEC   SFR_INDIR_ADDR
L=0285, P=00DC, C=30A2 : 					JNZ   RGB1W_BYTE_NX_1		;NEXT BYTE
L=0286, P=00DD, C=281E : RGB1W_LOAD_1:		MOVL  30
L=0287, P=00DE, C=71E4 : 					CALL  DELAY_US			;OUTPUT LOW 286US
L=0288, ......, D=0000 : ;					MOVL  0
L=0289, P=00DF, C=71E4 : 					CALL  DELAY_US
L=0290, P=00E0, C=0004 : 					CLRA					;SUCCESS CODE
L=0291, P=00E1, C=550B : 					BTSC  SFR_PORT_IO,SB_PORT_IN1
L=0292, P=00E2, C=2804 : 					MOVL  0X04				;ERROR CODE IF PIN HIGH
L=0293, P=00E3, C=6090 : 					JMP   CMD_RETURN
L=0294, ......, D=0000 : ;
L=0295, ......, D=0000 : ; RGB WITH LONG DATA IN CODE RAM, USE PWM DUTY ENCODE
L=0296, P=00E4, C=0000 : RGB1W_LONG:			NOP
L=0297, P=00E5, C=5022 : 					BTSC  VAR_FLAG,0
L=0298, P=00E6, C=613C : 					JMP   RGB1W_LONG_1
L=0299, P=00E7, C=0108 : 					CLR   SFR_BIT_CYCLE
L=0300, P=00E8, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0	;DEFAULT OUTPUT LOW
L=0301, P=00E9, C=2880 : 					MOVL  0X80
L=0302, P=00EA, C=100C : 					MOVA  SFR_BIT_CONFIG	;SB_BIT_TX_EN
L=0303, ......, D=0000 : ;					BS    SFR_BIT_CONFIG,SB_BIT_TX_EN	;ENABLE TX
L=0304, P=00EB, C=0220 : 					MOV   VAR_SIZE_L,A
L=0305, P=00EC, C=0A21 : 					IOR   VAR_SIZE_H,A
L=0306, P=00ED, C=3493 : 					JZ    RGB1W_END			;DATA SIZE IS ZERO
L=0307, ......, D=0000 : ;					BTSS  SFR_PORT_IO,SB_PORT_OUT0	;PIN HIGH
L=0308, ......, D=0000 : ;					JMP   RGB1W_PIN_LOW		;PIN LOW
L=0309, ......, D=0000 : ;					BS    SFR_BIT_CYCLE,6	;FORCE COUNT
L=0310, ......, D=0000 : ;					NOP
L=0311, ......, D=0000 : ;					CLR   SFR_BIT_CYCLE
L=0312, ......, D=0000 : ;					BC    SFR_PORT_IO,SB_PORT_OUT0	;DEFAULT OUTPUT LOW
L=0313, ......, D=0000 : ;					BS    SFR_PORT_DIR,SB_PORT_DIR0
L=0314, ......, D=0000 : ;					CALL  DELAY_65US		;OUTPUT LOW 321US
L=0315, ......, D=0000 : ;					MOVL  0
L=0316, ......, D=0000 : ;					CALL  DELAY_US
L=0317, ......, D=0000 : ;					MOVL  0X05				;ERROR CODE FOR PIN TX HIGH
L=0318, ......, D=0000 : ;					BTSC  SFR_PORT_IO,SB_PORT_OUT0	;PIN LOW
L=0319, ......, D=0000 : ;					JMP   CMD_RETURN		;PIN HIGH
L=0320, P=00EE, C=480A : RGB1W_PIN_LOW:		BS    SFR_PORT_DIR,SB_PORT_DIR0
L=0321, P=00EF, C=4709 : 					BC    SFR_INDIR_ADDR2,7	;LOW 7 BIT IS NEW SB_BIT_CYCLE
L=0322, P=00F0, C=013E : 					CLR   VAR_ADDR_L
L=0323, P=00F1, C=0104 : 					CLR   SFR_INDIR_ADDR
L=0324, P=00F2, C=2806 : 					MOVL  0X06				;ERROR CODE FOR PIN RX HIGH
L=0325, P=00F3, C=540B : 					BTSC  SFR_PORT_IO,SB_PORT_IN0	;PIN LOW
L=0326, P=00F4, C=6090 : 					JMP   CMD_RETURN		;PIN HIGH
L=0327, P=00F5, C=2802 : 					MOVL  0X02
L=0328, P=00F6, C=103F : 					MOVA  VAR_ADDR_H		;DATA BUFFER START ADDRESS
L=0329, P=00F7, C=0018 : 					RDCODE					;GET FIRST WORD
L=0330, P=00F8, C=101F : 					MOVA  SFR_DATA_EXCH		;LOW BYTE
L=0331, P=00F9, C=2980 : 					ANDL  0X80				;FIRST BIT
L=0332, P=00FA, C=0A09 : 					IOR   SFR_INDIR_ADDR2,A	;1167nS,0x38(56)@48MHz,0x1C(28)@24MHz
L=0333, P=00FB, C=0000 : 					NOP
L=0334, P=00FC, C=1008 : 					MOVA  SFR_BIT_CYCLE		;SB_BIT_TX_O0=SFR_DATA_EXCH.7...
L=0335, ......, D=0000 : ;					BP2F  BO_BIT_TX_O0,7	;SB_BIT_TX_O0=SFR_DATA_EXCH.7...
L=0336, P=00FD, C=0013 : RGB1W_WORD_NEXT:	WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0337, P=00FE, C=00AE : 					BP2F  BO_BIT_TX_O0,6	;SB_BIT_TX_O0=SFR_DATA_EXCH.6...
L=0338, P=00FF, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0339, P=0100, C=00AD : 					BP2F  BO_BIT_TX_O0,5	;SB_BIT_TX_O0=SFR_DATA_EXCH.5...
L=0340, P=0101, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0341, P=0102, C=00AC : 					BP2F  BO_BIT_TX_O0,4	;SB_BIT_TX_O0=SFR_DATA_EXCH.4...
L=0342, P=0103, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0343, P=0104, C=00AB : 					BP2F  BO_BIT_TX_O0,3	;SB_BIT_TX_O0=SFR_DATA_EXCH.3...
L=0344, P=0105, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0345, P=0106, C=00AA : 					BP2F  BO_BIT_TX_O0,2	;SB_BIT_TX_O0=SFR_DATA_EXCH.2...
L=0346, P=0107, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0347, P=0108, C=1520 : 					DEC   VAR_SIZE_L
L=0348, P=0109, C=0420 : 					INC   VAR_SIZE_L,A
L=0349, P=010A, C=5203 : 					BTSC  SFR_STATUS_REG,SB_FLAG_Z
L=0350, P=010B, C=1521 : 					DEC   VAR_SIZE_H		;CARRY IF LOW BYTE IS 0XFF
L=0351, P=010C, C=00A9 : 					BP2F  BO_BIT_TX_O0,1	;SB_BIT_TX_O0=SFR_DATA_EXCH.1...
L=0352, P=010D, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0353, P=010E, C=0220 : 					MOV   VAR_SIZE_L,A
L=0354, P=010F, C=0A21 : 					IOR   VAR_SIZE_H,A
L=0355, P=0110, C=3536 : 					JZ    RGB1W_BIT_LAST	;FINISH AFTER LAST BIT
L=0356, P=0111, C=00A8 : 					BP2F  BO_BIT_TX_O0,0	;SB_BIT_TX_O0=SFR_DATA_EXCH.0...
L=0357, P=0112, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0358, ......, D=0000 : ; HIGH BYTE
L=0359, P=0113, C=0204 : 					MOV   SFR_INDIR_ADDR,A
L=0360, P=0114, C=101F : 					MOVA  SFR_DATA_EXCH		;HIGH BYTE
L=0361, P=0115, C=00AF : 					BP2F  BO_BIT_TX_O0,7	;SB_BIT_TX_O0=SFR_DATA_EXCH.7...
L=0362, P=0116, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0363, P=0117, C=00AE : 					BP2F  BO_BIT_TX_O0,6	;SB_BIT_TX_O0=SFR_DATA_EXCH.6...
L=0364, P=0118, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0365, P=0119, C=00AD : 					BP2F  BO_BIT_TX_O0,5	;SB_BIT_TX_O0=SFR_DATA_EXCH.5...
L=0366, P=011A, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0367, P=011B, C=00AC : 					BP2F  BO_BIT_TX_O0,4	;SB_BIT_TX_O0=SFR_DATA_EXCH.4...
L=0368, P=011C, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0369, P=011D, C=1520 : 					DEC   VAR_SIZE_L
L=0370, P=011E, C=0420 : 					INC   VAR_SIZE_L,A
L=0371, P=011F, C=5203 : 					BTSC  SFR_STATUS_REG,SB_FLAG_Z
L=0372, P=0120, C=1521 : 					DEC   VAR_SIZE_H		;CARRY IF LOW BYTE IS 0XFF
L=0373, P=0121, C=00AB : 					BP2F  BO_BIT_TX_O0,3	;SB_BIT_TX_O0=SFR_DATA_EXCH.3...
L=0374, P=0122, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0375, P=0123, C=143E : 					INC   VAR_ADDR_L
L=0376, P=0124, C=5203 : 					BTSC  SFR_STATUS_REG,SB_FLAG_Z
L=0377, P=0125, C=143F : 					INC   VAR_ADDR_H		;CARRY IF LOW BYTE IS ZERO
L=0378, P=0126, C=00AA : 					BP2F  BO_BIT_TX_O0,2	;SB_BIT_TX_O0=SFR_DATA_EXCH.2...
L=0379, P=0127, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0380, P=0128, C=023E : 					MOV   VAR_ADDR_L,A
L=0381, P=0129, C=1004 : 					MOVA  SFR_INDIR_ADDR
L=0382, P=012A, C=00A9 : 					BP2F  BO_BIT_TX_O0,1	;SB_BIT_TX_O0=SFR_DATA_EXCH.1...
L=0383, P=012B, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0384, P=012C, C=0220 : 					MOV   VAR_SIZE_L,A
L=0385, P=012D, C=0A21 : 					IOR   VAR_SIZE_H,A
L=0386, P=012E, C=3536 : 					JZ    RGB1W_BIT_LAST	;FINISH AFTER LAST BIT
L=0387, P=012F, C=023F : 					MOV   VAR_ADDR_H,A
L=0388, P=0130, C=00A8 : 					BP2F  BO_BIT_TX_O0,0	;SB_BIT_TX_O0=SFR_DATA_EXCH.0...
L=0389, P=0131, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE AND CLEAR EDGE FLAG AFTER EXIT
L=0390, P=0132, C=0018 : 					RDCODE					;GET NEXT WORD
L=0391, P=0133, C=101F : 					MOVA  SFR_DATA_EXCH		;LOW BYTE
L=0392, P=0134, C=00AF : 					BP2F  BO_BIT_TX_O0,7	;SB_BIT_TX_O0=SFR_DATA_EXCH.7...
L=0393, P=0135, C=60FD : 					JMP   RGB1W_WORD_NEXT	;NEXT WORD
L=0394, P=0136, C=00A8 : RGB1W_BIT_LAST:		BP2F  BO_BIT_TX_O0,0	;SB_BIT_TX_O0=SFR_DATA_EXCH.0...
L=0395, P=0137, C=0013 : 					WAITB WB_PORT_I0_RISE	;WAIT RISE EDGE OF LAST BIT AND CLEAR EDGE FLAG AFTER EXIT
L=0396, P=0138, C=4708 : 					BC    SFR_BIT_CYCLE,SB_BIT_TX_O0	;CLEAR FALL EDGE FLAG
L=0397, P=0139, C=0012 : 					WAITB WB_PORT_I0_FALL	;WAIT FALL EDGE OF LAST BIT AND CLEAR EDGE FLAG AFTER EXIT
L=0398, P=013A, C=0108 : 					CLR   SFR_BIT_CYCLE		;STOP
L=0399, ......, D=0000 : ;					BC    SFR_BIT_CONFIG,SB_BIT_TX_EN	;ENABLE TX
L=0400, P=013B, C=608A : 					JMP   RGB1W_LOAD		;LOAD AND RESET
L=0401, ......, D=0000 : ;
L=0402, ......, D=0000 : ; RGB WITH LONG DATA IN CODE RAM, USE PWM DUTY ENCODE
L=0403, P=013C, C=0000 : RGB1W_LONG_1:		NOP
L=0404, P=013D, C=0108 : 					CLR   SFR_BIT_CYCLE
L=0405, P=013E, C=010C : 					CLR   SFR_BIT_CONFIG
L=0406, P=013F, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;DEFAULT OUTPUT LOW
L=0407, P=0140, C=0220 : 					MOV   VAR_SIZE_L,A
L=0408, P=0141, C=0A21 : 					IOR   VAR_SIZE_H,A
L=0409, P=0142, C=3493 : 					JZ    RGB1W_END			;DATA SIZE IS ZERO+
L=0410, P=0143, C=490A : 					BS    SFR_PORT_DIR,SB_PORT_DIR1
L=0411, P=0144, C=013E : 					CLR   VAR_ADDR_L
L=0412, P=0145, C=0104 : 					CLR   SFR_INDIR_ADDR
L=0413, P=0146, C=2806 : 					MOVL  0X06				;ERROR CODE FOR PIN RX HIGH
L=0414, P=0147, C=540B : 					BTSC  SFR_PORT_IO,SB_PORT_IN0	;PIN LOW
L=0415, P=0148, C=6090 : 					JMP   CMD_RETURN		;PIN HIGH
L=0416, P=0149, C=2802 : 					MOVL  0X02
L=0417, P=014A, C=103F : 					MOVA  VAR_ADDR_H		;DATA BUFFER START ADDRESS
L=0418, P=014B, C=0018 : 					RDCODE					;GET FIRST WORD
L=0419, P=014C, C=101F : 					MOVA  SFR_DATA_EXCH		;LOW BYTE
L=0420, ......, D=0000 : 
L=0421, P=014D, C=490B : RGB1W_WORD_NEXT_1:	BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0422, P=014E, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0423, P=014F, C=5F1F : 					BTSS  SFR_DATA_EXCH,7	;BIT SFR_DATA_EXCH.7
L=0424, P=0150, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0425, P=0151, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0426, P=0152, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0427, P=0153, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0428, ......, D=0000 : 
L=0429, P=0154, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0430, P=0155, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0431, P=0156, C=5E1F : 					BTSS  SFR_DATA_EXCH,6	;BIT SFR_DATA_EXCH.6
L=0432, P=0157, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0433, P=0158, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0434, P=0159, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0435, P=015A, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0436, ......, D=0000 : 
L=0437, P=015B, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0438, P=015C, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0439, P=015D, C=5D1F : 					BTSS  SFR_DATA_EXCH,5	;BIT SFR_DATA_EXCH.5
L=0440, P=015E, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0441, P=015F, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0442, P=0160, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0443, P=0161, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0444, ......, D=0000 : 
L=0445, P=0162, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0446, P=0163, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0447, P=0164, C=5C1F : 					BTSS  SFR_DATA_EXCH,4	;BIT SFR_DATA_EXCH.4
L=0448, P=0165, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0449, P=0166, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0450, P=0167, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0451, P=0168, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0452, ......, D=0000 : 
L=0453, P=0169, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0454, P=016A, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0455, P=016B, C=5B1F : 					BTSS  SFR_DATA_EXCH,3	;BIT SFR_DATA_EXCH.3
L=0456, P=016C, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0457, P=016D, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0458, P=016E, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0459, P=016F, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0460, ......, D=0000 : 
L=0461, P=0170, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0462, P=0171, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0463, P=0172, C=5A1F : 					BTSS  SFR_DATA_EXCH,2	;BIT SFR_DATA_EXCH.2
L=0464, P=0173, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0465, P=0174, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0466, P=0175, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0467, P=0176, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0468, ......, D=0000 : 
L=0469, P=0177, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0470, P=0178, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0471, P=0179, C=591F : 					BTSS  SFR_DATA_EXCH,1	;BIT SFR_DATA_EXCH.1
L=0472, P=017A, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0473, P=017B, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0474, P=017C, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0475, P=017D, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0476, ......, D=0000 : 
L=0477, P=017E, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0478, P=017F, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0479, P=0180, C=581F : 					BTSS  SFR_DATA_EXCH,0	;BIT SFR_DATA_EXCH.0
L=0480, P=0181, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0481, P=0182, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0482, P=0183, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0483, P=0184, C=0000 : 					NOP
L=0484, P=0185, C=0000 : 					NOP
L=0485, P=0186, C=0000 : 					NOP
L=0486, P=0187, C=0000 : 					NOP
L=0487, ......, D=0000 : 
L=0488, P=0188, C=1520 : 					DEC   VAR_SIZE_L
L=0489, P=0189, C=0420 : 					INC   VAR_SIZE_L,A
L=0490, P=018A, C=5203 : 					BTSC  SFR_STATUS_REG,SB_FLAG_Z
L=0491, P=018B, C=1521 : 					DEC   VAR_SIZE_H		;CARRY IF LOW BYTE IS 0XFF
L=0492, P=018C, C=0220 : 					MOV   VAR_SIZE_L,A
L=0493, P=018D, C=0A21 : 					IOR   VAR_SIZE_H,A
L=0494, P=018E, C=34DD : 					JZ    RGB1W_LOAD_1	;FINISH AFTER LAST BIT
L=0495, P=018F, C=0204 : 					MOV   SFR_INDIR_ADDR,A
L=0496, P=0190, C=101F : 					MOVA  SFR_DATA_EXCH		;HIGH BYTE
L=0497, ......, D=0000 : 
L=0498, P=0191, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0499, P=0192, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0500, P=0193, C=5F1F : 					BTSS  SFR_DATA_EXCH,7	;BIT SFR_DATA_EXCH.7
L=0501, P=0194, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0502, P=0195, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0503, P=0196, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0504, P=0197, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0505, ......, D=0000 : 
L=0506, P=0198, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0507, P=0199, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0508, P=019A, C=5E1F : 					BTSS  SFR_DATA_EXCH,6	;BIT SFR_DATA_EXCH.6
L=0509, P=019B, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0510, P=019C, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0511, P=019D, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0512, P=019E, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0513, ......, D=0000 : 
L=0514, P=019F, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0515, P=01A0, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0516, P=01A1, C=5D1F : 					BTSS  SFR_DATA_EXCH,5	;BIT SFR_DATA_EXCH.5
L=0517, P=01A2, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0518, P=01A3, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0519, P=01A4, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0520, P=01A5, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0521, ......, D=0000 : 
L=0522, P=01A6, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0523, P=01A7, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0524, P=01A8, C=5C1F : 					BTSS  SFR_DATA_EXCH,4	;BIT SFR_DATA_EXCH.4
L=0525, P=01A9, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0526, P=01AA, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0527, P=01AB, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0528, P=01AC, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0529, ......, D=0000 : 
L=0530, P=01AD, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0531, P=01AE, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0532, P=01AF, C=5B1F : 					BTSS  SFR_DATA_EXCH,3	;BIT SFR_DATA_EXCH.3
L=0533, P=01B0, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0534, P=01B1, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0535, P=01B2, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0536, P=01B3, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0537, ......, D=0000 : 
L=0538, P=01B4, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0539, P=01B5, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0540, P=01B6, C=5A1F : 					BTSS  SFR_DATA_EXCH,2	;BIT SFR_DATA_EXCH.2
L=0541, P=01B7, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0542, P=01B8, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0543, P=01B9, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0544, P=01BA, C=700A : 					CALL  RGB1W_DLY_1L		;LOW 292n IF 1
L=0545, ......, D=0000 : 
L=0546, P=01BB, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0547, P=01BC, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0548, P=01BD, C=591F : 					BTSS  SFR_DATA_EXCH,1	;BIT SFR_DATA_EXCH.1
L=0549, P=01BE, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0550, P=01BF, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0551, P=01C0, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0552, P=01C1, C=0000 : 					NOP
L=0553, P=01C2, C=0000 : 					NOP
L=0554, P=01C3, C=0000 : 					NOP
L=0555, P=01C4, C=0000 : 					NOP
L=0556, ......, D=0000 : 
L=0557, P=01C5, C=1520 : 					DEC   VAR_SIZE_L
L=0558, P=01C6, C=0420 : 					INC   VAR_SIZE_L,A
L=0559, P=01C7, C=5203 : 					BTSC  SFR_STATUS_REG,SB_FLAG_Z
L=0560, P=01C8, C=1521 : 					DEC   VAR_SIZE_H		;CARRY IF LOW BYTE IS 0XFF
L=0561, P=01C9, C=143E : 					INC   VAR_ADDR_L
L=0562, P=01CA, C=5203 : 					BTSC  SFR_STATUS_REG,SB_FLAG_Z
L=0563, P=01CB, C=143F : 					INC   VAR_ADDR_H		;CARRY IF LOW BYTE IS ZERO
L=0564, P=01CC, C=023E : 					MOV   VAR_ADDR_L,A
L=0565, P=01CD, C=1004 : 					MOVA  SFR_INDIR_ADDR
L=0566, ......, D=0000 : 
L=0567, P=01CE, C=490B : 					BS    SFR_PORT_IO,SB_PORT_OUT1	;RISE EDGE
L=0568, P=01CF, C=700B : 					CALL  RGB1W_DLY_0H		;HIGH 292n IF 0
L=0569, P=01D0, C=581F : 					BTSS  SFR_DATA_EXCH,0	;BIT SFR_DATA_EXCH.0
L=0570, P=01D1, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;BIT0
L=0571, P=01D2, C=7008 : 					CALL  RGB1W_DLY_HALF	;APPEND 584n FOR HIGH/LOW
L=0572, P=01D3, C=410B : 					BC    SFR_PORT_IO,SB_PORT_OUT1	;FALL EDGE
L=0573, P=01D4, C=0000 : 					NOP
L=0574, P=01D5, C=0000 : 					NOP
L=0575, P=01D6, C=0000 : 					NOP
L=0576, P=01D7, C=0000 : 					NOP
L=0577, P=01D8, C=0220 : 					MOV   VAR_SIZE_L,A
L=0578, P=01D9, C=0A21 : 					IOR   VAR_SIZE_H,A
L=0579, P=01DA, C=34DD : 					JZ    RGB1W_LOAD_1		;FINISH AFTER LAST BIT
L=0580, P=01DB, C=023F : 					MOV   VAR_ADDR_H,A
L=0581, P=01DC, C=0018 : 					RDCODE					;GET NEXT WORD
L=0582, P=01DD, C=101F : 					MOVA  SFR_DATA_EXCH		;LOW BYTE
L=0583, P=01DE, C=614D : 					JMP   RGB1W_WORD_NEXT_1	;NEXT WORD
L=0584, ......, D=0000 : ;
L=0585, ......, D=0000 : ; DELAY 250US
L=0586, P=01DF, C=28FA : DELAY_250US:		MOVL  250
L=0587, P=01E0, C=61E4 : 					JMP   DELAY_US
L=0588, ......, D=0000 : ; DELAY 65US
L=0589, P=01E1, C=2841 : DELAY_65US:			MOVL  65
L=0590, P=01E2, C=61E4 : 					JMP   DELAY_US
L=0591, ......, D=0000 : ; DELAY 2US
L=0592, P=01E3, C=2802 : DELAY_2US:			MOVL  2
L=0593, ......, D=0000 : ; DELAY US
L=0594, P=01E4, C=700D : DELAY_US:			CALL  RGB1W_DLY_1L_B0	;10 CLOCK @48M, 4 CLOCK @24M
L=0595, P=01E5, C=0000 : 					NOP
L=0596, P=01E6, C=700D : 					CALL  RGB1W_DLY_1L_B0	;10 CLOCK @48M, 4 CLOCK @24M
L=0597, P=01E7, C=0000 : 					NOP
L=0598, P=01E8, C=700D : 					CALL  RGB1W_DLY_1L_B0	;10 CLOCK @48M, 4 CLOCK @24M
L=0599, P=01E9, C=0000 : 					NOP
L=0600, P=01EA, C=700D : 					CALL  RGB1W_DLY_1L_B0	;10 CLOCK @48M, 4 CLOCK @24M
L=0601, P=01EB, C=0000 : 					NOP
L=0602, P=01EC, C=2CFF : 					ADDL  0XFF
L=0603, P=01ED, C=0000 : 					NOP
L=0604, P=01EE, C=31E4 : 					JNZ   DELAY_US
L=0605, P=01EF, C=0030 : 					RET
L=0606, ......, D=0000 : ;
L=0607, ......, D=0000 : ; initial DS1W
L=0608, ......, D=0000 : ; OUTPUT: A & Z
L=0609, P=01F0, C=400A : INIT_DS1W:			BC    SFR_PORT_DIR,SB_PORT_DIR0	;PULLUP
L=0610, P=01F1, C=0108 : 					CLR   SFR_BIT_CYCLE
L=0611, P=01F2, C=010C : 					CLR   SFR_BIT_CONFIG
L=0612, P=01F3, C=2805 : 					MOVL  5
L=0613, P=01F4, C=71E4 : 					CALL  DELAY_US
L=0614, P=01F5, C=400B : 					BC    SFR_PORT_IO,SB_PORT_OUT0
L=0615, P=01F6, C=480A : 					BS    SFR_PORT_DIR,SB_PORT_DIR0	;LOW
L=0616, P=01F7, C=71DF : 					CALL  DELAY_250US	;DELAY >480uS
L=0617, P=01F8, C=71DF : 					CALL  DELAY_250US
L=0618, P=01F9, C=400A : 					BC    SFR_PORT_DIR,SB_PORT_DIR0	;PULLUP
L=0619, P=01FA, C=71E1 : 					CALL  DELAY_65US
L=0620, P=01FB, C=0109 : 					CLR   SFR_INDIR_ADDR2	;ACK
L=0621, P=01FC, C=540B : 					BTSC  SFR_PORT_IO,SB_PORT_IN0
L=0622, P=01FD, C=2404 : 					MOVIA 0X04				;ERROR CODE IF NAK
L=0623, P=01FE, C=71DF : 					CALL  DELAY_250US
L=0624, P=01FF, C=0209 : 					MOV   SFR_INDIR_ADDR2,A
L=0625, P=0200, C=0030 : 					RET
L=0626, ......, D=0000 : ; write a byte
L=0627, ......, D=0000 : ; INPUT: A
L=0628, P=0201, C=1009 : WRITE_DS1W:			MOVA  SFR_INDIR_ADDR2	;DATA BYTE
L=0629, P=0202, C=2208 : 					MOVIP 8
L=0630, P=0203, C=400B : WRITE_DS1W_BIT:		BC    SFR_PORT_IO,SB_PORT_OUT0
L=0631, P=0204, C=480A : 					BS    SFR_PORT_DIR,SB_PORT_DIR0	;LOW TO START
L=0632, P=0205, C=71E3 : 					CALL  DELAY_2US
L=0633, P=0206, C=5009 : 					BTSC  SFR_INDIR_ADDR2,0			;BIT DATA 0
L=0634, P=0207, C=400A : 					BC    SFR_PORT_DIR,SB_PORT_DIR0	;PULLUP IF BIT DATA 1
L=0635, P=0208, C=71E1 : 					CALL  DELAY_65US
L=0636, P=0209, C=400A : 					BC    SFR_PORT_DIR,SB_PORT_DIR0	;PULLUP
L=0637, P=020A, C=2805 : 					MOVL  5
L=0638, P=020B, C=5809 : 					BTSS  SFR_INDIR_ADDR2,0			;SKIP DELAY IF BIT DATA 1
L=0639, P=020C, C=71E4 : 					CALL  DELAY_US					;PULLUP FOR BIT DATA 0
L=0640, P=020D, C=1F09 : 					RCR   SFR_INDIR_ADDR2
L=0641, P=020E, C=1504 : 					DEC   SFR_INDIR_ADDR
L=0642, P=020F, C=3203 : 					JNZ   WRITE_DS1W_BIT			;8BIT
L=0643, P=0210, C=0030 : 					RET
L=0644, ......, D=0000 : ; read a byte
L=0645, ......, D=0000 : ; OUTPUT: A
L=0646, P=0211, C=2208 : READ_DS1W:			MOVIP 8
L=0647, P=0212, C=400B : READ_DS1W_BIT:		BC    SFR_PORT_IO,SB_PORT_OUT0
L=0648, P=0213, C=480A : 					BS    SFR_PORT_DIR,SB_PORT_DIR0	;LOW TO START
L=0649, P=0214, C=71E3 : 					CALL  DELAY_2US
L=0650, P=0215, C=400A : 					BC    SFR_PORT_DIR,SB_PORT_DIR0	;PULLUP FOR INPUT
L=0651, P=0216, C=280A : 					MOVL  10
L=0652, P=0217, C=71E4 : 					CALL  DELAY_US					;WAIT DATA READY
L=0653, P=0218, C=1F09 : 					RCR   SFR_INDIR_ADDR2
L=0654, P=0219, C=4709 : 					BC    SFR_INDIR_ADDR2,7
L=0655, P=021A, C=540B : 					BTSC  SFR_PORT_IO,SB_PORT_IN0	;GET BIT DATA 0
L=0656, P=021B, C=4F09 : 					BS    SFR_INDIR_ADDR2,7			;GET BIT DATA 1
L=0657, P=021C, C=2837 : 					MOVL  55
L=0658, P=021D, C=71E4 : 					CALL  DELAY_US					;WAIT SLOT
L=0659, P=021E, C=1504 : 					DEC   SFR_INDIR_ADDR
L=0660, P=021F, C=3212 : 					JNZ   READ_DS1W_BIT
L=0661, P=0220, C=0209 : 					MOV   SFR_INDIR_ADDR2,A
L=0662, P=0221, C=0030 : 					RET
L=0663, ......, D=0000 : ; start temperature
L=0664, ......, D=0000 : ; OUTPUT: A & Z
L=0665, P=0222, C=71F0 : START_TEMPERAT:		CALL  INIT_DS1W
L=0666, P=0223, C=322D : 					JNZ   START_TEMP_ERR
L=0667, P=0224, C=28CC : 					MOVL  0XCC						;SKIP ROM
L=0668, P=0225, C=7201 : 					CALL  WRITE_DS1W
L=0669, P=0226, C=2844 : 					MOVL  0X44						;CONVERT
L=0670, P=0227, C=7201 : 					CALL  WRITE_DS1W
L=0671, P=0228, C=5C1C : 					BTSS  SFR_SYS_CFG,SB_MST_CFG_B4	;PARASITE POWER
L=0672, P=0229, C=622C : 					JMP   START_TEMP_RET			;EXTERNAL POWER
L=0673, P=022A, C=480B : 					BS    SFR_PORT_IO,SB_PORT_OUT0
L=0674, P=022B, C=480A : 					BS    SFR_PORT_DIR,SB_PORT_DIR0	;HIGH FOR POWER
L=0675, P=022C, C=0004 : START_TEMP_RET:		CLRA
L=0676, P=022D, C=0030 : START_TEMP_ERR:		RET
L=0677, ......, D=0000 : ; read temperature
L=0678, ......, D=0000 : ; OUTPUT: VAR_DATA_L/H
L=0679, P=022E, C=71F0 : READ_TEMPERAT:		CALL  INIT_DS1W
L=0680, P=022F, C=3239 : 					JNZ   READ_TEMP_ERR
L=0681, P=0230, C=28CC : 					MOVL  0XCC						;SKIP ROM
L=0682, P=0231, C=7201 : 					CALL  WRITE_DS1W
L=0683, P=0232, C=28BE : 					MOVL  0XBE						;READ DATA
L=0684, P=0233, C=7201 : 					CALL  WRITE_DS1W
L=0685, P=0234, C=7211 : 					CALL  READ_DS1W
L=0686, P=0235, C=1020 : 					MOVA  VAR_DATA_L				;LOW BYTE
L=0687, P=0236, C=7211 : 					CALL  READ_DS1W
L=0688, P=0237, C=1021 : 					MOVA  VAR_DATA_H				;HIGH BYTE
L=0689, P=0238, C=71F0 : 					CALL  INIT_DS1W
L=0690, P=0239, C=0030 : READ_TEMP_ERR:		RET
L=0691, ......, D=0000 : ;
L=0692, P=023A, C=0000 : 					NOP
L=0693, ......, D=0000 : ;
L=0694, P=023B, .END.. : END

Label = 168 -------------------------------------------------------------------
......name....................value.....type....
.. BIO_FLAG_C                  .. 0000 .. unused
.. BI_BIT_RX_I0                .. 0001 .. unused
.. BI_C_XOR_IN0                .. 0000 .. unused
.. BI_PORT_IN0                 .. 0002 .. unused
.. BI_PORT_IN1                 .. 0003 .. unused
.. BO_BIT_TX_O0                .. 0001 .. normal
.. BO_PORT_OUT0                .. 0002 .. unused
.. BO_PORT_OUT1                .. 0003 .. unused
.. CMD_RETURN                  .. 0090 .. normal
.. CMD_UNKNOWN                 .. 0031 .. normal
.. DELAY_250US                 .. 01DF .. normal
.. DELAY_2US                   .. 01E3 .. normal
.. DELAY_65US                  .. 01E1 .. normal
.. DELAY_US                    .. 01E4 .. normal
.. DS1W_CONVERT                .. 0033 .. normal
.. DS1W_CONV_GET               .. 0036 .. normal
.. DS1W_GET_DATA               .. 0040 .. normal
.. DS1W_WAIT_10MS              .. 003A .. normal
.. DS1W_WAIT_250US             .. 003B .. normal
.. INIT_DS1W                   .. 01F0 .. normal
.. MCU_START                   .. 0002 .. unused
.. PIOC_FREQ_CFG               .. 000C .. unused
.. READ_DS1W                   .. 0211 .. normal
.. READ_DS1W_BIT               .. 0212 .. normal
.. READ_TEMPERAT               .. 022E .. normal
.. READ_TEMP_ERR               .. 0239 .. normal
.. RGB1W_BIT_LAST              .. 0136 .. normal
.. RGB1W_BYTE_NX               .. 004F .. normal
.. RGB1W_BYTE_NX_1             .. 00A2 .. normal
.. RGB1W_DLY_0H                .. 000B .. normal
.. RGB1W_DLY_1L                .. 000A .. normal
.. RGB1W_DLY_1L_B0             .. 000D .. normal
.. RGB1W_DLY_HALF              .. 0008 .. normal
.. RGB1W_DLY_HALF_B0           .. 0009 .. normal
.. RGB1W_END                   .. 0093 .. normal
.. RGB1W_LOAD                  .. 008A .. normal
.. RGB1W_LOAD_1                .. 00DD .. normal
.. RGB1W_LONG                  .. 00E4 .. normal
.. RGB1W_LONG_1                .. 013C .. normal
.. RGB1W_PIN_LOW               .. 00EE .. unused
.. RGB1W_SHORT                 .. 0043 .. normal
.. RGB1W_SHORT_1               .. 0095 .. normal
.. RGB1W_WORD_NEXT             .. 00FD .. normal
.. RGB1W_WORD_NEXT_1           .. 014D .. normal
.. SB_BIT_CODE_MOD             .. 0006 .. unused
.. SB_BIT_CYCLE_0              .. 0000 .. unused
.. SB_BIT_CYCLE_1              .. 0001 .. unused
.. SB_BIT_CYCLE_2              .. 0002 .. unused
.. SB_BIT_CYCLE_3              .. 0003 .. unused
.. SB_BIT_CYCLE_4              .. 0004 .. unused
.. SB_BIT_CYCLE_5              .. 0005 .. unused
.. SB_BIT_CYCLE_6              .. 0006 .. unused
.. SB_BIT_CYC_CNT3             .. 0000 .. unused
.. SB_BIT_CYC_CNT4             .. 0001 .. unused
.. SB_BIT_CYC_CNT5             .. 0002 .. unused
.. SB_BIT_CYC_CNT6             .. 0003 .. unused
.. SB_BIT_CYC_TAIL             .. 0004 .. unused
.. SB_BIT_RX_I0                .. 0006 .. unused
.. SB_BIT_TX_EN                .. 0007 .. unused
.. SB_BIT_TX_O0                .. 0007 .. normal
.. SB_DATA_MW_SR               .. 0005 .. normal
.. SB_DATA_SW_MR               .. 0006 .. normal
.. SB_EN_LEVEL0                .. 0006 .. unused
.. SB_EN_LEVEL1                .. 0007 .. unused
.. SB_EN_TOUT_RST              .. 0005 .. unused
.. SB_FLAG_C                   .. 0000 .. unused
.. SB_FLAG_Z                   .. 0002 .. normal
.. SB_GP_BIT_X                 .. 0001 .. unused
.. SB_GP_BIT_Y                 .. 0003 .. unused
.. SB_INT_REQ                  .. 0007 .. normal
.. SB_MST_CFG_B4               .. 0004 .. normal
.. SB_MST_CLK_GATE             .. 0000 .. unused
.. SB_MST_IO_EN0               .. 0002 .. unused
.. SB_MST_IO_EN1               .. 0003 .. unused
.. SB_MST_RESET                .. 0001 .. unused
.. SB_PORT_DIR0                .. 0000 .. normal
.. SB_PORT_DIR1                .. 0001 .. normal
.. SB_PORT_IN0                 .. 0004 .. normal
.. SB_PORT_IN1                 .. 0005 .. normal
.. SB_PORT_IN_EDGE             .. 0005 .. unused
.. SB_PORT_IN_XOR              .. 0007 .. unused
.. SB_PORT_MOD0                .. 0004 .. unused
.. SB_PORT_MOD1                .. 0005 .. unused
.. SB_PORT_MOD2                .. 0006 .. unused
.. SB_PORT_MOD3                .. 0007 .. unused
.. SB_PORT_OUT0                .. 0000 .. normal
.. SB_PORT_OUT1                .. 0001 .. normal
.. SB_PORT_PU0                 .. 0002 .. unused
.. SB_PORT_PU1                 .. 0003 .. unused
.. SB_PORT_XOR0                .. 0002 .. unused
.. SB_PORT_XOR1                .. 0003 .. unused
.. SB_STACK_USED               .. 0004 .. unused
.. SB_TMR0_ENABLE              .. 0005 .. unused
.. SB_TMR0_FREQ0               .. 0000 .. unused
.. SB_TMR0_FREQ1               .. 0001 .. unused
.. SB_TMR0_FREQ2               .. 0002 .. unused
.. SB_TMR0_MODE                .. 0003 .. unused
.. SB_TMR0_OUT_EN              .. 0004 .. unused
.. SFR_BIT_CONFIG              .. 000C .. normal
.. SFR_BIT_CYCLE               .. 0008 .. normal
.. SFR_CTRL_RD                 .. 001D .. normal
.. SFR_CTRL_WR                 .. 001E .. normal
.. SFR_DATA_EXCH               .. 001F .. normal
.. SFR_DATA_REG0               .. 0020 .. normal
.. SFR_DATA_REG1               .. 0021 .. normal
.. SFR_DATA_REG10              .. 002A .. unused
.. SFR_DATA_REG11              .. 002B .. unused
.. SFR_DATA_REG12              .. 002C .. unused
.. SFR_DATA_REG13              .. 002D .. unused
.. SFR_DATA_REG14              .. 002E .. unused
.. SFR_DATA_REG15              .. 002F .. unused
.. SFR_DATA_REG16              .. 0030 .. unused
.. SFR_DATA_REG17              .. 0031 .. unused
.. SFR_DATA_REG18              .. 0032 .. unused
.. SFR_DATA_REG19              .. 0033 .. unused
.. SFR_DATA_REG2               .. 0022 .. normal
.. SFR_DATA_REG20              .. 0034 .. unused
.. SFR_DATA_REG21              .. 0035 .. unused
.. SFR_DATA_REG22              .. 0036 .. unused
.. SFR_DATA_REG23              .. 0037 .. unused
.. SFR_DATA_REG24              .. 0038 .. unused
.. SFR_DATA_REG25              .. 0039 .. unused
.. SFR_DATA_REG26              .. 003A .. unused
.. SFR_DATA_REG27              .. 003B .. unused
.. SFR_DATA_REG28              .. 003C .. unused
.. SFR_DATA_REG29              .. 003D .. unused
.. SFR_DATA_REG3               .. 0023 .. unused
.. SFR_DATA_REG30              .. 003E .. normal
.. SFR_DATA_REG31              .. 003F .. normal
.. SFR_DATA_REG4               .. 0024 .. unused
.. SFR_DATA_REG5               .. 0025 .. unused
.. SFR_DATA_REG6               .. 0026 .. unused
.. SFR_DATA_REG7               .. 0027 .. unused
.. SFR_DATA_REG8               .. 0028 .. unused
.. SFR_DATA_REG9               .. 0029 .. unused
.. SFR_INDIR_ADDR              .. 0004 .. normal
.. SFR_INDIR_ADDR2             .. 0009 .. normal
.. SFR_INDIR_PORT              .. 0000 .. unused
.. SFR_INDIR_PORT2             .. 0001 .. normal
.. SFR_PORT_DIR                .. 000A .. normal
.. SFR_PORT_IO                 .. 000B .. normal
.. SFR_PRG_COUNT               .. 0002 .. unused
.. SFR_STATUS_REG              .. 0003 .. normal
.. SFR_SYS_CFG                 .. 001C .. normal
.. SFR_TIMER_CTRL              .. 0006 .. unused
.. SFR_TMR0_COUNT              .. 0005 .. unused
.. SFR_TMR0_INIT               .. 0007 .. unused
.. START_TEMPERAT              .. 0222 .. normal
.. START_TEMP_ERR              .. 022D .. normal
.. START_TEMP_RET              .. 022C .. normal
.. VAR_ADDR_H                  .. 003F .. normal
.. VAR_ADDR_L                  .. 003E .. normal
.. VAR_DATA_H                  .. 0021 .. normal
.. VAR_DATA_L                  .. 0020 .. normal
.. VAR_FLAG                    .. 0022 .. normal
.. VAR_SIZE_H                  .. 0021 .. normal
.. VAR_SIZE_L                  .. 0020 .. normal
.. WAIT_COMMAND                .. 0016 .. normal
.. WB_BIT_CYC_TAIL_1           .. 0001 .. unused
.. WB_DATA_MW_SR_1             .. 0004 .. unused
.. WB_DATA_SW_MR_0             .. 0000 .. unused
.. WB_PORT_I0_FALL             .. 0002 .. normal
.. WB_PORT_I0_RISE             .. 0003 .. normal
.. WB_PORT_XOR0_0              .. 0006 .. unused
.. WB_PORT_XOR0_1              .. 0007 .. unused
.. WB_PORT_XOR1_1              .. 0005 .. unused
.. WRITE_DS1W                  .. 0201 .. normal
.. WRITE_DS1W_BIT              .. 0203 .. normal

End = 023BH -------------------------------------------------------------------
Total_Info: 00, Total_Warning: 00, Total_Error: 00
