// Copyright (c) 2016 Timo Savola. All rights reserved.
// Use of this source code is governed by a BSD-style
// license that can be found in the LICENSE file.

package x86

import (
	"github.com/tsavola/wag/internal/gen"
	"github.com/tsavola/wag/internal/gen/condition"
	"github.com/tsavola/wag/internal/gen/operand"
	"github.com/tsavola/wag/internal/gen/reg"
	"github.com/tsavola/wag/internal/gen/rodata"
	"github.com/tsavola/wag/internal/isa/prop"
	"github.com/tsavola/wag/internal/isa/x86/in"
	"github.com/tsavola/wag/wa"
)

// Unary may allocate registers, use RegResult and update condition flags.  The
// operand argument may be RegResult or condition flags.
func (MacroAssembler) Unary(f *gen.Func, props uint16, x operand.O) operand.O {
	switch uint8(props) {
	case prop.IntEqz:
		r, _ := getScratchReg(f, x)
		in.TEST.RegReg(&f.Text, x.Type, r, r)
		f.Regs.Free(x.Type, r)
		return operand.Flags(condition.Eq)

	case prop.IntClz:
		r, _ := allocResultReg(f, x)
		in.BSR.RegReg(&f.Text, x.Type, RegScratch, r)
		in.MOVi.RegImm32(&f.Text, x.Type, r, -1)
		in.CMOVE.RegReg(&f.Text, x.Type, RegScratch, r)
		in.MOVi.RegImm32(&f.Text, x.Type, r, (int32(x.Type.Size())<<3)-1)
		in.SUB.RegReg(&f.Text, x.Type, r, RegScratch)
		return operand.Reg(x.Type, r, true)

	case prop.IntCtz:
		r, _ := allocResultReg(f, x)
		in.BSF.RegReg(&f.Text, x.Type, r, r)
		in.MOVi.RegImm32(&f.Text, x.Type, RegScratch, int32(x.Type.Size())<<3)
		in.CMOVE.RegReg(&f.Text, x.Type, r, RegScratch)
		return operand.Reg(x.Type, r, true)

	case prop.IntPopcnt:
		r, _ := allocResultReg(f, x)
		in.POPCNT.RegReg(&f.Text, x.Type, r, r)
		return operand.Reg(x.Type, r, true)

	case prop.FloatAbs:
		r, _ := allocResultReg(f, x)
		absFloatReg(&f.Prog, x.Type, r)
		return operand.Reg(x.Type, r, false)

	case prop.FloatNeg:
		r, _ := allocResultReg(f, x)
		negFloatReg(&f.Prog, x.Type, r)
		return operand.Reg(x.Type, r, false)

	case prop.FloatRoundOp:
		r, _ := allocResultReg(f, x)
		roundMode := int8(props >> 8)
		in.ROUNDSSD.RegRegImm8(&f.Text, x.Type, r, r, roundMode)
		return operand.Reg(x.Type, r, false)

	default: // FloatSqrt
		r, _ := allocResultReg(f, x)
		in.SQRTSSD.RegReg(&f.Text, x.Type, r, r)
		return operand.Reg(x.Type, r, false)
	}
}

// absFloatReg in-place.
func absFloatReg(p *gen.Prog, t wa.Type, r reg.R) {
	absMaskAddr := rodata.MaskAddr(CommonRODataAddr, rodata.Mask7fBase, t)
	in.ANDPSD.RegMemDisp(&p.Text, t, r, in.BaseText, absMaskAddr)
}

// negFloatReg in-place.
func negFloatReg(p *gen.Prog, t wa.Type, r reg.R) {
	signMaskAddr := rodata.MaskAddr(CommonRODataAddr, rodata.Mask80Base, t)
	in.XORPSD.RegMemDisp(&p.Text, t, r, in.BaseText, signMaskAddr)
}
