* Z:\mnt\design.r\spice\examples\4364-1.asc
V1 IN 0 PWL(0 0 +10u 12 +100m 12 +10u 92 +250m 12)
R1 IN N008 383K
R2 N010 0 10K
R3 N002 OUT 50m
R4 N003 N004 10
R5 OUT N011 102K
R6 N011 0 4.99K
R7 OUT N007 100K
R8 OUT N009 100K
M§Q1 IN N003 N001 N001 FDB33N25
C1 0 N004 6.8n
R9 IN N005 2.2K
R10 N008 N010 90.9K
C2 N012 0 6.8µ
D1 0 N005 1N5373B
C3 N005 0 0.1µ
M§Q2 N002 N006 N001 N001 FDB3682
XU1 OUT N002 N006 N001 N004 N005 N005 N008 N010 0 N009 N007 N012 N011 LTC4364-1
Cload OUT 0 22µ Rser=100m
Rload OUT 0 47
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1
.lib LTC4364-1.sub
.backanno
.end
