/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "MLI0" of TriCore TC1796B (46 SFRs) */

#ifndef _HAVE_TRICORE_MLI0_ADDRESSES_H_
#define _HAVE_TRICORE_MLI0_ADDRESSES_H_

#define MLI0_ID_ADDR          0xF010C008     /* "MLI0 Module Identification Register" */
#define MLI0_FDR_ADDR         0xF010C00C     /* "MLI0 Fractional Divider Register" */
#define MLI0_TCR_ADDR         0xF010C010     /* "MLI0 Transmitter Control Register" */
#define MLI0_TSTATR_ADDR      0xF010C014     /* "MLI0 Transmitter Status Register" */
#define MLI0_TP0STATR_ADDR    0xF010C018     /* "MLI0 Transmitter Pipe 0 Status Register" */
#define MLI0_TP1STATR_ADDR    0xF010C01C     /* "MLI0 Transmitter Pipe 1 Status Register" */
#define MLI0_TP2STATR_ADDR    0xF010C020     /* "MLI0 Transmitter Pipe 2 Status Register" */
#define MLI0_TP3STATR_ADDR    0xF010C024     /* "MLI0 Transmitter Pipe 3 Status Register" */
#define MLI0_TCMDR_ADDR       0xF010C028     /* "MLI0 Transmitter Command Register" */
#define MLI0_TRSTATR_ADDR     0xF010C02C     /* "MLI0 Transmitter Registers Status Register" */
#define MLI0_TP0AOFR_ADDR     0xF010C030     /* "MLI0 Transmitter Pipe 0 Address Offset Register" */
#define MLI0_TP1AOFR_ADDR     0xF010C034     /* "MLI0 Transmitter Pipe 1 Address Offset Register" */
#define MLI0_TP2AOFR_ADDR     0xF010C038     /* "MLI0 Transmitter Pipe 2 Address Offset Register" */
#define MLI0_TP3AOFR_ADDR     0xF010C03C     /* "MLI0 Transmitter Pipe 3 Address Offset Register" */
#define MLI0_TP0DATAR_ADDR    0xF010C040     /* "MLI0 Transmitter Pipe 0 Data Register" */
#define MLI0_TP1DATAR_ADDR    0xF010C044     /* "MLI0 Transmitter Pipe 1 Data Register" */
#define MLI0_TP2DATAR_ADDR    0xF010C048     /* "MLI0 Transmitter Pipe 2 Data Register" */
#define MLI0_TP3DATAR_ADDR    0xF010C04C     /* "MLI0 Transmitter Pipe 3 Data Register" */
#define MLI0_TDRAR_ADDR       0xF010C050     /* "MLI0 Transmitter Data Read Answer Register" */
#define MLI0_TP0BAR_ADDR      0xF010C054     /* "MLI0 Transmitter Pipe 0 Base Address Register" */
#define MLI0_TP1BAR_ADDR      0xF010C058     /* "MLI0 Transmitter Pipe 1 Base Address Register" */
#define MLI0_TP2BAR_ADDR      0xF010C05C     /* "MLI0 Transmitter Pipe 2 Base Address Register" */
#define MLI0_TP3BAR_ADDR      0xF010C060     /* "MLI0 Transmitter Pipe 3 Base Address Register" */
#define MLI0_TCBAR_ADDR       0xF010C064     /* "MLI0 Transmitter Copy Base Address Register" */
#define MLI0_RCR_ADDR         0xF010C068     /* "MLI0 Receiver Control Register" */
#define MLI0_RP0BAR_ADDR      0xF010C06C     /* "MLI0 Receiver Pipe 0 Base Address Register" */
#define MLI0_RP1BAR_ADDR      0xF010C070     /* "MLI0 Receiver Pipe 1 Base Address Register" */
#define MLI0_RP2BAR_ADDR      0xF010C074     /* "MLI0 Receiver Pipe 2 Base Address Register" */
#define MLI0_RP3BAR_ADDR      0xF010C078     /* "MLI0 Receiver Pipe 3 Base Address Register" */
#define MLI0_RP0STATR_ADDR    0xF010C07C     /* "MLI0 Receiver Pipe 0 Status Register" */
#define MLI0_RP1STATR_ADDR    0xF010C080     /* "MLI0 Receiver Pipe 1 Status Register" */
#define MLI0_RP2STATR_ADDR    0xF010C084     /* "MLI0 Receiver Pipe 2 Status Register" */
#define MLI0_RP3STATR_ADDR    0xF010C088     /* "MLI0 Receiver Pipe 3 Status Register" */
#define MLI0_RADRR_ADDR       0xF010C08C     /* "MLI0 Receiver Address Register" */
#define MLI0_RDATAR_ADDR      0xF010C090     /* "MLI0 Receiver Data Register" */
#define MLI0_SCR_ADDR         0xF010C094     /* "MLI0 Set Clear Register" */
#define MLI0_TIER_ADDR        0xF010C098     /* "MLI0 Transmitter Interrupt Enable Register" */
#define MLI0_TISR_ADDR        0xF010C09C     /* "MLI0 Transmitter Interrupt Status Register" */
#define MLI0_TINPR_ADDR       0xF010C0A0     /* "MLI0 Transmitter Interrupt Node Pointer Register" */
#define MLI0_RIER_ADDR        0xF010C0A4     /* "MLI0 Receiver Interrupt Enable Register" */
#define MLI0_RISR_ADDR        0xF010C0A8     /* "MLI0 Receiver Interrupt Status Register" */
#define MLI0_RINPR_ADDR       0xF010C0AC     /* "MLI0 Receiver Interrupt Node Pointer Register" */
#define MLI0_GINTR_ADDR       0xF010C0B0     /* "MLI0 Global Interrupt Set Register" */
#define MLI0_OICR_ADDR        0xF010C0B4     /* "MLI0 Output Input Control Register" */
#define MLI0_AER_ADDR         0xF010C0B8     /* "MLI0 Access Enable Register" */
#define MLI0_ARR_ADDR         0xF010C0BC     /* "MLI0 Access Range Register" */


#endif /* _HAVE_TRICORE_MLI0_ADDRESSES_H_ (block "MLI0") */


