// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "operator_float_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic operator_float_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic operator_float_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<11> operator_float_1::ap_ST_fsm_state1 = "1";
const sc_lv<11> operator_float_1::ap_ST_fsm_state2 = "10";
const sc_lv<11> operator_float_1::ap_ST_fsm_state3 = "100";
const sc_lv<11> operator_float_1::ap_ST_fsm_state4 = "1000";
const sc_lv<11> operator_float_1::ap_ST_fsm_state5 = "10000";
const sc_lv<11> operator_float_1::ap_ST_fsm_state6 = "100000";
const sc_lv<11> operator_float_1::ap_ST_fsm_state7 = "1000000";
const sc_lv<11> operator_float_1::ap_ST_fsm_state8 = "10000000";
const sc_lv<11> operator_float_1::ap_ST_fsm_state9 = "100000000";
const sc_lv<11> operator_float_1::ap_ST_fsm_state10 = "1000000000";
const sc_lv<11> operator_float_1::ap_ST_fsm_state11 = "10000000000";
const sc_lv<32> operator_float_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> operator_float_1::ap_const_lv32_1 = "1";
const sc_lv<32> operator_float_1::ap_const_lv32_2 = "10";
const sc_lv<32> operator_float_1::ap_const_lv32_3 = "11";
const sc_lv<32> operator_float_1::ap_const_lv32_4 = "100";
const sc_lv<32> operator_float_1::ap_const_lv32_5 = "101";
const sc_lv<32> operator_float_1::ap_const_lv32_6 = "110";
const sc_lv<32> operator_float_1::ap_const_lv32_7 = "111";
const sc_lv<32> operator_float_1::ap_const_lv32_8 = "1000";
const sc_lv<32> operator_float_1::ap_const_lv32_9 = "1001";
const sc_lv<32> operator_float_1::ap_const_lv32_A = "1010";
const bool operator_float_1::ap_const_boolean_1 = true;

operator_float_1::operator_float_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_operator_mul_assign_float_fu_30 = new operator_mul_assign_float("grp_operator_mul_assign_float_fu_30");
    grp_operator_mul_assign_float_fu_30->ap_clk(ap_clk);
    grp_operator_mul_assign_float_fu_30->ap_rst(ap_rst);
    grp_operator_mul_assign_float_fu_30->ap_start(grp_operator_mul_assign_float_fu_30_ap_start);
    grp_operator_mul_assign_float_fu_30->ap_done(grp_operator_mul_assign_float_fu_30_ap_done);
    grp_operator_mul_assign_float_fu_30->ap_idle(grp_operator_mul_assign_float_fu_30_ap_idle);
    grp_operator_mul_assign_float_fu_30->ap_ready(grp_operator_mul_assign_float_fu_30_ap_ready);
    grp_operator_mul_assign_float_fu_30->p_z_M_real_dout(fft_kernel_modu_M_r_dout);
    grp_operator_mul_assign_float_fu_30->p_z_M_real_empty_n(fft_kernel_modu_M_r_empty_n);
    grp_operator_mul_assign_float_fu_30->p_z_M_real_read(grp_operator_mul_assign_float_fu_30_p_z_M_real_read);
    grp_operator_mul_assign_float_fu_30->p_z_M_imag_dout(fft_kernel_modu_M_i_dout);
    grp_operator_mul_assign_float_fu_30->p_z_M_imag_empty_n(fft_kernel_modu_M_i_empty_n);
    grp_operator_mul_assign_float_fu_30->p_z_M_imag_read(grp_operator_mul_assign_float_fu_30_p_z_M_imag_read);
    grp_operator_mul_assign_float_fu_30->ap_ce(grp_operator_mul_assign_float_fu_30_ap_ce);
    grp_operator_mul_assign_float_fu_30->complex_float_M_real_read(p_r_M_real_reg_40);
    grp_operator_mul_assign_float_fu_30->complex_float_M_imag_read(p_r_M_imag_reg_45);
    grp_operator_mul_assign_float_fu_30->ap_return_0(grp_operator_mul_assign_float_fu_30_ap_return_0);
    grp_operator_mul_assign_float_fu_30->ap_return_1(grp_operator_mul_assign_float_fu_30_ap_return_1);
    grp_operator_mul_assign_float_fu_30->p_z_M_real_blk_n(grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n);
    grp_operator_mul_assign_float_fu_30->p_z_M_imag_blk_n(grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_NS_fsm_state2);
    sensitive << ( ap_NS_fsm );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( fft_kernel_modu_M_r_empty_n );
    sensitive << ( fft_kernel_modu_M_i_empty_n );

    SC_METHOD(thread_ap_block_state2);
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n );
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_ce );
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_ce );
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_ap_return_0);
    sensitive << ( ap_ce );
    sensitive << ( grp_operator_mul_assign_float_fu_30_ap_return_0 );
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_ap_return_1);
    sensitive << ( ap_ce );
    sensitive << ( grp_operator_mul_assign_float_fu_30_ap_return_1 );
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_fft_kernel_modu_M_i_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( fft_kernel_modu_M_i_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n );

    SC_METHOD(thread_fft_kernel_modu_M_i_read);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( fft_kernel_modu_M_r_empty_n );
    sensitive << ( fft_kernel_modu_M_i_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_ce );
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_imag_read );

    SC_METHOD(thread_fft_kernel_modu_M_r_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( fft_kernel_modu_M_r_empty_n );
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_fft_kernel_modu_M_r_read);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( fft_kernel_modu_M_r_empty_n );
    sensitive << ( fft_kernel_modu_M_i_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_ce );
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_real_read );

    SC_METHOD(thread_grp_operator_mul_assign_float_fu_30_ap_ce);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_ce );

    SC_METHOD(thread_grp_operator_mul_assign_float_fu_30_ap_start);
    sensitive << ( grp_operator_mul_assign_float_fu_30_ap_start_reg );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( fft_kernel_modu_M_r_empty_n );
    sensitive << ( fft_kernel_modu_M_i_empty_n );
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n );
    sensitive << ( ap_ce );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( ap_CS_fsm_state9 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( ap_CS_fsm_state11 );

    ap_CS_fsm = "00000000001";
    grp_operator_mul_assign_float_fu_30_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "operator_float_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, fft_kernel_modu_M_r_dout, "(port)fft_kernel_modu_M_r_dout");
    sc_trace(mVcdFile, fft_kernel_modu_M_r_empty_n, "(port)fft_kernel_modu_M_r_empty_n");
    sc_trace(mVcdFile, fft_kernel_modu_M_r_read, "(port)fft_kernel_modu_M_r_read");
    sc_trace(mVcdFile, fft_kernel_modu_M_i_dout, "(port)fft_kernel_modu_M_i_dout");
    sc_trace(mVcdFile, fft_kernel_modu_M_i_empty_n, "(port)fft_kernel_modu_M_i_empty_n");
    sc_trace(mVcdFile, fft_kernel_modu_M_i_read, "(port)fft_kernel_modu_M_i_read");
    sc_trace(mVcdFile, ap_return_0, "(port)ap_return_0");
    sc_trace(mVcdFile, ap_return_1, "(port)ap_return_1");
    sc_trace(mVcdFile, fft_kernel_modu_M_r_blk_n, "(port)fft_kernel_modu_M_r_blk_n");
    sc_trace(mVcdFile, fft_kernel_modu_M_i_blk_n, "(port)fft_kernel_modu_M_i_blk_n");
    sc_trace(mVcdFile, ap_ce, "(port)ap_ce");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n, "grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n, "grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n");
    sc_trace(mVcdFile, p_r_M_real_reg_40, "p_r_M_real_reg_40");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, p_r_M_imag_reg_45, "p_r_M_imag_reg_45");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_start, "grp_operator_mul_assign_float_fu_30_ap_start");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_done, "grp_operator_mul_assign_float_fu_30_ap_done");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_idle, "grp_operator_mul_assign_float_fu_30_ap_idle");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_ready, "grp_operator_mul_assign_float_fu_30_ap_ready");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_p_z_M_real_read, "grp_operator_mul_assign_float_fu_30_p_z_M_real_read");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_p_z_M_imag_read, "grp_operator_mul_assign_float_fu_30_p_z_M_imag_read");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_ce, "grp_operator_mul_assign_float_fu_30_ap_ce");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_return_0, "grp_operator_mul_assign_float_fu_30_ap_return_0");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_return_1, "grp_operator_mul_assign_float_fu_30_ap_return_1");
    sc_trace(mVcdFile, ap_block_state2, "ap_block_state2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, grp_operator_mul_assign_float_fu_30_ap_start_reg, "grp_operator_mul_assign_float_fu_30_ap_start_reg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_NS_fsm_state2, "ap_NS_fsm_state2");
#endif

    }
}

operator_float_1::~operator_float_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_operator_mul_assign_float_fu_30;
}

void operator_float_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_operator_mul_assign_float_fu_30_ap_start_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_NS_fsm_state2.read()))) {
            grp_operator_mul_assign_float_fu_30_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_operator_mul_assign_float_fu_30_ap_ready.read())) {
            grp_operator_mul_assign_float_fu_30_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_r_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_i_empty_n.read())) && esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1))) {
        p_r_M_imag_reg_45 = fft_kernel_modu_M_i_dout.read();
        p_r_M_real_reg_40 = fft_kernel_modu_M_r_dout.read();
    }
}

void operator_float_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void operator_float_1::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[9];
}

void operator_float_1::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[10];
}

void operator_float_1::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void operator_float_1::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void operator_float_1::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void operator_float_1::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void operator_float_1::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void operator_float_1::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void operator_float_1::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void operator_float_1::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[8];
}

void operator_float_1::thread_ap_NS_fsm_state2() {
    ap_NS_fsm_state2 = ap_NS_fsm.read()[1];
}

void operator_float_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_r_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_i_empty_n.read()));
}

void operator_float_1::thread_ap_block_state2() {
    ap_block_state2 = (esl_seteq<1,1,1>(ap_const_logic_0, grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n.read()));
}

void operator_float_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void operator_float_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void operator_float_1::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void operator_float_1::thread_ap_return_0() {
    ap_return_0 = grp_operator_mul_assign_float_fu_30_ap_return_0.read();
}

void operator_float_1::thread_ap_return_1() {
    ap_return_1 = grp_operator_mul_assign_float_fu_30_ap_return_1.read();
}

void operator_float_1::thread_fft_kernel_modu_M_i_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        fft_kernel_modu_M_i_blk_n = grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        fft_kernel_modu_M_i_blk_n = fft_kernel_modu_M_i_empty_n.read();
    } else {
        fft_kernel_modu_M_i_blk_n = ap_const_logic_1;
    }
}

void operator_float_1::thread_fft_kernel_modu_M_i_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_r_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_i_empty_n.read())) && 
         esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1))) {
        fft_kernel_modu_M_i_read = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        fft_kernel_modu_M_i_read = grp_operator_mul_assign_float_fu_30_p_z_M_imag_read.read();
    } else {
        fft_kernel_modu_M_i_read = ap_const_logic_0;
    }
}

void operator_float_1::thread_fft_kernel_modu_M_r_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        fft_kernel_modu_M_r_blk_n = grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        fft_kernel_modu_M_r_blk_n = fft_kernel_modu_M_r_empty_n.read();
    } else {
        fft_kernel_modu_M_r_blk_n = ap_const_logic_1;
    }
}

void operator_float_1::thread_fft_kernel_modu_M_r_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_r_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_i_empty_n.read())) && 
         esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1))) {
        fft_kernel_modu_M_r_read = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        fft_kernel_modu_M_r_read = grp_operator_mul_assign_float_fu_30_p_z_M_real_read.read();
    } else {
        fft_kernel_modu_M_r_read = ap_const_logic_0;
    }
}

void operator_float_1::thread_grp_operator_mul_assign_float_fu_30_ap_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) || 
         esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_0))) {
        grp_operator_mul_assign_float_fu_30_ap_ce = ap_const_logic_0;
    } else {
        grp_operator_mul_assign_float_fu_30_ap_ce = ap_const_logic_1;
    }
}

void operator_float_1::thread_grp_operator_mul_assign_float_fu_30_ap_start() {
    grp_operator_mul_assign_float_fu_30_ap_start = grp_operator_mul_assign_float_fu_30_ap_start_reg.read();
}

void operator_float_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_r_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, fft_kernel_modu_M_i_empty_n.read())) && esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && !(esl_seteq<1,1,1>(ap_const_logic_0, grp_operator_mul_assign_float_fu_30_p_z_M_real_blk_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, grp_operator_mul_assign_float_fu_30_p_z_M_imag_blk_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()))) {
                ap_NS_fsm = ap_ST_fsm_state9;
            } else {
                ap_NS_fsm = ap_ST_fsm_state8;
            }
            break;
        case 256 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_state9;
            }
            break;
        case 512 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()))) {
                ap_NS_fsm = ap_ST_fsm_state11;
            } else {
                ap_NS_fsm = ap_ST_fsm_state10;
            }
            break;
        case 1024 : 
            if ((esl_seteq<1,1,1>(ap_ce.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state11;
            }
            break;
        default : 
            ap_NS_fsm = "XXXXXXXXXXX";
            break;
    }
}

}

