# Counter

This Counter folder includes the following files.

* [counter.v](https://github.com/mihir8181/VerilogHDL-Codes/blob/master/Counter/counter.v "counter.v") is a DUT file of counter in verilog.
* [counter_fixture.v](https://github.com/mihir8181/VerilogHDL-Codes/blob/master/Counter/counter_fixture.v "counter_fixture.v") ia a test bench verilog code of counter.
* [counter_result.txt](https://github.com/mihir8181/VerilogHDL-Codes/blob/master/Counter/counter_result.txt "counter_result.txt") is a simulation output file.

**DVE Simulation Result

![picture alt](https://github.com/mihir8181/VerilogHDL-Codes/blob/master/Counter/dve_print.png "dve_print.png")
