[tsmc40lp_tsmc_1p7m_9t]
#################################
#  standard cell library        #
#################################

lib_name           = tcbn40lpbwp
                     tcbn40lpbwphvt
                     tcbn40lpbwplvt
lib_version        = 200a
std_timing_module  = NLDM

[tsmc40lp_tsmc_1p7m_12t]
#################################
#  standard cell library        #
#################################

lib_name           = tcbn40lpbwp12tm1p
                     tcbn40lpbwp12tm1phvt
                     tcbn40lpbwp12tm1plvt
                     tcbn40lpbwp12t40m1p
                     tcbn40lpbwp12t40m1phvt
                     tcbn40lpbwp12t40m1plvt
lib_version        = 200a
std_timing_module  = NLDM

[tsmc40lp_tsmc_1p7m_9t_12t_top]
#################################
#  standard cell library        #
#################################

lib_name           = tcbn40lpbwp
                     tcbn40lpbwphvt
                     tcbn40lpbwplvt
                     tcbn40lpbwp12tm1p
                     tcbn40lpbwp12tm1phvt
                     tcbn40lpbwp12tm1plvt
                     tcbn40lpbwp12t40m1p
                     tcbn40lpbwp12t40m1phvt
                     tcbn40lpbwp12t40m1plvt
lib_version        = 200a
std_timing_module  = NLDM

[DEFAULT]
TECH               = 40LP
TECH_VENDOR        = tsmc
STD_VENDOR         = tsmc
#################################
#  memory library               #
#################################
MEM_LIST           = rf1_hd
                     rf2_hd
                     spsram_hd

#################################
#  IP library                   #
#################################
IP_LIST            = VX1RX4CH_TSMC40_A02
	                 SERVBY1TS40LP
	                 PLLTS40LPHSFRAC
	                 tef40lp1x8pi_c090422
		             custom_lvllh_40lp
		             INVD4BWP12T40M1PLVTOD_INVD12BWP12T40M1PLVT
		             INVD24BWP12T40M1PLVTOD
                     LVLHLD4BWP12T40M1PLVT

DDR_LIST        =    msd_d3r_io_ddr3_40_60
		             DWC_DDR3PHYDATX8
		             DWC_DDR3PHYAC


#################################
# Tech                          #
#################################
#40lp
metal_direction                 = HVH
metal_stack                     = 7lm5X1ZUTRDL
metal_stack_1                   = 7lm5X1ZUTRDL 
metal_stack_2                   = 5X1Z
metal_stack_3                   = 5x1z 
metal_stack_4                   = 1p7m_5x1z
metal_stack_5                   = 
metal_layer                     = 7lm 
metal_layer_1                   = 1p07m*ut
metal_layer_2                   = 1p07m*ut
metal_layer_3                   = 7M
metal_layer_4                   = 1p7m
starrc_tech_version             = 2.0a
icc2_tech_version               = v2d0a 
innovus_tech_version            = 
qrc_tech_version                = 
virtuoso_tech_version           = 2_4c 
calibre_drc_ant_tech_version    = 2_4c
calibre_lvs_tech_version        = 2_0_1l 
calibre_cod_tech_version        = 
calibre_dummy_tech_version      = 2_3b, 2_4a
calibre_rto_tech_version        = 
calibre_package_tech_version    = 
icv_drc_ant_tech_version        = 
icv_lvs_tech_version            = 
icv_dummy_tech_version          =  
icv_cod_tech_version            = 
redhawk_tech_version            = 1.2_1p3
laker_tech_version              = 

##################################
# TT1P0V lib corner condition    #
# tt: 1.1v , ss: 0.99v ff: 1.21v #
##################################
# std library with CCS 
#LIB_TT1P1V_WC              = wc_ccs  
#LIB_TT1P1V_WCL             = wcl_ccs
#LIB_TT1P1V_WCZ             = wcz_ccs
#LIB_TT1P1V_ML              = ml_ccs
#LIB_TT1P1V_LT              = lt_ccs
#LIB_TT1P1V_LTZ             = bc_ccs
#LIB_TT1P1V_TT25            = tc_ccs
#LIB_TT1P1V_TT85            = 

## std library without CCS
LIB_TT1P1V_WC              = wc 
LIB_TT1P1V_WCL             = wcl
LIB_TT1P1V_WCZ             = wcz
LIB_TT1P1V_ML              = ml
LIB_TT1P1V_LT              = lt
LIB_TT1P1V_LTZ             = bc
LIB_TT1P1V_TT25            = tc
LIB_TT1P1V_TT85            = 

# std corner used for AOCV/POCV pattern match
#TT1P1V_WC                   = ssg0p81v125c
#TT1P1V_WCL                  = ssg0p81vm40c
#TT1P1V_WCZ                  = ssg0p81v0c
#TT1P1V_ML                   = ffg0p99v125c
#TT1P1V_LT                   = ffg0p99vm40c
#TT1P1V_LTZ                  = ffg0p99v0c
#TT1P1V_TT25                 = tt1P1V25c
#TT1P1V_TT85                 = tt1P1V85c

# memory corner used for memory lib pattern match
MEM_LIB_TT1P1V_WC           = ss0p99v125c
MEM_LIB_TT1P1V_WCL          = ss0p99vm40c
MEM_LIB_TT1P1V_WCZ          = ss0p99v0c
MEM_LIB_TT1P1V_ML           = ff1p21v125c
MEM_LIB_TT1P1V_LT           = ff1p21vm40c
MEM_LIB_TT1P1V_LTZ          = ff1p21v0c
MEM_LIB_TT1P1V_TT25         = tt1p1v25c
MEM_LIB_TT1P1V_TT85         = 

# memory corner used for memory lib pattern match
IP_LIB_TT1P1V_WC           = ss0p99v125c, _SS_0P99_125C, WC, wc_v00, wc_1p14_1p425_125C, wc_1p14V_125C, slow_125c, ss1p14v125c, ss1p14v0p99v125c
IP_LIB_TT1P1V_WCL          = ss0p99vm40c, _SS_0P99_M40C, WCL, wcl_v00, wc_1p14_1p425_m40C, wc_1p14V_m40C, slow_m40c, ss1p14vm40c, ss1p14v0p99vm40c
IP_LIB_TT1P1V_WCZ          = ss0p99v0c, _SS_0P99_0C, WCZ, wcz_v00, wc_1p14_1p425_0C, wc_1p14V_0C, slow_0c, ss1p14v0c
IP_LIB_TT1P1V_ML           = ff1p21v125c, _FF_1P21_125C, ML, ml_v00, bc_1p26_1p575_125C, bc_1p26V_125C, fast_125c, ff1p26v125c, ff1p26v1p21v125c
IP_LIB_TT1P1V_LT           = ff1p21vm40c, _FF_1P21_M40C, LT, lt_v00, bc_1p26_1p575_m40C, bc_1p26V_m40C, fast_m40c, ff1p26vm40c, ff1p26v1p21vm40c
IP_LIB_TT1P1V_LTZ          = ff1p21v0c, _FF_1P21_0C, BC, bc_v00, bc_1p26_1p575_0C, bc_1p26V_0C, fast_0c, ff1p26v0c, ff1p26v1p21v0c
IP_LIB_TT1P1V_TT25         = tt1p1v25c, _TT_1P1_25C, TC, tc_v00, tc_1p20V_25C, typ_25c, tt1p2v25c
IP_LIB_TT1P1V_TT85         = 

