{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756353530543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756353530543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 00:58:50 2025 " "Processing started: Thu Aug 28 00:58:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756353530543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353530543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC_2 -c MIC_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC_2 -c MIC_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353530543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756353530768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756353530768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic2_draw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic2_draw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic2_draw " "Found entity 1: mic2_draw" {  } { { "mic2_draw.bdf" "" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_draw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353536750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353536750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic2_regs_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic2_regs_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic2_regs_core-rtl " "Found design unit 1: mic2_regs_core-rtl" {  } { { "mic2_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_regs_core.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537076 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic2_regs_core " "Found entity 1: mic2_regs_core" {  } { { "mic2_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_regs_core.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353537076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic2_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mic2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_pkg " "Found design unit 1: mic1_pkg" {  } { { "mic2_pkg.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mic1_pkg-body " "Found design unit 2: mic1_pkg-body" {  } { { "mic2_pkg.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_pkg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353537076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic2_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic2_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mic1_datapath-structural " "Found design unit 1: mic1_datapath-structural" {  } { { "mic2_datapath.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_datapath.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537077 ""} { "Info" "ISGN_ENTITY_NAME" "1 mic1_datapath " "Found entity 1: mic1_datapath" {  } { { "mic2_datapath.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353537077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-rtl " "Found design unit 1: shifter-rtl" {  } { { "shifter.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/shifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537077 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353537077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "ula.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353537078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifu-rtl " "Found design unit 1: ifu-rtl" {  } { { "ifu.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/ifu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "ifu.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/ifu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756353537078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353537078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mic2_draw " "Elaborating entity \"mic2_draw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756353537120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "mic2_draw.bdf" "shifter" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_draw.bdf" { { 408 1192 1352 520 "shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756353537121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "mic2_draw.bdf" "ula" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_draw.bdf" { { 80 984 1144 256 "ula" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756353537122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic2_regs_core mic2_regs_core:mic2_regs_core " "Elaborating entity \"mic2_regs_core\" for hierarchy \"mic2_regs_core:mic2_regs_core\"" {  } { { "mic2_draw.bdf" "mic2_regs_core" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_draw.bdf" { { 80 352 592 480 "mic2_regs_core" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756353537124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAR_r mic2_regs_core.vhd(58) " "Verilog HDL or VHDL warning at mic2_regs_core.vhd(58): object \"MAR_r\" assigned a value but never read" {  } { { "mic2_regs_core.vhd" "" { Text "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_regs_core.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756353537126 "|mic2_draw|mic2_regs_core:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu ifu:ifu " "Elaborating entity \"ifu\" for hierarchy \"ifu:ifu\"" {  } { { "mic2_draw.bdf" "ifu" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_draw.bdf" { { 416 -88 144 624 "ifu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756353537126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756353538484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756353539398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756353539398 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enMAR " "No output dependent on input pin \"enMAR\"" {  } { { "mic2_draw.bdf" "" { Schematic "/home/luizhengs/Documentos/UFPB/7_Periodo/Arquitetura_II/MIC_2/mic2_draw.bdf" { { 280 184 352 296 "enMAR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756353539475 "|mic2_draw|enMAR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756353539475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1102 " "Implemented 1102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756353539478 ""} { "Info" "ICUT_CUT_TM_OPINS" "131 " "Implemented 131 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756353539478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "896 " "Implemented 896 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756353539478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756353539478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756353539485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 00:58:59 2025 " "Processing ended: Thu Aug 28 00:58:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756353539485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756353539485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756353539485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756353539485 ""}
