
STM32F446_ADC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  080074ac  080074ac  000174ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800784c  0800784c  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800784c  0800784c  0001784c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007854  08007854  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007854  08007854  00017854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007858  08007858  00017858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800785c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000526c  20000090  080078ec  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200052fc  080078ec  000252fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010511  00000000  00000000  00020103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027a8  00000000  00000000  00030614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f60  00000000  00000000  00032dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bf8  00000000  00000000  00033d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024acc  00000000  00000000  00034918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013059  00000000  00000000  000593e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfdc1  00000000  00000000  0006c43d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004a78  00000000  00000000  0014c200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00150c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007494 	.word	0x08007494

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	08007494 	.word	0x08007494

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c3c:	f000 b970 	b.w	8000f20 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9e08      	ldr	r6, [sp, #32]
 8000c5e:	460d      	mov	r5, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	460f      	mov	r7, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4694      	mov	ip, r2
 8000c6c:	d965      	bls.n	8000d3a <__udivmoddi4+0xe2>
 8000c6e:	fab2 f382 	clz	r3, r2
 8000c72:	b143      	cbz	r3, 8000c86 <__udivmoddi4+0x2e>
 8000c74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c78:	f1c3 0220 	rsb	r2, r3, #32
 8000c7c:	409f      	lsls	r7, r3
 8000c7e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c82:	4317      	orrs	r7, r2
 8000c84:	409c      	lsls	r4, r3
 8000c86:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c8a:	fa1f f58c 	uxth.w	r5, ip
 8000c8e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c92:	0c22      	lsrs	r2, r4, #16
 8000c94:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c98:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c9c:	fb01 f005 	mul.w	r0, r1, r5
 8000ca0:	4290      	cmp	r0, r2
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cac:	f080 811c 	bcs.w	8000ee8 <__udivmoddi4+0x290>
 8000cb0:	4290      	cmp	r0, r2
 8000cb2:	f240 8119 	bls.w	8000ee8 <__udivmoddi4+0x290>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	4462      	add	r2, ip
 8000cba:	1a12      	subs	r2, r2, r0
 8000cbc:	b2a4      	uxth	r4, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cca:	fb00 f505 	mul.w	r5, r0, r5
 8000cce:	42a5      	cmp	r5, r4
 8000cd0:	d90a      	bls.n	8000ce8 <__udivmoddi4+0x90>
 8000cd2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cda:	f080 8107 	bcs.w	8000eec <__udivmoddi4+0x294>
 8000cde:	42a5      	cmp	r5, r4
 8000ce0:	f240 8104 	bls.w	8000eec <__udivmoddi4+0x294>
 8000ce4:	4464      	add	r4, ip
 8000ce6:	3802      	subs	r0, #2
 8000ce8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cec:	1b64      	subs	r4, r4, r5
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11e      	cbz	r6, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40dc      	lsrs	r4, r3
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0xbc>
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	f000 80ed 	beq.w	8000ee2 <__udivmoddi4+0x28a>
 8000d08:	2100      	movs	r1, #0
 8000d0a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d14:	fab3 f183 	clz	r1, r3
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	d149      	bne.n	8000db0 <__udivmoddi4+0x158>
 8000d1c:	42ab      	cmp	r3, r5
 8000d1e:	d302      	bcc.n	8000d26 <__udivmoddi4+0xce>
 8000d20:	4282      	cmp	r2, r0
 8000d22:	f200 80f8 	bhi.w	8000f16 <__udivmoddi4+0x2be>
 8000d26:	1a84      	subs	r4, r0, r2
 8000d28:	eb65 0203 	sbc.w	r2, r5, r3
 8000d2c:	2001      	movs	r0, #1
 8000d2e:	4617      	mov	r7, r2
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	d0e2      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	e9c6 4700 	strd	r4, r7, [r6]
 8000d38:	e7df      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d3a:	b902      	cbnz	r2, 8000d3e <__udivmoddi4+0xe6>
 8000d3c:	deff      	udf	#255	; 0xff
 8000d3e:	fab2 f382 	clz	r3, r2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f040 8090 	bne.w	8000e68 <__udivmoddi4+0x210>
 8000d48:	1a8a      	subs	r2, r1, r2
 8000d4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4e:	fa1f fe8c 	uxth.w	lr, ip
 8000d52:	2101      	movs	r1, #1
 8000d54:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d58:	fb07 2015 	mls	r0, r7, r5, r2
 8000d5c:	0c22      	lsrs	r2, r4, #16
 8000d5e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d62:	fb0e f005 	mul.w	r0, lr, r5
 8000d66:	4290      	cmp	r0, r2
 8000d68:	d908      	bls.n	8000d7c <__udivmoddi4+0x124>
 8000d6a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d6e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x122>
 8000d74:	4290      	cmp	r0, r2
 8000d76:	f200 80cb 	bhi.w	8000f10 <__udivmoddi4+0x2b8>
 8000d7a:	4645      	mov	r5, r8
 8000d7c:	1a12      	subs	r2, r2, r0
 8000d7e:	b2a4      	uxth	r4, r4
 8000d80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d84:	fb07 2210 	mls	r2, r7, r0, r2
 8000d88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d8c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d90:	45a6      	cmp	lr, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x14e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x14c>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f200 80bb 	bhi.w	8000f1a <__udivmoddi4+0x2c2>
 8000da4:	4610      	mov	r0, r2
 8000da6:	eba4 040e 	sub.w	r4, r4, lr
 8000daa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dae:	e79f      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000db0:	f1c1 0720 	rsb	r7, r1, #32
 8000db4:	408b      	lsls	r3, r1
 8000db6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dba:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dbe:	fa05 f401 	lsl.w	r4, r5, r1
 8000dc2:	fa20 f307 	lsr.w	r3, r0, r7
 8000dc6:	40fd      	lsrs	r5, r7
 8000dc8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dcc:	4323      	orrs	r3, r4
 8000dce:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dd2:	fa1f fe8c 	uxth.w	lr, ip
 8000dd6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dda:	0c1c      	lsrs	r4, r3, #16
 8000ddc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000de0:	fb08 f50e 	mul.w	r5, r8, lr
 8000de4:	42a5      	cmp	r5, r4
 8000de6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dea:	fa00 f001 	lsl.w	r0, r0, r1
 8000dee:	d90b      	bls.n	8000e08 <__udivmoddi4+0x1b0>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000df8:	f080 8088 	bcs.w	8000f0c <__udivmoddi4+0x2b4>
 8000dfc:	42a5      	cmp	r5, r4
 8000dfe:	f240 8085 	bls.w	8000f0c <__udivmoddi4+0x2b4>
 8000e02:	f1a8 0802 	sub.w	r8, r8, #2
 8000e06:	4464      	add	r4, ip
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	b29d      	uxth	r5, r3
 8000e0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e10:	fb09 4413 	mls	r4, r9, r3, r4
 8000e14:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e18:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	d908      	bls.n	8000e32 <__udivmoddi4+0x1da>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e28:	d26c      	bcs.n	8000f04 <__udivmoddi4+0x2ac>
 8000e2a:	45a6      	cmp	lr, r4
 8000e2c:	d96a      	bls.n	8000f04 <__udivmoddi4+0x2ac>
 8000e2e:	3b02      	subs	r3, #2
 8000e30:	4464      	add	r4, ip
 8000e32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e36:	fba3 9502 	umull	r9, r5, r3, r2
 8000e3a:	eba4 040e 	sub.w	r4, r4, lr
 8000e3e:	42ac      	cmp	r4, r5
 8000e40:	46c8      	mov	r8, r9
 8000e42:	46ae      	mov	lr, r5
 8000e44:	d356      	bcc.n	8000ef4 <__udivmoddi4+0x29c>
 8000e46:	d053      	beq.n	8000ef0 <__udivmoddi4+0x298>
 8000e48:	b156      	cbz	r6, 8000e60 <__udivmoddi4+0x208>
 8000e4a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e4e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e52:	fa04 f707 	lsl.w	r7, r4, r7
 8000e56:	40ca      	lsrs	r2, r1
 8000e58:	40cc      	lsrs	r4, r1
 8000e5a:	4317      	orrs	r7, r2
 8000e5c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e60:	4618      	mov	r0, r3
 8000e62:	2100      	movs	r1, #0
 8000e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e68:	f1c3 0120 	rsb	r1, r3, #32
 8000e6c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e70:	fa20 f201 	lsr.w	r2, r0, r1
 8000e74:	fa25 f101 	lsr.w	r1, r5, r1
 8000e78:	409d      	lsls	r5, r3
 8000e7a:	432a      	orrs	r2, r5
 8000e7c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1510 	mls	r5, r7, r0, r1
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e92:	fb00 f50e 	mul.w	r5, r0, lr
 8000e96:	428d      	cmp	r5, r1
 8000e98:	fa04 f403 	lsl.w	r4, r4, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x258>
 8000e9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ea6:	d22f      	bcs.n	8000f08 <__udivmoddi4+0x2b0>
 8000ea8:	428d      	cmp	r5, r1
 8000eaa:	d92d      	bls.n	8000f08 <__udivmoddi4+0x2b0>
 8000eac:	3802      	subs	r0, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1b49      	subs	r1, r1, r5
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000eb8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ebc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ec4:	4291      	cmp	r1, r2
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x282>
 8000ec8:	eb1c 0202 	adds.w	r2, ip, r2
 8000ecc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ed0:	d216      	bcs.n	8000f00 <__udivmoddi4+0x2a8>
 8000ed2:	4291      	cmp	r1, r2
 8000ed4:	d914      	bls.n	8000f00 <__udivmoddi4+0x2a8>
 8000ed6:	3d02      	subs	r5, #2
 8000ed8:	4462      	add	r2, ip
 8000eda:	1a52      	subs	r2, r2, r1
 8000edc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ee0:	e738      	b.n	8000d54 <__udivmoddi4+0xfc>
 8000ee2:	4631      	mov	r1, r6
 8000ee4:	4630      	mov	r0, r6
 8000ee6:	e708      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000ee8:	4639      	mov	r1, r7
 8000eea:	e6e6      	b.n	8000cba <__udivmoddi4+0x62>
 8000eec:	4610      	mov	r0, r2
 8000eee:	e6fb      	b.n	8000ce8 <__udivmoddi4+0x90>
 8000ef0:	4548      	cmp	r0, r9
 8000ef2:	d2a9      	bcs.n	8000e48 <__udivmoddi4+0x1f0>
 8000ef4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000efc:	3b01      	subs	r3, #1
 8000efe:	e7a3      	b.n	8000e48 <__udivmoddi4+0x1f0>
 8000f00:	4645      	mov	r5, r8
 8000f02:	e7ea      	b.n	8000eda <__udivmoddi4+0x282>
 8000f04:	462b      	mov	r3, r5
 8000f06:	e794      	b.n	8000e32 <__udivmoddi4+0x1da>
 8000f08:	4640      	mov	r0, r8
 8000f0a:	e7d1      	b.n	8000eb0 <__udivmoddi4+0x258>
 8000f0c:	46d0      	mov	r8, sl
 8000f0e:	e77b      	b.n	8000e08 <__udivmoddi4+0x1b0>
 8000f10:	3d02      	subs	r5, #2
 8000f12:	4462      	add	r2, ip
 8000f14:	e732      	b.n	8000d7c <__udivmoddi4+0x124>
 8000f16:	4608      	mov	r0, r1
 8000f18:	e70a      	b.n	8000d30 <__udivmoddi4+0xd8>
 8000f1a:	4464      	add	r4, ip
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	e742      	b.n	8000da6 <__udivmoddi4+0x14e>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <calc_process_dma_buffer>:
 * Process the DMA buffer
 * parameter second_half: > 0 to process 2nd half of buffer, 0 = 1st half of buffer
 * parameter adc_num: 0 = ADC1, 1 = ADC2 (use ADC1_IDX or ADC2_IDX)
 * returns: -1 on failure, 0 if OK
 */
int calc_process_dma_buffer(int second_half, int adc_num) {
 8000f24:	b4b0      	push	{r4, r5, r7}
 8000f26:	b08b      	sub	sp, #44	; 0x2c
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
	uint16_t i = 0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t dma_buf_start, dma_buf_end;		// DMA buffer source
	uint16_t raw_buf_idx = 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	847b      	strh	r3, [r7, #34]	; 0x22
	uint8_t raw_buf_first, raw_buf_second;		// destination index for raw readings
	// adc_num range check (has to be either ADC1 or ADC2
	if ( (adc_num != ADC1_IDX) && (adc_num != ADC2_IDX) ) {
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d005      	beq.n	8000f48 <calc_process_dma_buffer+0x24>
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d002      	beq.n	8000f48 <calc_process_dma_buffer+0x24>
		return -1;
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f46:	e16c      	b.n	8001222 <calc_process_dma_buffer+0x2fe>
	}
	// channel index to raw buffer array
	raw_buf_first = adc_num *2;			// destination index for first entry in DMA buffer
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	raw_buf_second = raw_buf_first + 1; // destination index for second entry in DMA buffer
 8000f52:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000f56:	3301      	adds	r3, #1
 8000f58:	f887 3020 	strb.w	r3, [r7, #32]
	// first or second half of DMA buffer?
	if (second_half) {
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d003      	beq.n	8000f6a <calc_process_dma_buffer+0x46>
		dma_buf_start = ADC_DMA_BUF_SIZE / 2;
 8000f62:	f44f 63d2 	mov.w	r3, #1680	; 0x690
 8000f66:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000f68:	e001      	b.n	8000f6e <calc_process_dma_buffer+0x4a>
	} else {
		dma_buf_start = 0;	// first half
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	84bb      	strh	r3, [r7, #36]	; 0x24
	}
	dma_buf_end = dma_buf_start + (ADC_DMA_BUF_SIZE / 2) -1;
 8000f6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f70:	f203 638f 	addw	r3, r3, #1679	; 0x68f
 8000f74:	83fb      	strh	r3, [r7, #30]

	adc_raw_meta[raw_buf_first].min = adc_dma_buf[adc_num][0];
 8000f76:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8000f7a:	49ac      	ldr	r1, [pc, #688]	; (800122c <calc_process_dma_buffer+0x308>)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	f44f 50d2 	mov.w	r0, #6720	; 0x1a40
 8000f82:	fb00 f303 	mul.w	r3, r0, r3
 8000f86:	440b      	add	r3, r1
 8000f88:	8818      	ldrh	r0, [r3, #0]
 8000f8a:	49a9      	ldr	r1, [pc, #676]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	4413      	add	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	440b      	add	r3, r1
 8000f96:	4602      	mov	r2, r0
 8000f98:	801a      	strh	r2, [r3, #0]
	adc_raw_meta[raw_buf_first].max = adc_dma_buf[adc_num][0];
 8000f9a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8000f9e:	49a3      	ldr	r1, [pc, #652]	; (800122c <calc_process_dma_buffer+0x308>)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	f44f 50d2 	mov.w	r0, #6720	; 0x1a40
 8000fa6:	fb00 f303 	mul.w	r3, r0, r3
 8000faa:	440b      	add	r3, r1
 8000fac:	8818      	ldrh	r0, [r3, #0]
 8000fae:	49a0      	ldr	r1, [pc, #640]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	4413      	add	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	440b      	add	r3, r1
 8000fba:	3302      	adds	r3, #2
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	801a      	strh	r2, [r3, #0]
	adc_raw_meta[raw_buf_second].min = adc_dma_buf[adc_num][1];
 8000fc0:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000fc4:	4999      	ldr	r1, [pc, #612]	; (800122c <calc_process_dma_buffer+0x308>)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	f44f 50d2 	mov.w	r0, #6720	; 0x1a40
 8000fcc:	fb00 f303 	mul.w	r3, r0, r3
 8000fd0:	440b      	add	r3, r1
 8000fd2:	3302      	adds	r3, #2
 8000fd4:	8818      	ldrh	r0, [r3, #0]
 8000fd6:	4996      	ldr	r1, [pc, #600]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8000fd8:	4613      	mov	r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	4413      	add	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	801a      	strh	r2, [r3, #0]
	adc_raw_meta[raw_buf_second].max = adc_dma_buf[adc_num][1];
 8000fe6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000fea:	4990      	ldr	r1, [pc, #576]	; (800122c <calc_process_dma_buffer+0x308>)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	f44f 50d2 	mov.w	r0, #6720	; 0x1a40
 8000ff2:	fb00 f303 	mul.w	r3, r0, r3
 8000ff6:	440b      	add	r3, r1
 8000ff8:	3302      	adds	r3, #2
 8000ffa:	8818      	ldrh	r0, [r3, #0]
 8000ffc:	498c      	ldr	r1, [pc, #560]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8000ffe:	4613      	mov	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	4413      	add	r3, r2
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	440b      	add	r3, r1
 8001008:	3302      	adds	r3, #2
 800100a:	4602      	mov	r2, r0
 800100c:	801a      	strh	r2, [r3, #0]
	adc_raw_meta[raw_buf_first].zero_cross1 = -1;
 800100e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001012:	4987      	ldr	r1, [pc, #540]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8001014:	4613      	mov	r3, r2
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	4413      	add	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	440b      	add	r3, r1
 800101e:	3304      	adds	r3, #4
 8001020:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001024:	601a      	str	r2, [r3, #0]
	adc_raw_meta[raw_buf_first].zero_cross2 = -1;
 8001026:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800102a:	4981      	ldr	r1, [pc, #516]	; (8001230 <calc_process_dma_buffer+0x30c>)
 800102c:	4613      	mov	r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	4413      	add	r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	440b      	add	r3, r1
 8001036:	3308      	adds	r3, #8
 8001038:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800103c:	601a      	str	r2, [r3, #0]
	adc_raw_meta[raw_buf_second].zero_cross1 = -1;
 800103e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001042:	497b      	ldr	r1, [pc, #492]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8001044:	4613      	mov	r3, r2
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	4413      	add	r3, r2
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	440b      	add	r3, r1
 800104e:	3304      	adds	r3, #4
 8001050:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001054:	601a      	str	r2, [r3, #0]
	adc_raw_meta[raw_buf_second].zero_cross2 = -1;
 8001056:	f897 2020 	ldrb.w	r2, [r7, #32]
 800105a:	4975      	ldr	r1, [pc, #468]	; (8001230 <calc_process_dma_buffer+0x30c>)
 800105c:	4613      	mov	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4413      	add	r3, r2
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	440b      	add	r3, r1
 8001066:	3308      	adds	r3, #8
 8001068:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800106c:	601a      	str	r2, [r3, #0]
	// split DMA buffer and copy into raw buffers
	// step of ADC_NUM_CHANNELS = 2
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 800106e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001070:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001072:	e0d0      	b.n	8001216 <calc_process_dma_buffer+0x2f2>
		adc_raw_buf[raw_buf_first][raw_buf_idx] = adc_dma_buf[adc_num][i];		// first entry in DMA buffer
 8001074:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8001076:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800107a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800107c:	4c6b      	ldr	r4, [pc, #428]	; (800122c <calc_process_dma_buffer+0x308>)
 800107e:	6838      	ldr	r0, [r7, #0]
 8001080:	f44f 6552 	mov.w	r5, #3360	; 0xd20
 8001084:	fb05 f000 	mul.w	r0, r5, r0
 8001088:	4401      	add	r1, r0
 800108a:	f834 4011 	ldrh.w	r4, [r4, r1, lsl #1]
 800108e:	4969      	ldr	r1, [pc, #420]	; (8001234 <calc_process_dma_buffer+0x310>)
 8001090:	f44f 7052 	mov.w	r0, #840	; 0x348
 8001094:	fb00 f202 	mul.w	r2, r0, r2
 8001098:	4413      	add	r3, r2
 800109a:	4622      	mov	r2, r4
 800109c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_raw_buf[raw_buf_second][raw_buf_idx++] = adc_dma_buf[adc_num][i+1]; // second entry in DMA buffer
 80010a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010a2:	1c59      	adds	r1, r3, #1
 80010a4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80010a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80010aa:	1c58      	adds	r0, r3, #1
 80010ac:	8478      	strh	r0, [r7, #34]	; 0x22
 80010ae:	461d      	mov	r5, r3
 80010b0:	485e      	ldr	r0, [pc, #376]	; (800122c <calc_process_dma_buffer+0x308>)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	f44f 6452 	mov.w	r4, #3360	; 0xd20
 80010b8:	fb04 f303 	mul.w	r3, r4, r3
 80010bc:	440b      	add	r3, r1
 80010be:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80010c2:	495c      	ldr	r1, [pc, #368]	; (8001234 <calc_process_dma_buffer+0x310>)
 80010c4:	f44f 7352 	mov.w	r3, #840	; 0x348
 80010c8:	fb02 f303 	mul.w	r3, r2, r3
 80010cc:	442b      	add	r3, r5
 80010ce:	4602      	mov	r2, r0
 80010d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_raw_meta[raw_buf_first].min = MIN(adc_raw_meta[raw_buf_first].min, adc_dma_buf[adc_num][i]);
 80010d4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80010d8:	4955      	ldr	r1, [pc, #340]	; (8001230 <calc_process_dma_buffer+0x30c>)
 80010da:	4613      	mov	r3, r2
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	4413      	add	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	440b      	add	r3, r1
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	83bb      	strh	r3, [r7, #28]
 80010e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80010ea:	4950      	ldr	r1, [pc, #320]	; (800122c <calc_process_dma_buffer+0x308>)
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	f44f 6052 	mov.w	r0, #3360	; 0xd20
 80010f2:	fb00 f202 	mul.w	r2, r0, r2
 80010f6:	4413      	add	r3, r2
 80010f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80010fc:	837b      	strh	r3, [r7, #26]
 80010fe:	8b7a      	ldrh	r2, [r7, #26]
 8001100:	8bbb      	ldrh	r3, [r7, #28]
 8001102:	4293      	cmp	r3, r2
 8001104:	bf28      	it	cs
 8001106:	4613      	movcs	r3, r2
 8001108:	b29b      	uxth	r3, r3
 800110a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800110e:	b298      	uxth	r0, r3
 8001110:	4947      	ldr	r1, [pc, #284]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8001112:	4613      	mov	r3, r2
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	4413      	add	r3, r2
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	440b      	add	r3, r1
 800111c:	4602      	mov	r2, r0
 800111e:	801a      	strh	r2, [r3, #0]
		adc_raw_meta[raw_buf_first].max = MAX(adc_raw_meta[raw_buf_first].max, adc_dma_buf[adc_num][i]);
 8001120:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001124:	4942      	ldr	r1, [pc, #264]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8001126:	4613      	mov	r3, r2
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	4413      	add	r3, r2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	440b      	add	r3, r1
 8001130:	3302      	adds	r3, #2
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	833b      	strh	r3, [r7, #24]
 8001136:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001138:	493c      	ldr	r1, [pc, #240]	; (800122c <calc_process_dma_buffer+0x308>)
 800113a:	683a      	ldr	r2, [r7, #0]
 800113c:	f44f 6052 	mov.w	r0, #3360	; 0xd20
 8001140:	fb00 f202 	mul.w	r2, r0, r2
 8001144:	4413      	add	r3, r2
 8001146:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800114a:	82fb      	strh	r3, [r7, #22]
 800114c:	8afa      	ldrh	r2, [r7, #22]
 800114e:	8b3b      	ldrh	r3, [r7, #24]
 8001150:	4293      	cmp	r3, r2
 8001152:	bf38      	it	cc
 8001154:	4613      	movcc	r3, r2
 8001156:	b29b      	uxth	r3, r3
 8001158:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800115c:	b298      	uxth	r0, r3
 800115e:	4934      	ldr	r1, [pc, #208]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8001160:	4613      	mov	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	4413      	add	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	440b      	add	r3, r1
 800116a:	3302      	adds	r3, #2
 800116c:	4602      	mov	r2, r0
 800116e:	801a      	strh	r2, [r3, #0]
		adc_raw_meta[raw_buf_second].min = MIN(adc_raw_meta[raw_buf_second].min, adc_dma_buf[adc_num][i+1]);
 8001170:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001174:	492e      	ldr	r1, [pc, #184]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8001176:	4613      	mov	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	4413      	add	r3, r2
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	440b      	add	r3, r1
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	82bb      	strh	r3, [r7, #20]
 8001184:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001186:	3301      	adds	r3, #1
 8001188:	4928      	ldr	r1, [pc, #160]	; (800122c <calc_process_dma_buffer+0x308>)
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	f44f 6052 	mov.w	r0, #3360	; 0xd20
 8001190:	fb00 f202 	mul.w	r2, r0, r2
 8001194:	4413      	add	r3, r2
 8001196:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800119a:	827b      	strh	r3, [r7, #18]
 800119c:	8a7a      	ldrh	r2, [r7, #18]
 800119e:	8abb      	ldrh	r3, [r7, #20]
 80011a0:	4293      	cmp	r3, r2
 80011a2:	bf28      	it	cs
 80011a4:	4613      	movcs	r3, r2
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011ac:	b298      	uxth	r0, r3
 80011ae:	4920      	ldr	r1, [pc, #128]	; (8001230 <calc_process_dma_buffer+0x30c>)
 80011b0:	4613      	mov	r3, r2
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4413      	add	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	440b      	add	r3, r1
 80011ba:	4602      	mov	r2, r0
 80011bc:	801a      	strh	r2, [r3, #0]
		adc_raw_meta[raw_buf_second].max = MAX(adc_raw_meta[raw_buf_second].max, adc_dma_buf[adc_num][i+1]);
 80011be:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011c2:	491b      	ldr	r1, [pc, #108]	; (8001230 <calc_process_dma_buffer+0x30c>)
 80011c4:	4613      	mov	r3, r2
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	4413      	add	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	3302      	adds	r3, #2
 80011d0:	881b      	ldrh	r3, [r3, #0]
 80011d2:	823b      	strh	r3, [r7, #16]
 80011d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80011d6:	3301      	adds	r3, #1
 80011d8:	4914      	ldr	r1, [pc, #80]	; (800122c <calc_process_dma_buffer+0x308>)
 80011da:	683a      	ldr	r2, [r7, #0]
 80011dc:	f44f 6052 	mov.w	r0, #3360	; 0xd20
 80011e0:	fb00 f202 	mul.w	r2, r0, r2
 80011e4:	4413      	add	r3, r2
 80011e6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011ea:	81fb      	strh	r3, [r7, #14]
 80011ec:	89fa      	ldrh	r2, [r7, #14]
 80011ee:	8a3b      	ldrh	r3, [r7, #16]
 80011f0:	4293      	cmp	r3, r2
 80011f2:	bf38      	it	cc
 80011f4:	4613      	movcc	r3, r2
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011fc:	b298      	uxth	r0, r3
 80011fe:	490c      	ldr	r1, [pc, #48]	; (8001230 <calc_process_dma_buffer+0x30c>)
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	440b      	add	r3, r1
 800120a:	3302      	adds	r3, #2
 800120c:	4602      	mov	r2, r0
 800120e:	801a      	strh	r2, [r3, #0]
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 8001210:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001212:	3302      	adds	r3, #2
 8001214:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001216:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001218:	8bfb      	ldrh	r3, [r7, #30]
 800121a:	429a      	cmp	r2, r3
 800121c:	f67f af2a 	bls.w	8001074 <calc_process_dma_buffer+0x150>
	}
	return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	372c      	adds	r7, #44	; 0x2c
 8001226:	46bd      	mov	sp, r7
 8001228:	bcb0      	pop	{r4, r5, r7}
 800122a:	4770      	bx	lr
 800122c:	20001d28 	.word	0x20001d28
 8001230:	20001aec 	.word	0x20001aec
 8001234:	200000ac 	.word	0x200000ac

08001238 <calc_display_buffer>:

void calc_display_buffer(uint8_t buf_num) {
 8001238:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800123c:	b08a      	sub	sp, #40	; 0x28
 800123e:	af00      	add	r7, sp, #0
 8001240:	4603      	mov	r3, r0
 8001242:	71fb      	strb	r3, [r7, #7]
	int count = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t address = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	847b      	strh	r3, [r7, #34]	; 0x22
	uint64_t squared_acc = 0;
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	f04f 0300 	mov.w	r3, #0
 8001254:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t rms_value, adc_raw;
	uint8_t gt_zero_count = 0, lt_zero_count = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	74fb      	strb	r3, [r7, #19]
 800125c:	2300      	movs	r3, #0
 800125e:	74bb      	strb	r3, [r7, #18]
	//uint16_t adc_raw_min = adc_raw_buf[buf_num][0];
	//uint16_t adc_raw_max = adc_raw_min;
	if (buf_num > 3) { return; }
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	2b03      	cmp	r3, #3
 8001264:	f200 809a 	bhi.w	800139c <calc_display_buffer+0x164>
	printf("Buffer %d\r\n", buf_num);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4619      	mov	r1, r3
 800126c:	484e      	ldr	r0, [pc, #312]	; (80013a8 <calc_display_buffer+0x170>)
 800126e:	f005 f8f5 	bl	800645c <iprintf>
	printf("%3d: ", 0);
 8001272:	2100      	movs	r1, #0
 8001274:	484d      	ldr	r0, [pc, #308]	; (80013ac <calc_display_buffer+0x174>)
 8001276:	f005 f8f1 	bl	800645c <iprintf>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
 800127e:	e044      	b.n	800130a <calc_display_buffer+0xd2>
		if (count >= 20) {
 8001280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001282:	2b13      	cmp	r3, #19
 8001284:	dd06      	ble.n	8001294 <calc_display_buffer+0x5c>
			count =0;
 8001286:	2300      	movs	r3, #0
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
			printf("\r\n%3d: ", address);
 800128a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800128c:	4619      	mov	r1, r3
 800128e:	4848      	ldr	r0, [pc, #288]	; (80013b0 <calc_display_buffer+0x178>)
 8001290:	f005 f8e4 	bl	800645c <iprintf>
		}
		adc_raw = adc_raw_buf[buf_num][i];
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	4947      	ldr	r1, [pc, #284]	; (80013b4 <calc_display_buffer+0x17c>)
 8001298:	f44f 7252 	mov.w	r2, #840	; 0x348
 800129c:	fb03 f202 	mul.w	r2, r3, r2
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	4413      	add	r3, r2
 80012a4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012a8:	81fb      	strh	r3, [r7, #14]
		printf("%04u ", adc_raw);
 80012aa:	89fb      	ldrh	r3, [r7, #14]
 80012ac:	4619      	mov	r1, r3
 80012ae:	4842      	ldr	r0, [pc, #264]	; (80013b8 <calc_display_buffer+0x180>)
 80012b0:	f005 f8d4 	bl	800645c <iprintf>

		squared_acc += adc_raw_buf[buf_num][i] * adc_raw_buf[buf_num][i];
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	493f      	ldr	r1, [pc, #252]	; (80013b4 <calc_display_buffer+0x17c>)
 80012b8:	f44f 7252 	mov.w	r2, #840	; 0x348
 80012bc:	fb03 f202 	mul.w	r2, r3, r2
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	4413      	add	r3, r2
 80012c4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012c8:	4618      	mov	r0, r3
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	4939      	ldr	r1, [pc, #228]	; (80013b4 <calc_display_buffer+0x17c>)
 80012ce:	f44f 7252 	mov.w	r2, #840	; 0x348
 80012d2:	fb03 f202 	mul.w	r2, r3, r2
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	4413      	add	r3, r2
 80012da:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012de:	fb00 f303 	mul.w	r3, r0, r3
 80012e2:	17da      	asrs	r2, r3, #31
 80012e4:	461c      	mov	r4, r3
 80012e6:	4615      	mov	r5, r2
 80012e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012ec:	eb12 0804 	adds.w	r8, r2, r4
 80012f0:	eb43 0905 	adc.w	r9, r3, r5
 80012f4:	e9c7 8906 	strd	r8, r9, [r7, #24]
		count++; address++;
 80012f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fa:	3301      	adds	r3, #1
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
 80012fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001300:	3301      	adds	r3, #1
 8001302:	847b      	strh	r3, [r7, #34]	; 0x22
	for (int i=0; i<ADC_NUM_DATA; i++) {
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	3301      	adds	r3, #1
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 8001310:	d3b6      	bcc.n	8001280 <calc_display_buffer+0x48>
	}
	rms_value = (uint16_t) sqrt((squared_acc / ADC_NUM_DATA));
 8001312:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001316:	f44f 7252 	mov.w	r2, #840	; 0x348
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	f7ff fc83 	bl	8000c28 <__aeabi_uldivmod>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	f7ff f94f 	bl	80005cc <__aeabi_ul2d>
 800132e:	4602      	mov	r2, r0
 8001330:	460b      	mov	r3, r1
 8001332:	ec43 2b10 	vmov	d0, r2, r3
 8001336:	f005 ff5f 	bl	80071f8 <sqrt>
 800133a:	ec53 2b10 	vmov	r2, r3, d0
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	f7ff fc51 	bl	8000be8 <__aeabi_d2uiz>
 8001346:	4603      	mov	r3, r0
 8001348:	823b      	strh	r3, [r7, #16]
	printf("\r\nMin: %dmV Max: %dmV ", calc_adc_raw_to_mv_int(adc_raw_meta[buf_num].min), calc_adc_raw_to_mv_int(adc_raw_meta[buf_num].max) );
 800134a:	79fa      	ldrb	r2, [r7, #7]
 800134c:	491b      	ldr	r1, [pc, #108]	; (80013bc <calc_display_buffer+0x184>)
 800134e:	4613      	mov	r3, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	4413      	add	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	440b      	add	r3, r1
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f000 f86a 	bl	8001434 <calc_adc_raw_to_mv_int>
 8001360:	4604      	mov	r4, r0
 8001362:	79fa      	ldrb	r2, [r7, #7]
 8001364:	4915      	ldr	r1, [pc, #84]	; (80013bc <calc_display_buffer+0x184>)
 8001366:	4613      	mov	r3, r2
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	4413      	add	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	3302      	adds	r3, #2
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f85d 	bl	8001434 <calc_adc_raw_to_mv_int>
 800137a:	4603      	mov	r3, r0
 800137c:	461a      	mov	r2, r3
 800137e:	4621      	mov	r1, r4
 8001380:	480f      	ldr	r0, [pc, #60]	; (80013c0 <calc_display_buffer+0x188>)
 8001382:	f005 f86b 	bl	800645c <iprintf>
	printf("RMS: %dmV [%u]\r\n", calc_adc_raw_to_mv_int(rms_value), rms_value);
 8001386:	8a3b      	ldrh	r3, [r7, #16]
 8001388:	4618      	mov	r0, r3
 800138a:	f000 f853 	bl	8001434 <calc_adc_raw_to_mv_int>
 800138e:	4601      	mov	r1, r0
 8001390:	8a3b      	ldrh	r3, [r7, #16]
 8001392:	461a      	mov	r2, r3
 8001394:	480b      	ldr	r0, [pc, #44]	; (80013c4 <calc_display_buffer+0x18c>)
 8001396:	f005 f861 	bl	800645c <iprintf>
 800139a:	e000      	b.n	800139e <calc_display_buffer+0x166>
	if (buf_num > 3) { return; }
 800139c:	bf00      	nop

}
 800139e:	3728      	adds	r7, #40	; 0x28
 80013a0:	46bd      	mov	sp, r7
 80013a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013a6:	bf00      	nop
 80013a8:	080074ac 	.word	0x080074ac
 80013ac:	080074b8 	.word	0x080074b8
 80013b0:	080074c0 	.word	0x080074c0
 80013b4:	200000ac 	.word	0x200000ac
 80013b8:	080074c8 	.word	0x080074c8
 80013bc:	20001aec 	.word	0x20001aec
 80013c0:	080074d0 	.word	0x080074d0
 80013c4:	080074e8 	.word	0x080074e8

080013c8 <calc_csv_buffer>:

void calc_csv_buffer(uint8_t buf_num) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	if (buf_num > 3) { return; }
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	d821      	bhi.n	800141c <calc_csv_buffer+0x54>
	printf("Buffer %d\r\n", buf_num);
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	4619      	mov	r1, r3
 80013dc:	4811      	ldr	r0, [pc, #68]	; (8001424 <calc_csv_buffer+0x5c>)
 80013de:	f005 f83d 	bl	800645c <iprintf>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	e011      	b.n	800140c <calc_csv_buffer+0x44>
		printf("%d,%u\r\n", i, adc_raw_buf[buf_num][i]);
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	490f      	ldr	r1, [pc, #60]	; (8001428 <calc_csv_buffer+0x60>)
 80013ec:	f44f 7252 	mov.w	r2, #840	; 0x348
 80013f0:	fb03 f202 	mul.w	r2, r3, r2
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4413      	add	r3, r2
 80013f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013fc:	461a      	mov	r2, r3
 80013fe:	68f9      	ldr	r1, [r7, #12]
 8001400:	480a      	ldr	r0, [pc, #40]	; (800142c <calc_csv_buffer+0x64>)
 8001402:	f005 f82b 	bl	800645c <iprintf>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	3301      	adds	r3, #1
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 8001412:	d3e9      	bcc.n	80013e8 <calc_csv_buffer+0x20>
	}
	printf("\r\n\r\n");
 8001414:	4806      	ldr	r0, [pc, #24]	; (8001430 <calc_csv_buffer+0x68>)
 8001416:	f005 f887 	bl	8006528 <puts>
 800141a:	e000      	b.n	800141e <calc_csv_buffer+0x56>
	if (buf_num > 3) { return; }
 800141c:	bf00      	nop
}
 800141e:	3710      	adds	r7, #16
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	080074ac 	.word	0x080074ac
 8001428:	200000ac 	.word	0x200000ac
 800142c:	080074fc 	.word	0x080074fc
 8001430:	08007504 	.word	0x08007504

08001434 <calc_adc_raw_to_mv_int>:

/*
 * Convert ADC raw reading to mv
 * returns mv as int
 */
int calc_adc_raw_to_mv_int(uint16_t adc_raw) {
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	80fb      	strh	r3, [r7, #6]
	return round(calc_adc_raw_to_mv_float(adc_raw));
 800143e:	88fb      	ldrh	r3, [r7, #6]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 f817 	bl	8001474 <calc_adc_raw_to_mv_float>
 8001446:	ee10 3a10 	vmov	r3, s0
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff f89c 	bl	8000588 <__aeabi_f2d>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	ec43 2b10 	vmov	d0, r2, r3
 8001458:	f005 ffd4 	bl	8007404 <round>
 800145c:	ec53 2b10 	vmov	r2, r3, d0
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	f7ff fb98 	bl	8000b98 <__aeabi_d2iz>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <calc_adc_raw_to_mv_float>:

float calc_adc_raw_to_mv_float(uint16_t adc_raw) {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_MV;
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	ee07 3a90 	vmov	s15, r3
 8001484:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001488:	eddf 6a07 	vldr	s13, [pc, #28]	; 80014a8 <calc_adc_raw_to_mv_float+0x34>
 800148c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001490:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80014ac <calc_adc_raw_to_mv_float+0x38>
 8001494:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001498:	eeb0 0a67 	vmov.f32	s0, s15
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	457ff000 	.word	0x457ff000
 80014ac:	454e4000 	.word	0x454e4000

080014b0 <cmd_error>:
extern uint8_t display_buffer;
extern uint8_t csv_buffer;

uint8_t cmd_len = 0;

void cmd_error(uint8_t* cmd_str) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	printf("Error in command <%s>\r\n", cmd_str);
 80014b8:	6879      	ldr	r1, [r7, #4]
 80014ba:	4803      	ldr	r0, [pc, #12]	; (80014c8 <cmd_error+0x18>)
 80014bc:	f004 ffce 	bl	800645c <iprintf>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	08007508 	.word	0x08007508

080014cc <cmd_L>:

int cmd_L(uint8_t* cmd_str) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
	switch (cmd_str[1]) {
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3301      	adds	r3, #1
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b30      	cmp	r3, #48	; 0x30
 80014dc:	d002      	beq.n	80014e4 <cmd_L+0x18>
 80014de:	2b31      	cmp	r3, #49	; 0x31
 80014e0:	d005      	beq.n	80014ee <cmd_L+0x22>
 80014e2:	e009      	b.n	80014f8 <cmd_L+0x2c>
	case '0':
		printf("-LED OFF-\r\n");
 80014e4:	4807      	ldr	r0, [pc, #28]	; (8001504 <cmd_L+0x38>)
 80014e6:	f005 f81f 	bl	8006528 <puts>
		return 0;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e006      	b.n	80014fc <cmd_L+0x30>
		break;
	case '1':
		printf("-LED ON-\r\n");
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <cmd_L+0x3c>)
 80014f0:	f005 f81a 	bl	8006528 <puts>
		return 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	e001      	b.n	80014fc <cmd_L+0x30>
		break;
	}
	return -1;
 80014f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	08007520 	.word	0x08007520
 8001508:	0800752c 	.word	0x0800752c

0800150c <cmd_help>:

int cmd_help(void) {
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	printf("\r\nCommand Help:\r\n");
 8001510:	4808      	ldr	r0, [pc, #32]	; (8001534 <cmd_help+0x28>)
 8001512:	f005 f809 	bl	8006528 <puts>
	printf("C[1..4]: CSV output ADC channel 1 - 4 buffer content\r\n");
 8001516:	4808      	ldr	r0, [pc, #32]	; (8001538 <cmd_help+0x2c>)
 8001518:	f005 f806 	bl	8006528 <puts>
	printf("D[1..4]: Display ADC channel 1 - 4 buffer content\r\n");
 800151c:	4807      	ldr	r0, [pc, #28]	; (800153c <cmd_help+0x30>)
 800151e:	f005 f803 	bl	8006528 <puts>
	printf("R: Restart ADC conversion\r\n");
 8001522:	4807      	ldr	r0, [pc, #28]	; (8001540 <cmd_help+0x34>)
 8001524:	f005 f800 	bl	8006528 <puts>
	printf("L[0,1]: LED on / off\r\n");
 8001528:	4806      	ldr	r0, [pc, #24]	; (8001544 <cmd_help+0x38>)
 800152a:	f004 fffd 	bl	8006528 <puts>
	return 0;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	bd80      	pop	{r7, pc}
 8001534:	08007538 	.word	0x08007538
 8001538:	0800754c 	.word	0x0800754c
 800153c:	08007584 	.word	0x08007584
 8001540:	080075b8 	.word	0x080075b8
 8001544:	080075d4 	.word	0x080075d4

08001548 <cmd_process>:

int cmd_process(uint8_t* cmd_str) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	int retval = -1;
 8001550:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001554:	60fb      	str	r3, [r7, #12]
	switch(cmd_str[0]) {
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	3b3f      	subs	r3, #63	; 0x3f
 800155c:	2b33      	cmp	r3, #51	; 0x33
 800155e:	f200 808d 	bhi.w	800167c <cmd_process+0x134>
 8001562:	a201      	add	r2, pc, #4	; (adr r2, 8001568 <cmd_process+0x20>)
 8001564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001568:	08001677 	.word	0x08001677
 800156c:	0800167d 	.word	0x0800167d
 8001570:	0800167d 	.word	0x0800167d
 8001574:	0800167d 	.word	0x0800167d
 8001578:	08001639 	.word	0x08001639
 800157c:	0800164d 	.word	0x0800164d
 8001580:	0800167d 	.word	0x0800167d
 8001584:	0800167d 	.word	0x0800167d
 8001588:	0800167d 	.word	0x0800167d
 800158c:	08001677 	.word	0x08001677
 8001590:	0800167d 	.word	0x0800167d
 8001594:	0800167d 	.word	0x0800167d
 8001598:	0800167d 	.word	0x0800167d
 800159c:	08001661 	.word	0x08001661
 80015a0:	0800167d 	.word	0x0800167d
 80015a4:	0800167d 	.word	0x0800167d
 80015a8:	0800167d 	.word	0x0800167d
 80015ac:	0800167d 	.word	0x0800167d
 80015b0:	0800167d 	.word	0x0800167d
 80015b4:	0800166b 	.word	0x0800166b
 80015b8:	0800167d 	.word	0x0800167d
 80015bc:	0800167d 	.word	0x0800167d
 80015c0:	0800167d 	.word	0x0800167d
 80015c4:	0800167d 	.word	0x0800167d
 80015c8:	0800167d 	.word	0x0800167d
 80015cc:	0800167d 	.word	0x0800167d
 80015d0:	0800167d 	.word	0x0800167d
 80015d4:	0800167d 	.word	0x0800167d
 80015d8:	0800167d 	.word	0x0800167d
 80015dc:	0800167d 	.word	0x0800167d
 80015e0:	0800167d 	.word	0x0800167d
 80015e4:	0800167d 	.word	0x0800167d
 80015e8:	0800167d 	.word	0x0800167d
 80015ec:	0800167d 	.word	0x0800167d
 80015f0:	0800167d 	.word	0x0800167d
 80015f4:	0800167d 	.word	0x0800167d
 80015f8:	08001639 	.word	0x08001639
 80015fc:	0800164d 	.word	0x0800164d
 8001600:	0800167d 	.word	0x0800167d
 8001604:	0800167d 	.word	0x0800167d
 8001608:	0800167d 	.word	0x0800167d
 800160c:	08001677 	.word	0x08001677
 8001610:	0800167d 	.word	0x0800167d
 8001614:	0800167d 	.word	0x0800167d
 8001618:	0800167d 	.word	0x0800167d
 800161c:	08001661 	.word	0x08001661
 8001620:	0800167d 	.word	0x0800167d
 8001624:	0800167d 	.word	0x0800167d
 8001628:	0800167d 	.word	0x0800167d
 800162c:	0800167d 	.word	0x0800167d
 8001630:	0800167d 	.word	0x0800167d
 8001634:	0800166b 	.word	0x0800166b
	case 'C':
	case 'c':
		csv_buffer = cmd_str[1] - 0x30;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3301      	adds	r3, #1
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	3b30      	subs	r3, #48	; 0x30
 8001640:	b2da      	uxtb	r2, r3
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <cmd_process+0x140>)
 8001644:	701a      	strb	r2, [r3, #0]
		retval = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
		break;
 800164a:	e017      	b.n	800167c <cmd_process+0x134>
	case 'D':
	case 'd':
		display_buffer = cmd_str[1] - 0x30;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3301      	adds	r3, #1
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	3b30      	subs	r3, #48	; 0x30
 8001654:	b2da      	uxtb	r2, r3
 8001656:	4b0d      	ldr	r3, [pc, #52]	; (800168c <cmd_process+0x144>)
 8001658:	701a      	strb	r2, [r3, #0]
		retval = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
		break;
 800165e:	e00d      	b.n	800167c <cmd_process+0x134>
	case 'L':
	case 'l':
		retval = cmd_L(cmd_str);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff ff33 	bl	80014cc <cmd_L>
 8001666:	60f8      	str	r0, [r7, #12]
		break;
 8001668:	e008      	b.n	800167c <cmd_process+0x134>
	case 'R':
	case 'r':
		adc_restart = 1;
 800166a:	4b09      	ldr	r3, [pc, #36]	; (8001690 <cmd_process+0x148>)
 800166c:	2201      	movs	r2, #1
 800166e:	701a      	strb	r2, [r3, #0]
		retval = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
		break;
 8001674:	e002      	b.n	800167c <cmd_process+0x134>
	case 'H':
	case 'h':
	case '?':
		retval = cmd_help();
 8001676:	f7ff ff49 	bl	800150c <cmd_help>
 800167a:	60f8      	str	r0, [r7, #12]
	}
	return retval;
 800167c:	68fb      	ldr	r3, [r7, #12]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20001d17 	.word	0x20001d17
 800168c:	20001d16 	.word	0x20001d16
 8001690:	20001d15 	.word	0x20001d15

08001694 <CMD_Handler>:

/*
 * returns -1 if the command failed, 0 if processed OK
 */
int CMD_Handler(uint8_t* cmd_str)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	cmd_len = strlen((char *) cmd_str);
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7fe fdb7 	bl	8000210 <strlen>
 80016a2:	4603      	mov	r3, r0
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <CMD_Handler+0x3c>)
 80016a8:	701a      	strb	r2, [r3, #0]
	if (cmd_len < CMD_MIN_LEN) {
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <CMD_Handler+0x3c>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d105      	bne.n	80016be <CMD_Handler+0x2a>
		cmd_error(cmd_str);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff fefc 	bl	80014b0 <cmd_error>
		return -1;
 80016b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016bc:	e003      	b.n	80016c6 <CMD_Handler+0x32>
	}
	return cmd_process(cmd_str);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff ff42 	bl	8001548 <cmd_process>
 80016c4:	4603      	mov	r3, r0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20001b1c 	.word	0x20001b1c

080016d4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80016dc:	1d39      	adds	r1, r7, #4
 80016de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016e2:	2201      	movs	r2, #1
 80016e4:	4803      	ldr	r0, [pc, #12]	; (80016f4 <__io_putchar+0x20>)
 80016e6:	f003 fdcc 	bl	8005282 <HAL_UART_Transmit>
  return ch;
 80016ea:	687b      	ldr	r3, [r7, #4]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20001cb8 	.word	0x20001cb8

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016fe:	f000 ff5d 	bl	80025bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001702:	f000 f94b 	bl	800199c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001706:	f000 fb19 	bl	8001d3c <MX_GPIO_Init>
  MX_DMA_Init();
 800170a:	f000 faef 	bl	8001cec <MX_DMA_Init>
  MX_USART2_UART_Init();
 800170e:	f000 fac3 	bl	8001c98 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001712:	f000 fa75 	bl	8001c00 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001716:	f000 f9b3 	bl	8001a80 <MX_ADC1_Init>
  MX_ADC2_Init();
 800171a:	f000 fa11 	bl	8001b40 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  // Start Timer for ADC readings
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 800171e:	4884      	ldr	r0, [pc, #528]	; (8001930 <main+0x238>)
 8001720:	f003 f926 	bl	8004970 <HAL_TIM_Base_Start_IT>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <main+0x36>
    Error_Handler();
 800172a:	f000 fc53 	bl	8001fd4 <Error_Handler>
  }

  // Start UART receive via interrupt
  if (HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) != HAL_OK) {
 800172e:	2201      	movs	r2, #1
 8001730:	4980      	ldr	r1, [pc, #512]	; (8001934 <main+0x23c>)
 8001732:	4881      	ldr	r0, [pc, #516]	; (8001938 <main+0x240>)
 8001734:	f003 fe37 	bl	80053a6 <HAL_UART_Receive_IT>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <main+0x4a>
    Error_Handler();
 800173e:	f000 fc49 	bl	8001fd4 <Error_Handler>
  }

  // Start ADC1 - keeps running via TIM2
  if ( HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buf[ADC1_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 8001742:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 8001746:	497d      	ldr	r1, [pc, #500]	; (800193c <main+0x244>)
 8001748:	487d      	ldr	r0, [pc, #500]	; (8001940 <main+0x248>)
 800174a:	f000 ffed 	bl	8002728 <HAL_ADC_Start_DMA>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d004      	beq.n	800175e <main+0x66>
  	printf("Error starting ADC1 DMA\r\n");
 8001754:	487b      	ldr	r0, [pc, #492]	; (8001944 <main+0x24c>)
 8001756:	f004 fee7 	bl	8006528 <puts>
  	Error_Handler();
 800175a:	f000 fc3b 	bl	8001fd4 <Error_Handler>
  }
  //Start ADC2 - keeps running via TIM2
  if ( HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_dma_buf[ADC2_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 800175e:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 8001762:	4979      	ldr	r1, [pc, #484]	; (8001948 <main+0x250>)
 8001764:	4879      	ldr	r0, [pc, #484]	; (800194c <main+0x254>)
 8001766:	f000 ffdf 	bl	8002728 <HAL_ADC_Start_DMA>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d004      	beq.n	800177a <main+0x82>
   	printf("Error starting ADC2 DMA\r\n");
 8001770:	4877      	ldr	r0, [pc, #476]	; (8001950 <main+0x258>)
 8001772:	f004 fed9 	bl	8006528 <puts>
   	Error_Handler();
 8001776:	f000 fc2d 	bl	8001fd4 <Error_Handler>
  }

  // Startup success message
   if (HAL_UART_Transmit(&huart2, startup_msg, sizeof(startup_msg), 1000) != HAL_OK) {
 800177a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800177e:	2212      	movs	r2, #18
 8001780:	4974      	ldr	r1, [pc, #464]	; (8001954 <main+0x25c>)
 8001782:	486d      	ldr	r0, [pc, #436]	; (8001938 <main+0x240>)
 8001784:	f003 fd7d 	bl	8005282 <HAL_UART_Transmit>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <main+0x9a>
    Error_Handler();
 800178e:	f000 fc21 	bl	8001fd4 <Error_Handler>
    /* USER CODE BEGIN 3 */

	  //HAL_GPIO_TogglePin (LED2_PORT, LED2_PIN);

	  // Handle UART communication
	  if (rx_cmd_ready) {
 8001792:	4b71      	ldr	r3, [pc, #452]	; (8001958 <main+0x260>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d008      	beq.n	80017ac <main+0xb4>
		  CMD_Handler((uint8_t*)rx_buff);
 800179a:	4870      	ldr	r0, [pc, #448]	; (800195c <main+0x264>)
 800179c:	f7ff ff7a 	bl	8001694 <CMD_Handler>
		  rx_count = 0;
 80017a0:	4b6f      	ldr	r3, [pc, #444]	; (8001960 <main+0x268>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	801a      	strh	r2, [r3, #0]
		  rx_cmd_ready = 0;
 80017a6:	4b6c      	ldr	r3, [pc, #432]	; (8001958 <main+0x260>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
	  }

	  if (adc_restart) {
 80017ac:	4b6d      	ldr	r3, [pc, #436]	; (8001964 <main+0x26c>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d01a      	beq.n	80017ea <main+0xf2>
		  adc_restart = 0;
 80017b4:	4b6b      	ldr	r3, [pc, #428]	; (8001964 <main+0x26c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
		  //HAL_ADC_Start_IT (&hadc1);
		  if ( HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buf[ADC1_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 80017ba:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 80017be:	495f      	ldr	r1, [pc, #380]	; (800193c <main+0x244>)
 80017c0:	485f      	ldr	r0, [pc, #380]	; (8001940 <main+0x248>)
 80017c2:	f000 ffb1 	bl	8002728 <HAL_ADC_Start_DMA>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <main+0xda>
			printf("Error re-starting ADC1 DMA\r\n");
 80017cc:	4866      	ldr	r0, [pc, #408]	; (8001968 <main+0x270>)
 80017ce:	f004 feab 	bl	8006528 <puts>
		  }
		  if ( HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_dma_buf[ADC2_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 80017d2:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 80017d6:	495c      	ldr	r1, [pc, #368]	; (8001948 <main+0x250>)
 80017d8:	485c      	ldr	r0, [pc, #368]	; (800194c <main+0x254>)
 80017da:	f000 ffa5 	bl	8002728 <HAL_ADC_Start_DMA>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d002      	beq.n	80017ea <main+0xf2>
		  	printf("Error re-starting ADC2 DMA\r\n");
 80017e4:	4861      	ldr	r0, [pc, #388]	; (800196c <main+0x274>)
 80017e6:	f004 fe9f 	bl	8006528 <puts>
		  }
	  }

	  if (display_buffer) {
 80017ea:	4b61      	ldr	r3, [pc, #388]	; (8001970 <main+0x278>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d009      	beq.n	8001806 <main+0x10e>
		  calc_display_buffer(display_buffer-1);
 80017f2:	4b5f      	ldr	r3, [pc, #380]	; (8001970 <main+0x278>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fd1c 	bl	8001238 <calc_display_buffer>
		  display_buffer = 0;
 8001800:	4b5b      	ldr	r3, [pc, #364]	; (8001970 <main+0x278>)
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
	  }

	  if (csv_buffer) {
 8001806:	4b5b      	ldr	r3, [pc, #364]	; (8001974 <main+0x27c>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d009      	beq.n	8001822 <main+0x12a>
	  		  calc_csv_buffer(csv_buffer-1);
 800180e:	4b59      	ldr	r3, [pc, #356]	; (8001974 <main+0x27c>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	3b01      	subs	r3, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fdd6 	bl	80013c8 <calc_csv_buffer>
	  		  csv_buffer = 0;
 800181c:	4b55      	ldr	r3, [pc, #340]	; (8001974 <main+0x27c>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]

	  //HAL_Delay(800);

	  // Check if we have missed processing DMA data sets
	  // This occurs if the main loop execution takes longer than 20ms (e.g. terminal output of lots of data)
	  if ( (adc1_dma_l_count > 1) || (adc1_dma_h_count > 1) || (adc2_dma_l_count > 1) || (adc2_dma_h_count > 1)) {
 8001822:	4b55      	ldr	r3, [pc, #340]	; (8001978 <main+0x280>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b01      	cmp	r3, #1
 8001828:	dc0b      	bgt.n	8001842 <main+0x14a>
 800182a:	4b54      	ldr	r3, [pc, #336]	; (800197c <main+0x284>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b01      	cmp	r3, #1
 8001830:	dc07      	bgt.n	8001842 <main+0x14a>
 8001832:	4b53      	ldr	r3, [pc, #332]	; (8001980 <main+0x288>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2b01      	cmp	r3, #1
 8001838:	dc03      	bgt.n	8001842 <main+0x14a>
 800183a:	4b52      	ldr	r3, [pc, #328]	; (8001984 <main+0x28c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b01      	cmp	r3, #1
 8001840:	dd28      	ble.n	8001894 <main+0x19c>
		  printf("Processing missed data - %lu %lu %lu %lu\r\n", adc1_dma_l_count, adc1_dma_h_count, adc2_dma_l_count, adc2_dma_h_count);
 8001842:	4b4d      	ldr	r3, [pc, #308]	; (8001978 <main+0x280>)
 8001844:	6819      	ldr	r1, [r3, #0]
 8001846:	4b4d      	ldr	r3, [pc, #308]	; (800197c <main+0x284>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	4b4d      	ldr	r3, [pc, #308]	; (8001980 <main+0x288>)
 800184c:	6818      	ldr	r0, [r3, #0]
 800184e:	4b4d      	ldr	r3, [pc, #308]	; (8001984 <main+0x28c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	4603      	mov	r3, r0
 8001856:	484c      	ldr	r0, [pc, #304]	; (8001988 <main+0x290>)
 8001858:	f004 fe00 	bl	800645c <iprintf>
		  if (adc1_dma_l_count > 1) { adc1_dma_l_count = 1; }
 800185c:	4b46      	ldr	r3, [pc, #280]	; (8001978 <main+0x280>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b01      	cmp	r3, #1
 8001862:	dd02      	ble.n	800186a <main+0x172>
 8001864:	4b44      	ldr	r3, [pc, #272]	; (8001978 <main+0x280>)
 8001866:	2201      	movs	r2, #1
 8001868:	601a      	str	r2, [r3, #0]
		  if (adc1_dma_h_count > 1) { adc1_dma_h_count = 1; }
 800186a:	4b44      	ldr	r3, [pc, #272]	; (800197c <main+0x284>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2b01      	cmp	r3, #1
 8001870:	dd02      	ble.n	8001878 <main+0x180>
 8001872:	4b42      	ldr	r3, [pc, #264]	; (800197c <main+0x284>)
 8001874:	2201      	movs	r2, #1
 8001876:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_l_count > 1) { adc2_dma_l_count = 1; }
 8001878:	4b41      	ldr	r3, [pc, #260]	; (8001980 <main+0x288>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b01      	cmp	r3, #1
 800187e:	dd02      	ble.n	8001886 <main+0x18e>
 8001880:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <main+0x288>)
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_h_count > 1) { adc2_dma_h_count = 1; }
 8001886:	4b3f      	ldr	r3, [pc, #252]	; (8001984 <main+0x28c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2b01      	cmp	r3, #1
 800188c:	dd02      	ble.n	8001894 <main+0x19c>
 800188e:	4b3d      	ldr	r3, [pc, #244]	; (8001984 <main+0x28c>)
 8001890:	2201      	movs	r2, #1
 8001892:	601a      	str	r2, [r3, #0]
	  }

	  // Process DMA buffers
	  if (adc1_dma_l_count > 0) {
 8001894:	4b38      	ldr	r3, [pc, #224]	; (8001978 <main+0x280>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	dd0e      	ble.n	80018ba <main+0x1c2>
		  if (calc_process_dma_buffer(0,ADC1_IDX) != 0) {
 800189c:	2100      	movs	r1, #0
 800189e:	2000      	movs	r0, #0
 80018a0:	f7ff fb40 	bl	8000f24 <calc_process_dma_buffer>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d002      	beq.n	80018b0 <main+0x1b8>
			  printf("Processing ADC1 DMA 1st half failed\r\n");
 80018aa:	4838      	ldr	r0, [pc, #224]	; (800198c <main+0x294>)
 80018ac:	f004 fe3c 	bl	8006528 <puts>
		  }
		  adc1_dma_l_count--;
 80018b0:	4b31      	ldr	r3, [pc, #196]	; (8001978 <main+0x280>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	4a30      	ldr	r2, [pc, #192]	; (8001978 <main+0x280>)
 80018b8:	6013      	str	r3, [r2, #0]
	  }
	  if (adc1_dma_h_count > 0) {
 80018ba:	4b30      	ldr	r3, [pc, #192]	; (800197c <main+0x284>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	dd0e      	ble.n	80018e0 <main+0x1e8>
	  	  if (calc_process_dma_buffer(1,ADC1_IDX) != 0) {
 80018c2:	2100      	movs	r1, #0
 80018c4:	2001      	movs	r0, #1
 80018c6:	f7ff fb2d 	bl	8000f24 <calc_process_dma_buffer>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d002      	beq.n	80018d6 <main+0x1de>
	  		printf("Processing ADC1 DMA 2nd half failed\r\n");
 80018d0:	482f      	ldr	r0, [pc, #188]	; (8001990 <main+0x298>)
 80018d2:	f004 fe29 	bl	8006528 <puts>
	  	  }
	  	  adc1_dma_h_count--;
 80018d6:	4b29      	ldr	r3, [pc, #164]	; (800197c <main+0x284>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	3b01      	subs	r3, #1
 80018dc:	4a27      	ldr	r2, [pc, #156]	; (800197c <main+0x284>)
 80018de:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_l_count > 0) {
 80018e0:	4b27      	ldr	r3, [pc, #156]	; (8001980 <main+0x288>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	dd0e      	ble.n	8001906 <main+0x20e>
	  	  if (calc_process_dma_buffer(0,ADC2_IDX) != 0) {
 80018e8:	2101      	movs	r1, #1
 80018ea:	2000      	movs	r0, #0
 80018ec:	f7ff fb1a 	bl	8000f24 <calc_process_dma_buffer>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d002      	beq.n	80018fc <main+0x204>
	  		printf("Processing ADC2 DMA 1st half failed\r\n");
 80018f6:	4827      	ldr	r0, [pc, #156]	; (8001994 <main+0x29c>)
 80018f8:	f004 fe16 	bl	8006528 <puts>
	  	  }
	  	  adc2_dma_l_count--;
 80018fc:	4b20      	ldr	r3, [pc, #128]	; (8001980 <main+0x288>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	3b01      	subs	r3, #1
 8001902:	4a1f      	ldr	r2, [pc, #124]	; (8001980 <main+0x288>)
 8001904:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_h_count > 0) {
 8001906:	4b1f      	ldr	r3, [pc, #124]	; (8001984 <main+0x28c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	f77f af41 	ble.w	8001792 <main+0x9a>
	  	  if (calc_process_dma_buffer(1,ADC2_IDX) != 0) {
 8001910:	2101      	movs	r1, #1
 8001912:	2001      	movs	r0, #1
 8001914:	f7ff fb06 	bl	8000f24 <calc_process_dma_buffer>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d002      	beq.n	8001924 <main+0x22c>
	  		printf("Processing ADC2 DMA 2nd half failed\r\n");
 800191e:	481e      	ldr	r0, [pc, #120]	; (8001998 <main+0x2a0>)
 8001920:	f004 fe02 	bl	8006528 <puts>
	  	  }
	   	  adc2_dma_h_count--;
 8001924:	4b17      	ldr	r3, [pc, #92]	; (8001984 <main+0x28c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	3b01      	subs	r3, #1
 800192a:	4a16      	ldr	r2, [pc, #88]	; (8001984 <main+0x28c>)
 800192c:	6013      	str	r3, [r2, #0]
	  if (rx_cmd_ready) {
 800192e:	e730      	b.n	8001792 <main+0x9a>
 8001930:	20001c70 	.word	0x20001c70
 8001934:	20001cfe 	.word	0x20001cfe
 8001938:	20001cb8 	.word	0x20001cb8
 800193c:	20001d28 	.word	0x20001d28
 8001940:	20001b20 	.word	0x20001b20
 8001944:	080075ec 	.word	0x080075ec
 8001948:	20003768 	.word	0x20003768
 800194c:	20001b68 	.word	0x20001b68
 8001950:	08007608 	.word	0x08007608
 8001954:	20000000 	.word	0x20000000
 8001958:	20001d14 	.word	0x20001d14
 800195c:	20001d00 	.word	0x20001d00
 8001960:	20001cfc 	.word	0x20001cfc
 8001964:	20001d15 	.word	0x20001d15
 8001968:	08007624 	.word	0x08007624
 800196c:	08007640 	.word	0x08007640
 8001970:	20001d16 	.word	0x20001d16
 8001974:	20001d17 	.word	0x20001d17
 8001978:	20001d18 	.word	0x20001d18
 800197c:	20001d1c 	.word	0x20001d1c
 8001980:	20001d20 	.word	0x20001d20
 8001984:	20001d24 	.word	0x20001d24
 8001988:	0800765c 	.word	0x0800765c
 800198c:	08007688 	.word	0x08007688
 8001990:	080076b0 	.word	0x080076b0
 8001994:	080076d8 	.word	0x080076d8
 8001998:	08007700 	.word	0x08007700

0800199c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b094      	sub	sp, #80	; 0x50
 80019a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019a2:	f107 031c 	add.w	r3, r7, #28
 80019a6:	2234      	movs	r2, #52	; 0x34
 80019a8:	2100      	movs	r1, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	f004 fdc4 	bl	8006538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019b0:	f107 0308 	add.w	r3, r7, #8
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c0:	2300      	movs	r3, #0
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	4b2c      	ldr	r3, [pc, #176]	; (8001a78 <SystemClock_Config+0xdc>)
 80019c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c8:	4a2b      	ldr	r2, [pc, #172]	; (8001a78 <SystemClock_Config+0xdc>)
 80019ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ce:	6413      	str	r3, [r2, #64]	; 0x40
 80019d0:	4b29      	ldr	r3, [pc, #164]	; (8001a78 <SystemClock_Config+0xdc>)
 80019d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019dc:	2300      	movs	r3, #0
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	4b26      	ldr	r3, [pc, #152]	; (8001a7c <SystemClock_Config+0xe0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a25      	ldr	r2, [pc, #148]	; (8001a7c <SystemClock_Config+0xe0>)
 80019e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	4b23      	ldr	r3, [pc, #140]	; (8001a7c <SystemClock_Config+0xe0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019f4:	603b      	str	r3, [r7, #0]
 80019f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019f8:	2302      	movs	r3, #2
 80019fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019fc:	2301      	movs	r3, #1
 80019fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a00:	2310      	movs	r3, #16
 8001a02:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a04:	2302      	movs	r3, #2
 8001a06:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001a10:	23b4      	movs	r3, #180	; 0xb4
 8001a12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a14:	2302      	movs	r3, #2
 8001a16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a20:	f107 031c 	add.w	r3, r7, #28
 8001a24:	4618      	mov	r0, r3
 8001a26:	f002 fcb5 	bl	8004394 <HAL_RCC_OscConfig>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a30:	f000 fad0 	bl	8001fd4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a34:	f002 f914 	bl	8003c60 <HAL_PWREx_EnableOverDrive>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a3e:	f000 fac9 	bl	8001fd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a42:	230f      	movs	r3, #15
 8001a44:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a46:	2302      	movs	r3, #2
 8001a48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a4e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a58:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a5a:	f107 0308 	add.w	r3, r7, #8
 8001a5e:	2105      	movs	r1, #5
 8001a60:	4618      	mov	r0, r3
 8001a62:	f002 f94d 	bl	8003d00 <HAL_RCC_ClockConfig>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001a6c:	f000 fab2 	bl	8001fd4 <Error_Handler>
  }
}
 8001a70:	bf00      	nop
 8001a72:	3750      	adds	r7, #80	; 0x50
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40007000 	.word	0x40007000

08001a80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a86:	463b      	mov	r3, r7
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a92:	4b29      	ldr	r3, [pc, #164]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001a94:	4a29      	ldr	r2, [pc, #164]	; (8001b3c <MX_ADC1_Init+0xbc>)
 8001a96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001a98:	4b27      	ldr	r3, [pc, #156]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001a9a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001a9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aa0:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001aa6:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001aac:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001aba:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001abc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ac0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001ac4:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001ac8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001aca:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001ad6:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001ade:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ae4:	4814      	ldr	r0, [pc, #80]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001ae6:	f000 fddb 	bl	80026a0 <HAL_ADC_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001af0:	f000 fa70 	bl	8001fd4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001af8:	2301      	movs	r3, #1
 8001afa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001afc:	2301      	movs	r3, #1
 8001afe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b00:	463b      	mov	r3, r7
 8001b02:	4619      	mov	r1, r3
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001b06:	f000 ff1f 	bl	8002948 <HAL_ADC_ConfigChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001b10:	f000 fa60 	bl	8001fd4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001b14:	230a      	movs	r3, #10
 8001b16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	; (8001b38 <MX_ADC1_Init+0xb8>)
 8001b22:	f000 ff11 	bl	8002948 <HAL_ADC_ConfigChannel>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001b2c:	f000 fa52 	bl	8001fd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20001b20 	.word	0x20001b20
 8001b3c:	40012000 	.word	0x40012000

08001b40 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b46:	463b      	mov	r3, r7
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001b52:	4b29      	ldr	r3, [pc, #164]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b54:	4a29      	ldr	r2, [pc, #164]	; (8001bfc <MX_ADC2_Init+0xbc>)
 8001b56:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001b58:	4b27      	ldr	r3, [pc, #156]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b5a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001b5e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001b60:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8001b66:	4b24      	ldr	r3, [pc, #144]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b6c:	4b22      	ldr	r3, [pc, #136]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b72:	4b21      	ldr	r3, [pc, #132]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001b7a:	4b1f      	ldr	r3, [pc, #124]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b80:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001b82:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b84:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001b88:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b8a:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 8001b90:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b92:	2202      	movs	r2, #2
 8001b94:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001b96:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001b9e:	4b16      	ldr	r3, [pc, #88]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001ba4:	4814      	ldr	r0, [pc, #80]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001ba6:	f000 fd7b 	bl	80026a0 <HAL_ADC_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8001bb0:	f000 fa10 	bl	8001fd4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001bc0:	463b      	mov	r3, r7
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001bc6:	f000 febf 	bl	8002948 <HAL_ADC_ConfigChannel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8001bd0:	f000 fa00 	bl	8001fd4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001bd4:	230b      	movs	r3, #11
 8001bd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001bdc:	463b      	mov	r3, r7
 8001bde:	4619      	mov	r1, r3
 8001be0:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_ADC2_Init+0xb8>)
 8001be2:	f000 feb1 	bl	8002948 <HAL_ADC_ConfigChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 8001bec:	f000 f9f2 	bl	8001fd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001bf0:	bf00      	nop
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20001b68 	.word	0x20001b68
 8001bfc:	40012100 	.word	0x40012100

08001c00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c06:	f107 0308 	add.w	r3, r7, #8
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]
 8001c12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c14:	463b      	mov	r3, r7
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c1c:	4b1d      	ldr	r3, [pc, #116]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2286;
 8001c30:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c32:	f640 02ee 	movw	r2, #2286	; 0x8ee
 8001c36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c38:	4b16      	ldr	r3, [pc, #88]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c44:	4813      	ldr	r0, [pc, #76]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c46:	f002 fe43 	bl	80048d0 <HAL_TIM_Base_Init>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c50:	f000 f9c0 	bl	8001fd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c5a:	f107 0308 	add.w	r3, r7, #8
 8001c5e:	4619      	mov	r1, r3
 8001c60:	480c      	ldr	r0, [pc, #48]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c62:	f002 fffd 	bl	8004c60 <HAL_TIM_ConfigClockSource>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c6c:	f000 f9b2 	bl	8001fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c70:	2320      	movs	r3, #32
 8001c72:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c74:	2300      	movs	r3, #0
 8001c76:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c78:	463b      	mov	r3, r7
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_TIM2_Init+0x94>)
 8001c7e:	f003 fa23 	bl	80050c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c88:	f000 f9a4 	bl	8001fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c8c:	bf00      	nop
 8001c8e:	3718      	adds	r7, #24
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20001c70 	.word	0x20001c70

08001c98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001c9e:	4a12      	ldr	r2, [pc, #72]	; (8001ce8 <MX_USART2_UART_Init+0x50>)
 8001ca0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ca2:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001ca4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ca8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cbc:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cbe:	220c      	movs	r2, #12
 8001cc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cce:	4805      	ldr	r0, [pc, #20]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cd0:	f003 fa8a 	bl	80051e8 <HAL_UART_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cda:	f000 f97b 	bl	8001fd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20001cb8 	.word	0x20001cb8
 8001ce8:	40004400 	.word	0x40004400

08001cec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <MX_DMA_Init+0x4c>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a0f      	ldr	r2, [pc, #60]	; (8001d38 <MX_DMA_Init+0x4c>)
 8001cfc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <MX_DMA_Init+0x4c>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d0a:	607b      	str	r3, [r7, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2100      	movs	r1, #0
 8001d12:	2038      	movs	r0, #56	; 0x38
 8001d14:	f001 f9a3 	bl	800305e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d18:	2038      	movs	r0, #56	; 0x38
 8001d1a:	f001 f9bc 	bl	8003096 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2100      	movs	r1, #0
 8001d22:	203a      	movs	r0, #58	; 0x3a
 8001d24:	f001 f99b 	bl	800305e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001d28:	203a      	movs	r0, #58	; 0x3a
 8001d2a:	f001 f9b4 	bl	8003096 <HAL_NVIC_EnableIRQ>

}
 8001d2e:	bf00      	nop
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800

08001d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	; 0x28
 8001d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	60da      	str	r2, [r3, #12]
 8001d50:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	613b      	str	r3, [r7, #16]
 8001d56:	4b2e      	ldr	r3, [pc, #184]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a2d      	ldr	r2, [pc, #180]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b2b      	ldr	r3, [pc, #172]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	613b      	str	r3, [r7, #16]
 8001d6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	4b27      	ldr	r3, [pc, #156]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a26      	ldr	r2, [pc, #152]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b24      	ldr	r3, [pc, #144]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	4b20      	ldr	r3, [pc, #128]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	4a1f      	ldr	r2, [pc, #124]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9a:	4b1d      	ldr	r3, [pc, #116]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	607b      	str	r3, [r7, #4]
 8001daa:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a18      	ldr	r2, [pc, #96]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001db0:	f043 0302 	orr.w	r3, r3, #2
 8001db4:	6313      	str	r3, [r2, #48]	; 0x30
 8001db6:	4b16      	ldr	r3, [pc, #88]	; (8001e10 <MX_GPIO_Init+0xd4>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	607b      	str	r3, [r7, #4]
 8001dc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f44f 7108 	mov.w	r1, #544	; 0x220
 8001dc8:	4812      	ldr	r0, [pc, #72]	; (8001e14 <MX_GPIO_Init+0xd8>)
 8001dca:	f001 ff15 	bl	8003bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001dce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dd4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001dd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4619      	mov	r1, r3
 8001de4:	480c      	ldr	r0, [pc, #48]	; (8001e18 <MX_GPIO_Init+0xdc>)
 8001de6:	f001 fd73 	bl	80038d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9;
 8001dea:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df0:	2301      	movs	r3, #1
 8001df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	4619      	mov	r1, r3
 8001e02:	4804      	ldr	r0, [pc, #16]	; (8001e14 <MX_GPIO_Init+0xd8>)
 8001e04:	f001 fd64 	bl	80038d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e08:	bf00      	nop
 8001e0a:	3728      	adds	r7, #40	; 0x28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40020000 	.word	0x40020000
 8001e18:	40020800 	.word	0x40020800

08001e1c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

// ADC conversion - DMA buffer 2nd half full
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <HAL_ADC_ConvCpltCallback+0x34>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d105      	bne.n	8001e38 <HAL_ADC_ConvCpltCallback+0x1c>
		adc1_dma_h_count++;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <HAL_ADC_ConvCpltCallback+0x38>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	3301      	adds	r3, #1
 8001e32:	4a08      	ldr	r2, [pc, #32]	; (8001e54 <HAL_ADC_ConvCpltCallback+0x38>)
 8001e34:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_h_count++;
	}
}
 8001e36:	e004      	b.n	8001e42 <HAL_ADC_ConvCpltCallback+0x26>
		adc2_dma_h_count++;
 8001e38:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	4a06      	ldr	r2, [pc, #24]	; (8001e58 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001e40:	6013      	str	r3, [r2, #0]
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	20001b20 	.word	0x20001b20
 8001e54:	20001d1c 	.word	0x20001d1c
 8001e58:	20001d24 	.word	0x20001d24

08001e5c <HAL_ADC_ConvHalfCpltCallback>:

// ADC conversion - DMA buffer 1st half full
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d105      	bne.n	8001e78 <HAL_ADC_ConvHalfCpltCallback+0x1c>
		adc1_dma_l_count++;
 8001e6c:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	3301      	adds	r3, #1
 8001e72:	4a08      	ldr	r2, [pc, #32]	; (8001e94 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8001e74:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_l_count++;
	}
}
 8001e76:	e004      	b.n	8001e82 <HAL_ADC_ConvHalfCpltCallback+0x26>
		adc2_dma_l_count++;
 8001e78:	4b07      	ldr	r3, [pc, #28]	; (8001e98 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	4a06      	ldr	r2, [pc, #24]	; (8001e98 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8001e80:	6013      	str	r3, [r2, #0]
}
 8001e82:	bf00      	nop
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	20001b20 	.word	0x20001b20
 8001e94:	20001d18 	.word	0x20001d18
 8001e98:	20001d20 	.word	0x20001d20

08001e9c <HAL_ADC_ErrorCallback>:

// ADC errors
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	int adc_num;
	if (hadc == &hadc1) {
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a22      	ldr	r2, [pc, #136]	; (8001f30 <HAL_ADC_ErrorCallback+0x94>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d102      	bne.n	8001eb2 <HAL_ADC_ErrorCallback+0x16>
	  adc_num = 1;
 8001eac:	2301      	movs	r3, #1
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	e001      	b.n	8001eb6 <HAL_ADC_ErrorCallback+0x1a>
	} else {
	  adc_num = 2;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	60fb      	str	r3, [r7, #12]
	}
	switch (hadc->ErrorCode) {
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	d82c      	bhi.n	8001f18 <HAL_ADC_ErrorCallback+0x7c>
 8001ebe:	a201      	add	r2, pc, #4	; (adr r2, 8001ec4 <HAL_ADC_ErrorCallback+0x28>)
 8001ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec4:	08001ed9 	.word	0x08001ed9
 8001ec8:	08001ee9 	.word	0x08001ee9
 8001ecc:	08001ef9 	.word	0x08001ef9
 8001ed0:	08001f19 	.word	0x08001f19
 8001ed4:	08001f09 	.word	0x08001f09
	case HAL_ADC_ERROR_NONE:
		printf("ADC%d No Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001edc:	461a      	mov	r2, r3
 8001ede:	68f9      	ldr	r1, [r7, #12]
 8001ee0:	4814      	ldr	r0, [pc, #80]	; (8001f34 <HAL_ADC_ErrorCallback+0x98>)
 8001ee2:	f004 fabb 	bl	800645c <iprintf>
		break;
 8001ee6:	e01e      	b.n	8001f26 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INTERNAL:
		printf("ADC%d Internal Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eec:	461a      	mov	r2, r3
 8001eee:	68f9      	ldr	r1, [r7, #12]
 8001ef0:	4811      	ldr	r0, [pc, #68]	; (8001f38 <HAL_ADC_ErrorCallback+0x9c>)
 8001ef2:	f004 fab3 	bl	800645c <iprintf>
		break;
 8001ef6:	e016      	b.n	8001f26 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_OVR:
		printf("ADC%d Overrun Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efc:	461a      	mov	r2, r3
 8001efe:	68f9      	ldr	r1, [r7, #12]
 8001f00:	480e      	ldr	r0, [pc, #56]	; (8001f3c <HAL_ADC_ErrorCallback+0xa0>)
 8001f02:	f004 faab 	bl	800645c <iprintf>
		break;
 8001f06:	e00e      	b.n	8001f26 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_DMA:
		printf("ADC%d DMA Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	68f9      	ldr	r1, [r7, #12]
 8001f10:	480b      	ldr	r0, [pc, #44]	; (8001f40 <HAL_ADC_ErrorCallback+0xa4>)
 8001f12:	f004 faa3 	bl	800645c <iprintf>
		break;
 8001f16:	e006      	b.n	8001f26 <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INVALID_CALLBACK:
		printf("ADC%d Callback Error (0x%08lx)  [%d]\r\n", adc_num, hadc->ErrorCode);
		break;
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
	default:
		printf("ADC Unknown Error: 0x%08lx\r\n", hadc->ErrorCode);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4809      	ldr	r0, [pc, #36]	; (8001f44 <HAL_ADC_ErrorCallback+0xa8>)
 8001f20:	f004 fa9c 	bl	800645c <iprintf>
	}
}
 8001f24:	bf00      	nop
 8001f26:	bf00      	nop
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20001b20 	.word	0x20001b20
 8001f34:	08007728 	.word	0x08007728
 8001f38:	08007744 	.word	0x08007744
 8001f3c:	08007768 	.word	0x08007768
 8001f40:	08007788 	.word	0x08007788
 8001f44:	080077a4 	.word	0x080077a4

08001f48 <HAL_UART_RxCpltCallback>:

// UART has received
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
	if (rx_count >= sizeof(rx_buff)) {
 8001f50:	4b1b      	ldr	r3, [pc, #108]	; (8001fc0 <HAL_UART_RxCpltCallback+0x78>)
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	2b13      	cmp	r3, #19
 8001f56:	d902      	bls.n	8001f5e <HAL_UART_RxCpltCallback+0x16>
		rx_count = 0;		// wrap back to start
 8001f58:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <HAL_UART_RxCpltCallback+0x78>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	801a      	strh	r2, [r3, #0]
	}
	if ( HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) == HAL_UART_ERROR_NONE) {
 8001f5e:	2201      	movs	r2, #1
 8001f60:	4918      	ldr	r1, [pc, #96]	; (8001fc4 <HAL_UART_RxCpltCallback+0x7c>)
 8001f62:	4819      	ldr	r0, [pc, #100]	; (8001fc8 <HAL_UART_RxCpltCallback+0x80>)
 8001f64:	f003 fa1f 	bl	80053a6 <HAL_UART_Receive_IT>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d124      	bne.n	8001fb8 <HAL_UART_RxCpltCallback+0x70>
		// check for End of input (CR or LF)
		if ( (rx_byte != 0x0A) && (rx_byte !=  0x0D) ) {
 8001f6e:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <HAL_UART_RxCpltCallback+0x7c>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b0a      	cmp	r3, #10
 8001f74:	d00f      	beq.n	8001f96 <HAL_UART_RxCpltCallback+0x4e>
 8001f76:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <HAL_UART_RxCpltCallback+0x7c>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b0d      	cmp	r3, #13
 8001f7c:	d00b      	beq.n	8001f96 <HAL_UART_RxCpltCallback+0x4e>
			rx_buff[rx_count++] = rx_byte;
 8001f7e:	4b10      	ldr	r3, [pc, #64]	; (8001fc0 <HAL_UART_RxCpltCallback+0x78>)
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	b291      	uxth	r1, r2
 8001f86:	4a0e      	ldr	r2, [pc, #56]	; (8001fc0 <HAL_UART_RxCpltCallback+0x78>)
 8001f88:	8011      	strh	r1, [r2, #0]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	4b0d      	ldr	r3, [pc, #52]	; (8001fc4 <HAL_UART_RxCpltCallback+0x7c>)
 8001f8e:	7819      	ldrb	r1, [r3, #0]
 8001f90:	4b0e      	ldr	r3, [pc, #56]	; (8001fcc <HAL_UART_RxCpltCallback+0x84>)
 8001f92:	5499      	strb	r1, [r3, r2]
				rx_cmd_ready = 1;
				rx_buff[rx_count++] = 0;	// end of string
			}
		}
	} // else { rx_error_count++; } // this should never happen
}
 8001f94:	e010      	b.n	8001fb8 <HAL_UART_RxCpltCallback+0x70>
			if (rx_count != 0) {	// a CR or LF without any pre-ceeding chars gets ignored
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <HAL_UART_RxCpltCallback+0x78>)
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00c      	beq.n	8001fb8 <HAL_UART_RxCpltCallback+0x70>
				rx_cmd_ready = 1;
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	; (8001fd0 <HAL_UART_RxCpltCallback+0x88>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
				rx_buff[rx_count++] = 0;	// end of string
 8001fa4:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <HAL_UART_RxCpltCallback+0x78>)
 8001fa6:	881b      	ldrh	r3, [r3, #0]
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	b291      	uxth	r1, r2
 8001fac:	4a04      	ldr	r2, [pc, #16]	; (8001fc0 <HAL_UART_RxCpltCallback+0x78>)
 8001fae:	8011      	strh	r1, [r2, #0]
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_UART_RxCpltCallback+0x84>)
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	5499      	strb	r1, [r3, r2]
}
 8001fb8:	bf00      	nop
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20001cfc 	.word	0x20001cfc
 8001fc4:	20001cfe 	.word	0x20001cfe
 8001fc8:	20001cb8 	.word	0x20001cb8
 8001fcc:	20001d00 	.word	0x20001d00
 8001fd0:	20001d14 	.word	0x20001d14

08001fd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
	printf("Error_Handler() called - program execution stopped");
 8001fd8:	4802      	ldr	r0, [pc, #8]	; (8001fe4 <Error_Handler+0x10>)
 8001fda:	f004 fa3f 	bl	800645c <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fde:	b672      	cpsid	i
}
 8001fe0:	bf00      	nop
    __disable_irq();
    while (1)
 8001fe2:	e7fe      	b.n	8001fe2 <Error_Handler+0xe>
 8001fe4:	080077c4 	.word	0x080077c4

08001fe8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	607b      	str	r3, [r7, #4]
 8001ff2:	4b10      	ldr	r3, [pc, #64]	; (8002034 <HAL_MspInit+0x4c>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	4a0f      	ldr	r2, [pc, #60]	; (8002034 <HAL_MspInit+0x4c>)
 8001ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ffe:	4b0d      	ldr	r3, [pc, #52]	; (8002034 <HAL_MspInit+0x4c>)
 8002000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002006:	607b      	str	r3, [r7, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	603b      	str	r3, [r7, #0]
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <HAL_MspInit+0x4c>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	4a08      	ldr	r2, [pc, #32]	; (8002034 <HAL_MspInit+0x4c>)
 8002014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002018:	6413      	str	r3, [r2, #64]	; 0x40
 800201a:	4b06      	ldr	r3, [pc, #24]	; (8002034 <HAL_MspInit+0x4c>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002026:	2007      	movs	r0, #7
 8002028:	f001 f80e 	bl	8003048 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40023800 	.word	0x40023800

08002038 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08e      	sub	sp, #56	; 0x38
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	605a      	str	r2, [r3, #4]
 800204a:	609a      	str	r2, [r3, #8]
 800204c:	60da      	str	r2, [r3, #12]
 800204e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a79      	ldr	r2, [pc, #484]	; (800223c <HAL_ADC_MspInit+0x204>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d173      	bne.n	8002142 <HAL_ADC_MspInit+0x10a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	623b      	str	r3, [r7, #32]
 800205e:	4b78      	ldr	r3, [pc, #480]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	4a77      	ldr	r2, [pc, #476]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002068:	6453      	str	r3, [r2, #68]	; 0x44
 800206a:	4b75      	ldr	r3, [pc, #468]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002072:	623b      	str	r3, [r7, #32]
 8002074:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	61fb      	str	r3, [r7, #28]
 800207a:	4b71      	ldr	r3, [pc, #452]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	4a70      	ldr	r2, [pc, #448]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002080:	f043 0304 	orr.w	r3, r3, #4
 8002084:	6313      	str	r3, [r2, #48]	; 0x30
 8002086:	4b6e      	ldr	r3, [pc, #440]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	f003 0304 	and.w	r3, r3, #4
 800208e:	61fb      	str	r3, [r7, #28]
 8002090:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
 8002096:	4b6a      	ldr	r3, [pc, #424]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a69      	ldr	r2, [pc, #420]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b67      	ldr	r3, [pc, #412]	; (8002240 <HAL_ADC_MspInit+0x208>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	61bb      	str	r3, [r7, #24]
 80020ac:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020ae:	2301      	movs	r3, #1
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020b2:	2303      	movs	r3, #3
 80020b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020be:	4619      	mov	r1, r3
 80020c0:	4860      	ldr	r0, [pc, #384]	; (8002244 <HAL_ADC_MspInit+0x20c>)
 80020c2:	f001 fc05 	bl	80038d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020c6:	2301      	movs	r3, #1
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ca:	2303      	movs	r3, #3
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d6:	4619      	mov	r1, r3
 80020d8:	485b      	ldr	r0, [pc, #364]	; (8002248 <HAL_ADC_MspInit+0x210>)
 80020da:	f001 fbf9 	bl	80038d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80020de:	4b5b      	ldr	r3, [pc, #364]	; (800224c <HAL_ADC_MspInit+0x214>)
 80020e0:	4a5b      	ldr	r2, [pc, #364]	; (8002250 <HAL_ADC_MspInit+0x218>)
 80020e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80020e4:	4b59      	ldr	r3, [pc, #356]	; (800224c <HAL_ADC_MspInit+0x214>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020ea:	4b58      	ldr	r3, [pc, #352]	; (800224c <HAL_ADC_MspInit+0x214>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020f0:	4b56      	ldr	r3, [pc, #344]	; (800224c <HAL_ADC_MspInit+0x214>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020f6:	4b55      	ldr	r3, [pc, #340]	; (800224c <HAL_ADC_MspInit+0x214>)
 80020f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020fe:	4b53      	ldr	r3, [pc, #332]	; (800224c <HAL_ADC_MspInit+0x214>)
 8002100:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002104:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002106:	4b51      	ldr	r3, [pc, #324]	; (800224c <HAL_ADC_MspInit+0x214>)
 8002108:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800210c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800210e:	4b4f      	ldr	r3, [pc, #316]	; (800224c <HAL_ADC_MspInit+0x214>)
 8002110:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002114:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002116:	4b4d      	ldr	r3, [pc, #308]	; (800224c <HAL_ADC_MspInit+0x214>)
 8002118:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800211c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800211e:	4b4b      	ldr	r3, [pc, #300]	; (800224c <HAL_ADC_MspInit+0x214>)
 8002120:	2200      	movs	r2, #0
 8002122:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002124:	4849      	ldr	r0, [pc, #292]	; (800224c <HAL_ADC_MspInit+0x214>)
 8002126:	f000 ffd1 	bl	80030cc <HAL_DMA_Init>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8002130:	f7ff ff50 	bl	8001fd4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a45      	ldr	r2, [pc, #276]	; (800224c <HAL_ADC_MspInit+0x214>)
 8002138:	639a      	str	r2, [r3, #56]	; 0x38
 800213a:	4a44      	ldr	r2, [pc, #272]	; (800224c <HAL_ADC_MspInit+0x214>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002140:	e078      	b.n	8002234 <HAL_ADC_MspInit+0x1fc>
  else if(hadc->Instance==ADC2)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a43      	ldr	r2, [pc, #268]	; (8002254 <HAL_ADC_MspInit+0x21c>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d173      	bne.n	8002234 <HAL_ADC_MspInit+0x1fc>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	4b3b      	ldr	r3, [pc, #236]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002154:	4a3a      	ldr	r2, [pc, #232]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002156:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800215a:	6453      	str	r3, [r2, #68]	; 0x44
 800215c:	4b38      	ldr	r3, [pc, #224]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800215e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002160:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002164:	617b      	str	r3, [r7, #20]
 8002166:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002168:	2300      	movs	r3, #0
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	4b34      	ldr	r3, [pc, #208]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800216e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002170:	4a33      	ldr	r2, [pc, #204]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002172:	f043 0304 	orr.w	r3, r3, #4
 8002176:	6313      	str	r3, [r2, #48]	; 0x30
 8002178:	4b31      	ldr	r3, [pc, #196]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800217a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	4b2d      	ldr	r3, [pc, #180]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218c:	4a2c      	ldr	r2, [pc, #176]	; (8002240 <HAL_ADC_MspInit+0x208>)
 800218e:	f043 0301 	orr.w	r3, r3, #1
 8002192:	6313      	str	r3, [r2, #48]	; 0x30
 8002194:	4b2a      	ldr	r3, [pc, #168]	; (8002240 <HAL_ADC_MspInit+0x208>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021a0:	2302      	movs	r3, #2
 80021a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021a4:	2303      	movs	r3, #3
 80021a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021b0:	4619      	mov	r1, r3
 80021b2:	4824      	ldr	r0, [pc, #144]	; (8002244 <HAL_ADC_MspInit+0x20c>)
 80021b4:	f001 fb8c 	bl	80038d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021b8:	2302      	movs	r3, #2
 80021ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021bc:	2303      	movs	r3, #3
 80021be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021c8:	4619      	mov	r1, r3
 80021ca:	481f      	ldr	r0, [pc, #124]	; (8002248 <HAL_ADC_MspInit+0x210>)
 80021cc:	f001 fb80 	bl	80038d0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80021d0:	4b21      	ldr	r3, [pc, #132]	; (8002258 <HAL_ADC_MspInit+0x220>)
 80021d2:	4a22      	ldr	r2, [pc, #136]	; (800225c <HAL_ADC_MspInit+0x224>)
 80021d4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80021d6:	4b20      	ldr	r3, [pc, #128]	; (8002258 <HAL_ADC_MspInit+0x220>)
 80021d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021dc:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021de:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <HAL_ADC_MspInit+0x220>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80021e4:	4b1c      	ldr	r3, [pc, #112]	; (8002258 <HAL_ADC_MspInit+0x220>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80021ea:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <HAL_ADC_MspInit+0x220>)
 80021ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021f0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021f2:	4b19      	ldr	r3, [pc, #100]	; (8002258 <HAL_ADC_MspInit+0x220>)
 80021f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021f8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021fa:	4b17      	ldr	r3, [pc, #92]	; (8002258 <HAL_ADC_MspInit+0x220>)
 80021fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002200:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002202:	4b15      	ldr	r3, [pc, #84]	; (8002258 <HAL_ADC_MspInit+0x220>)
 8002204:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002208:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800220a:	4b13      	ldr	r3, [pc, #76]	; (8002258 <HAL_ADC_MspInit+0x220>)
 800220c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002210:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002212:	4b11      	ldr	r3, [pc, #68]	; (8002258 <HAL_ADC_MspInit+0x220>)
 8002214:	2200      	movs	r2, #0
 8002216:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002218:	480f      	ldr	r0, [pc, #60]	; (8002258 <HAL_ADC_MspInit+0x220>)
 800221a:	f000 ff57 	bl	80030cc <HAL_DMA_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <HAL_ADC_MspInit+0x1f0>
      Error_Handler();
 8002224:	f7ff fed6 	bl	8001fd4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a0b      	ldr	r2, [pc, #44]	; (8002258 <HAL_ADC_MspInit+0x220>)
 800222c:	639a      	str	r2, [r3, #56]	; 0x38
 800222e:	4a0a      	ldr	r2, [pc, #40]	; (8002258 <HAL_ADC_MspInit+0x220>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002234:	bf00      	nop
 8002236:	3738      	adds	r7, #56	; 0x38
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40012000 	.word	0x40012000
 8002240:	40023800 	.word	0x40023800
 8002244:	40020800 	.word	0x40020800
 8002248:	40020000 	.word	0x40020000
 800224c:	20001bb0 	.word	0x20001bb0
 8002250:	40026410 	.word	0x40026410
 8002254:	40012100 	.word	0x40012100
 8002258:	20001c10 	.word	0x20001c10
 800225c:	40026440 	.word	0x40026440

08002260 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002270:	d115      	bne.n	800229e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <HAL_TIM_Base_MspInit+0x48>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	4a0b      	ldr	r2, [pc, #44]	; (80022a8 <HAL_TIM_Base_MspInit+0x48>)
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	6413      	str	r3, [r2, #64]	; 0x40
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <HAL_TIM_Base_MspInit+0x48>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800228e:	2200      	movs	r2, #0
 8002290:	2100      	movs	r1, #0
 8002292:	201c      	movs	r0, #28
 8002294:	f000 fee3 	bl	800305e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002298:	201c      	movs	r0, #28
 800229a:	f000 fefc 	bl	8003096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800

080022ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	; 0x28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 0314 	add.w	r3, r7, #20
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a1d      	ldr	r2, [pc, #116]	; (8002340 <HAL_UART_MspInit+0x94>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d133      	bne.n	8002336 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	4b1c      	ldr	r3, [pc, #112]	; (8002344 <HAL_UART_MspInit+0x98>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	4a1b      	ldr	r2, [pc, #108]	; (8002344 <HAL_UART_MspInit+0x98>)
 80022d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022dc:	6413      	str	r3, [r2, #64]	; 0x40
 80022de:	4b19      	ldr	r3, [pc, #100]	; (8002344 <HAL_UART_MspInit+0x98>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e6:	613b      	str	r3, [r7, #16]
 80022e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	4b15      	ldr	r3, [pc, #84]	; (8002344 <HAL_UART_MspInit+0x98>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	4a14      	ldr	r2, [pc, #80]	; (8002344 <HAL_UART_MspInit+0x98>)
 80022f4:	f043 0301 	orr.w	r3, r3, #1
 80022f8:	6313      	str	r3, [r2, #48]	; 0x30
 80022fa:	4b12      	ldr	r3, [pc, #72]	; (8002344 <HAL_UART_MspInit+0x98>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002306:	230c      	movs	r3, #12
 8002308:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2303      	movs	r3, #3
 8002314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002316:	2307      	movs	r3, #7
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231a:	f107 0314 	add.w	r3, r7, #20
 800231e:	4619      	mov	r1, r3
 8002320:	4809      	ldr	r0, [pc, #36]	; (8002348 <HAL_UART_MspInit+0x9c>)
 8002322:	f001 fad5 	bl	80038d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2100      	movs	r1, #0
 800232a:	2026      	movs	r0, #38	; 0x26
 800232c:	f000 fe97 	bl	800305e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002330:	2026      	movs	r0, #38	; 0x26
 8002332:	f000 feb0 	bl	8003096 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002336:	bf00      	nop
 8002338:	3728      	adds	r7, #40	; 0x28
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40004400 	.word	0x40004400
 8002344:	40023800 	.word	0x40023800
 8002348:	40020000 	.word	0x40020000

0800234c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002350:	e7fe      	b.n	8002350 <NMI_Handler+0x4>

08002352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002356:	e7fe      	b.n	8002356 <HardFault_Handler+0x4>

08002358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800235c:	e7fe      	b.n	800235c <MemManage_Handler+0x4>

0800235e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002362:	e7fe      	b.n	8002362 <BusFault_Handler+0x4>

08002364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002368:	e7fe      	b.n	8002368 <UsageFault_Handler+0x4>

0800236a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800236a:	b480      	push	{r7}
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002398:	f000 f962 	bl	8002660 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}

080023a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023a4:	4804      	ldr	r0, [pc, #16]	; (80023b8 <TIM2_IRQHandler+0x18>)
 80023a6:	f002 fb53 	bl	8004a50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  // Debug (oscilloscope) indicator for ADC trigger
  HAL_GPIO_TogglePin (ADC_DEBUG_PORT, ADC_DEBUG_PIN);
 80023aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023ae:	4803      	ldr	r0, [pc, #12]	; (80023bc <TIM2_IRQHandler+0x1c>)
 80023b0:	f001 fc3b 	bl	8003c2a <HAL_GPIO_TogglePin>
  /* USER CODE END TIM2_IRQn 1 */
}
 80023b4:	bf00      	nop
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	20001c70 	.word	0x20001c70
 80023bc:	40020000 	.word	0x40020000

080023c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023c4:	4802      	ldr	r0, [pc, #8]	; (80023d0 <USART2_IRQHandler+0x10>)
 80023c6:	f003 f81f 	bl	8005408 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20001cb8 	.word	0x20001cb8

080023d4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023d8:	4802      	ldr	r0, [pc, #8]	; (80023e4 <DMA2_Stream0_IRQHandler+0x10>)
 80023da:	f001 f80f 	bl	80033fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20001bb0 	.word	0x20001bb0

080023e8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80023ec:	4802      	ldr	r0, [pc, #8]	; (80023f8 <DMA2_Stream2_IRQHandler+0x10>)
 80023ee:	f001 f805 	bl	80033fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20001c10 	.word	0x20001c10

080023fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	e00a      	b.n	8002424 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800240e:	f3af 8000 	nop.w
 8002412:	4601      	mov	r1, r0
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	1c5a      	adds	r2, r3, #1
 8002418:	60ba      	str	r2, [r7, #8]
 800241a:	b2ca      	uxtb	r2, r1
 800241c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	3301      	adds	r3, #1
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	429a      	cmp	r2, r3
 800242a:	dbf0      	blt.n	800240e <_read+0x12>
  }

  return len;
 800242c:	687b      	ldr	r3, [r7, #4]
}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b086      	sub	sp, #24
 800243a:	af00      	add	r7, sp, #0
 800243c:	60f8      	str	r0, [r7, #12]
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
 8002446:	e009      	b.n	800245c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	60ba      	str	r2, [r7, #8]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff f93f 	bl	80016d4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	3301      	adds	r3, #1
 800245a:	617b      	str	r3, [r7, #20]
 800245c:	697a      	ldr	r2, [r7, #20]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	429a      	cmp	r2, r3
 8002462:	dbf1      	blt.n	8002448 <_write+0x12>
  }
  return len;
 8002464:	687b      	ldr	r3, [r7, #4]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <_close>:

int _close(int file)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002476:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800247a:	4618      	mov	r0, r3
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002496:	605a      	str	r2, [r3, #4]
  return 0;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <_isatty>:

int _isatty(int file)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024ae:	2301      	movs	r3, #1
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3714      	adds	r7, #20
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
	...

080024d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024e0:	4a14      	ldr	r2, [pc, #80]	; (8002534 <_sbrk+0x5c>)
 80024e2:	4b15      	ldr	r3, [pc, #84]	; (8002538 <_sbrk+0x60>)
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024ec:	4b13      	ldr	r3, [pc, #76]	; (800253c <_sbrk+0x64>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d102      	bne.n	80024fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024f4:	4b11      	ldr	r3, [pc, #68]	; (800253c <_sbrk+0x64>)
 80024f6:	4a12      	ldr	r2, [pc, #72]	; (8002540 <_sbrk+0x68>)
 80024f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024fa:	4b10      	ldr	r3, [pc, #64]	; (800253c <_sbrk+0x64>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4413      	add	r3, r2
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	429a      	cmp	r2, r3
 8002506:	d207      	bcs.n	8002518 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002508:	f004 f81e 	bl	8006548 <__errno>
 800250c:	4603      	mov	r3, r0
 800250e:	220c      	movs	r2, #12
 8002510:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002512:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002516:	e009      	b.n	800252c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002518:	4b08      	ldr	r3, [pc, #32]	; (800253c <_sbrk+0x64>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800251e:	4b07      	ldr	r3, [pc, #28]	; (800253c <_sbrk+0x64>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4413      	add	r3, r2
 8002526:	4a05      	ldr	r2, [pc, #20]	; (800253c <_sbrk+0x64>)
 8002528:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800252a:	68fb      	ldr	r3, [r7, #12]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20020000 	.word	0x20020000
 8002538:	00000400 	.word	0x00000400
 800253c:	200051a8 	.word	0x200051a8
 8002540:	20005300 	.word	0x20005300

08002544 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <SystemInit+0x20>)
 800254a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254e:	4a05      	ldr	r2, [pc, #20]	; (8002564 <SystemInit+0x20>)
 8002550:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002554:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	e000ed00 	.word	0xe000ed00

08002568 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002568:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800256c:	480d      	ldr	r0, [pc, #52]	; (80025a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800256e:	490e      	ldr	r1, [pc, #56]	; (80025a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002570:	4a0e      	ldr	r2, [pc, #56]	; (80025ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002572:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002574:	e002      	b.n	800257c <LoopCopyDataInit>

08002576 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002576:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002578:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800257a:	3304      	adds	r3, #4

0800257c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800257c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800257e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002580:	d3f9      	bcc.n	8002576 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002582:	4a0b      	ldr	r2, [pc, #44]	; (80025b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002584:	4c0b      	ldr	r4, [pc, #44]	; (80025b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002586:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002588:	e001      	b.n	800258e <LoopFillZerobss>

0800258a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800258a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800258c:	3204      	adds	r2, #4

0800258e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800258e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002590:	d3fb      	bcc.n	800258a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002592:	f7ff ffd7 	bl	8002544 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002596:	f003 ffdd 	bl	8006554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800259a:	f7ff f8ad 	bl	80016f8 <main>
  bx  lr    
 800259e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025a8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80025ac:	0800785c 	.word	0x0800785c
  ldr r2, =_sbss
 80025b0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80025b4:	200052fc 	.word	0x200052fc

080025b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025b8:	e7fe      	b.n	80025b8 <ADC_IRQHandler>
	...

080025bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025c0:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <HAL_Init+0x40>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0d      	ldr	r2, [pc, #52]	; (80025fc <HAL_Init+0x40>)
 80025c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <HAL_Init+0x40>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0a      	ldr	r2, [pc, #40]	; (80025fc <HAL_Init+0x40>)
 80025d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025d8:	4b08      	ldr	r3, [pc, #32]	; (80025fc <HAL_Init+0x40>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a07      	ldr	r2, [pc, #28]	; (80025fc <HAL_Init+0x40>)
 80025de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025e4:	2003      	movs	r0, #3
 80025e6:	f000 fd2f 	bl	8003048 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ea:	2000      	movs	r0, #0
 80025ec:	f000 f808 	bl	8002600 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025f0:	f7ff fcfa 	bl	8001fe8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40023c00 	.word	0x40023c00

08002600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002608:	4b12      	ldr	r3, [pc, #72]	; (8002654 <HAL_InitTick+0x54>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b12      	ldr	r3, [pc, #72]	; (8002658 <HAL_InitTick+0x58>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	4619      	mov	r1, r3
 8002612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002616:	fbb3 f3f1 	udiv	r3, r3, r1
 800261a:	fbb2 f3f3 	udiv	r3, r2, r3
 800261e:	4618      	mov	r0, r3
 8002620:	f000 fd47 	bl	80030b2 <HAL_SYSTICK_Config>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e00e      	b.n	800264c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b0f      	cmp	r3, #15
 8002632:	d80a      	bhi.n	800264a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002634:	2200      	movs	r2, #0
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800263c:	f000 fd0f 	bl	800305e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002640:	4a06      	ldr	r2, [pc, #24]	; (800265c <HAL_InitTick+0x5c>)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002646:	2300      	movs	r3, #0
 8002648:	e000      	b.n	800264c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20000014 	.word	0x20000014
 8002658:	2000001c 	.word	0x2000001c
 800265c:	20000018 	.word	0x20000018

08002660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_IncTick+0x20>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	461a      	mov	r2, r3
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <HAL_IncTick+0x24>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4413      	add	r3, r2
 8002670:	4a04      	ldr	r2, [pc, #16]	; (8002684 <HAL_IncTick+0x24>)
 8002672:	6013      	str	r3, [r2, #0]
}
 8002674:	bf00      	nop
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	2000001c 	.word	0x2000001c
 8002684:	200051ac 	.word	0x200051ac

08002688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return uwTick;
 800268c:	4b03      	ldr	r3, [pc, #12]	; (800269c <HAL_GetTick+0x14>)
 800268e:	681b      	ldr	r3, [r3, #0]
}
 8002690:	4618      	mov	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	200051ac 	.word	0x200051ac

080026a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026a8:	2300      	movs	r3, #0
 80026aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e033      	b.n	800271e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d109      	bne.n	80026d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7ff fcba 	bl	8002038 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f003 0310 	and.w	r3, r3, #16
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d118      	bne.n	8002710 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026e6:	f023 0302 	bic.w	r3, r3, #2
 80026ea:	f043 0202 	orr.w	r2, r3, #2
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 fa5a 	bl	8002bac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	f023 0303 	bic.w	r3, r3, #3
 8002706:	f043 0201 	orr.w	r2, r3, #1
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	641a      	str	r2, [r3, #64]	; 0x40
 800270e:	e001      	b.n	8002714 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800271c:	7bfb      	ldrb	r3, [r7, #15]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800273e:	2b01      	cmp	r3, #1
 8002740:	d101      	bne.n	8002746 <HAL_ADC_Start_DMA+0x1e>
 8002742:	2302      	movs	r3, #2
 8002744:	e0e9      	b.n	800291a <HAL_ADC_Start_DMA+0x1f2>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b01      	cmp	r3, #1
 800275a:	d018      	beq.n	800278e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0201 	orr.w	r2, r2, #1
 800276a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800276c:	4b6d      	ldr	r3, [pc, #436]	; (8002924 <HAL_ADC_Start_DMA+0x1fc>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a6d      	ldr	r2, [pc, #436]	; (8002928 <HAL_ADC_Start_DMA+0x200>)
 8002772:	fba2 2303 	umull	r2, r3, r2, r3
 8002776:	0c9a      	lsrs	r2, r3, #18
 8002778:	4613      	mov	r3, r2
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4413      	add	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002780:	e002      	b.n	8002788 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	3b01      	subs	r3, #1
 8002786:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f9      	bne.n	8002782 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800279c:	d107      	bne.n	80027ae <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	f040 80a1 	bne.w	8002900 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027c6:	f023 0301 	bic.w	r3, r3, #1
 80027ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d007      	beq.n	80027f0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027fc:	d106      	bne.n	800280c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002802:	f023 0206 	bic.w	r2, r3, #6
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	645a      	str	r2, [r3, #68]	; 0x44
 800280a:	e002      	b.n	8002812 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800281a:	4b44      	ldr	r3, [pc, #272]	; (800292c <HAL_ADC_Start_DMA+0x204>)
 800281c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002822:	4a43      	ldr	r2, [pc, #268]	; (8002930 <HAL_ADC_Start_DMA+0x208>)
 8002824:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800282a:	4a42      	ldr	r2, [pc, #264]	; (8002934 <HAL_ADC_Start_DMA+0x20c>)
 800282c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002832:	4a41      	ldr	r2, [pc, #260]	; (8002938 <HAL_ADC_Start_DMA+0x210>)
 8002834:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800283e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800284e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800285e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	334c      	adds	r3, #76	; 0x4c
 800286a:	4619      	mov	r1, r3
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f000 fcda 	bl	8003228 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f003 031f 	and.w	r3, r3, #31
 800287c:	2b00      	cmp	r3, #0
 800287e:	d12a      	bne.n	80028d6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a2d      	ldr	r2, [pc, #180]	; (800293c <HAL_ADC_Start_DMA+0x214>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d015      	beq.n	80028b6 <HAL_ADC_Start_DMA+0x18e>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a2c      	ldr	r2, [pc, #176]	; (8002940 <HAL_ADC_Start_DMA+0x218>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d105      	bne.n	80028a0 <HAL_ADC_Start_DMA+0x178>
 8002894:	4b25      	ldr	r3, [pc, #148]	; (800292c <HAL_ADC_Start_DMA+0x204>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f003 031f 	and.w	r3, r3, #31
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00a      	beq.n	80028b6 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a27      	ldr	r2, [pc, #156]	; (8002944 <HAL_ADC_Start_DMA+0x21c>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d136      	bne.n	8002918 <HAL_ADC_Start_DMA+0x1f0>
 80028aa:	4b20      	ldr	r3, [pc, #128]	; (800292c <HAL_ADC_Start_DMA+0x204>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f003 0310 	and.w	r3, r3, #16
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d130      	bne.n	8002918 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d129      	bne.n	8002918 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689a      	ldr	r2, [r3, #8]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	e020      	b.n	8002918 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a18      	ldr	r2, [pc, #96]	; (800293c <HAL_ADC_Start_DMA+0x214>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d11b      	bne.n	8002918 <HAL_ADC_Start_DMA+0x1f0>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d114      	bne.n	8002918 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80028fc:	609a      	str	r2, [r3, #8]
 80028fe:	e00b      	b.n	8002918 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	f043 0210 	orr.w	r2, r3, #16
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002910:	f043 0201 	orr.w	r2, r3, #1
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3718      	adds	r7, #24
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	20000014 	.word	0x20000014
 8002928:	431bde83 	.word	0x431bde83
 800292c:	40012300 	.word	0x40012300
 8002930:	08002da5 	.word	0x08002da5
 8002934:	08002e5f 	.word	0x08002e5f
 8002938:	08002e7b 	.word	0x08002e7b
 800293c:	40012000 	.word	0x40012000
 8002940:	40012100 	.word	0x40012100
 8002944:	40012200 	.word	0x40012200

08002948 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x1c>
 8002960:	2302      	movs	r3, #2
 8002962:	e113      	b.n	8002b8c <HAL_ADC_ConfigChannel+0x244>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b09      	cmp	r3, #9
 8002972:	d925      	bls.n	80029c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68d9      	ldr	r1, [r3, #12]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	b29b      	uxth	r3, r3
 8002980:	461a      	mov	r2, r3
 8002982:	4613      	mov	r3, r2
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	4413      	add	r3, r2
 8002988:	3b1e      	subs	r3, #30
 800298a:	2207      	movs	r2, #7
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43da      	mvns	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	400a      	ands	r2, r1
 8002998:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68d9      	ldr	r1, [r3, #12]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	4618      	mov	r0, r3
 80029ac:	4603      	mov	r3, r0
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	4403      	add	r3, r0
 80029b2:	3b1e      	subs	r3, #30
 80029b4:	409a      	lsls	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	e022      	b.n	8002a06 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6919      	ldr	r1, [r3, #16]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	461a      	mov	r2, r3
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	2207      	movs	r2, #7
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	43da      	mvns	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	400a      	ands	r2, r1
 80029e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6919      	ldr	r1, [r3, #16]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	4618      	mov	r0, r3
 80029f6:	4603      	mov	r3, r0
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4403      	add	r3, r0
 80029fc:	409a      	lsls	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d824      	bhi.n	8002a58 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	4413      	add	r3, r2
 8002a1e:	3b05      	subs	r3, #5
 8002a20:	221f      	movs	r2, #31
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43da      	mvns	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	400a      	ands	r2, r1
 8002a2e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	3b05      	subs	r3, #5
 8002a4a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	635a      	str	r2, [r3, #52]	; 0x34
 8002a56:	e04c      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b0c      	cmp	r3, #12
 8002a5e:	d824      	bhi.n	8002aaa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	3b23      	subs	r3, #35	; 0x23
 8002a72:	221f      	movs	r2, #31
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	43da      	mvns	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	400a      	ands	r2, r1
 8002a80:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	4618      	mov	r0, r3
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	4613      	mov	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	3b23      	subs	r3, #35	; 0x23
 8002a9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	631a      	str	r2, [r3, #48]	; 0x30
 8002aa8:	e023      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	4413      	add	r3, r2
 8002aba:	3b41      	subs	r3, #65	; 0x41
 8002abc:	221f      	movs	r2, #31
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43da      	mvns	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	400a      	ands	r2, r1
 8002aca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	4618      	mov	r0, r3
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	3b41      	subs	r3, #65	; 0x41
 8002ae6:	fa00 f203 	lsl.w	r2, r0, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	430a      	orrs	r2, r1
 8002af0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002af2:	4b29      	ldr	r3, [pc, #164]	; (8002b98 <HAL_ADC_ConfigChannel+0x250>)
 8002af4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a28      	ldr	r2, [pc, #160]	; (8002b9c <HAL_ADC_ConfigChannel+0x254>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d10f      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1d8>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b12      	cmp	r3, #18
 8002b06:	d10b      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a1d      	ldr	r2, [pc, #116]	; (8002b9c <HAL_ADC_ConfigChannel+0x254>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d12b      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x23a>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a1c      	ldr	r2, [pc, #112]	; (8002ba0 <HAL_ADC_ConfigChannel+0x258>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d003      	beq.n	8002b3c <HAL_ADC_ConfigChannel+0x1f4>
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b11      	cmp	r3, #17
 8002b3a:	d122      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a11      	ldr	r2, [pc, #68]	; (8002ba0 <HAL_ADC_ConfigChannel+0x258>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d111      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b5e:	4b11      	ldr	r3, [pc, #68]	; (8002ba4 <HAL_ADC_ConfigChannel+0x25c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a11      	ldr	r2, [pc, #68]	; (8002ba8 <HAL_ADC_ConfigChannel+0x260>)
 8002b64:	fba2 2303 	umull	r2, r3, r2, r3
 8002b68:	0c9a      	lsrs	r2, r3, #18
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b74:	e002      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1f9      	bne.n	8002b76 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	40012300 	.word	0x40012300
 8002b9c:	40012000 	.word	0x40012000
 8002ba0:	10000012 	.word	0x10000012
 8002ba4:	20000014 	.word	0x20000014
 8002ba8:	431bde83 	.word	0x431bde83

08002bac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bb4:	4b79      	ldr	r3, [pc, #484]	; (8002d9c <ADC_Init+0x1f0>)
 8002bb6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	431a      	orrs	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002be0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6859      	ldr	r1, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	021a      	lsls	r2, r3, #8
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6859      	ldr	r1, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6899      	ldr	r1, [r3, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68da      	ldr	r2, [r3, #12]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3e:	4a58      	ldr	r2, [pc, #352]	; (8002da0 <ADC_Init+0x1f4>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d022      	beq.n	8002c8a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	689a      	ldr	r2, [r3, #8]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6899      	ldr	r1, [r3, #8]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	689a      	ldr	r2, [r3, #8]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6899      	ldr	r1, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	e00f      	b.n	8002caa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ca8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 0202 	bic.w	r2, r2, #2
 8002cb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	6899      	ldr	r1, [r3, #8]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	7e1b      	ldrb	r3, [r3, #24]
 8002cc4:	005a      	lsls	r2, r3, #1
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d01b      	beq.n	8002d10 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685a      	ldr	r2, [r3, #4]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ce6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002cf6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6859      	ldr	r1, [r3, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	3b01      	subs	r3, #1
 8002d04:	035a      	lsls	r2, r3, #13
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	e007      	b.n	8002d20 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d1e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	051a      	lsls	r2, r3, #20
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	6899      	ldr	r1, [r3, #8]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d62:	025a      	lsls	r2, r3, #9
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6899      	ldr	r1, [r3, #8]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	029a      	lsls	r2, r3, #10
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	609a      	str	r2, [r3, #8]
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	40012300 	.word	0x40012300
 8002da0:	0f000001 	.word	0x0f000001

08002da4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002db0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d13c      	bne.n	8002e38 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d12b      	bne.n	8002e30 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d127      	bne.n	8002e30 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d006      	beq.n	8002dfc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d119      	bne.n	8002e30 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0220 	bic.w	r2, r2, #32
 8002e0a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d105      	bne.n	8002e30 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e28:	f043 0201 	orr.w	r2, r3, #1
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f7fe fff3 	bl	8001e1c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e36:	e00e      	b.n	8002e56 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	f003 0310 	and.w	r3, r3, #16
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f7ff f829 	bl	8001e9c <HAL_ADC_ErrorCallback>
}
 8002e4a:	e004      	b.n	8002e56 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	4798      	blx	r3
}
 8002e56:	bf00      	nop
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b084      	sub	sp, #16
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f7fe fff5 	bl	8001e5c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e72:	bf00      	nop
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b084      	sub	sp, #16
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e86:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2240      	movs	r2, #64	; 0x40
 8002e8c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e92:	f043 0204 	orr.w	r2, r3, #4
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f7fe fffe 	bl	8001e9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ea0:	bf00      	nop
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eb8:	4b0c      	ldr	r3, [pc, #48]	; (8002eec <__NVIC_SetPriorityGrouping+0x44>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ebe:	68ba      	ldr	r2, [r7, #8]
 8002ec0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ed0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eda:	4a04      	ldr	r2, [pc, #16]	; (8002eec <__NVIC_SetPriorityGrouping+0x44>)
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	60d3      	str	r3, [r2, #12]
}
 8002ee0:	bf00      	nop
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ef4:	4b04      	ldr	r3, [pc, #16]	; (8002f08 <__NVIC_GetPriorityGrouping+0x18>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	0a1b      	lsrs	r3, r3, #8
 8002efa:	f003 0307 	and.w	r3, r3, #7
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	db0b      	blt.n	8002f36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	f003 021f 	and.w	r2, r3, #31
 8002f24:	4907      	ldr	r1, [pc, #28]	; (8002f44 <__NVIC_EnableIRQ+0x38>)
 8002f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2a:	095b      	lsrs	r3, r3, #5
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f36:	bf00      	nop
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	e000e100 	.word	0xe000e100

08002f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4603      	mov	r3, r0
 8002f50:	6039      	str	r1, [r7, #0]
 8002f52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	db0a      	blt.n	8002f72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	b2da      	uxtb	r2, r3
 8002f60:	490c      	ldr	r1, [pc, #48]	; (8002f94 <__NVIC_SetPriority+0x4c>)
 8002f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f66:	0112      	lsls	r2, r2, #4
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f70:	e00a      	b.n	8002f88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	4908      	ldr	r1, [pc, #32]	; (8002f98 <__NVIC_SetPriority+0x50>)
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	f003 030f 	and.w	r3, r3, #15
 8002f7e:	3b04      	subs	r3, #4
 8002f80:	0112      	lsls	r2, r2, #4
 8002f82:	b2d2      	uxtb	r2, r2
 8002f84:	440b      	add	r3, r1
 8002f86:	761a      	strb	r2, [r3, #24]
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	e000e100 	.word	0xe000e100
 8002f98:	e000ed00 	.word	0xe000ed00

08002f9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b089      	sub	sp, #36	; 0x24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	f1c3 0307 	rsb	r3, r3, #7
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	bf28      	it	cs
 8002fba:	2304      	movcs	r3, #4
 8002fbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	2b06      	cmp	r3, #6
 8002fc4:	d902      	bls.n	8002fcc <NVIC_EncodePriority+0x30>
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	3b03      	subs	r3, #3
 8002fca:	e000      	b.n	8002fce <NVIC_EncodePriority+0x32>
 8002fcc:	2300      	movs	r3, #0
 8002fce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43da      	mvns	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	401a      	ands	r2, r3
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fe4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	fa01 f303 	lsl.w	r3, r1, r3
 8002fee:	43d9      	mvns	r1, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff4:	4313      	orrs	r3, r2
         );
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3724      	adds	r7, #36	; 0x24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
	...

08003004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3b01      	subs	r3, #1
 8003010:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003014:	d301      	bcc.n	800301a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003016:	2301      	movs	r3, #1
 8003018:	e00f      	b.n	800303a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800301a:	4a0a      	ldr	r2, [pc, #40]	; (8003044 <SysTick_Config+0x40>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3b01      	subs	r3, #1
 8003020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003022:	210f      	movs	r1, #15
 8003024:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003028:	f7ff ff8e 	bl	8002f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800302c:	4b05      	ldr	r3, [pc, #20]	; (8003044 <SysTick_Config+0x40>)
 800302e:	2200      	movs	r2, #0
 8003030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003032:	4b04      	ldr	r3, [pc, #16]	; (8003044 <SysTick_Config+0x40>)
 8003034:	2207      	movs	r2, #7
 8003036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	e000e010 	.word	0xe000e010

08003048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7ff ff29 	bl	8002ea8 <__NVIC_SetPriorityGrouping>
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	4603      	mov	r3, r0
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
 800306a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003070:	f7ff ff3e 	bl	8002ef0 <__NVIC_GetPriorityGrouping>
 8003074:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	68b9      	ldr	r1, [r7, #8]
 800307a:	6978      	ldr	r0, [r7, #20]
 800307c:	f7ff ff8e 	bl	8002f9c <NVIC_EncodePriority>
 8003080:	4602      	mov	r2, r0
 8003082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff ff5d 	bl	8002f48 <__NVIC_SetPriority>
}
 800308e:	bf00      	nop
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b082      	sub	sp, #8
 800309a:	af00      	add	r7, sp, #0
 800309c:	4603      	mov	r3, r0
 800309e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff ff31 	bl	8002f0c <__NVIC_EnableIRQ>
}
 80030aa:	bf00      	nop
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b082      	sub	sp, #8
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f7ff ffa2 	bl	8003004 <SysTick_Config>
 80030c0:	4603      	mov	r3, r0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
	...

080030cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030d8:	f7ff fad6 	bl	8002688 <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e099      	b.n	800321c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2202      	movs	r2, #2
 80030ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0201 	bic.w	r2, r2, #1
 8003106:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003108:	e00f      	b.n	800312a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800310a:	f7ff fabd 	bl	8002688 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b05      	cmp	r3, #5
 8003116:	d908      	bls.n	800312a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2220      	movs	r2, #32
 800311c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2203      	movs	r2, #3
 8003122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e078      	b.n	800321c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b00      	cmp	r3, #0
 8003136:	d1e8      	bne.n	800310a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	4b38      	ldr	r3, [pc, #224]	; (8003224 <HAL_DMA_Init+0x158>)
 8003144:	4013      	ands	r3, r2
 8003146:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003156:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003162:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800316e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	4313      	orrs	r3, r2
 800317a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	2b04      	cmp	r3, #4
 8003182:	d107      	bne.n	8003194 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318c:	4313      	orrs	r3, r2
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4313      	orrs	r3, r2
 8003192:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	f023 0307 	bic.w	r3, r3, #7
 80031aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d117      	bne.n	80031ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00e      	beq.n	80031ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 fb01 	bl	80037d8 <DMA_CheckFifoParam>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d008      	beq.n	80031ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2240      	movs	r2, #64	; 0x40
 80031e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80031ea:	2301      	movs	r3, #1
 80031ec:	e016      	b.n	800321c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 fab8 	bl	800376c <DMA_CalcBaseAndBitshift>
 80031fc:	4603      	mov	r3, r0
 80031fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003204:	223f      	movs	r2, #63	; 0x3f
 8003206:	409a      	lsls	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3718      	adds	r7, #24
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	f010803f 	.word	0xf010803f

08003228 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
 8003234:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003236:	2300      	movs	r3, #0
 8003238:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_DMA_Start_IT+0x26>
 800324a:	2302      	movs	r3, #2
 800324c:	e040      	b.n	80032d0 <HAL_DMA_Start_IT+0xa8>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b01      	cmp	r3, #1
 8003260:	d12f      	bne.n	80032c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2202      	movs	r2, #2
 8003266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	68b9      	ldr	r1, [r7, #8]
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 fa4a 	bl	8003710 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003280:	223f      	movs	r2, #63	; 0x3f
 8003282:	409a      	lsls	r2, r3
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f042 0216 	orr.w	r2, r2, #22
 8003296:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	2b00      	cmp	r3, #0
 800329e:	d007      	beq.n	80032b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f042 0208 	orr.w	r2, r2, #8
 80032ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0201 	orr.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	e005      	b.n	80032ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032ca:	2302      	movs	r3, #2
 80032cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032e6:	f7ff f9cf 	bl	8002688 <HAL_GetTick>
 80032ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d008      	beq.n	800330a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2280      	movs	r2, #128	; 0x80
 80032fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e052      	b.n	80033b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0216 	bic.w	r2, r2, #22
 8003318:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	695a      	ldr	r2, [r3, #20]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003328:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	2b00      	cmp	r3, #0
 8003330:	d103      	bne.n	800333a <HAL_DMA_Abort+0x62>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003336:	2b00      	cmp	r3, #0
 8003338:	d007      	beq.n	800334a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0208 	bic.w	r2, r2, #8
 8003348:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0201 	bic.w	r2, r2, #1
 8003358:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800335a:	e013      	b.n	8003384 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800335c:	f7ff f994 	bl	8002688 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b05      	cmp	r3, #5
 8003368:	d90c      	bls.n	8003384 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2220      	movs	r2, #32
 800336e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2203      	movs	r2, #3
 8003374:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e015      	b.n	80033b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1e4      	bne.n	800335c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003396:	223f      	movs	r2, #63	; 0x3f
 8003398:	409a      	lsls	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d004      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2280      	movs	r2, #128	; 0x80
 80033d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e00c      	b.n	80033f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2205      	movs	r2, #5
 80033da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0201 	bic.w	r2, r2, #1
 80033ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003408:	4b8e      	ldr	r3, [pc, #568]	; (8003644 <HAL_DMA_IRQHandler+0x248>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a8e      	ldr	r2, [pc, #568]	; (8003648 <HAL_DMA_IRQHandler+0x24c>)
 800340e:	fba2 2303 	umull	r2, r3, r2, r3
 8003412:	0a9b      	lsrs	r3, r3, #10
 8003414:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003426:	2208      	movs	r2, #8
 8003428:	409a      	lsls	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4013      	ands	r3, r2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d01a      	beq.n	8003468 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0304 	and.w	r3, r3, #4
 800343c:	2b00      	cmp	r3, #0
 800343e:	d013      	beq.n	8003468 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f022 0204 	bic.w	r2, r2, #4
 800344e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003454:	2208      	movs	r2, #8
 8003456:	409a      	lsls	r2, r3
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003460:	f043 0201 	orr.w	r2, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800346c:	2201      	movs	r2, #1
 800346e:	409a      	lsls	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4013      	ands	r3, r2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d012      	beq.n	800349e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00b      	beq.n	800349e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348a:	2201      	movs	r2, #1
 800348c:	409a      	lsls	r2, r3
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003496:	f043 0202 	orr.w	r2, r3, #2
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a2:	2204      	movs	r2, #4
 80034a4:	409a      	lsls	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	4013      	ands	r3, r2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d012      	beq.n	80034d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00b      	beq.n	80034d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c0:	2204      	movs	r2, #4
 80034c2:	409a      	lsls	r2, r3
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034cc:	f043 0204 	orr.w	r2, r3, #4
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d8:	2210      	movs	r2, #16
 80034da:	409a      	lsls	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4013      	ands	r3, r2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d043      	beq.n	800356c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0308 	and.w	r3, r3, #8
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d03c      	beq.n	800356c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f6:	2210      	movs	r2, #16
 80034f8:	409a      	lsls	r2, r3
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d018      	beq.n	800353e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d108      	bne.n	800352c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	2b00      	cmp	r3, #0
 8003520:	d024      	beq.n	800356c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	4798      	blx	r3
 800352a:	e01f      	b.n	800356c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003530:	2b00      	cmp	r3, #0
 8003532:	d01b      	beq.n	800356c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	4798      	blx	r3
 800353c:	e016      	b.n	800356c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003548:	2b00      	cmp	r3, #0
 800354a:	d107      	bne.n	800355c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 0208 	bic.w	r2, r2, #8
 800355a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003570:	2220      	movs	r2, #32
 8003572:	409a      	lsls	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4013      	ands	r3, r2
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 808f 	beq.w	800369c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0310 	and.w	r3, r3, #16
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 8087 	beq.w	800369c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003592:	2220      	movs	r2, #32
 8003594:	409a      	lsls	r2, r3
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b05      	cmp	r3, #5
 80035a4:	d136      	bne.n	8003614 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0216 	bic.w	r2, r2, #22
 80035b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	695a      	ldr	r2, [r3, #20]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d103      	bne.n	80035d6 <HAL_DMA_IRQHandler+0x1da>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d007      	beq.n	80035e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 0208 	bic.w	r2, r2, #8
 80035e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ea:	223f      	movs	r2, #63	; 0x3f
 80035ec:	409a      	lsls	r2, r3
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003606:	2b00      	cmp	r3, #0
 8003608:	d07e      	beq.n	8003708 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	4798      	blx	r3
        }
        return;
 8003612:	e079      	b.n	8003708 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d01d      	beq.n	800365e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d10d      	bne.n	800364c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003634:	2b00      	cmp	r3, #0
 8003636:	d031      	beq.n	800369c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	4798      	blx	r3
 8003640:	e02c      	b.n	800369c <HAL_DMA_IRQHandler+0x2a0>
 8003642:	bf00      	nop
 8003644:	20000014 	.word	0x20000014
 8003648:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003650:	2b00      	cmp	r3, #0
 8003652:	d023      	beq.n	800369c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	4798      	blx	r3
 800365c:	e01e      	b.n	800369c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003668:	2b00      	cmp	r3, #0
 800366a:	d10f      	bne.n	800368c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 0210 	bic.w	r2, r2, #16
 800367a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003690:	2b00      	cmp	r3, #0
 8003692:	d003      	beq.n	800369c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d032      	beq.n	800370a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d022      	beq.n	80036f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2205      	movs	r2, #5
 80036b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0201 	bic.w	r2, r2, #1
 80036c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	3301      	adds	r3, #1
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d307      	bcc.n	80036e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f2      	bne.n	80036c8 <HAL_DMA_IRQHandler+0x2cc>
 80036e2:	e000      	b.n	80036e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d005      	beq.n	800370a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	4798      	blx	r3
 8003706:	e000      	b.n	800370a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003708:	bf00      	nop
    }
  }
}
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
 800371c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800372c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	2b40      	cmp	r3, #64	; 0x40
 800373c:	d108      	bne.n	8003750 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800374e:	e007      	b.n	8003760 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	60da      	str	r2, [r3, #12]
}
 8003760:	bf00      	nop
 8003762:	3714      	adds	r7, #20
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	b2db      	uxtb	r3, r3
 800377a:	3b10      	subs	r3, #16
 800377c:	4a14      	ldr	r2, [pc, #80]	; (80037d0 <DMA_CalcBaseAndBitshift+0x64>)
 800377e:	fba2 2303 	umull	r2, r3, r2, r3
 8003782:	091b      	lsrs	r3, r3, #4
 8003784:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003786:	4a13      	ldr	r2, [pc, #76]	; (80037d4 <DMA_CalcBaseAndBitshift+0x68>)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	4413      	add	r3, r2
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	461a      	mov	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2b03      	cmp	r3, #3
 8003798:	d909      	bls.n	80037ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037a2:	f023 0303 	bic.w	r3, r3, #3
 80037a6:	1d1a      	adds	r2, r3, #4
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	659a      	str	r2, [r3, #88]	; 0x58
 80037ac:	e007      	b.n	80037be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037b6:	f023 0303 	bic.w	r3, r3, #3
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	aaaaaaab 	.word	0xaaaaaaab
 80037d4:	08007810 	.word	0x08007810

080037d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037e0:	2300      	movs	r3, #0
 80037e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d11f      	bne.n	8003832 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	2b03      	cmp	r3, #3
 80037f6:	d856      	bhi.n	80038a6 <DMA_CheckFifoParam+0xce>
 80037f8:	a201      	add	r2, pc, #4	; (adr r2, 8003800 <DMA_CheckFifoParam+0x28>)
 80037fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037fe:	bf00      	nop
 8003800:	08003811 	.word	0x08003811
 8003804:	08003823 	.word	0x08003823
 8003808:	08003811 	.word	0x08003811
 800380c:	080038a7 	.word	0x080038a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003814:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d046      	beq.n	80038aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003820:	e043      	b.n	80038aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003826:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800382a:	d140      	bne.n	80038ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003830:	e03d      	b.n	80038ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800383a:	d121      	bne.n	8003880 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	2b03      	cmp	r3, #3
 8003840:	d837      	bhi.n	80038b2 <DMA_CheckFifoParam+0xda>
 8003842:	a201      	add	r2, pc, #4	; (adr r2, 8003848 <DMA_CheckFifoParam+0x70>)
 8003844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003848:	08003859 	.word	0x08003859
 800384c:	0800385f 	.word	0x0800385f
 8003850:	08003859 	.word	0x08003859
 8003854:	08003871 	.word	0x08003871
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	73fb      	strb	r3, [r7, #15]
      break;
 800385c:	e030      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003862:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d025      	beq.n	80038b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800386e:	e022      	b.n	80038b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003874:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003878:	d11f      	bne.n	80038ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800387e:	e01c      	b.n	80038ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d903      	bls.n	800388e <DMA_CheckFifoParam+0xb6>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	2b03      	cmp	r3, #3
 800388a:	d003      	beq.n	8003894 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800388c:	e018      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	73fb      	strb	r3, [r7, #15]
      break;
 8003892:	e015      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003898:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00e      	beq.n	80038be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	73fb      	strb	r3, [r7, #15]
      break;
 80038a4:	e00b      	b.n	80038be <DMA_CheckFifoParam+0xe6>
      break;
 80038a6:	bf00      	nop
 80038a8:	e00a      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      break;
 80038aa:	bf00      	nop
 80038ac:	e008      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      break;
 80038ae:	bf00      	nop
 80038b0:	e006      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      break;
 80038b2:	bf00      	nop
 80038b4:	e004      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      break;
 80038b6:	bf00      	nop
 80038b8:	e002      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80038ba:	bf00      	nop
 80038bc:	e000      	b.n	80038c0 <DMA_CheckFifoParam+0xe8>
      break;
 80038be:	bf00      	nop
    }
  } 
  
  return status; 
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop

080038d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b089      	sub	sp, #36	; 0x24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038de:	2300      	movs	r3, #0
 80038e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038e6:	2300      	movs	r3, #0
 80038e8:	61fb      	str	r3, [r7, #28]
 80038ea:	e165      	b.n	8003bb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038ec:	2201      	movs	r2, #1
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	4013      	ands	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	429a      	cmp	r2, r3
 8003906:	f040 8154 	bne.w	8003bb2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f003 0303 	and.w	r3, r3, #3
 8003912:	2b01      	cmp	r3, #1
 8003914:	d005      	beq.n	8003922 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800391e:	2b02      	cmp	r3, #2
 8003920:	d130      	bne.n	8003984 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	2203      	movs	r2, #3
 800392e:	fa02 f303 	lsl.w	r3, r2, r3
 8003932:	43db      	mvns	r3, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	4013      	ands	r3, r2
 8003938:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	68da      	ldr	r2, [r3, #12]
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	005b      	lsls	r3, r3, #1
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	4313      	orrs	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003958:	2201      	movs	r2, #1
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	091b      	lsrs	r3, r3, #4
 800396e:	f003 0201 	and.w	r2, r3, #1
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4313      	orrs	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b03      	cmp	r3, #3
 800398e:	d017      	beq.n	80039c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	2203      	movs	r2, #3
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	43db      	mvns	r3, r3
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	4013      	ands	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d123      	bne.n	8003a14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	08da      	lsrs	r2, r3, #3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3208      	adds	r2, #8
 80039d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	220f      	movs	r2, #15
 80039e4:	fa02 f303 	lsl.w	r3, r2, r3
 80039e8:	43db      	mvns	r3, r3
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	4013      	ands	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	691a      	ldr	r2, [r3, #16]
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	08da      	lsrs	r2, r3, #3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	3208      	adds	r2, #8
 8003a0e:	69b9      	ldr	r1, [r7, #24]
 8003a10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	2203      	movs	r2, #3
 8003a20:	fa02 f303 	lsl.w	r3, r2, r3
 8003a24:	43db      	mvns	r3, r3
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 0203 	and.w	r2, r3, #3
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f000 80ae 	beq.w	8003bb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a56:	2300      	movs	r3, #0
 8003a58:	60fb      	str	r3, [r7, #12]
 8003a5a:	4b5d      	ldr	r3, [pc, #372]	; (8003bd0 <HAL_GPIO_Init+0x300>)
 8003a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5e:	4a5c      	ldr	r2, [pc, #368]	; (8003bd0 <HAL_GPIO_Init+0x300>)
 8003a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a64:	6453      	str	r3, [r2, #68]	; 0x44
 8003a66:	4b5a      	ldr	r3, [pc, #360]	; (8003bd0 <HAL_GPIO_Init+0x300>)
 8003a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a6e:	60fb      	str	r3, [r7, #12]
 8003a70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a72:	4a58      	ldr	r2, [pc, #352]	; (8003bd4 <HAL_GPIO_Init+0x304>)
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	089b      	lsrs	r3, r3, #2
 8003a78:	3302      	adds	r3, #2
 8003a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	f003 0303 	and.w	r3, r3, #3
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	220f      	movs	r2, #15
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4013      	ands	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a4f      	ldr	r2, [pc, #316]	; (8003bd8 <HAL_GPIO_Init+0x308>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d025      	beq.n	8003aea <HAL_GPIO_Init+0x21a>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a4e      	ldr	r2, [pc, #312]	; (8003bdc <HAL_GPIO_Init+0x30c>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d01f      	beq.n	8003ae6 <HAL_GPIO_Init+0x216>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a4d      	ldr	r2, [pc, #308]	; (8003be0 <HAL_GPIO_Init+0x310>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d019      	beq.n	8003ae2 <HAL_GPIO_Init+0x212>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a4c      	ldr	r2, [pc, #304]	; (8003be4 <HAL_GPIO_Init+0x314>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d013      	beq.n	8003ade <HAL_GPIO_Init+0x20e>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a4b      	ldr	r2, [pc, #300]	; (8003be8 <HAL_GPIO_Init+0x318>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d00d      	beq.n	8003ada <HAL_GPIO_Init+0x20a>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a4a      	ldr	r2, [pc, #296]	; (8003bec <HAL_GPIO_Init+0x31c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d007      	beq.n	8003ad6 <HAL_GPIO_Init+0x206>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a49      	ldr	r2, [pc, #292]	; (8003bf0 <HAL_GPIO_Init+0x320>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d101      	bne.n	8003ad2 <HAL_GPIO_Init+0x202>
 8003ace:	2306      	movs	r3, #6
 8003ad0:	e00c      	b.n	8003aec <HAL_GPIO_Init+0x21c>
 8003ad2:	2307      	movs	r3, #7
 8003ad4:	e00a      	b.n	8003aec <HAL_GPIO_Init+0x21c>
 8003ad6:	2305      	movs	r3, #5
 8003ad8:	e008      	b.n	8003aec <HAL_GPIO_Init+0x21c>
 8003ada:	2304      	movs	r3, #4
 8003adc:	e006      	b.n	8003aec <HAL_GPIO_Init+0x21c>
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e004      	b.n	8003aec <HAL_GPIO_Init+0x21c>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e002      	b.n	8003aec <HAL_GPIO_Init+0x21c>
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <HAL_GPIO_Init+0x21c>
 8003aea:	2300      	movs	r3, #0
 8003aec:	69fa      	ldr	r2, [r7, #28]
 8003aee:	f002 0203 	and.w	r2, r2, #3
 8003af2:	0092      	lsls	r2, r2, #2
 8003af4:	4093      	lsls	r3, r2
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003afc:	4935      	ldr	r1, [pc, #212]	; (8003bd4 <HAL_GPIO_Init+0x304>)
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	089b      	lsrs	r3, r3, #2
 8003b02:	3302      	adds	r3, #2
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b0a:	4b3a      	ldr	r3, [pc, #232]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	43db      	mvns	r3, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4013      	ands	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b2e:	4a31      	ldr	r2, [pc, #196]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b34:	4b2f      	ldr	r3, [pc, #188]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4013      	ands	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b58:	4a26      	ldr	r2, [pc, #152]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b5e:	4b25      	ldr	r3, [pc, #148]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	43db      	mvns	r3, r3
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b82:	4a1c      	ldr	r2, [pc, #112]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b88:	4b1a      	ldr	r3, [pc, #104]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	43db      	mvns	r3, r3
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	4013      	ands	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bac:	4a11      	ldr	r2, [pc, #68]	; (8003bf4 <HAL_GPIO_Init+0x324>)
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	2b0f      	cmp	r3, #15
 8003bbc:	f67f ae96 	bls.w	80038ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	3724      	adds	r7, #36	; 0x24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40013800 	.word	0x40013800
 8003bd8:	40020000 	.word	0x40020000
 8003bdc:	40020400 	.word	0x40020400
 8003be0:	40020800 	.word	0x40020800
 8003be4:	40020c00 	.word	0x40020c00
 8003be8:	40021000 	.word	0x40021000
 8003bec:	40021400 	.word	0x40021400
 8003bf0:	40021800 	.word	0x40021800
 8003bf4:	40013c00 	.word	0x40013c00

08003bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	807b      	strh	r3, [r7, #2]
 8003c04:	4613      	mov	r3, r2
 8003c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c08:	787b      	ldrb	r3, [r7, #1]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c0e:	887a      	ldrh	r2, [r7, #2]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c14:	e003      	b.n	8003c1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c16:	887b      	ldrh	r3, [r7, #2]
 8003c18:	041a      	lsls	r2, r3, #16
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	619a      	str	r2, [r3, #24]
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b085      	sub	sp, #20
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
 8003c32:	460b      	mov	r3, r1
 8003c34:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c3c:	887a      	ldrh	r2, [r7, #2]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	4013      	ands	r3, r2
 8003c42:	041a      	lsls	r2, r3, #16
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	43d9      	mvns	r1, r3
 8003c48:	887b      	ldrh	r3, [r7, #2]
 8003c4a:	400b      	ands	r3, r1
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	619a      	str	r2, [r3, #24]
}
 8003c52:	bf00      	nop
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
	...

08003c60 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	603b      	str	r3, [r7, #0]
 8003c6e:	4b20      	ldr	r3, [pc, #128]	; (8003cf0 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	4a1f      	ldr	r2, [pc, #124]	; (8003cf0 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c78:	6413      	str	r3, [r2, #64]	; 0x40
 8003c7a:	4b1d      	ldr	r3, [pc, #116]	; (8003cf0 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c82:	603b      	str	r3, [r7, #0]
 8003c84:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003c86:	4b1b      	ldr	r3, [pc, #108]	; (8003cf4 <HAL_PWREx_EnableOverDrive+0x94>)
 8003c88:	2201      	movs	r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c8c:	f7fe fcfc 	bl	8002688 <HAL_GetTick>
 8003c90:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c92:	e009      	b.n	8003ca8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c94:	f7fe fcf8 	bl	8002688 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ca2:	d901      	bls.n	8003ca8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e01f      	b.n	8003ce8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ca8:	4b13      	ldr	r3, [pc, #76]	; (8003cf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb4:	d1ee      	bne.n	8003c94 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003cb6:	4b11      	ldr	r3, [pc, #68]	; (8003cfc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cb8:	2201      	movs	r2, #1
 8003cba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cbc:	f7fe fce4 	bl	8002688 <HAL_GetTick>
 8003cc0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cc2:	e009      	b.n	8003cd8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cc4:	f7fe fce0 	bl	8002688 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cd2:	d901      	bls.n	8003cd8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e007      	b.n	8003ce8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cd8:	4b07      	ldr	r3, [pc, #28]	; (8003cf8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ce4:	d1ee      	bne.n	8003cc4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40023800 	.word	0x40023800
 8003cf4:	420e0040 	.word	0x420e0040
 8003cf8:	40007000 	.word	0x40007000
 8003cfc:	420e0044 	.word	0x420e0044

08003d00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d101      	bne.n	8003d14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e0cc      	b.n	8003eae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d14:	4b68      	ldr	r3, [pc, #416]	; (8003eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 030f 	and.w	r3, r3, #15
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d90c      	bls.n	8003d3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d22:	4b65      	ldr	r3, [pc, #404]	; (8003eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2a:	4b63      	ldr	r3, [pc, #396]	; (8003eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d001      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e0b8      	b.n	8003eae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d020      	beq.n	8003d8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d005      	beq.n	8003d60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d54:	4b59      	ldr	r3, [pc, #356]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	4a58      	ldr	r2, [pc, #352]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d005      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d6c:	4b53      	ldr	r3, [pc, #332]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	4a52      	ldr	r2, [pc, #328]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d78:	4b50      	ldr	r3, [pc, #320]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	494d      	ldr	r1, [pc, #308]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d044      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d107      	bne.n	8003dae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9e:	4b47      	ldr	r3, [pc, #284]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d119      	bne.n	8003dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e07f      	b.n	8003eae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d003      	beq.n	8003dbe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d107      	bne.n	8003dce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dbe:	4b3f      	ldr	r3, [pc, #252]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d109      	bne.n	8003dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e06f      	b.n	8003eae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dce:	4b3b      	ldr	r3, [pc, #236]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e067      	b.n	8003eae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dde:	4b37      	ldr	r3, [pc, #220]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f023 0203 	bic.w	r2, r3, #3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	4934      	ldr	r1, [pc, #208]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003df0:	f7fe fc4a 	bl	8002688 <HAL_GetTick>
 8003df4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003df6:	e00a      	b.n	8003e0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003df8:	f7fe fc46 	bl	8002688 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e04f      	b.n	8003eae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e0e:	4b2b      	ldr	r3, [pc, #172]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 020c 	and.w	r2, r3, #12
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d1eb      	bne.n	8003df8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e20:	4b25      	ldr	r3, [pc, #148]	; (8003eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 030f 	and.w	r3, r3, #15
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d20c      	bcs.n	8003e48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e2e:	4b22      	ldr	r3, [pc, #136]	; (8003eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	b2d2      	uxtb	r2, r2
 8003e34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e36:	4b20      	ldr	r3, [pc, #128]	; (8003eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d001      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e032      	b.n	8003eae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0304 	and.w	r3, r3, #4
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d008      	beq.n	8003e66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e54:	4b19      	ldr	r3, [pc, #100]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4916      	ldr	r1, [pc, #88]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d009      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e72:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	490e      	ldr	r1, [pc, #56]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e86:	f000 f855 	bl	8003f34 <HAL_RCC_GetSysClockFreq>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <HAL_RCC_ClockConfig+0x1bc>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	091b      	lsrs	r3, r3, #4
 8003e92:	f003 030f 	and.w	r3, r3, #15
 8003e96:	490a      	ldr	r1, [pc, #40]	; (8003ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e98:	5ccb      	ldrb	r3, [r1, r3]
 8003e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e9e:	4a09      	ldr	r2, [pc, #36]	; (8003ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ea2:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7fe fbaa 	bl	8002600 <HAL_InitTick>

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	40023c00 	.word	0x40023c00
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	080077f8 	.word	0x080077f8
 8003ec4:	20000014 	.word	0x20000014
 8003ec8:	20000018 	.word	0x20000018

08003ecc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ed0:	4b03      	ldr	r3, [pc, #12]	; (8003ee0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	20000014 	.word	0x20000014

08003ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ee8:	f7ff fff0 	bl	8003ecc <HAL_RCC_GetHCLKFreq>
 8003eec:	4602      	mov	r2, r0
 8003eee:	4b05      	ldr	r3, [pc, #20]	; (8003f04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	0a9b      	lsrs	r3, r3, #10
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	4903      	ldr	r1, [pc, #12]	; (8003f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003efa:	5ccb      	ldrb	r3, [r1, r3]
 8003efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40023800 	.word	0x40023800
 8003f08:	08007808 	.word	0x08007808

08003f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f10:	f7ff ffdc 	bl	8003ecc <HAL_RCC_GetHCLKFreq>
 8003f14:	4602      	mov	r2, r0
 8003f16:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	0b5b      	lsrs	r3, r3, #13
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	4903      	ldr	r1, [pc, #12]	; (8003f30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f22:	5ccb      	ldrb	r3, [r1, r3]
 8003f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	08007808 	.word	0x08007808

08003f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f38:	b0ae      	sub	sp, #184	; 0xb8
 8003f3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003f42:	2300      	movs	r3, #0
 8003f44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003f54:	2300      	movs	r3, #0
 8003f56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f5a:	4bcb      	ldr	r3, [pc, #812]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 030c 	and.w	r3, r3, #12
 8003f62:	2b0c      	cmp	r3, #12
 8003f64:	f200 8206 	bhi.w	8004374 <HAL_RCC_GetSysClockFreq+0x440>
 8003f68:	a201      	add	r2, pc, #4	; (adr r2, 8003f70 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f6e:	bf00      	nop
 8003f70:	08003fa5 	.word	0x08003fa5
 8003f74:	08004375 	.word	0x08004375
 8003f78:	08004375 	.word	0x08004375
 8003f7c:	08004375 	.word	0x08004375
 8003f80:	08003fad 	.word	0x08003fad
 8003f84:	08004375 	.word	0x08004375
 8003f88:	08004375 	.word	0x08004375
 8003f8c:	08004375 	.word	0x08004375
 8003f90:	08003fb5 	.word	0x08003fb5
 8003f94:	08004375 	.word	0x08004375
 8003f98:	08004375 	.word	0x08004375
 8003f9c:	08004375 	.word	0x08004375
 8003fa0:	080041a5 	.word	0x080041a5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fa4:	4bb9      	ldr	r3, [pc, #740]	; (800428c <HAL_RCC_GetSysClockFreq+0x358>)
 8003fa6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003faa:	e1e7      	b.n	800437c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fac:	4bb8      	ldr	r3, [pc, #736]	; (8004290 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003fae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003fb2:	e1e3      	b.n	800437c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fb4:	4bb4      	ldr	r3, [pc, #720]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fc0:	4bb1      	ldr	r3, [pc, #708]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d071      	beq.n	80040b0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fcc:	4bae      	ldr	r3, [pc, #696]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	099b      	lsrs	r3, r3, #6
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003fd8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003fdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003fe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fe4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003fee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003ff2:	4622      	mov	r2, r4
 8003ff4:	462b      	mov	r3, r5
 8003ff6:	f04f 0000 	mov.w	r0, #0
 8003ffa:	f04f 0100 	mov.w	r1, #0
 8003ffe:	0159      	lsls	r1, r3, #5
 8004000:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004004:	0150      	lsls	r0, r2, #5
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	4621      	mov	r1, r4
 800400c:	1a51      	subs	r1, r2, r1
 800400e:	6439      	str	r1, [r7, #64]	; 0x40
 8004010:	4629      	mov	r1, r5
 8004012:	eb63 0301 	sbc.w	r3, r3, r1
 8004016:	647b      	str	r3, [r7, #68]	; 0x44
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	f04f 0300 	mov.w	r3, #0
 8004020:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004024:	4649      	mov	r1, r9
 8004026:	018b      	lsls	r3, r1, #6
 8004028:	4641      	mov	r1, r8
 800402a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800402e:	4641      	mov	r1, r8
 8004030:	018a      	lsls	r2, r1, #6
 8004032:	4641      	mov	r1, r8
 8004034:	1a51      	subs	r1, r2, r1
 8004036:	63b9      	str	r1, [r7, #56]	; 0x38
 8004038:	4649      	mov	r1, r9
 800403a:	eb63 0301 	sbc.w	r3, r3, r1
 800403e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004040:	f04f 0200 	mov.w	r2, #0
 8004044:	f04f 0300 	mov.w	r3, #0
 8004048:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800404c:	4649      	mov	r1, r9
 800404e:	00cb      	lsls	r3, r1, #3
 8004050:	4641      	mov	r1, r8
 8004052:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004056:	4641      	mov	r1, r8
 8004058:	00ca      	lsls	r2, r1, #3
 800405a:	4610      	mov	r0, r2
 800405c:	4619      	mov	r1, r3
 800405e:	4603      	mov	r3, r0
 8004060:	4622      	mov	r2, r4
 8004062:	189b      	adds	r3, r3, r2
 8004064:	633b      	str	r3, [r7, #48]	; 0x30
 8004066:	462b      	mov	r3, r5
 8004068:	460a      	mov	r2, r1
 800406a:	eb42 0303 	adc.w	r3, r2, r3
 800406e:	637b      	str	r3, [r7, #52]	; 0x34
 8004070:	f04f 0200 	mov.w	r2, #0
 8004074:	f04f 0300 	mov.w	r3, #0
 8004078:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800407c:	4629      	mov	r1, r5
 800407e:	024b      	lsls	r3, r1, #9
 8004080:	4621      	mov	r1, r4
 8004082:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004086:	4621      	mov	r1, r4
 8004088:	024a      	lsls	r2, r1, #9
 800408a:	4610      	mov	r0, r2
 800408c:	4619      	mov	r1, r3
 800408e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004092:	2200      	movs	r2, #0
 8004094:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004098:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800409c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80040a0:	f7fc fdc2 	bl	8000c28 <__aeabi_uldivmod>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4613      	mov	r3, r2
 80040aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80040ae:	e067      	b.n	8004180 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040b0:	4b75      	ldr	r3, [pc, #468]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	099b      	lsrs	r3, r3, #6
 80040b6:	2200      	movs	r2, #0
 80040b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80040bc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80040c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80040c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80040ca:	2300      	movs	r3, #0
 80040cc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80040ce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80040d2:	4622      	mov	r2, r4
 80040d4:	462b      	mov	r3, r5
 80040d6:	f04f 0000 	mov.w	r0, #0
 80040da:	f04f 0100 	mov.w	r1, #0
 80040de:	0159      	lsls	r1, r3, #5
 80040e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040e4:	0150      	lsls	r0, r2, #5
 80040e6:	4602      	mov	r2, r0
 80040e8:	460b      	mov	r3, r1
 80040ea:	4621      	mov	r1, r4
 80040ec:	1a51      	subs	r1, r2, r1
 80040ee:	62b9      	str	r1, [r7, #40]	; 0x28
 80040f0:	4629      	mov	r1, r5
 80040f2:	eb63 0301 	sbc.w	r3, r3, r1
 80040f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004104:	4649      	mov	r1, r9
 8004106:	018b      	lsls	r3, r1, #6
 8004108:	4641      	mov	r1, r8
 800410a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800410e:	4641      	mov	r1, r8
 8004110:	018a      	lsls	r2, r1, #6
 8004112:	4641      	mov	r1, r8
 8004114:	ebb2 0a01 	subs.w	sl, r2, r1
 8004118:	4649      	mov	r1, r9
 800411a:	eb63 0b01 	sbc.w	fp, r3, r1
 800411e:	f04f 0200 	mov.w	r2, #0
 8004122:	f04f 0300 	mov.w	r3, #0
 8004126:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800412a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800412e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004132:	4692      	mov	sl, r2
 8004134:	469b      	mov	fp, r3
 8004136:	4623      	mov	r3, r4
 8004138:	eb1a 0303 	adds.w	r3, sl, r3
 800413c:	623b      	str	r3, [r7, #32]
 800413e:	462b      	mov	r3, r5
 8004140:	eb4b 0303 	adc.w	r3, fp, r3
 8004144:	627b      	str	r3, [r7, #36]	; 0x24
 8004146:	f04f 0200 	mov.w	r2, #0
 800414a:	f04f 0300 	mov.w	r3, #0
 800414e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004152:	4629      	mov	r1, r5
 8004154:	028b      	lsls	r3, r1, #10
 8004156:	4621      	mov	r1, r4
 8004158:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800415c:	4621      	mov	r1, r4
 800415e:	028a      	lsls	r2, r1, #10
 8004160:	4610      	mov	r0, r2
 8004162:	4619      	mov	r1, r3
 8004164:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004168:	2200      	movs	r2, #0
 800416a:	673b      	str	r3, [r7, #112]	; 0x70
 800416c:	677a      	str	r2, [r7, #116]	; 0x74
 800416e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004172:	f7fc fd59 	bl	8000c28 <__aeabi_uldivmod>
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	4613      	mov	r3, r2
 800417c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004180:	4b41      	ldr	r3, [pc, #260]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	0c1b      	lsrs	r3, r3, #16
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	3301      	adds	r3, #1
 800418c:	005b      	lsls	r3, r3, #1
 800418e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004192:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004196:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800419a:	fbb2 f3f3 	udiv	r3, r2, r3
 800419e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80041a2:	e0eb      	b.n	800437c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041a4:	4b38      	ldr	r3, [pc, #224]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041b0:	4b35      	ldr	r3, [pc, #212]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d06b      	beq.n	8004294 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041bc:	4b32      	ldr	r3, [pc, #200]	; (8004288 <HAL_RCC_GetSysClockFreq+0x354>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	099b      	lsrs	r3, r3, #6
 80041c2:	2200      	movs	r2, #0
 80041c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80041c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ce:	663b      	str	r3, [r7, #96]	; 0x60
 80041d0:	2300      	movs	r3, #0
 80041d2:	667b      	str	r3, [r7, #100]	; 0x64
 80041d4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80041d8:	4622      	mov	r2, r4
 80041da:	462b      	mov	r3, r5
 80041dc:	f04f 0000 	mov.w	r0, #0
 80041e0:	f04f 0100 	mov.w	r1, #0
 80041e4:	0159      	lsls	r1, r3, #5
 80041e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ea:	0150      	lsls	r0, r2, #5
 80041ec:	4602      	mov	r2, r0
 80041ee:	460b      	mov	r3, r1
 80041f0:	4621      	mov	r1, r4
 80041f2:	1a51      	subs	r1, r2, r1
 80041f4:	61b9      	str	r1, [r7, #24]
 80041f6:	4629      	mov	r1, r5
 80041f8:	eb63 0301 	sbc.w	r3, r3, r1
 80041fc:	61fb      	str	r3, [r7, #28]
 80041fe:	f04f 0200 	mov.w	r2, #0
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800420a:	4659      	mov	r1, fp
 800420c:	018b      	lsls	r3, r1, #6
 800420e:	4651      	mov	r1, sl
 8004210:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004214:	4651      	mov	r1, sl
 8004216:	018a      	lsls	r2, r1, #6
 8004218:	4651      	mov	r1, sl
 800421a:	ebb2 0801 	subs.w	r8, r2, r1
 800421e:	4659      	mov	r1, fp
 8004220:	eb63 0901 	sbc.w	r9, r3, r1
 8004224:	f04f 0200 	mov.w	r2, #0
 8004228:	f04f 0300 	mov.w	r3, #0
 800422c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004230:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004234:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004238:	4690      	mov	r8, r2
 800423a:	4699      	mov	r9, r3
 800423c:	4623      	mov	r3, r4
 800423e:	eb18 0303 	adds.w	r3, r8, r3
 8004242:	613b      	str	r3, [r7, #16]
 8004244:	462b      	mov	r3, r5
 8004246:	eb49 0303 	adc.w	r3, r9, r3
 800424a:	617b      	str	r3, [r7, #20]
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	f04f 0300 	mov.w	r3, #0
 8004254:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004258:	4629      	mov	r1, r5
 800425a:	024b      	lsls	r3, r1, #9
 800425c:	4621      	mov	r1, r4
 800425e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004262:	4621      	mov	r1, r4
 8004264:	024a      	lsls	r2, r1, #9
 8004266:	4610      	mov	r0, r2
 8004268:	4619      	mov	r1, r3
 800426a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800426e:	2200      	movs	r2, #0
 8004270:	65bb      	str	r3, [r7, #88]	; 0x58
 8004272:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004274:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004278:	f7fc fcd6 	bl	8000c28 <__aeabi_uldivmod>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	4613      	mov	r3, r2
 8004282:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004286:	e065      	b.n	8004354 <HAL_RCC_GetSysClockFreq+0x420>
 8004288:	40023800 	.word	0x40023800
 800428c:	00f42400 	.word	0x00f42400
 8004290:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004294:	4b3d      	ldr	r3, [pc, #244]	; (800438c <HAL_RCC_GetSysClockFreq+0x458>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	099b      	lsrs	r3, r3, #6
 800429a:	2200      	movs	r2, #0
 800429c:	4618      	mov	r0, r3
 800429e:	4611      	mov	r1, r2
 80042a0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042a4:	653b      	str	r3, [r7, #80]	; 0x50
 80042a6:	2300      	movs	r3, #0
 80042a8:	657b      	str	r3, [r7, #84]	; 0x54
 80042aa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80042ae:	4642      	mov	r2, r8
 80042b0:	464b      	mov	r3, r9
 80042b2:	f04f 0000 	mov.w	r0, #0
 80042b6:	f04f 0100 	mov.w	r1, #0
 80042ba:	0159      	lsls	r1, r3, #5
 80042bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042c0:	0150      	lsls	r0, r2, #5
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4641      	mov	r1, r8
 80042c8:	1a51      	subs	r1, r2, r1
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	4649      	mov	r1, r9
 80042ce:	eb63 0301 	sbc.w	r3, r3, r1
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80042e0:	4659      	mov	r1, fp
 80042e2:	018b      	lsls	r3, r1, #6
 80042e4:	4651      	mov	r1, sl
 80042e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042ea:	4651      	mov	r1, sl
 80042ec:	018a      	lsls	r2, r1, #6
 80042ee:	4651      	mov	r1, sl
 80042f0:	1a54      	subs	r4, r2, r1
 80042f2:	4659      	mov	r1, fp
 80042f4:	eb63 0501 	sbc.w	r5, r3, r1
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	f04f 0300 	mov.w	r3, #0
 8004300:	00eb      	lsls	r3, r5, #3
 8004302:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004306:	00e2      	lsls	r2, r4, #3
 8004308:	4614      	mov	r4, r2
 800430a:	461d      	mov	r5, r3
 800430c:	4643      	mov	r3, r8
 800430e:	18e3      	adds	r3, r4, r3
 8004310:	603b      	str	r3, [r7, #0]
 8004312:	464b      	mov	r3, r9
 8004314:	eb45 0303 	adc.w	r3, r5, r3
 8004318:	607b      	str	r3, [r7, #4]
 800431a:	f04f 0200 	mov.w	r2, #0
 800431e:	f04f 0300 	mov.w	r3, #0
 8004322:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004326:	4629      	mov	r1, r5
 8004328:	028b      	lsls	r3, r1, #10
 800432a:	4621      	mov	r1, r4
 800432c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004330:	4621      	mov	r1, r4
 8004332:	028a      	lsls	r2, r1, #10
 8004334:	4610      	mov	r0, r2
 8004336:	4619      	mov	r1, r3
 8004338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800433c:	2200      	movs	r2, #0
 800433e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004340:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004342:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004346:	f7fc fc6f 	bl	8000c28 <__aeabi_uldivmod>
 800434a:	4602      	mov	r2, r0
 800434c:	460b      	mov	r3, r1
 800434e:	4613      	mov	r3, r2
 8004350:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004354:	4b0d      	ldr	r3, [pc, #52]	; (800438c <HAL_RCC_GetSysClockFreq+0x458>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	0f1b      	lsrs	r3, r3, #28
 800435a:	f003 0307 	and.w	r3, r3, #7
 800435e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8004362:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004366:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800436a:	fbb2 f3f3 	udiv	r3, r2, r3
 800436e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004372:	e003      	b.n	800437c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004374:	4b06      	ldr	r3, [pc, #24]	; (8004390 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004376:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800437a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800437c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004380:	4618      	mov	r0, r3
 8004382:	37b8      	adds	r7, #184	; 0xb8
 8004384:	46bd      	mov	sp, r7
 8004386:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800438a:	bf00      	nop
 800438c:	40023800 	.word	0x40023800
 8004390:	00f42400 	.word	0x00f42400

08004394 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e28d      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 8083 	beq.w	80044ba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80043b4:	4b94      	ldr	r3, [pc, #592]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 030c 	and.w	r3, r3, #12
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d019      	beq.n	80043f4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80043c0:	4b91      	ldr	r3, [pc, #580]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d106      	bne.n	80043da <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80043cc:	4b8e      	ldr	r3, [pc, #568]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043d8:	d00c      	beq.n	80043f4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043da:	4b8b      	ldr	r3, [pc, #556]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80043e2:	2b0c      	cmp	r3, #12
 80043e4:	d112      	bne.n	800440c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043e6:	4b88      	ldr	r3, [pc, #544]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043f2:	d10b      	bne.n	800440c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f4:	4b84      	ldr	r3, [pc, #528]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d05b      	beq.n	80044b8 <HAL_RCC_OscConfig+0x124>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d157      	bne.n	80044b8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e25a      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004414:	d106      	bne.n	8004424 <HAL_RCC_OscConfig+0x90>
 8004416:	4b7c      	ldr	r3, [pc, #496]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a7b      	ldr	r2, [pc, #492]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800441c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004420:	6013      	str	r3, [r2, #0]
 8004422:	e01d      	b.n	8004460 <HAL_RCC_OscConfig+0xcc>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800442c:	d10c      	bne.n	8004448 <HAL_RCC_OscConfig+0xb4>
 800442e:	4b76      	ldr	r3, [pc, #472]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a75      	ldr	r2, [pc, #468]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	4b73      	ldr	r3, [pc, #460]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a72      	ldr	r2, [pc, #456]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	e00b      	b.n	8004460 <HAL_RCC_OscConfig+0xcc>
 8004448:	4b6f      	ldr	r3, [pc, #444]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a6e      	ldr	r2, [pc, #440]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800444e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004452:	6013      	str	r3, [r2, #0]
 8004454:	4b6c      	ldr	r3, [pc, #432]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a6b      	ldr	r2, [pc, #428]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800445a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800445e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d013      	beq.n	8004490 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004468:	f7fe f90e 	bl	8002688 <HAL_GetTick>
 800446c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446e:	e008      	b.n	8004482 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004470:	f7fe f90a 	bl	8002688 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b64      	cmp	r3, #100	; 0x64
 800447c:	d901      	bls.n	8004482 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e21f      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004482:	4b61      	ldr	r3, [pc, #388]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d0f0      	beq.n	8004470 <HAL_RCC_OscConfig+0xdc>
 800448e:	e014      	b.n	80044ba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004490:	f7fe f8fa 	bl	8002688 <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004498:	f7fe f8f6 	bl	8002688 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b64      	cmp	r3, #100	; 0x64
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e20b      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044aa:	4b57      	ldr	r3, [pc, #348]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1f0      	bne.n	8004498 <HAL_RCC_OscConfig+0x104>
 80044b6:	e000      	b.n	80044ba <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d06f      	beq.n	80045a6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80044c6:	4b50      	ldr	r3, [pc, #320]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 030c 	and.w	r3, r3, #12
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d017      	beq.n	8004502 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80044d2:	4b4d      	ldr	r3, [pc, #308]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80044da:	2b08      	cmp	r3, #8
 80044dc:	d105      	bne.n	80044ea <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80044de:	4b4a      	ldr	r3, [pc, #296]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d00b      	beq.n	8004502 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044ea:	4b47      	ldr	r3, [pc, #284]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80044f2:	2b0c      	cmp	r3, #12
 80044f4:	d11c      	bne.n	8004530 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f6:	4b44      	ldr	r3, [pc, #272]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d116      	bne.n	8004530 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004502:	4b41      	ldr	r3, [pc, #260]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d005      	beq.n	800451a <HAL_RCC_OscConfig+0x186>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e1d3      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451a:	4b3b      	ldr	r3, [pc, #236]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	4937      	ldr	r1, [pc, #220]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800452a:	4313      	orrs	r3, r2
 800452c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452e:	e03a      	b.n	80045a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d020      	beq.n	800457a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004538:	4b34      	ldr	r3, [pc, #208]	; (800460c <HAL_RCC_OscConfig+0x278>)
 800453a:	2201      	movs	r2, #1
 800453c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453e:	f7fe f8a3 	bl	8002688 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004546:	f7fe f89f 	bl	8002688 <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e1b4      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004558:	4b2b      	ldr	r3, [pc, #172]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0f0      	beq.n	8004546 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004564:	4b28      	ldr	r3, [pc, #160]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4925      	ldr	r1, [pc, #148]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 8004574:	4313      	orrs	r3, r2
 8004576:	600b      	str	r3, [r1, #0]
 8004578:	e015      	b.n	80045a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800457a:	4b24      	ldr	r3, [pc, #144]	; (800460c <HAL_RCC_OscConfig+0x278>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fe f882 	bl	8002688 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004588:	f7fe f87e 	bl	8002688 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e193      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800459a:	4b1b      	ldr	r3, [pc, #108]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d036      	beq.n	8004620 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d016      	beq.n	80045e8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ba:	4b15      	ldr	r3, [pc, #84]	; (8004610 <HAL_RCC_OscConfig+0x27c>)
 80045bc:	2201      	movs	r2, #1
 80045be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c0:	f7fe f862 	bl	8002688 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045c8:	f7fe f85e 	bl	8002688 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e173      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045da:	4b0b      	ldr	r3, [pc, #44]	; (8004608 <HAL_RCC_OscConfig+0x274>)
 80045dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCC_OscConfig+0x234>
 80045e6:	e01b      	b.n	8004620 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e8:	4b09      	ldr	r3, [pc, #36]	; (8004610 <HAL_RCC_OscConfig+0x27c>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ee:	f7fe f84b 	bl	8002688 <HAL_GetTick>
 80045f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f4:	e00e      	b.n	8004614 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045f6:	f7fe f847 	bl	8002688 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d907      	bls.n	8004614 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e15c      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
 8004608:	40023800 	.word	0x40023800
 800460c:	42470000 	.word	0x42470000
 8004610:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004614:	4b8a      	ldr	r3, [pc, #552]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1ea      	bne.n	80045f6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	f000 8097 	beq.w	800475c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800462e:	2300      	movs	r3, #0
 8004630:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004632:	4b83      	ldr	r3, [pc, #524]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10f      	bne.n	800465e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	60bb      	str	r3, [r7, #8]
 8004642:	4b7f      	ldr	r3, [pc, #508]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	4a7e      	ldr	r2, [pc, #504]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800464c:	6413      	str	r3, [r2, #64]	; 0x40
 800464e:	4b7c      	ldr	r3, [pc, #496]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004656:	60bb      	str	r3, [r7, #8]
 8004658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800465a:	2301      	movs	r3, #1
 800465c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800465e:	4b79      	ldr	r3, [pc, #484]	; (8004844 <HAL_RCC_OscConfig+0x4b0>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004666:	2b00      	cmp	r3, #0
 8004668:	d118      	bne.n	800469c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800466a:	4b76      	ldr	r3, [pc, #472]	; (8004844 <HAL_RCC_OscConfig+0x4b0>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a75      	ldr	r2, [pc, #468]	; (8004844 <HAL_RCC_OscConfig+0x4b0>)
 8004670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004676:	f7fe f807 	bl	8002688 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467e:	f7fe f803 	bl	8002688 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e118      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004690:	4b6c      	ldr	r3, [pc, #432]	; (8004844 <HAL_RCC_OscConfig+0x4b0>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0f0      	beq.n	800467e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d106      	bne.n	80046b2 <HAL_RCC_OscConfig+0x31e>
 80046a4:	4b66      	ldr	r3, [pc, #408]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a8:	4a65      	ldr	r2, [pc, #404]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046aa:	f043 0301 	orr.w	r3, r3, #1
 80046ae:	6713      	str	r3, [r2, #112]	; 0x70
 80046b0:	e01c      	b.n	80046ec <HAL_RCC_OscConfig+0x358>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b05      	cmp	r3, #5
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x340>
 80046ba:	4b61      	ldr	r3, [pc, #388]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046be:	4a60      	ldr	r2, [pc, #384]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046c0:	f043 0304 	orr.w	r3, r3, #4
 80046c4:	6713      	str	r3, [r2, #112]	; 0x70
 80046c6:	4b5e      	ldr	r3, [pc, #376]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ca:	4a5d      	ldr	r2, [pc, #372]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	6713      	str	r3, [r2, #112]	; 0x70
 80046d2:	e00b      	b.n	80046ec <HAL_RCC_OscConfig+0x358>
 80046d4:	4b5a      	ldr	r3, [pc, #360]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d8:	4a59      	ldr	r2, [pc, #356]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046da:	f023 0301 	bic.w	r3, r3, #1
 80046de:	6713      	str	r3, [r2, #112]	; 0x70
 80046e0:	4b57      	ldr	r3, [pc, #348]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e4:	4a56      	ldr	r2, [pc, #344]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80046e6:	f023 0304 	bic.w	r3, r3, #4
 80046ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d015      	beq.n	8004720 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f4:	f7fd ffc8 	bl	8002688 <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fa:	e00a      	b.n	8004712 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046fc:	f7fd ffc4 	bl	8002688 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	f241 3288 	movw	r2, #5000	; 0x1388
 800470a:	4293      	cmp	r3, r2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e0d7      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004712:	4b4b      	ldr	r3, [pc, #300]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0ee      	beq.n	80046fc <HAL_RCC_OscConfig+0x368>
 800471e:	e014      	b.n	800474a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004720:	f7fd ffb2 	bl	8002688 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004726:	e00a      	b.n	800473e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004728:	f7fd ffae 	bl	8002688 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	; 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e0c1      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800473e:	4b40      	ldr	r3, [pc, #256]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1ee      	bne.n	8004728 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800474a:	7dfb      	ldrb	r3, [r7, #23]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d105      	bne.n	800475c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004750:	4b3b      	ldr	r3, [pc, #236]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004754:	4a3a      	ldr	r2, [pc, #232]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004756:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800475a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80ad 	beq.w	80048c0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004766:	4b36      	ldr	r3, [pc, #216]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b08      	cmp	r3, #8
 8004770:	d060      	beq.n	8004834 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	2b02      	cmp	r3, #2
 8004778:	d145      	bne.n	8004806 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477a:	4b33      	ldr	r3, [pc, #204]	; (8004848 <HAL_RCC_OscConfig+0x4b4>)
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004780:	f7fd ff82 	bl	8002688 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004788:	f7fd ff7e 	bl	8002688 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e093      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800479a:	4b29      	ldr	r3, [pc, #164]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1f0      	bne.n	8004788 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69da      	ldr	r2, [r3, #28]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	019b      	lsls	r3, r3, #6
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047bc:	085b      	lsrs	r3, r3, #1
 80047be:	3b01      	subs	r3, #1
 80047c0:	041b      	lsls	r3, r3, #16
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c8:	061b      	lsls	r3, r3, #24
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d0:	071b      	lsls	r3, r3, #28
 80047d2:	491b      	ldr	r1, [pc, #108]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d8:	4b1b      	ldr	r3, [pc, #108]	; (8004848 <HAL_RCC_OscConfig+0x4b4>)
 80047da:	2201      	movs	r2, #1
 80047dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047de:	f7fd ff53 	bl	8002688 <HAL_GetTick>
 80047e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047e4:	e008      	b.n	80047f8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e6:	f7fd ff4f 	bl	8002688 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e064      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f8:	4b11      	ldr	r3, [pc, #68]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d0f0      	beq.n	80047e6 <HAL_RCC_OscConfig+0x452>
 8004804:	e05c      	b.n	80048c0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004806:	4b10      	ldr	r3, [pc, #64]	; (8004848 <HAL_RCC_OscConfig+0x4b4>)
 8004808:	2200      	movs	r2, #0
 800480a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480c:	f7fd ff3c 	bl	8002688 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004814:	f7fd ff38 	bl	8002688 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e04d      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004826:	4b06      	ldr	r3, [pc, #24]	; (8004840 <HAL_RCC_OscConfig+0x4ac>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x480>
 8004832:	e045      	b.n	80048c0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d107      	bne.n	800484c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e040      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
 8004840:	40023800 	.word	0x40023800
 8004844:	40007000 	.word	0x40007000
 8004848:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800484c:	4b1f      	ldr	r3, [pc, #124]	; (80048cc <HAL_RCC_OscConfig+0x538>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d030      	beq.n	80048bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004864:	429a      	cmp	r2, r3
 8004866:	d129      	bne.n	80048bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004872:	429a      	cmp	r2, r3
 8004874:	d122      	bne.n	80048bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800487c:	4013      	ands	r3, r2
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004882:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004884:	4293      	cmp	r3, r2
 8004886:	d119      	bne.n	80048bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004892:	085b      	lsrs	r3, r3, #1
 8004894:	3b01      	subs	r3, #1
 8004896:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004898:	429a      	cmp	r2, r3
 800489a:	d10f      	bne.n	80048bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d107      	bne.n	80048bc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d001      	beq.n	80048c0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3718      	adds	r7, #24
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40023800 	.word	0x40023800

080048d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e041      	b.n	8004966 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d106      	bne.n	80048fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f7fd fcb2 	bl	8002260 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	3304      	adds	r3, #4
 800490c:	4619      	mov	r1, r3
 800490e:	4610      	mov	r0, r2
 8004910:	f000 faa0 	bl	8004e54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b01      	cmp	r3, #1
 8004982:	d001      	beq.n	8004988 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e04e      	b.n	8004a26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a23      	ldr	r2, [pc, #140]	; (8004a34 <HAL_TIM_Base_Start_IT+0xc4>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d022      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x80>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b2:	d01d      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x80>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a1f      	ldr	r2, [pc, #124]	; (8004a38 <HAL_TIM_Base_Start_IT+0xc8>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d018      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x80>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a1e      	ldr	r2, [pc, #120]	; (8004a3c <HAL_TIM_Base_Start_IT+0xcc>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d013      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x80>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a1c      	ldr	r2, [pc, #112]	; (8004a40 <HAL_TIM_Base_Start_IT+0xd0>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d00e      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x80>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a1b      	ldr	r2, [pc, #108]	; (8004a44 <HAL_TIM_Base_Start_IT+0xd4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d009      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x80>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a19      	ldr	r2, [pc, #100]	; (8004a48 <HAL_TIM_Base_Start_IT+0xd8>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d004      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x80>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a18      	ldr	r2, [pc, #96]	; (8004a4c <HAL_TIM_Base_Start_IT+0xdc>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d111      	bne.n	8004a14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 0307 	and.w	r3, r3, #7
 80049fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2b06      	cmp	r3, #6
 8004a00:	d010      	beq.n	8004a24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 0201 	orr.w	r2, r2, #1
 8004a10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a12:	e007      	b.n	8004a24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40010000 	.word	0x40010000
 8004a38:	40000400 	.word	0x40000400
 8004a3c:	40000800 	.word	0x40000800
 8004a40:	40000c00 	.word	0x40000c00
 8004a44:	40010400 	.word	0x40010400
 8004a48:	40014000 	.word	0x40014000
 8004a4c:	40001800 	.word	0x40001800

08004a50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d122      	bne.n	8004aac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d11b      	bne.n	8004aac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f06f 0202 	mvn.w	r2, #2
 8004a7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	f003 0303 	and.w	r3, r3, #3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 f9bf 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 8004a98:	e005      	b.n	8004aa6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 f9b1 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 f9c2 	bl	8004e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	f003 0304 	and.w	r3, r3, #4
 8004ab6:	2b04      	cmp	r3, #4
 8004ab8:	d122      	bne.n	8004b00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	f003 0304 	and.w	r3, r3, #4
 8004ac4:	2b04      	cmp	r3, #4
 8004ac6:	d11b      	bne.n	8004b00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f06f 0204 	mvn.w	r2, #4
 8004ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f995 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 8004aec:	e005      	b.n	8004afa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f987 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f000 f998 	bl	8004e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	f003 0308 	and.w	r3, r3, #8
 8004b0a:	2b08      	cmp	r3, #8
 8004b0c:	d122      	bne.n	8004b54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f003 0308 	and.w	r3, r3, #8
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d11b      	bne.n	8004b54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f06f 0208 	mvn.w	r2, #8
 8004b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2204      	movs	r2, #4
 8004b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 f96b 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 8004b40:	e005      	b.n	8004b4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f95d 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 f96e 	bl	8004e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f003 0310 	and.w	r3, r3, #16
 8004b5e:	2b10      	cmp	r3, #16
 8004b60:	d122      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f003 0310 	and.w	r3, r3, #16
 8004b6c:	2b10      	cmp	r3, #16
 8004b6e:	d11b      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f06f 0210 	mvn.w	r2, #16
 8004b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2208      	movs	r2, #8
 8004b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	69db      	ldr	r3, [r3, #28]
 8004b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f941 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 8004b94:	e005      	b.n	8004ba2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f933 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f944 	bl	8004e2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d10e      	bne.n	8004bd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d107      	bne.n	8004bd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 0201 	mvn.w	r2, #1
 8004bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f90d 	bl	8004dee <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bde:	2b80      	cmp	r3, #128	; 0x80
 8004be0:	d10e      	bne.n	8004c00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bec:	2b80      	cmp	r3, #128	; 0x80
 8004bee:	d107      	bne.n	8004c00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 faea 	bl	80051d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c0a:	2b40      	cmp	r3, #64	; 0x40
 8004c0c:	d10e      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c18:	2b40      	cmp	r3, #64	; 0x40
 8004c1a:	d107      	bne.n	8004c2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f000 f909 	bl	8004e3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	f003 0320 	and.w	r3, r3, #32
 8004c36:	2b20      	cmp	r3, #32
 8004c38:	d10e      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f003 0320 	and.w	r3, r3, #32
 8004c44:	2b20      	cmp	r3, #32
 8004c46:	d107      	bne.n	8004c58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f06f 0220 	mvn.w	r2, #32
 8004c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fab4 	bl	80051c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c58:	bf00      	nop
 8004c5a:	3708      	adds	r7, #8
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d101      	bne.n	8004c7c <HAL_TIM_ConfigClockSource+0x1c>
 8004c78:	2302      	movs	r3, #2
 8004c7a:	e0b4      	b.n	8004de6 <HAL_TIM_ConfigClockSource+0x186>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2202      	movs	r2, #2
 8004c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ca2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68ba      	ldr	r2, [r7, #8]
 8004caa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cb4:	d03e      	beq.n	8004d34 <HAL_TIM_ConfigClockSource+0xd4>
 8004cb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cba:	f200 8087 	bhi.w	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004cbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cc2:	f000 8086 	beq.w	8004dd2 <HAL_TIM_ConfigClockSource+0x172>
 8004cc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cca:	d87f      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004ccc:	2b70      	cmp	r3, #112	; 0x70
 8004cce:	d01a      	beq.n	8004d06 <HAL_TIM_ConfigClockSource+0xa6>
 8004cd0:	2b70      	cmp	r3, #112	; 0x70
 8004cd2:	d87b      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004cd4:	2b60      	cmp	r3, #96	; 0x60
 8004cd6:	d050      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x11a>
 8004cd8:	2b60      	cmp	r3, #96	; 0x60
 8004cda:	d877      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004cdc:	2b50      	cmp	r3, #80	; 0x50
 8004cde:	d03c      	beq.n	8004d5a <HAL_TIM_ConfigClockSource+0xfa>
 8004ce0:	2b50      	cmp	r3, #80	; 0x50
 8004ce2:	d873      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004ce4:	2b40      	cmp	r3, #64	; 0x40
 8004ce6:	d058      	beq.n	8004d9a <HAL_TIM_ConfigClockSource+0x13a>
 8004ce8:	2b40      	cmp	r3, #64	; 0x40
 8004cea:	d86f      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004cec:	2b30      	cmp	r3, #48	; 0x30
 8004cee:	d064      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x15a>
 8004cf0:	2b30      	cmp	r3, #48	; 0x30
 8004cf2:	d86b      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004cf4:	2b20      	cmp	r3, #32
 8004cf6:	d060      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x15a>
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d867      	bhi.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d05c      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x15a>
 8004d00:	2b10      	cmp	r3, #16
 8004d02:	d05a      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x15a>
 8004d04:	e062      	b.n	8004dcc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6818      	ldr	r0, [r3, #0]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	6899      	ldr	r1, [r3, #8]
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f000 f9b7 	bl	8005088 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	609a      	str	r2, [r3, #8]
      break;
 8004d32:	e04f      	b.n	8004dd4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6818      	ldr	r0, [r3, #0]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	6899      	ldr	r1, [r3, #8]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f000 f9a0 	bl	8005088 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d56:	609a      	str	r2, [r3, #8]
      break;
 8004d58:	e03c      	b.n	8004dd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6818      	ldr	r0, [r3, #0]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	6859      	ldr	r1, [r3, #4]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	461a      	mov	r2, r3
 8004d68:	f000 f914 	bl	8004f94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2150      	movs	r1, #80	; 0x50
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 f96d 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004d78:	e02c      	b.n	8004dd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6818      	ldr	r0, [r3, #0]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	6859      	ldr	r1, [r3, #4]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	461a      	mov	r2, r3
 8004d88:	f000 f933 	bl	8004ff2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2160      	movs	r1, #96	; 0x60
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 f95d 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004d98:	e01c      	b.n	8004dd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6818      	ldr	r0, [r3, #0]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	6859      	ldr	r1, [r3, #4]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	461a      	mov	r2, r3
 8004da8:	f000 f8f4 	bl	8004f94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2140      	movs	r1, #64	; 0x40
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f94d 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004db8:	e00c      	b.n	8004dd4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	4610      	mov	r0, r2
 8004dc6:	f000 f944 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004dca:	e003      	b.n	8004dd4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	73fb      	strb	r3, [r7, #15]
      break;
 8004dd0:	e000      	b.n	8004dd4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004dd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004df6:	bf00      	nop
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b083      	sub	sp, #12
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e0a:	bf00      	nop
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e1e:	bf00      	nop
 8004e20:	370c      	adds	r7, #12
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr

08004e2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e2a:	b480      	push	{r7}
 8004e2c:	b083      	sub	sp, #12
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e32:	bf00      	nop
 8004e34:	370c      	adds	r7, #12
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr

08004e3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b083      	sub	sp, #12
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
	...

08004e54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a40      	ldr	r2, [pc, #256]	; (8004f68 <TIM_Base_SetConfig+0x114>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d013      	beq.n	8004e94 <TIM_Base_SetConfig+0x40>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e72:	d00f      	beq.n	8004e94 <TIM_Base_SetConfig+0x40>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a3d      	ldr	r2, [pc, #244]	; (8004f6c <TIM_Base_SetConfig+0x118>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00b      	beq.n	8004e94 <TIM_Base_SetConfig+0x40>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a3c      	ldr	r2, [pc, #240]	; (8004f70 <TIM_Base_SetConfig+0x11c>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d007      	beq.n	8004e94 <TIM_Base_SetConfig+0x40>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a3b      	ldr	r2, [pc, #236]	; (8004f74 <TIM_Base_SetConfig+0x120>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d003      	beq.n	8004e94 <TIM_Base_SetConfig+0x40>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a3a      	ldr	r2, [pc, #232]	; (8004f78 <TIM_Base_SetConfig+0x124>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d108      	bne.n	8004ea6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a2f      	ldr	r2, [pc, #188]	; (8004f68 <TIM_Base_SetConfig+0x114>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d02b      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eb4:	d027      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a2c      	ldr	r2, [pc, #176]	; (8004f6c <TIM_Base_SetConfig+0x118>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d023      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a2b      	ldr	r2, [pc, #172]	; (8004f70 <TIM_Base_SetConfig+0x11c>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d01f      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a2a      	ldr	r2, [pc, #168]	; (8004f74 <TIM_Base_SetConfig+0x120>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d01b      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a29      	ldr	r2, [pc, #164]	; (8004f78 <TIM_Base_SetConfig+0x124>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d017      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a28      	ldr	r2, [pc, #160]	; (8004f7c <TIM_Base_SetConfig+0x128>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d013      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a27      	ldr	r2, [pc, #156]	; (8004f80 <TIM_Base_SetConfig+0x12c>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d00f      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a26      	ldr	r2, [pc, #152]	; (8004f84 <TIM_Base_SetConfig+0x130>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d00b      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a25      	ldr	r2, [pc, #148]	; (8004f88 <TIM_Base_SetConfig+0x134>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d007      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a24      	ldr	r2, [pc, #144]	; (8004f8c <TIM_Base_SetConfig+0x138>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d003      	beq.n	8004f06 <TIM_Base_SetConfig+0xb2>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a23      	ldr	r2, [pc, #140]	; (8004f90 <TIM_Base_SetConfig+0x13c>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d108      	bne.n	8004f18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a0a      	ldr	r2, [pc, #40]	; (8004f68 <TIM_Base_SetConfig+0x114>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d003      	beq.n	8004f4c <TIM_Base_SetConfig+0xf8>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a0c      	ldr	r2, [pc, #48]	; (8004f78 <TIM_Base_SetConfig+0x124>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d103      	bne.n	8004f54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	691a      	ldr	r2, [r3, #16]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	615a      	str	r2, [r3, #20]
}
 8004f5a:	bf00      	nop
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40010000 	.word	0x40010000
 8004f6c:	40000400 	.word	0x40000400
 8004f70:	40000800 	.word	0x40000800
 8004f74:	40000c00 	.word	0x40000c00
 8004f78:	40010400 	.word	0x40010400
 8004f7c:	40014000 	.word	0x40014000
 8004f80:	40014400 	.word	0x40014400
 8004f84:	40014800 	.word	0x40014800
 8004f88:	40001800 	.word	0x40001800
 8004f8c:	40001c00 	.word	0x40001c00
 8004f90:	40002000 	.word	0x40002000

08004f94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	f023 0201 	bic.w	r2, r3, #1
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	011b      	lsls	r3, r3, #4
 8004fc4:	693a      	ldr	r2, [r7, #16]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f023 030a 	bic.w	r3, r3, #10
 8004fd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	621a      	str	r2, [r3, #32]
}
 8004fe6:	bf00      	nop
 8004fe8:	371c      	adds	r7, #28
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr

08004ff2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b087      	sub	sp, #28
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	60b9      	str	r1, [r7, #8]
 8004ffc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	f023 0210 	bic.w	r2, r3, #16
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800501c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	031b      	lsls	r3, r3, #12
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4313      	orrs	r3, r2
 8005026:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800502e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	011b      	lsls	r3, r3, #4
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	4313      	orrs	r3, r2
 8005038:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	621a      	str	r2, [r3, #32]
}
 8005046:	bf00      	nop
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005052:	b480      	push	{r7}
 8005054:	b085      	sub	sp, #20
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005068:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	4313      	orrs	r3, r2
 8005070:	f043 0307 	orr.w	r3, r3, #7
 8005074:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	609a      	str	r2, [r3, #8]
}
 800507c:	bf00      	nop
 800507e:	3714      	adds	r7, #20
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
 8005094:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	021a      	lsls	r2, r3, #8
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	431a      	orrs	r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	697a      	ldr	r2, [r7, #20]
 80050ba:	609a      	str	r2, [r3, #8]
}
 80050bc:	bf00      	nop
 80050be:	371c      	adds	r7, #28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d101      	bne.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050dc:	2302      	movs	r3, #2
 80050de:	e05a      	b.n	8005196 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005106:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	4313      	orrs	r3, r2
 8005110:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a21      	ldr	r2, [pc, #132]	; (80051a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d022      	beq.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800512c:	d01d      	beq.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a1d      	ldr	r2, [pc, #116]	; (80051a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d018      	beq.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a1b      	ldr	r2, [pc, #108]	; (80051ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d013      	beq.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a1a      	ldr	r2, [pc, #104]	; (80051b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d00e      	beq.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a18      	ldr	r2, [pc, #96]	; (80051b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d009      	beq.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a17      	ldr	r2, [pc, #92]	; (80051b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d004      	beq.n	800516a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a15      	ldr	r2, [pc, #84]	; (80051bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d10c      	bne.n	8005184 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005170:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	68ba      	ldr	r2, [r7, #8]
 8005178:	4313      	orrs	r3, r2
 800517a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	40010000 	.word	0x40010000
 80051a8:	40000400 	.word	0x40000400
 80051ac:	40000800 	.word	0x40000800
 80051b0:	40000c00 	.word	0x40000c00
 80051b4:	40010400 	.word	0x40010400
 80051b8:	40014000 	.word	0x40014000
 80051bc:	40001800 	.word	0x40001800

080051c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e03f      	b.n	800527a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d106      	bne.n	8005214 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f7fd f84c 	bl	80022ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2224      	movs	r2, #36	; 0x24
 8005218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800522a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 fddf 	bl	8005df0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	691a      	ldr	r2, [r3, #16]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005240:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	695a      	ldr	r2, [r3, #20]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005250:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005260:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3708      	adds	r7, #8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b08a      	sub	sp, #40	; 0x28
 8005286:	af02      	add	r7, sp, #8
 8005288:	60f8      	str	r0, [r7, #12]
 800528a:	60b9      	str	r1, [r7, #8]
 800528c:	603b      	str	r3, [r7, #0]
 800528e:	4613      	mov	r3, r2
 8005290:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b20      	cmp	r3, #32
 80052a0:	d17c      	bne.n	800539c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d002      	beq.n	80052ae <HAL_UART_Transmit+0x2c>
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e075      	b.n	800539e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d101      	bne.n	80052c0 <HAL_UART_Transmit+0x3e>
 80052bc:	2302      	movs	r3, #2
 80052be:	e06e      	b.n	800539e <HAL_UART_Transmit+0x11c>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2221      	movs	r2, #33	; 0x21
 80052d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052d6:	f7fd f9d7 	bl	8002688 <HAL_GetTick>
 80052da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	88fa      	ldrh	r2, [r7, #6]
 80052e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	88fa      	ldrh	r2, [r7, #6]
 80052e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052f0:	d108      	bne.n	8005304 <HAL_UART_Transmit+0x82>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d104      	bne.n	8005304 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80052fa:	2300      	movs	r3, #0
 80052fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	61bb      	str	r3, [r7, #24]
 8005302:	e003      	b.n	800530c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005308:	2300      	movs	r3, #0
 800530a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005314:	e02a      	b.n	800536c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	2200      	movs	r2, #0
 800531e:	2180      	movs	r1, #128	; 0x80
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 fb1f 	bl	8005964 <UART_WaitOnFlagUntilTimeout>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d001      	beq.n	8005330 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e036      	b.n	800539e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10b      	bne.n	800534e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	881b      	ldrh	r3, [r3, #0]
 800533a:	461a      	mov	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005344:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	3302      	adds	r3, #2
 800534a:	61bb      	str	r3, [r7, #24]
 800534c:	e007      	b.n	800535e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	781a      	ldrb	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	3301      	adds	r3, #1
 800535c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005362:	b29b      	uxth	r3, r3
 8005364:	3b01      	subs	r3, #1
 8005366:	b29a      	uxth	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005370:	b29b      	uxth	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1cf      	bne.n	8005316 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	9300      	str	r3, [sp, #0]
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	2200      	movs	r2, #0
 800537e:	2140      	movs	r1, #64	; 0x40
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 faef 	bl	8005964 <UART_WaitOnFlagUntilTimeout>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e006      	b.n	800539e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2220      	movs	r2, #32
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005398:	2300      	movs	r3, #0
 800539a:	e000      	b.n	800539e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800539c:	2302      	movs	r3, #2
  }
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3720      	adds	r7, #32
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b084      	sub	sp, #16
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	4613      	mov	r3, r2
 80053b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	2b20      	cmp	r3, #32
 80053be:	d11d      	bne.n	80053fc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d002      	beq.n	80053cc <HAL_UART_Receive_IT+0x26>
 80053c6:	88fb      	ldrh	r3, [r7, #6]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e016      	b.n	80053fe <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d101      	bne.n	80053de <HAL_UART_Receive_IT+0x38>
 80053da:	2302      	movs	r3, #2
 80053dc:	e00f      	b.n	80053fe <HAL_UART_Receive_IT+0x58>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053ec:	88fb      	ldrh	r3, [r7, #6]
 80053ee:	461a      	mov	r2, r3
 80053f0:	68b9      	ldr	r1, [r7, #8]
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 fb24 	bl	8005a40 <UART_Start_Receive_IT>
 80053f8:	4603      	mov	r3, r0
 80053fa:	e000      	b.n	80053fe <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80053fc:	2302      	movs	r3, #2
  }
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
	...

08005408 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b0ba      	sub	sp, #232	; 0xe8
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800542e:	2300      	movs	r3, #0
 8005430:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005434:	2300      	movs	r3, #0
 8005436:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800543a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800543e:	f003 030f 	and.w	r3, r3, #15
 8005442:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005446:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10f      	bne.n	800546e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800544e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005452:	f003 0320 	and.w	r3, r3, #32
 8005456:	2b00      	cmp	r3, #0
 8005458:	d009      	beq.n	800546e <HAL_UART_IRQHandler+0x66>
 800545a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800545e:	f003 0320 	and.w	r3, r3, #32
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fc07 	bl	8005c7a <UART_Receive_IT>
      return;
 800546c:	e256      	b.n	800591c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800546e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 80de 	beq.w	8005634 <HAL_UART_IRQHandler+0x22c>
 8005478:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800547c:	f003 0301 	and.w	r3, r3, #1
 8005480:	2b00      	cmp	r3, #0
 8005482:	d106      	bne.n	8005492 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005488:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800548c:	2b00      	cmp	r3, #0
 800548e:	f000 80d1 	beq.w	8005634 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00b      	beq.n	80054b6 <HAL_UART_IRQHandler+0xae>
 800549e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d005      	beq.n	80054b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ae:	f043 0201 	orr.w	r2, r3, #1
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00b      	beq.n	80054da <HAL_UART_IRQHandler+0xd2>
 80054c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d005      	beq.n	80054da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d2:	f043 0202 	orr.w	r2, r3, #2
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d00b      	beq.n	80054fe <HAL_UART_IRQHandler+0xf6>
 80054e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d005      	beq.n	80054fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f6:	f043 0204 	orr.w	r2, r3, #4
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005502:	f003 0308 	and.w	r3, r3, #8
 8005506:	2b00      	cmp	r3, #0
 8005508:	d011      	beq.n	800552e <HAL_UART_IRQHandler+0x126>
 800550a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800550e:	f003 0320 	and.w	r3, r3, #32
 8005512:	2b00      	cmp	r3, #0
 8005514:	d105      	bne.n	8005522 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d005      	beq.n	800552e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	f043 0208 	orr.w	r2, r3, #8
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 81ed 	beq.w	8005912 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800553c:	f003 0320 	and.w	r3, r3, #32
 8005540:	2b00      	cmp	r3, #0
 8005542:	d008      	beq.n	8005556 <HAL_UART_IRQHandler+0x14e>
 8005544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b00      	cmp	r3, #0
 800554e:	d002      	beq.n	8005556 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 fb92 	bl	8005c7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005560:	2b40      	cmp	r3, #64	; 0x40
 8005562:	bf0c      	ite	eq
 8005564:	2301      	moveq	r3, #1
 8005566:	2300      	movne	r3, #0
 8005568:	b2db      	uxtb	r3, r3
 800556a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	f003 0308 	and.w	r3, r3, #8
 8005576:	2b00      	cmp	r3, #0
 8005578:	d103      	bne.n	8005582 <HAL_UART_IRQHandler+0x17a>
 800557a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800557e:	2b00      	cmp	r3, #0
 8005580:	d04f      	beq.n	8005622 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 fa9a 	bl	8005abc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005592:	2b40      	cmp	r3, #64	; 0x40
 8005594:	d141      	bne.n	800561a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	3314      	adds	r3, #20
 800559c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80055a4:	e853 3f00 	ldrex	r3, [r3]
 80055a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80055ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3314      	adds	r3, #20
 80055be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80055c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80055c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80055ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80055d2:	e841 2300 	strex	r3, r2, [r1]
 80055d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80055da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1d9      	bne.n	8005596 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d013      	beq.n	8005612 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ee:	4a7d      	ldr	r2, [pc, #500]	; (80057e4 <HAL_UART_IRQHandler+0x3dc>)
 80055f0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7fd fede 	bl	80033b8 <HAL_DMA_Abort_IT>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d016      	beq.n	8005630 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800560c:	4610      	mov	r0, r2
 800560e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005610:	e00e      	b.n	8005630 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f990 	bl	8005938 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005618:	e00a      	b.n	8005630 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 f98c 	bl	8005938 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005620:	e006      	b.n	8005630 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f988 	bl	8005938 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800562e:	e170      	b.n	8005912 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005630:	bf00      	nop
    return;
 8005632:	e16e      	b.n	8005912 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005638:	2b01      	cmp	r3, #1
 800563a:	f040 814a 	bne.w	80058d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800563e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005642:	f003 0310 	and.w	r3, r3, #16
 8005646:	2b00      	cmp	r3, #0
 8005648:	f000 8143 	beq.w	80058d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800564c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005650:	f003 0310 	and.w	r3, r3, #16
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 813c 	beq.w	80058d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800565a:	2300      	movs	r3, #0
 800565c:	60bb      	str	r3, [r7, #8]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	60bb      	str	r3, [r7, #8]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800567a:	2b40      	cmp	r3, #64	; 0x40
 800567c:	f040 80b4 	bne.w	80057e8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800568c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 8140 	beq.w	8005916 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800569a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800569e:	429a      	cmp	r2, r3
 80056a0:	f080 8139 	bcs.w	8005916 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056aa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b0:	69db      	ldr	r3, [r3, #28]
 80056b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056b6:	f000 8088 	beq.w	80057ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	330c      	adds	r3, #12
 80056c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80056c8:	e853 3f00 	ldrex	r3, [r3]
 80056cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80056d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	330c      	adds	r3, #12
 80056e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80056e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80056ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80056f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80056f6:	e841 2300 	strex	r3, r2, [r1]
 80056fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80056fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1d9      	bne.n	80056ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3314      	adds	r3, #20
 800570c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005716:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005718:	f023 0301 	bic.w	r3, r3, #1
 800571c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3314      	adds	r3, #20
 8005726:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800572a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800572e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005730:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005732:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005736:	e841 2300 	strex	r3, r2, [r1]
 800573a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800573c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1e1      	bne.n	8005706 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	3314      	adds	r3, #20
 8005748:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800574c:	e853 3f00 	ldrex	r3, [r3]
 8005750:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005752:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005754:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005758:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3314      	adds	r3, #20
 8005762:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005766:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005768:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800576c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800576e:	e841 2300 	strex	r3, r2, [r1]
 8005772:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005774:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1e3      	bne.n	8005742 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	330c      	adds	r3, #12
 800578e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005790:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005792:	e853 3f00 	ldrex	r3, [r3]
 8005796:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005798:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800579a:	f023 0310 	bic.w	r3, r3, #16
 800579e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	330c      	adds	r3, #12
 80057a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80057ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80057ae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80057b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057b4:	e841 2300 	strex	r3, r2, [r1]
 80057b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80057ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d1e3      	bne.n	8005788 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fd fd87 	bl	80032d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	4619      	mov	r1, r3
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f8b6 	bl	800594c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057e0:	e099      	b.n	8005916 <HAL_UART_IRQHandler+0x50e>
 80057e2:	bf00      	nop
 80057e4:	08005b83 	.word	0x08005b83
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 808b 	beq.w	800591a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005804:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 8086 	beq.w	800591a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	330c      	adds	r3, #12
 8005814:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005818:	e853 3f00 	ldrex	r3, [r3]
 800581c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800581e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005820:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005824:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005832:	647a      	str	r2, [r7, #68]	; 0x44
 8005834:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005836:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005838:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800583a:	e841 2300 	strex	r3, r2, [r1]
 800583e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1e3      	bne.n	800580e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	3314      	adds	r3, #20
 800584c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005850:	e853 3f00 	ldrex	r3, [r3]
 8005854:	623b      	str	r3, [r7, #32]
   return(result);
 8005856:	6a3b      	ldr	r3, [r7, #32]
 8005858:	f023 0301 	bic.w	r3, r3, #1
 800585c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	3314      	adds	r3, #20
 8005866:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800586a:	633a      	str	r2, [r7, #48]	; 0x30
 800586c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005872:	e841 2300 	strex	r3, r2, [r1]
 8005876:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1e3      	bne.n	8005846 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2220      	movs	r2, #32
 8005882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	330c      	adds	r3, #12
 8005892:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	e853 3f00 	ldrex	r3, [r3]
 800589a:	60fb      	str	r3, [r7, #12]
   return(result);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f023 0310 	bic.w	r3, r3, #16
 80058a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	330c      	adds	r3, #12
 80058ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80058b0:	61fa      	str	r2, [r7, #28]
 80058b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b4:	69b9      	ldr	r1, [r7, #24]
 80058b6:	69fa      	ldr	r2, [r7, #28]
 80058b8:	e841 2300 	strex	r3, r2, [r1]
 80058bc:	617b      	str	r3, [r7, #20]
   return(result);
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1e3      	bne.n	800588c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058c8:	4619      	mov	r1, r3
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 f83e 	bl	800594c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058d0:	e023      	b.n	800591a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d009      	beq.n	80058f2 <HAL_UART_IRQHandler+0x4ea>
 80058de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d003      	beq.n	80058f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f95d 	bl	8005baa <UART_Transmit_IT>
    return;
 80058f0:	e014      	b.n	800591c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00e      	beq.n	800591c <HAL_UART_IRQHandler+0x514>
 80058fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005906:	2b00      	cmp	r3, #0
 8005908:	d008      	beq.n	800591c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 f99d 	bl	8005c4a <UART_EndTransmit_IT>
    return;
 8005910:	e004      	b.n	800591c <HAL_UART_IRQHandler+0x514>
    return;
 8005912:	bf00      	nop
 8005914:	e002      	b.n	800591c <HAL_UART_IRQHandler+0x514>
      return;
 8005916:	bf00      	nop
 8005918:	e000      	b.n	800591c <HAL_UART_IRQHandler+0x514>
      return;
 800591a:	bf00      	nop
  }
}
 800591c:	37e8      	adds	r7, #232	; 0xe8
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop

08005924 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	460b      	mov	r3, r1
 8005956:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b090      	sub	sp, #64	; 0x40
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	603b      	str	r3, [r7, #0]
 8005970:	4613      	mov	r3, r2
 8005972:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005974:	e050      	b.n	8005a18 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005976:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005978:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800597c:	d04c      	beq.n	8005a18 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800597e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005980:	2b00      	cmp	r3, #0
 8005982:	d007      	beq.n	8005994 <UART_WaitOnFlagUntilTimeout+0x30>
 8005984:	f7fc fe80 	bl	8002688 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005990:	429a      	cmp	r2, r3
 8005992:	d241      	bcs.n	8005a18 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	330c      	adds	r3, #12
 800599a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599e:	e853 3f00 	ldrex	r3, [r3]
 80059a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	330c      	adds	r3, #12
 80059b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059b4:	637a      	str	r2, [r7, #52]	; 0x34
 80059b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059bc:	e841 2300 	strex	r3, r2, [r1]
 80059c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1e5      	bne.n	8005994 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	3314      	adds	r3, #20
 80059ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	e853 3f00 	ldrex	r3, [r3]
 80059d6:	613b      	str	r3, [r7, #16]
   return(result);
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f023 0301 	bic.w	r3, r3, #1
 80059de:	63bb      	str	r3, [r7, #56]	; 0x38
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	3314      	adds	r3, #20
 80059e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80059e8:	623a      	str	r2, [r7, #32]
 80059ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	69f9      	ldr	r1, [r7, #28]
 80059ee:	6a3a      	ldr	r2, [r7, #32]
 80059f0:	e841 2300 	strex	r3, r2, [r1]
 80059f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1e5      	bne.n	80059c8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2220      	movs	r2, #32
 8005a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e00f      	b.n	8005a38 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	4013      	ands	r3, r2
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	bf0c      	ite	eq
 8005a28:	2301      	moveq	r3, #1
 8005a2a:	2300      	movne	r3, #0
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	461a      	mov	r2, r3
 8005a30:	79fb      	ldrb	r3, [r7, #7]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d09f      	beq.n	8005976 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3740      	adds	r7, #64	; 0x40
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	88fa      	ldrh	r2, [r7, #6]
 8005a58:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	88fa      	ldrh	r2, [r7, #6]
 8005a5e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2222      	movs	r2, #34	; 0x22
 8005a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d007      	beq.n	8005a8e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68da      	ldr	r2, [r3, #12]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a8c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695a      	ldr	r2, [r3, #20]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f042 0201 	orr.w	r2, r2, #1
 8005a9c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68da      	ldr	r2, [r3, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f042 0220 	orr.w	r2, r2, #32
 8005aac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b095      	sub	sp, #84	; 0x54
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	330c      	adds	r3, #12
 8005aca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ace:	e853 3f00 	ldrex	r3, [r3]
 8005ad2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ada:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	330c      	adds	r3, #12
 8005ae2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ae4:	643a      	str	r2, [r7, #64]	; 0x40
 8005ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005aea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005aec:	e841 2300 	strex	r3, r2, [r1]
 8005af0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1e5      	bne.n	8005ac4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	3314      	adds	r3, #20
 8005afe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b00:	6a3b      	ldr	r3, [r7, #32]
 8005b02:	e853 3f00 	ldrex	r3, [r3]
 8005b06:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	f023 0301 	bic.w	r3, r3, #1
 8005b0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3314      	adds	r3, #20
 8005b16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b20:	e841 2300 	strex	r3, r2, [r1]
 8005b24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1e5      	bne.n	8005af8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d119      	bne.n	8005b68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	330c      	adds	r3, #12
 8005b3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	e853 3f00 	ldrex	r3, [r3]
 8005b42:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f023 0310 	bic.w	r3, r3, #16
 8005b4a:	647b      	str	r3, [r7, #68]	; 0x44
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	330c      	adds	r3, #12
 8005b52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b54:	61ba      	str	r2, [r7, #24]
 8005b56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b58:	6979      	ldr	r1, [r7, #20]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	e841 2300 	strex	r3, r2, [r1]
 8005b60:	613b      	str	r3, [r7, #16]
   return(result);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1e5      	bne.n	8005b34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2220      	movs	r2, #32
 8005b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b76:	bf00      	nop
 8005b78:	3754      	adds	r7, #84	; 0x54
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr

08005b82 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b084      	sub	sp, #16
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2200      	movs	r2, #0
 8005b94:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f7ff fecb 	bl	8005938 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ba2:	bf00      	nop
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005baa:	b480      	push	{r7}
 8005bac:	b085      	sub	sp, #20
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b21      	cmp	r3, #33	; 0x21
 8005bbc:	d13e      	bne.n	8005c3c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bc6:	d114      	bne.n	8005bf2 <UART_Transmit_IT+0x48>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	691b      	ldr	r3, [r3, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d110      	bne.n	8005bf2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	881b      	ldrh	r3, [r3, #0]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005be4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	1c9a      	adds	r2, r3, #2
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	621a      	str	r2, [r3, #32]
 8005bf0:	e008      	b.n	8005c04 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	1c59      	adds	r1, r3, #1
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6211      	str	r1, [r2, #32]
 8005bfc:	781a      	ldrb	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	4619      	mov	r1, r3
 8005c12:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10f      	bne.n	8005c38 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68da      	ldr	r2, [r3, #12]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c26:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68da      	ldr	r2, [r3, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c36:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	e000      	b.n	8005c3e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c3c:	2302      	movs	r3, #2
  }
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr

08005c4a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b082      	sub	sp, #8
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68da      	ldr	r2, [r3, #12]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c60:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7ff fe5a 	bl	8005924 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b08c      	sub	sp, #48	; 0x30
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b22      	cmp	r3, #34	; 0x22
 8005c8c:	f040 80ab 	bne.w	8005de6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c98:	d117      	bne.n	8005cca <UART_Receive_IT+0x50>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d113      	bne.n	8005cca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005caa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cbc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc2:	1c9a      	adds	r2, r3, #2
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	629a      	str	r2, [r3, #40]	; 0x28
 8005cc8:	e026      	b.n	8005d18 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cdc:	d007      	beq.n	8005cee <UART_Receive_IT+0x74>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10a      	bne.n	8005cfc <UART_Receive_IT+0x82>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	691b      	ldr	r3, [r3, #16]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d106      	bne.n	8005cfc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf8:	701a      	strb	r2, [r3, #0]
 8005cfa:	e008      	b.n	8005d0e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d12:	1c5a      	adds	r2, r3, #1
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	4619      	mov	r1, r3
 8005d26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d15a      	bne.n	8005de2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 0220 	bic.w	r2, r2, #32
 8005d3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695a      	ldr	r2, [r3, #20]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0201 	bic.w	r2, r2, #1
 8005d5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d135      	bne.n	8005dd8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	330c      	adds	r3, #12
 8005d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	e853 3f00 	ldrex	r3, [r3]
 8005d80:	613b      	str	r3, [r7, #16]
   return(result);
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f023 0310 	bic.w	r3, r3, #16
 8005d88:	627b      	str	r3, [r7, #36]	; 0x24
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	330c      	adds	r3, #12
 8005d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d92:	623a      	str	r2, [r7, #32]
 8005d94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	69f9      	ldr	r1, [r7, #28]
 8005d98:	6a3a      	ldr	r2, [r7, #32]
 8005d9a:	e841 2300 	strex	r3, r2, [r1]
 8005d9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1e5      	bne.n	8005d72 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0310 	and.w	r3, r3, #16
 8005db0:	2b10      	cmp	r3, #16
 8005db2:	d10a      	bne.n	8005dca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005db4:	2300      	movs	r3, #0
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	60fb      	str	r3, [r7, #12]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dce:	4619      	mov	r1, r3
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7ff fdbb 	bl	800594c <HAL_UARTEx_RxEventCallback>
 8005dd6:	e002      	b.n	8005dde <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7fc f8b5 	bl	8001f48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	e002      	b.n	8005de8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005de2:	2300      	movs	r3, #0
 8005de4:	e000      	b.n	8005de8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005de6:	2302      	movs	r3, #2
  }
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3730      	adds	r7, #48	; 0x30
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005df4:	b0c0      	sub	sp, #256	; 0x100
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e0c:	68d9      	ldr	r1, [r3, #12]
 8005e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	ea40 0301 	orr.w	r3, r0, r1
 8005e18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	431a      	orrs	r2, r3
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	431a      	orrs	r2, r3
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e48:	f021 010c 	bic.w	r1, r1, #12
 8005e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e56:	430b      	orrs	r3, r1
 8005e58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	695b      	ldr	r3, [r3, #20]
 8005e62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e6a:	6999      	ldr	r1, [r3, #24]
 8005e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	ea40 0301 	orr.w	r3, r0, r1
 8005e76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	4b8f      	ldr	r3, [pc, #572]	; (80060bc <UART_SetConfig+0x2cc>)
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d005      	beq.n	8005e90 <UART_SetConfig+0xa0>
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	4b8d      	ldr	r3, [pc, #564]	; (80060c0 <UART_SetConfig+0x2d0>)
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d104      	bne.n	8005e9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e90:	f7fe f83c 	bl	8003f0c <HAL_RCC_GetPCLK2Freq>
 8005e94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005e98:	e003      	b.n	8005ea2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e9a:	f7fe f823 	bl	8003ee4 <HAL_RCC_GetPCLK1Freq>
 8005e9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea6:	69db      	ldr	r3, [r3, #28]
 8005ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eac:	f040 810c 	bne.w	80060c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005eb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005eba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ebe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ec2:	4622      	mov	r2, r4
 8005ec4:	462b      	mov	r3, r5
 8005ec6:	1891      	adds	r1, r2, r2
 8005ec8:	65b9      	str	r1, [r7, #88]	; 0x58
 8005eca:	415b      	adcs	r3, r3
 8005ecc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ece:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	eb12 0801 	adds.w	r8, r2, r1
 8005ed8:	4629      	mov	r1, r5
 8005eda:	eb43 0901 	adc.w	r9, r3, r1
 8005ede:	f04f 0200 	mov.w	r2, #0
 8005ee2:	f04f 0300 	mov.w	r3, #0
 8005ee6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005eea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005eee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ef2:	4690      	mov	r8, r2
 8005ef4:	4699      	mov	r9, r3
 8005ef6:	4623      	mov	r3, r4
 8005ef8:	eb18 0303 	adds.w	r3, r8, r3
 8005efc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005f00:	462b      	mov	r3, r5
 8005f02:	eb49 0303 	adc.w	r3, r9, r3
 8005f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f1e:	460b      	mov	r3, r1
 8005f20:	18db      	adds	r3, r3, r3
 8005f22:	653b      	str	r3, [r7, #80]	; 0x50
 8005f24:	4613      	mov	r3, r2
 8005f26:	eb42 0303 	adc.w	r3, r2, r3
 8005f2a:	657b      	str	r3, [r7, #84]	; 0x54
 8005f2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f34:	f7fa fe78 	bl	8000c28 <__aeabi_uldivmod>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4b61      	ldr	r3, [pc, #388]	; (80060c4 <UART_SetConfig+0x2d4>)
 8005f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8005f42:	095b      	lsrs	r3, r3, #5
 8005f44:	011c      	lsls	r4, r3, #4
 8005f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f58:	4642      	mov	r2, r8
 8005f5a:	464b      	mov	r3, r9
 8005f5c:	1891      	adds	r1, r2, r2
 8005f5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f60:	415b      	adcs	r3, r3
 8005f62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f68:	4641      	mov	r1, r8
 8005f6a:	eb12 0a01 	adds.w	sl, r2, r1
 8005f6e:	4649      	mov	r1, r9
 8005f70:	eb43 0b01 	adc.w	fp, r3, r1
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f88:	4692      	mov	sl, r2
 8005f8a:	469b      	mov	fp, r3
 8005f8c:	4643      	mov	r3, r8
 8005f8e:	eb1a 0303 	adds.w	r3, sl, r3
 8005f92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f96:	464b      	mov	r3, r9
 8005f98:	eb4b 0303 	adc.w	r3, fp, r3
 8005f9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	18db      	adds	r3, r3, r3
 8005fb8:	643b      	str	r3, [r7, #64]	; 0x40
 8005fba:	4613      	mov	r3, r2
 8005fbc:	eb42 0303 	adc.w	r3, r2, r3
 8005fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8005fc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005fc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005fca:	f7fa fe2d 	bl	8000c28 <__aeabi_uldivmod>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	4611      	mov	r1, r2
 8005fd4:	4b3b      	ldr	r3, [pc, #236]	; (80060c4 <UART_SetConfig+0x2d4>)
 8005fd6:	fba3 2301 	umull	r2, r3, r3, r1
 8005fda:	095b      	lsrs	r3, r3, #5
 8005fdc:	2264      	movs	r2, #100	; 0x64
 8005fde:	fb02 f303 	mul.w	r3, r2, r3
 8005fe2:	1acb      	subs	r3, r1, r3
 8005fe4:	00db      	lsls	r3, r3, #3
 8005fe6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005fea:	4b36      	ldr	r3, [pc, #216]	; (80060c4 <UART_SetConfig+0x2d4>)
 8005fec:	fba3 2302 	umull	r2, r3, r3, r2
 8005ff0:	095b      	lsrs	r3, r3, #5
 8005ff2:	005b      	lsls	r3, r3, #1
 8005ff4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ff8:	441c      	add	r4, r3
 8005ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ffe:	2200      	movs	r2, #0
 8006000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006004:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006008:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800600c:	4642      	mov	r2, r8
 800600e:	464b      	mov	r3, r9
 8006010:	1891      	adds	r1, r2, r2
 8006012:	63b9      	str	r1, [r7, #56]	; 0x38
 8006014:	415b      	adcs	r3, r3
 8006016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006018:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800601c:	4641      	mov	r1, r8
 800601e:	1851      	adds	r1, r2, r1
 8006020:	6339      	str	r1, [r7, #48]	; 0x30
 8006022:	4649      	mov	r1, r9
 8006024:	414b      	adcs	r3, r1
 8006026:	637b      	str	r3, [r7, #52]	; 0x34
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	f04f 0300 	mov.w	r3, #0
 8006030:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006034:	4659      	mov	r1, fp
 8006036:	00cb      	lsls	r3, r1, #3
 8006038:	4651      	mov	r1, sl
 800603a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800603e:	4651      	mov	r1, sl
 8006040:	00ca      	lsls	r2, r1, #3
 8006042:	4610      	mov	r0, r2
 8006044:	4619      	mov	r1, r3
 8006046:	4603      	mov	r3, r0
 8006048:	4642      	mov	r2, r8
 800604a:	189b      	adds	r3, r3, r2
 800604c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006050:	464b      	mov	r3, r9
 8006052:	460a      	mov	r2, r1
 8006054:	eb42 0303 	adc.w	r3, r2, r3
 8006058:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800605c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006068:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800606c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006070:	460b      	mov	r3, r1
 8006072:	18db      	adds	r3, r3, r3
 8006074:	62bb      	str	r3, [r7, #40]	; 0x28
 8006076:	4613      	mov	r3, r2
 8006078:	eb42 0303 	adc.w	r3, r2, r3
 800607c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800607e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006082:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006086:	f7fa fdcf 	bl	8000c28 <__aeabi_uldivmod>
 800608a:	4602      	mov	r2, r0
 800608c:	460b      	mov	r3, r1
 800608e:	4b0d      	ldr	r3, [pc, #52]	; (80060c4 <UART_SetConfig+0x2d4>)
 8006090:	fba3 1302 	umull	r1, r3, r3, r2
 8006094:	095b      	lsrs	r3, r3, #5
 8006096:	2164      	movs	r1, #100	; 0x64
 8006098:	fb01 f303 	mul.w	r3, r1, r3
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	00db      	lsls	r3, r3, #3
 80060a0:	3332      	adds	r3, #50	; 0x32
 80060a2:	4a08      	ldr	r2, [pc, #32]	; (80060c4 <UART_SetConfig+0x2d4>)
 80060a4:	fba2 2303 	umull	r2, r3, r2, r3
 80060a8:	095b      	lsrs	r3, r3, #5
 80060aa:	f003 0207 	and.w	r2, r3, #7
 80060ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4422      	add	r2, r4
 80060b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060b8:	e106      	b.n	80062c8 <UART_SetConfig+0x4d8>
 80060ba:	bf00      	nop
 80060bc:	40011000 	.word	0x40011000
 80060c0:	40011400 	.word	0x40011400
 80060c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060cc:	2200      	movs	r2, #0
 80060ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060da:	4642      	mov	r2, r8
 80060dc:	464b      	mov	r3, r9
 80060de:	1891      	adds	r1, r2, r2
 80060e0:	6239      	str	r1, [r7, #32]
 80060e2:	415b      	adcs	r3, r3
 80060e4:	627b      	str	r3, [r7, #36]	; 0x24
 80060e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060ea:	4641      	mov	r1, r8
 80060ec:	1854      	adds	r4, r2, r1
 80060ee:	4649      	mov	r1, r9
 80060f0:	eb43 0501 	adc.w	r5, r3, r1
 80060f4:	f04f 0200 	mov.w	r2, #0
 80060f8:	f04f 0300 	mov.w	r3, #0
 80060fc:	00eb      	lsls	r3, r5, #3
 80060fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006102:	00e2      	lsls	r2, r4, #3
 8006104:	4614      	mov	r4, r2
 8006106:	461d      	mov	r5, r3
 8006108:	4643      	mov	r3, r8
 800610a:	18e3      	adds	r3, r4, r3
 800610c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006110:	464b      	mov	r3, r9
 8006112:	eb45 0303 	adc.w	r3, r5, r3
 8006116:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800611a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006126:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800612a:	f04f 0200 	mov.w	r2, #0
 800612e:	f04f 0300 	mov.w	r3, #0
 8006132:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006136:	4629      	mov	r1, r5
 8006138:	008b      	lsls	r3, r1, #2
 800613a:	4621      	mov	r1, r4
 800613c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006140:	4621      	mov	r1, r4
 8006142:	008a      	lsls	r2, r1, #2
 8006144:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006148:	f7fa fd6e 	bl	8000c28 <__aeabi_uldivmod>
 800614c:	4602      	mov	r2, r0
 800614e:	460b      	mov	r3, r1
 8006150:	4b60      	ldr	r3, [pc, #384]	; (80062d4 <UART_SetConfig+0x4e4>)
 8006152:	fba3 2302 	umull	r2, r3, r3, r2
 8006156:	095b      	lsrs	r3, r3, #5
 8006158:	011c      	lsls	r4, r3, #4
 800615a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800615e:	2200      	movs	r2, #0
 8006160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006164:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006168:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800616c:	4642      	mov	r2, r8
 800616e:	464b      	mov	r3, r9
 8006170:	1891      	adds	r1, r2, r2
 8006172:	61b9      	str	r1, [r7, #24]
 8006174:	415b      	adcs	r3, r3
 8006176:	61fb      	str	r3, [r7, #28]
 8006178:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800617c:	4641      	mov	r1, r8
 800617e:	1851      	adds	r1, r2, r1
 8006180:	6139      	str	r1, [r7, #16]
 8006182:	4649      	mov	r1, r9
 8006184:	414b      	adcs	r3, r1
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	f04f 0200 	mov.w	r2, #0
 800618c:	f04f 0300 	mov.w	r3, #0
 8006190:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006194:	4659      	mov	r1, fp
 8006196:	00cb      	lsls	r3, r1, #3
 8006198:	4651      	mov	r1, sl
 800619a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800619e:	4651      	mov	r1, sl
 80061a0:	00ca      	lsls	r2, r1, #3
 80061a2:	4610      	mov	r0, r2
 80061a4:	4619      	mov	r1, r3
 80061a6:	4603      	mov	r3, r0
 80061a8:	4642      	mov	r2, r8
 80061aa:	189b      	adds	r3, r3, r2
 80061ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061b0:	464b      	mov	r3, r9
 80061b2:	460a      	mov	r2, r1
 80061b4:	eb42 0303 	adc.w	r3, r2, r3
 80061b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80061c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061c8:	f04f 0200 	mov.w	r2, #0
 80061cc:	f04f 0300 	mov.w	r3, #0
 80061d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061d4:	4649      	mov	r1, r9
 80061d6:	008b      	lsls	r3, r1, #2
 80061d8:	4641      	mov	r1, r8
 80061da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061de:	4641      	mov	r1, r8
 80061e0:	008a      	lsls	r2, r1, #2
 80061e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061e6:	f7fa fd1f 	bl	8000c28 <__aeabi_uldivmod>
 80061ea:	4602      	mov	r2, r0
 80061ec:	460b      	mov	r3, r1
 80061ee:	4611      	mov	r1, r2
 80061f0:	4b38      	ldr	r3, [pc, #224]	; (80062d4 <UART_SetConfig+0x4e4>)
 80061f2:	fba3 2301 	umull	r2, r3, r3, r1
 80061f6:	095b      	lsrs	r3, r3, #5
 80061f8:	2264      	movs	r2, #100	; 0x64
 80061fa:	fb02 f303 	mul.w	r3, r2, r3
 80061fe:	1acb      	subs	r3, r1, r3
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	3332      	adds	r3, #50	; 0x32
 8006204:	4a33      	ldr	r2, [pc, #204]	; (80062d4 <UART_SetConfig+0x4e4>)
 8006206:	fba2 2303 	umull	r2, r3, r2, r3
 800620a:	095b      	lsrs	r3, r3, #5
 800620c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006210:	441c      	add	r4, r3
 8006212:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006216:	2200      	movs	r2, #0
 8006218:	673b      	str	r3, [r7, #112]	; 0x70
 800621a:	677a      	str	r2, [r7, #116]	; 0x74
 800621c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006220:	4642      	mov	r2, r8
 8006222:	464b      	mov	r3, r9
 8006224:	1891      	adds	r1, r2, r2
 8006226:	60b9      	str	r1, [r7, #8]
 8006228:	415b      	adcs	r3, r3
 800622a:	60fb      	str	r3, [r7, #12]
 800622c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006230:	4641      	mov	r1, r8
 8006232:	1851      	adds	r1, r2, r1
 8006234:	6039      	str	r1, [r7, #0]
 8006236:	4649      	mov	r1, r9
 8006238:	414b      	adcs	r3, r1
 800623a:	607b      	str	r3, [r7, #4]
 800623c:	f04f 0200 	mov.w	r2, #0
 8006240:	f04f 0300 	mov.w	r3, #0
 8006244:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006248:	4659      	mov	r1, fp
 800624a:	00cb      	lsls	r3, r1, #3
 800624c:	4651      	mov	r1, sl
 800624e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006252:	4651      	mov	r1, sl
 8006254:	00ca      	lsls	r2, r1, #3
 8006256:	4610      	mov	r0, r2
 8006258:	4619      	mov	r1, r3
 800625a:	4603      	mov	r3, r0
 800625c:	4642      	mov	r2, r8
 800625e:	189b      	adds	r3, r3, r2
 8006260:	66bb      	str	r3, [r7, #104]	; 0x68
 8006262:	464b      	mov	r3, r9
 8006264:	460a      	mov	r2, r1
 8006266:	eb42 0303 	adc.w	r3, r2, r3
 800626a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800626c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	663b      	str	r3, [r7, #96]	; 0x60
 8006276:	667a      	str	r2, [r7, #100]	; 0x64
 8006278:	f04f 0200 	mov.w	r2, #0
 800627c:	f04f 0300 	mov.w	r3, #0
 8006280:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006284:	4649      	mov	r1, r9
 8006286:	008b      	lsls	r3, r1, #2
 8006288:	4641      	mov	r1, r8
 800628a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800628e:	4641      	mov	r1, r8
 8006290:	008a      	lsls	r2, r1, #2
 8006292:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006296:	f7fa fcc7 	bl	8000c28 <__aeabi_uldivmod>
 800629a:	4602      	mov	r2, r0
 800629c:	460b      	mov	r3, r1
 800629e:	4b0d      	ldr	r3, [pc, #52]	; (80062d4 <UART_SetConfig+0x4e4>)
 80062a0:	fba3 1302 	umull	r1, r3, r3, r2
 80062a4:	095b      	lsrs	r3, r3, #5
 80062a6:	2164      	movs	r1, #100	; 0x64
 80062a8:	fb01 f303 	mul.w	r3, r1, r3
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	011b      	lsls	r3, r3, #4
 80062b0:	3332      	adds	r3, #50	; 0x32
 80062b2:	4a08      	ldr	r2, [pc, #32]	; (80062d4 <UART_SetConfig+0x4e4>)
 80062b4:	fba2 2303 	umull	r2, r3, r2, r3
 80062b8:	095b      	lsrs	r3, r3, #5
 80062ba:	f003 020f 	and.w	r2, r3, #15
 80062be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4422      	add	r2, r4
 80062c6:	609a      	str	r2, [r3, #8]
}
 80062c8:	bf00      	nop
 80062ca:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062ce:	46bd      	mov	sp, r7
 80062d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062d4:	51eb851f 	.word	0x51eb851f

080062d8 <std>:
 80062d8:	2300      	movs	r3, #0
 80062da:	b510      	push	{r4, lr}
 80062dc:	4604      	mov	r4, r0
 80062de:	e9c0 3300 	strd	r3, r3, [r0]
 80062e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062e6:	6083      	str	r3, [r0, #8]
 80062e8:	8181      	strh	r1, [r0, #12]
 80062ea:	6643      	str	r3, [r0, #100]	; 0x64
 80062ec:	81c2      	strh	r2, [r0, #14]
 80062ee:	6183      	str	r3, [r0, #24]
 80062f0:	4619      	mov	r1, r3
 80062f2:	2208      	movs	r2, #8
 80062f4:	305c      	adds	r0, #92	; 0x5c
 80062f6:	f000 f91f 	bl	8006538 <memset>
 80062fa:	4b0d      	ldr	r3, [pc, #52]	; (8006330 <std+0x58>)
 80062fc:	6263      	str	r3, [r4, #36]	; 0x24
 80062fe:	4b0d      	ldr	r3, [pc, #52]	; (8006334 <std+0x5c>)
 8006300:	62a3      	str	r3, [r4, #40]	; 0x28
 8006302:	4b0d      	ldr	r3, [pc, #52]	; (8006338 <std+0x60>)
 8006304:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006306:	4b0d      	ldr	r3, [pc, #52]	; (800633c <std+0x64>)
 8006308:	6323      	str	r3, [r4, #48]	; 0x30
 800630a:	4b0d      	ldr	r3, [pc, #52]	; (8006340 <std+0x68>)
 800630c:	6224      	str	r4, [r4, #32]
 800630e:	429c      	cmp	r4, r3
 8006310:	d006      	beq.n	8006320 <std+0x48>
 8006312:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006316:	4294      	cmp	r4, r2
 8006318:	d002      	beq.n	8006320 <std+0x48>
 800631a:	33d0      	adds	r3, #208	; 0xd0
 800631c:	429c      	cmp	r4, r3
 800631e:	d105      	bne.n	800632c <std+0x54>
 8006320:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006328:	f000 b938 	b.w	800659c <__retarget_lock_init_recursive>
 800632c:	bd10      	pop	{r4, pc}
 800632e:	bf00      	nop
 8006330:	08006dfd 	.word	0x08006dfd
 8006334:	08006e1f 	.word	0x08006e1f
 8006338:	08006e57 	.word	0x08006e57
 800633c:	08006e7b 	.word	0x08006e7b
 8006340:	200051b0 	.word	0x200051b0

08006344 <stdio_exit_handler>:
 8006344:	4a02      	ldr	r2, [pc, #8]	; (8006350 <stdio_exit_handler+0xc>)
 8006346:	4903      	ldr	r1, [pc, #12]	; (8006354 <stdio_exit_handler+0x10>)
 8006348:	4803      	ldr	r0, [pc, #12]	; (8006358 <stdio_exit_handler+0x14>)
 800634a:	f000 b869 	b.w	8006420 <_fwalk_sglue>
 800634e:	bf00      	nop
 8006350:	20000020 	.word	0x20000020
 8006354:	08006d95 	.word	0x08006d95
 8006358:	2000002c 	.word	0x2000002c

0800635c <cleanup_stdio>:
 800635c:	6841      	ldr	r1, [r0, #4]
 800635e:	4b0c      	ldr	r3, [pc, #48]	; (8006390 <cleanup_stdio+0x34>)
 8006360:	4299      	cmp	r1, r3
 8006362:	b510      	push	{r4, lr}
 8006364:	4604      	mov	r4, r0
 8006366:	d001      	beq.n	800636c <cleanup_stdio+0x10>
 8006368:	f000 fd14 	bl	8006d94 <_fflush_r>
 800636c:	68a1      	ldr	r1, [r4, #8]
 800636e:	4b09      	ldr	r3, [pc, #36]	; (8006394 <cleanup_stdio+0x38>)
 8006370:	4299      	cmp	r1, r3
 8006372:	d002      	beq.n	800637a <cleanup_stdio+0x1e>
 8006374:	4620      	mov	r0, r4
 8006376:	f000 fd0d 	bl	8006d94 <_fflush_r>
 800637a:	68e1      	ldr	r1, [r4, #12]
 800637c:	4b06      	ldr	r3, [pc, #24]	; (8006398 <cleanup_stdio+0x3c>)
 800637e:	4299      	cmp	r1, r3
 8006380:	d004      	beq.n	800638c <cleanup_stdio+0x30>
 8006382:	4620      	mov	r0, r4
 8006384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006388:	f000 bd04 	b.w	8006d94 <_fflush_r>
 800638c:	bd10      	pop	{r4, pc}
 800638e:	bf00      	nop
 8006390:	200051b0 	.word	0x200051b0
 8006394:	20005218 	.word	0x20005218
 8006398:	20005280 	.word	0x20005280

0800639c <global_stdio_init.part.0>:
 800639c:	b510      	push	{r4, lr}
 800639e:	4b0b      	ldr	r3, [pc, #44]	; (80063cc <global_stdio_init.part.0+0x30>)
 80063a0:	4c0b      	ldr	r4, [pc, #44]	; (80063d0 <global_stdio_init.part.0+0x34>)
 80063a2:	4a0c      	ldr	r2, [pc, #48]	; (80063d4 <global_stdio_init.part.0+0x38>)
 80063a4:	601a      	str	r2, [r3, #0]
 80063a6:	4620      	mov	r0, r4
 80063a8:	2200      	movs	r2, #0
 80063aa:	2104      	movs	r1, #4
 80063ac:	f7ff ff94 	bl	80062d8 <std>
 80063b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80063b4:	2201      	movs	r2, #1
 80063b6:	2109      	movs	r1, #9
 80063b8:	f7ff ff8e 	bl	80062d8 <std>
 80063bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80063c0:	2202      	movs	r2, #2
 80063c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063c6:	2112      	movs	r1, #18
 80063c8:	f7ff bf86 	b.w	80062d8 <std>
 80063cc:	200052e8 	.word	0x200052e8
 80063d0:	200051b0 	.word	0x200051b0
 80063d4:	08006345 	.word	0x08006345

080063d8 <__sfp_lock_acquire>:
 80063d8:	4801      	ldr	r0, [pc, #4]	; (80063e0 <__sfp_lock_acquire+0x8>)
 80063da:	f000 b8e0 	b.w	800659e <__retarget_lock_acquire_recursive>
 80063de:	bf00      	nop
 80063e0:	200052ed 	.word	0x200052ed

080063e4 <__sfp_lock_release>:
 80063e4:	4801      	ldr	r0, [pc, #4]	; (80063ec <__sfp_lock_release+0x8>)
 80063e6:	f000 b8db 	b.w	80065a0 <__retarget_lock_release_recursive>
 80063ea:	bf00      	nop
 80063ec:	200052ed 	.word	0x200052ed

080063f0 <__sinit>:
 80063f0:	b510      	push	{r4, lr}
 80063f2:	4604      	mov	r4, r0
 80063f4:	f7ff fff0 	bl	80063d8 <__sfp_lock_acquire>
 80063f8:	6a23      	ldr	r3, [r4, #32]
 80063fa:	b11b      	cbz	r3, 8006404 <__sinit+0x14>
 80063fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006400:	f7ff bff0 	b.w	80063e4 <__sfp_lock_release>
 8006404:	4b04      	ldr	r3, [pc, #16]	; (8006418 <__sinit+0x28>)
 8006406:	6223      	str	r3, [r4, #32]
 8006408:	4b04      	ldr	r3, [pc, #16]	; (800641c <__sinit+0x2c>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1f5      	bne.n	80063fc <__sinit+0xc>
 8006410:	f7ff ffc4 	bl	800639c <global_stdio_init.part.0>
 8006414:	e7f2      	b.n	80063fc <__sinit+0xc>
 8006416:	bf00      	nop
 8006418:	0800635d 	.word	0x0800635d
 800641c:	200052e8 	.word	0x200052e8

08006420 <_fwalk_sglue>:
 8006420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006424:	4607      	mov	r7, r0
 8006426:	4688      	mov	r8, r1
 8006428:	4614      	mov	r4, r2
 800642a:	2600      	movs	r6, #0
 800642c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006430:	f1b9 0901 	subs.w	r9, r9, #1
 8006434:	d505      	bpl.n	8006442 <_fwalk_sglue+0x22>
 8006436:	6824      	ldr	r4, [r4, #0]
 8006438:	2c00      	cmp	r4, #0
 800643a:	d1f7      	bne.n	800642c <_fwalk_sglue+0xc>
 800643c:	4630      	mov	r0, r6
 800643e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006442:	89ab      	ldrh	r3, [r5, #12]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d907      	bls.n	8006458 <_fwalk_sglue+0x38>
 8006448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800644c:	3301      	adds	r3, #1
 800644e:	d003      	beq.n	8006458 <_fwalk_sglue+0x38>
 8006450:	4629      	mov	r1, r5
 8006452:	4638      	mov	r0, r7
 8006454:	47c0      	blx	r8
 8006456:	4306      	orrs	r6, r0
 8006458:	3568      	adds	r5, #104	; 0x68
 800645a:	e7e9      	b.n	8006430 <_fwalk_sglue+0x10>

0800645c <iprintf>:
 800645c:	b40f      	push	{r0, r1, r2, r3}
 800645e:	b507      	push	{r0, r1, r2, lr}
 8006460:	4906      	ldr	r1, [pc, #24]	; (800647c <iprintf+0x20>)
 8006462:	ab04      	add	r3, sp, #16
 8006464:	6808      	ldr	r0, [r1, #0]
 8006466:	f853 2b04 	ldr.w	r2, [r3], #4
 800646a:	6881      	ldr	r1, [r0, #8]
 800646c:	9301      	str	r3, [sp, #4]
 800646e:	f000 f8c1 	bl	80065f4 <_vfiprintf_r>
 8006472:	b003      	add	sp, #12
 8006474:	f85d eb04 	ldr.w	lr, [sp], #4
 8006478:	b004      	add	sp, #16
 800647a:	4770      	bx	lr
 800647c:	20000078 	.word	0x20000078

08006480 <_puts_r>:
 8006480:	6a03      	ldr	r3, [r0, #32]
 8006482:	b570      	push	{r4, r5, r6, lr}
 8006484:	6884      	ldr	r4, [r0, #8]
 8006486:	4605      	mov	r5, r0
 8006488:	460e      	mov	r6, r1
 800648a:	b90b      	cbnz	r3, 8006490 <_puts_r+0x10>
 800648c:	f7ff ffb0 	bl	80063f0 <__sinit>
 8006490:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006492:	07db      	lsls	r3, r3, #31
 8006494:	d405      	bmi.n	80064a2 <_puts_r+0x22>
 8006496:	89a3      	ldrh	r3, [r4, #12]
 8006498:	0598      	lsls	r0, r3, #22
 800649a:	d402      	bmi.n	80064a2 <_puts_r+0x22>
 800649c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800649e:	f000 f87e 	bl	800659e <__retarget_lock_acquire_recursive>
 80064a2:	89a3      	ldrh	r3, [r4, #12]
 80064a4:	0719      	lsls	r1, r3, #28
 80064a6:	d513      	bpl.n	80064d0 <_puts_r+0x50>
 80064a8:	6923      	ldr	r3, [r4, #16]
 80064aa:	b18b      	cbz	r3, 80064d0 <_puts_r+0x50>
 80064ac:	3e01      	subs	r6, #1
 80064ae:	68a3      	ldr	r3, [r4, #8]
 80064b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80064b4:	3b01      	subs	r3, #1
 80064b6:	60a3      	str	r3, [r4, #8]
 80064b8:	b9e9      	cbnz	r1, 80064f6 <_puts_r+0x76>
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	da2e      	bge.n	800651c <_puts_r+0x9c>
 80064be:	4622      	mov	r2, r4
 80064c0:	210a      	movs	r1, #10
 80064c2:	4628      	mov	r0, r5
 80064c4:	f000 fcdd 	bl	8006e82 <__swbuf_r>
 80064c8:	3001      	adds	r0, #1
 80064ca:	d007      	beq.n	80064dc <_puts_r+0x5c>
 80064cc:	250a      	movs	r5, #10
 80064ce:	e007      	b.n	80064e0 <_puts_r+0x60>
 80064d0:	4621      	mov	r1, r4
 80064d2:	4628      	mov	r0, r5
 80064d4:	f000 fd12 	bl	8006efc <__swsetup_r>
 80064d8:	2800      	cmp	r0, #0
 80064da:	d0e7      	beq.n	80064ac <_puts_r+0x2c>
 80064dc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80064e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064e2:	07da      	lsls	r2, r3, #31
 80064e4:	d405      	bmi.n	80064f2 <_puts_r+0x72>
 80064e6:	89a3      	ldrh	r3, [r4, #12]
 80064e8:	059b      	lsls	r3, r3, #22
 80064ea:	d402      	bmi.n	80064f2 <_puts_r+0x72>
 80064ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064ee:	f000 f857 	bl	80065a0 <__retarget_lock_release_recursive>
 80064f2:	4628      	mov	r0, r5
 80064f4:	bd70      	pop	{r4, r5, r6, pc}
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	da04      	bge.n	8006504 <_puts_r+0x84>
 80064fa:	69a2      	ldr	r2, [r4, #24]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	dc06      	bgt.n	800650e <_puts_r+0x8e>
 8006500:	290a      	cmp	r1, #10
 8006502:	d004      	beq.n	800650e <_puts_r+0x8e>
 8006504:	6823      	ldr	r3, [r4, #0]
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	6022      	str	r2, [r4, #0]
 800650a:	7019      	strb	r1, [r3, #0]
 800650c:	e7cf      	b.n	80064ae <_puts_r+0x2e>
 800650e:	4622      	mov	r2, r4
 8006510:	4628      	mov	r0, r5
 8006512:	f000 fcb6 	bl	8006e82 <__swbuf_r>
 8006516:	3001      	adds	r0, #1
 8006518:	d1c9      	bne.n	80064ae <_puts_r+0x2e>
 800651a:	e7df      	b.n	80064dc <_puts_r+0x5c>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	250a      	movs	r5, #10
 8006520:	1c5a      	adds	r2, r3, #1
 8006522:	6022      	str	r2, [r4, #0]
 8006524:	701d      	strb	r5, [r3, #0]
 8006526:	e7db      	b.n	80064e0 <_puts_r+0x60>

08006528 <puts>:
 8006528:	4b02      	ldr	r3, [pc, #8]	; (8006534 <puts+0xc>)
 800652a:	4601      	mov	r1, r0
 800652c:	6818      	ldr	r0, [r3, #0]
 800652e:	f7ff bfa7 	b.w	8006480 <_puts_r>
 8006532:	bf00      	nop
 8006534:	20000078 	.word	0x20000078

08006538 <memset>:
 8006538:	4402      	add	r2, r0
 800653a:	4603      	mov	r3, r0
 800653c:	4293      	cmp	r3, r2
 800653e:	d100      	bne.n	8006542 <memset+0xa>
 8006540:	4770      	bx	lr
 8006542:	f803 1b01 	strb.w	r1, [r3], #1
 8006546:	e7f9      	b.n	800653c <memset+0x4>

08006548 <__errno>:
 8006548:	4b01      	ldr	r3, [pc, #4]	; (8006550 <__errno+0x8>)
 800654a:	6818      	ldr	r0, [r3, #0]
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	20000078 	.word	0x20000078

08006554 <__libc_init_array>:
 8006554:	b570      	push	{r4, r5, r6, lr}
 8006556:	4d0d      	ldr	r5, [pc, #52]	; (800658c <__libc_init_array+0x38>)
 8006558:	4c0d      	ldr	r4, [pc, #52]	; (8006590 <__libc_init_array+0x3c>)
 800655a:	1b64      	subs	r4, r4, r5
 800655c:	10a4      	asrs	r4, r4, #2
 800655e:	2600      	movs	r6, #0
 8006560:	42a6      	cmp	r6, r4
 8006562:	d109      	bne.n	8006578 <__libc_init_array+0x24>
 8006564:	4d0b      	ldr	r5, [pc, #44]	; (8006594 <__libc_init_array+0x40>)
 8006566:	4c0c      	ldr	r4, [pc, #48]	; (8006598 <__libc_init_array+0x44>)
 8006568:	f000 ff94 	bl	8007494 <_init>
 800656c:	1b64      	subs	r4, r4, r5
 800656e:	10a4      	asrs	r4, r4, #2
 8006570:	2600      	movs	r6, #0
 8006572:	42a6      	cmp	r6, r4
 8006574:	d105      	bne.n	8006582 <__libc_init_array+0x2e>
 8006576:	bd70      	pop	{r4, r5, r6, pc}
 8006578:	f855 3b04 	ldr.w	r3, [r5], #4
 800657c:	4798      	blx	r3
 800657e:	3601      	adds	r6, #1
 8006580:	e7ee      	b.n	8006560 <__libc_init_array+0xc>
 8006582:	f855 3b04 	ldr.w	r3, [r5], #4
 8006586:	4798      	blx	r3
 8006588:	3601      	adds	r6, #1
 800658a:	e7f2      	b.n	8006572 <__libc_init_array+0x1e>
 800658c:	08007854 	.word	0x08007854
 8006590:	08007854 	.word	0x08007854
 8006594:	08007854 	.word	0x08007854
 8006598:	08007858 	.word	0x08007858

0800659c <__retarget_lock_init_recursive>:
 800659c:	4770      	bx	lr

0800659e <__retarget_lock_acquire_recursive>:
 800659e:	4770      	bx	lr

080065a0 <__retarget_lock_release_recursive>:
 80065a0:	4770      	bx	lr

080065a2 <__sfputc_r>:
 80065a2:	6893      	ldr	r3, [r2, #8]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	b410      	push	{r4}
 80065aa:	6093      	str	r3, [r2, #8]
 80065ac:	da08      	bge.n	80065c0 <__sfputc_r+0x1e>
 80065ae:	6994      	ldr	r4, [r2, #24]
 80065b0:	42a3      	cmp	r3, r4
 80065b2:	db01      	blt.n	80065b8 <__sfputc_r+0x16>
 80065b4:	290a      	cmp	r1, #10
 80065b6:	d103      	bne.n	80065c0 <__sfputc_r+0x1e>
 80065b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065bc:	f000 bc61 	b.w	8006e82 <__swbuf_r>
 80065c0:	6813      	ldr	r3, [r2, #0]
 80065c2:	1c58      	adds	r0, r3, #1
 80065c4:	6010      	str	r0, [r2, #0]
 80065c6:	7019      	strb	r1, [r3, #0]
 80065c8:	4608      	mov	r0, r1
 80065ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <__sfputs_r>:
 80065d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065d2:	4606      	mov	r6, r0
 80065d4:	460f      	mov	r7, r1
 80065d6:	4614      	mov	r4, r2
 80065d8:	18d5      	adds	r5, r2, r3
 80065da:	42ac      	cmp	r4, r5
 80065dc:	d101      	bne.n	80065e2 <__sfputs_r+0x12>
 80065de:	2000      	movs	r0, #0
 80065e0:	e007      	b.n	80065f2 <__sfputs_r+0x22>
 80065e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065e6:	463a      	mov	r2, r7
 80065e8:	4630      	mov	r0, r6
 80065ea:	f7ff ffda 	bl	80065a2 <__sfputc_r>
 80065ee:	1c43      	adds	r3, r0, #1
 80065f0:	d1f3      	bne.n	80065da <__sfputs_r+0xa>
 80065f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080065f4 <_vfiprintf_r>:
 80065f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f8:	460d      	mov	r5, r1
 80065fa:	b09d      	sub	sp, #116	; 0x74
 80065fc:	4614      	mov	r4, r2
 80065fe:	4698      	mov	r8, r3
 8006600:	4606      	mov	r6, r0
 8006602:	b118      	cbz	r0, 800660c <_vfiprintf_r+0x18>
 8006604:	6a03      	ldr	r3, [r0, #32]
 8006606:	b90b      	cbnz	r3, 800660c <_vfiprintf_r+0x18>
 8006608:	f7ff fef2 	bl	80063f0 <__sinit>
 800660c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800660e:	07d9      	lsls	r1, r3, #31
 8006610:	d405      	bmi.n	800661e <_vfiprintf_r+0x2a>
 8006612:	89ab      	ldrh	r3, [r5, #12]
 8006614:	059a      	lsls	r2, r3, #22
 8006616:	d402      	bmi.n	800661e <_vfiprintf_r+0x2a>
 8006618:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800661a:	f7ff ffc0 	bl	800659e <__retarget_lock_acquire_recursive>
 800661e:	89ab      	ldrh	r3, [r5, #12]
 8006620:	071b      	lsls	r3, r3, #28
 8006622:	d501      	bpl.n	8006628 <_vfiprintf_r+0x34>
 8006624:	692b      	ldr	r3, [r5, #16]
 8006626:	b99b      	cbnz	r3, 8006650 <_vfiprintf_r+0x5c>
 8006628:	4629      	mov	r1, r5
 800662a:	4630      	mov	r0, r6
 800662c:	f000 fc66 	bl	8006efc <__swsetup_r>
 8006630:	b170      	cbz	r0, 8006650 <_vfiprintf_r+0x5c>
 8006632:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006634:	07dc      	lsls	r4, r3, #31
 8006636:	d504      	bpl.n	8006642 <_vfiprintf_r+0x4e>
 8006638:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800663c:	b01d      	add	sp, #116	; 0x74
 800663e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006642:	89ab      	ldrh	r3, [r5, #12]
 8006644:	0598      	lsls	r0, r3, #22
 8006646:	d4f7      	bmi.n	8006638 <_vfiprintf_r+0x44>
 8006648:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800664a:	f7ff ffa9 	bl	80065a0 <__retarget_lock_release_recursive>
 800664e:	e7f3      	b.n	8006638 <_vfiprintf_r+0x44>
 8006650:	2300      	movs	r3, #0
 8006652:	9309      	str	r3, [sp, #36]	; 0x24
 8006654:	2320      	movs	r3, #32
 8006656:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800665a:	f8cd 800c 	str.w	r8, [sp, #12]
 800665e:	2330      	movs	r3, #48	; 0x30
 8006660:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006814 <_vfiprintf_r+0x220>
 8006664:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006668:	f04f 0901 	mov.w	r9, #1
 800666c:	4623      	mov	r3, r4
 800666e:	469a      	mov	sl, r3
 8006670:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006674:	b10a      	cbz	r2, 800667a <_vfiprintf_r+0x86>
 8006676:	2a25      	cmp	r2, #37	; 0x25
 8006678:	d1f9      	bne.n	800666e <_vfiprintf_r+0x7a>
 800667a:	ebba 0b04 	subs.w	fp, sl, r4
 800667e:	d00b      	beq.n	8006698 <_vfiprintf_r+0xa4>
 8006680:	465b      	mov	r3, fp
 8006682:	4622      	mov	r2, r4
 8006684:	4629      	mov	r1, r5
 8006686:	4630      	mov	r0, r6
 8006688:	f7ff ffa2 	bl	80065d0 <__sfputs_r>
 800668c:	3001      	adds	r0, #1
 800668e:	f000 80a9 	beq.w	80067e4 <_vfiprintf_r+0x1f0>
 8006692:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006694:	445a      	add	r2, fp
 8006696:	9209      	str	r2, [sp, #36]	; 0x24
 8006698:	f89a 3000 	ldrb.w	r3, [sl]
 800669c:	2b00      	cmp	r3, #0
 800669e:	f000 80a1 	beq.w	80067e4 <_vfiprintf_r+0x1f0>
 80066a2:	2300      	movs	r3, #0
 80066a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066ac:	f10a 0a01 	add.w	sl, sl, #1
 80066b0:	9304      	str	r3, [sp, #16]
 80066b2:	9307      	str	r3, [sp, #28]
 80066b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80066b8:	931a      	str	r3, [sp, #104]	; 0x68
 80066ba:	4654      	mov	r4, sl
 80066bc:	2205      	movs	r2, #5
 80066be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066c2:	4854      	ldr	r0, [pc, #336]	; (8006814 <_vfiprintf_r+0x220>)
 80066c4:	f7f9 fdac 	bl	8000220 <memchr>
 80066c8:	9a04      	ldr	r2, [sp, #16]
 80066ca:	b9d8      	cbnz	r0, 8006704 <_vfiprintf_r+0x110>
 80066cc:	06d1      	lsls	r1, r2, #27
 80066ce:	bf44      	itt	mi
 80066d0:	2320      	movmi	r3, #32
 80066d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80066d6:	0713      	lsls	r3, r2, #28
 80066d8:	bf44      	itt	mi
 80066da:	232b      	movmi	r3, #43	; 0x2b
 80066dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80066e0:	f89a 3000 	ldrb.w	r3, [sl]
 80066e4:	2b2a      	cmp	r3, #42	; 0x2a
 80066e6:	d015      	beq.n	8006714 <_vfiprintf_r+0x120>
 80066e8:	9a07      	ldr	r2, [sp, #28]
 80066ea:	4654      	mov	r4, sl
 80066ec:	2000      	movs	r0, #0
 80066ee:	f04f 0c0a 	mov.w	ip, #10
 80066f2:	4621      	mov	r1, r4
 80066f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066f8:	3b30      	subs	r3, #48	; 0x30
 80066fa:	2b09      	cmp	r3, #9
 80066fc:	d94d      	bls.n	800679a <_vfiprintf_r+0x1a6>
 80066fe:	b1b0      	cbz	r0, 800672e <_vfiprintf_r+0x13a>
 8006700:	9207      	str	r2, [sp, #28]
 8006702:	e014      	b.n	800672e <_vfiprintf_r+0x13a>
 8006704:	eba0 0308 	sub.w	r3, r0, r8
 8006708:	fa09 f303 	lsl.w	r3, r9, r3
 800670c:	4313      	orrs	r3, r2
 800670e:	9304      	str	r3, [sp, #16]
 8006710:	46a2      	mov	sl, r4
 8006712:	e7d2      	b.n	80066ba <_vfiprintf_r+0xc6>
 8006714:	9b03      	ldr	r3, [sp, #12]
 8006716:	1d19      	adds	r1, r3, #4
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	9103      	str	r1, [sp, #12]
 800671c:	2b00      	cmp	r3, #0
 800671e:	bfbb      	ittet	lt
 8006720:	425b      	neglt	r3, r3
 8006722:	f042 0202 	orrlt.w	r2, r2, #2
 8006726:	9307      	strge	r3, [sp, #28]
 8006728:	9307      	strlt	r3, [sp, #28]
 800672a:	bfb8      	it	lt
 800672c:	9204      	strlt	r2, [sp, #16]
 800672e:	7823      	ldrb	r3, [r4, #0]
 8006730:	2b2e      	cmp	r3, #46	; 0x2e
 8006732:	d10c      	bne.n	800674e <_vfiprintf_r+0x15a>
 8006734:	7863      	ldrb	r3, [r4, #1]
 8006736:	2b2a      	cmp	r3, #42	; 0x2a
 8006738:	d134      	bne.n	80067a4 <_vfiprintf_r+0x1b0>
 800673a:	9b03      	ldr	r3, [sp, #12]
 800673c:	1d1a      	adds	r2, r3, #4
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	9203      	str	r2, [sp, #12]
 8006742:	2b00      	cmp	r3, #0
 8006744:	bfb8      	it	lt
 8006746:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800674a:	3402      	adds	r4, #2
 800674c:	9305      	str	r3, [sp, #20]
 800674e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006824 <_vfiprintf_r+0x230>
 8006752:	7821      	ldrb	r1, [r4, #0]
 8006754:	2203      	movs	r2, #3
 8006756:	4650      	mov	r0, sl
 8006758:	f7f9 fd62 	bl	8000220 <memchr>
 800675c:	b138      	cbz	r0, 800676e <_vfiprintf_r+0x17a>
 800675e:	9b04      	ldr	r3, [sp, #16]
 8006760:	eba0 000a 	sub.w	r0, r0, sl
 8006764:	2240      	movs	r2, #64	; 0x40
 8006766:	4082      	lsls	r2, r0
 8006768:	4313      	orrs	r3, r2
 800676a:	3401      	adds	r4, #1
 800676c:	9304      	str	r3, [sp, #16]
 800676e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006772:	4829      	ldr	r0, [pc, #164]	; (8006818 <_vfiprintf_r+0x224>)
 8006774:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006778:	2206      	movs	r2, #6
 800677a:	f7f9 fd51 	bl	8000220 <memchr>
 800677e:	2800      	cmp	r0, #0
 8006780:	d03f      	beq.n	8006802 <_vfiprintf_r+0x20e>
 8006782:	4b26      	ldr	r3, [pc, #152]	; (800681c <_vfiprintf_r+0x228>)
 8006784:	bb1b      	cbnz	r3, 80067ce <_vfiprintf_r+0x1da>
 8006786:	9b03      	ldr	r3, [sp, #12]
 8006788:	3307      	adds	r3, #7
 800678a:	f023 0307 	bic.w	r3, r3, #7
 800678e:	3308      	adds	r3, #8
 8006790:	9303      	str	r3, [sp, #12]
 8006792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006794:	443b      	add	r3, r7
 8006796:	9309      	str	r3, [sp, #36]	; 0x24
 8006798:	e768      	b.n	800666c <_vfiprintf_r+0x78>
 800679a:	fb0c 3202 	mla	r2, ip, r2, r3
 800679e:	460c      	mov	r4, r1
 80067a0:	2001      	movs	r0, #1
 80067a2:	e7a6      	b.n	80066f2 <_vfiprintf_r+0xfe>
 80067a4:	2300      	movs	r3, #0
 80067a6:	3401      	adds	r4, #1
 80067a8:	9305      	str	r3, [sp, #20]
 80067aa:	4619      	mov	r1, r3
 80067ac:	f04f 0c0a 	mov.w	ip, #10
 80067b0:	4620      	mov	r0, r4
 80067b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067b6:	3a30      	subs	r2, #48	; 0x30
 80067b8:	2a09      	cmp	r2, #9
 80067ba:	d903      	bls.n	80067c4 <_vfiprintf_r+0x1d0>
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d0c6      	beq.n	800674e <_vfiprintf_r+0x15a>
 80067c0:	9105      	str	r1, [sp, #20]
 80067c2:	e7c4      	b.n	800674e <_vfiprintf_r+0x15a>
 80067c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80067c8:	4604      	mov	r4, r0
 80067ca:	2301      	movs	r3, #1
 80067cc:	e7f0      	b.n	80067b0 <_vfiprintf_r+0x1bc>
 80067ce:	ab03      	add	r3, sp, #12
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	462a      	mov	r2, r5
 80067d4:	4b12      	ldr	r3, [pc, #72]	; (8006820 <_vfiprintf_r+0x22c>)
 80067d6:	a904      	add	r1, sp, #16
 80067d8:	4630      	mov	r0, r6
 80067da:	f3af 8000 	nop.w
 80067de:	4607      	mov	r7, r0
 80067e0:	1c78      	adds	r0, r7, #1
 80067e2:	d1d6      	bne.n	8006792 <_vfiprintf_r+0x19e>
 80067e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80067e6:	07d9      	lsls	r1, r3, #31
 80067e8:	d405      	bmi.n	80067f6 <_vfiprintf_r+0x202>
 80067ea:	89ab      	ldrh	r3, [r5, #12]
 80067ec:	059a      	lsls	r2, r3, #22
 80067ee:	d402      	bmi.n	80067f6 <_vfiprintf_r+0x202>
 80067f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067f2:	f7ff fed5 	bl	80065a0 <__retarget_lock_release_recursive>
 80067f6:	89ab      	ldrh	r3, [r5, #12]
 80067f8:	065b      	lsls	r3, r3, #25
 80067fa:	f53f af1d 	bmi.w	8006638 <_vfiprintf_r+0x44>
 80067fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006800:	e71c      	b.n	800663c <_vfiprintf_r+0x48>
 8006802:	ab03      	add	r3, sp, #12
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	462a      	mov	r2, r5
 8006808:	4b05      	ldr	r3, [pc, #20]	; (8006820 <_vfiprintf_r+0x22c>)
 800680a:	a904      	add	r1, sp, #16
 800680c:	4630      	mov	r0, r6
 800680e:	f000 f919 	bl	8006a44 <_printf_i>
 8006812:	e7e4      	b.n	80067de <_vfiprintf_r+0x1ea>
 8006814:	08007818 	.word	0x08007818
 8006818:	08007822 	.word	0x08007822
 800681c:	00000000 	.word	0x00000000
 8006820:	080065d1 	.word	0x080065d1
 8006824:	0800781e 	.word	0x0800781e

08006828 <sbrk_aligned>:
 8006828:	b570      	push	{r4, r5, r6, lr}
 800682a:	4e0e      	ldr	r6, [pc, #56]	; (8006864 <sbrk_aligned+0x3c>)
 800682c:	460c      	mov	r4, r1
 800682e:	6831      	ldr	r1, [r6, #0]
 8006830:	4605      	mov	r5, r0
 8006832:	b911      	cbnz	r1, 800683a <sbrk_aligned+0x12>
 8006834:	f000 fc72 	bl	800711c <_sbrk_r>
 8006838:	6030      	str	r0, [r6, #0]
 800683a:	4621      	mov	r1, r4
 800683c:	4628      	mov	r0, r5
 800683e:	f000 fc6d 	bl	800711c <_sbrk_r>
 8006842:	1c43      	adds	r3, r0, #1
 8006844:	d00a      	beq.n	800685c <sbrk_aligned+0x34>
 8006846:	1cc4      	adds	r4, r0, #3
 8006848:	f024 0403 	bic.w	r4, r4, #3
 800684c:	42a0      	cmp	r0, r4
 800684e:	d007      	beq.n	8006860 <sbrk_aligned+0x38>
 8006850:	1a21      	subs	r1, r4, r0
 8006852:	4628      	mov	r0, r5
 8006854:	f000 fc62 	bl	800711c <_sbrk_r>
 8006858:	3001      	adds	r0, #1
 800685a:	d101      	bne.n	8006860 <sbrk_aligned+0x38>
 800685c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006860:	4620      	mov	r0, r4
 8006862:	bd70      	pop	{r4, r5, r6, pc}
 8006864:	200052f4 	.word	0x200052f4

08006868 <_malloc_r>:
 8006868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800686c:	1ccd      	adds	r5, r1, #3
 800686e:	f025 0503 	bic.w	r5, r5, #3
 8006872:	3508      	adds	r5, #8
 8006874:	2d0c      	cmp	r5, #12
 8006876:	bf38      	it	cc
 8006878:	250c      	movcc	r5, #12
 800687a:	2d00      	cmp	r5, #0
 800687c:	4607      	mov	r7, r0
 800687e:	db01      	blt.n	8006884 <_malloc_r+0x1c>
 8006880:	42a9      	cmp	r1, r5
 8006882:	d905      	bls.n	8006890 <_malloc_r+0x28>
 8006884:	230c      	movs	r3, #12
 8006886:	603b      	str	r3, [r7, #0]
 8006888:	2600      	movs	r6, #0
 800688a:	4630      	mov	r0, r6
 800688c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006890:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006964 <_malloc_r+0xfc>
 8006894:	f000 faa6 	bl	8006de4 <__malloc_lock>
 8006898:	f8d8 3000 	ldr.w	r3, [r8]
 800689c:	461c      	mov	r4, r3
 800689e:	bb5c      	cbnz	r4, 80068f8 <_malloc_r+0x90>
 80068a0:	4629      	mov	r1, r5
 80068a2:	4638      	mov	r0, r7
 80068a4:	f7ff ffc0 	bl	8006828 <sbrk_aligned>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	4604      	mov	r4, r0
 80068ac:	d155      	bne.n	800695a <_malloc_r+0xf2>
 80068ae:	f8d8 4000 	ldr.w	r4, [r8]
 80068b2:	4626      	mov	r6, r4
 80068b4:	2e00      	cmp	r6, #0
 80068b6:	d145      	bne.n	8006944 <_malloc_r+0xdc>
 80068b8:	2c00      	cmp	r4, #0
 80068ba:	d048      	beq.n	800694e <_malloc_r+0xe6>
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	4631      	mov	r1, r6
 80068c0:	4638      	mov	r0, r7
 80068c2:	eb04 0903 	add.w	r9, r4, r3
 80068c6:	f000 fc29 	bl	800711c <_sbrk_r>
 80068ca:	4581      	cmp	r9, r0
 80068cc:	d13f      	bne.n	800694e <_malloc_r+0xe6>
 80068ce:	6821      	ldr	r1, [r4, #0]
 80068d0:	1a6d      	subs	r5, r5, r1
 80068d2:	4629      	mov	r1, r5
 80068d4:	4638      	mov	r0, r7
 80068d6:	f7ff ffa7 	bl	8006828 <sbrk_aligned>
 80068da:	3001      	adds	r0, #1
 80068dc:	d037      	beq.n	800694e <_malloc_r+0xe6>
 80068de:	6823      	ldr	r3, [r4, #0]
 80068e0:	442b      	add	r3, r5
 80068e2:	6023      	str	r3, [r4, #0]
 80068e4:	f8d8 3000 	ldr.w	r3, [r8]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d038      	beq.n	800695e <_malloc_r+0xf6>
 80068ec:	685a      	ldr	r2, [r3, #4]
 80068ee:	42a2      	cmp	r2, r4
 80068f0:	d12b      	bne.n	800694a <_malloc_r+0xe2>
 80068f2:	2200      	movs	r2, #0
 80068f4:	605a      	str	r2, [r3, #4]
 80068f6:	e00f      	b.n	8006918 <_malloc_r+0xb0>
 80068f8:	6822      	ldr	r2, [r4, #0]
 80068fa:	1b52      	subs	r2, r2, r5
 80068fc:	d41f      	bmi.n	800693e <_malloc_r+0xd6>
 80068fe:	2a0b      	cmp	r2, #11
 8006900:	d917      	bls.n	8006932 <_malloc_r+0xca>
 8006902:	1961      	adds	r1, r4, r5
 8006904:	42a3      	cmp	r3, r4
 8006906:	6025      	str	r5, [r4, #0]
 8006908:	bf18      	it	ne
 800690a:	6059      	strne	r1, [r3, #4]
 800690c:	6863      	ldr	r3, [r4, #4]
 800690e:	bf08      	it	eq
 8006910:	f8c8 1000 	streq.w	r1, [r8]
 8006914:	5162      	str	r2, [r4, r5]
 8006916:	604b      	str	r3, [r1, #4]
 8006918:	4638      	mov	r0, r7
 800691a:	f104 060b 	add.w	r6, r4, #11
 800691e:	f000 fa67 	bl	8006df0 <__malloc_unlock>
 8006922:	f026 0607 	bic.w	r6, r6, #7
 8006926:	1d23      	adds	r3, r4, #4
 8006928:	1af2      	subs	r2, r6, r3
 800692a:	d0ae      	beq.n	800688a <_malloc_r+0x22>
 800692c:	1b9b      	subs	r3, r3, r6
 800692e:	50a3      	str	r3, [r4, r2]
 8006930:	e7ab      	b.n	800688a <_malloc_r+0x22>
 8006932:	42a3      	cmp	r3, r4
 8006934:	6862      	ldr	r2, [r4, #4]
 8006936:	d1dd      	bne.n	80068f4 <_malloc_r+0x8c>
 8006938:	f8c8 2000 	str.w	r2, [r8]
 800693c:	e7ec      	b.n	8006918 <_malloc_r+0xb0>
 800693e:	4623      	mov	r3, r4
 8006940:	6864      	ldr	r4, [r4, #4]
 8006942:	e7ac      	b.n	800689e <_malloc_r+0x36>
 8006944:	4634      	mov	r4, r6
 8006946:	6876      	ldr	r6, [r6, #4]
 8006948:	e7b4      	b.n	80068b4 <_malloc_r+0x4c>
 800694a:	4613      	mov	r3, r2
 800694c:	e7cc      	b.n	80068e8 <_malloc_r+0x80>
 800694e:	230c      	movs	r3, #12
 8006950:	603b      	str	r3, [r7, #0]
 8006952:	4638      	mov	r0, r7
 8006954:	f000 fa4c 	bl	8006df0 <__malloc_unlock>
 8006958:	e797      	b.n	800688a <_malloc_r+0x22>
 800695a:	6025      	str	r5, [r4, #0]
 800695c:	e7dc      	b.n	8006918 <_malloc_r+0xb0>
 800695e:	605b      	str	r3, [r3, #4]
 8006960:	deff      	udf	#255	; 0xff
 8006962:	bf00      	nop
 8006964:	200052f0 	.word	0x200052f0

08006968 <_printf_common>:
 8006968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800696c:	4616      	mov	r6, r2
 800696e:	4699      	mov	r9, r3
 8006970:	688a      	ldr	r2, [r1, #8]
 8006972:	690b      	ldr	r3, [r1, #16]
 8006974:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006978:	4293      	cmp	r3, r2
 800697a:	bfb8      	it	lt
 800697c:	4613      	movlt	r3, r2
 800697e:	6033      	str	r3, [r6, #0]
 8006980:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006984:	4607      	mov	r7, r0
 8006986:	460c      	mov	r4, r1
 8006988:	b10a      	cbz	r2, 800698e <_printf_common+0x26>
 800698a:	3301      	adds	r3, #1
 800698c:	6033      	str	r3, [r6, #0]
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	0699      	lsls	r1, r3, #26
 8006992:	bf42      	ittt	mi
 8006994:	6833      	ldrmi	r3, [r6, #0]
 8006996:	3302      	addmi	r3, #2
 8006998:	6033      	strmi	r3, [r6, #0]
 800699a:	6825      	ldr	r5, [r4, #0]
 800699c:	f015 0506 	ands.w	r5, r5, #6
 80069a0:	d106      	bne.n	80069b0 <_printf_common+0x48>
 80069a2:	f104 0a19 	add.w	sl, r4, #25
 80069a6:	68e3      	ldr	r3, [r4, #12]
 80069a8:	6832      	ldr	r2, [r6, #0]
 80069aa:	1a9b      	subs	r3, r3, r2
 80069ac:	42ab      	cmp	r3, r5
 80069ae:	dc26      	bgt.n	80069fe <_printf_common+0x96>
 80069b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80069b4:	1e13      	subs	r3, r2, #0
 80069b6:	6822      	ldr	r2, [r4, #0]
 80069b8:	bf18      	it	ne
 80069ba:	2301      	movne	r3, #1
 80069bc:	0692      	lsls	r2, r2, #26
 80069be:	d42b      	bmi.n	8006a18 <_printf_common+0xb0>
 80069c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069c4:	4649      	mov	r1, r9
 80069c6:	4638      	mov	r0, r7
 80069c8:	47c0      	blx	r8
 80069ca:	3001      	adds	r0, #1
 80069cc:	d01e      	beq.n	8006a0c <_printf_common+0xa4>
 80069ce:	6823      	ldr	r3, [r4, #0]
 80069d0:	6922      	ldr	r2, [r4, #16]
 80069d2:	f003 0306 	and.w	r3, r3, #6
 80069d6:	2b04      	cmp	r3, #4
 80069d8:	bf02      	ittt	eq
 80069da:	68e5      	ldreq	r5, [r4, #12]
 80069dc:	6833      	ldreq	r3, [r6, #0]
 80069de:	1aed      	subeq	r5, r5, r3
 80069e0:	68a3      	ldr	r3, [r4, #8]
 80069e2:	bf0c      	ite	eq
 80069e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069e8:	2500      	movne	r5, #0
 80069ea:	4293      	cmp	r3, r2
 80069ec:	bfc4      	itt	gt
 80069ee:	1a9b      	subgt	r3, r3, r2
 80069f0:	18ed      	addgt	r5, r5, r3
 80069f2:	2600      	movs	r6, #0
 80069f4:	341a      	adds	r4, #26
 80069f6:	42b5      	cmp	r5, r6
 80069f8:	d11a      	bne.n	8006a30 <_printf_common+0xc8>
 80069fa:	2000      	movs	r0, #0
 80069fc:	e008      	b.n	8006a10 <_printf_common+0xa8>
 80069fe:	2301      	movs	r3, #1
 8006a00:	4652      	mov	r2, sl
 8006a02:	4649      	mov	r1, r9
 8006a04:	4638      	mov	r0, r7
 8006a06:	47c0      	blx	r8
 8006a08:	3001      	adds	r0, #1
 8006a0a:	d103      	bne.n	8006a14 <_printf_common+0xac>
 8006a0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a14:	3501      	adds	r5, #1
 8006a16:	e7c6      	b.n	80069a6 <_printf_common+0x3e>
 8006a18:	18e1      	adds	r1, r4, r3
 8006a1a:	1c5a      	adds	r2, r3, #1
 8006a1c:	2030      	movs	r0, #48	; 0x30
 8006a1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a22:	4422      	add	r2, r4
 8006a24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a2c:	3302      	adds	r3, #2
 8006a2e:	e7c7      	b.n	80069c0 <_printf_common+0x58>
 8006a30:	2301      	movs	r3, #1
 8006a32:	4622      	mov	r2, r4
 8006a34:	4649      	mov	r1, r9
 8006a36:	4638      	mov	r0, r7
 8006a38:	47c0      	blx	r8
 8006a3a:	3001      	adds	r0, #1
 8006a3c:	d0e6      	beq.n	8006a0c <_printf_common+0xa4>
 8006a3e:	3601      	adds	r6, #1
 8006a40:	e7d9      	b.n	80069f6 <_printf_common+0x8e>
	...

08006a44 <_printf_i>:
 8006a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a48:	7e0f      	ldrb	r7, [r1, #24]
 8006a4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a4c:	2f78      	cmp	r7, #120	; 0x78
 8006a4e:	4691      	mov	r9, r2
 8006a50:	4680      	mov	r8, r0
 8006a52:	460c      	mov	r4, r1
 8006a54:	469a      	mov	sl, r3
 8006a56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a5a:	d807      	bhi.n	8006a6c <_printf_i+0x28>
 8006a5c:	2f62      	cmp	r7, #98	; 0x62
 8006a5e:	d80a      	bhi.n	8006a76 <_printf_i+0x32>
 8006a60:	2f00      	cmp	r7, #0
 8006a62:	f000 80d4 	beq.w	8006c0e <_printf_i+0x1ca>
 8006a66:	2f58      	cmp	r7, #88	; 0x58
 8006a68:	f000 80c0 	beq.w	8006bec <_printf_i+0x1a8>
 8006a6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a74:	e03a      	b.n	8006aec <_printf_i+0xa8>
 8006a76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a7a:	2b15      	cmp	r3, #21
 8006a7c:	d8f6      	bhi.n	8006a6c <_printf_i+0x28>
 8006a7e:	a101      	add	r1, pc, #4	; (adr r1, 8006a84 <_printf_i+0x40>)
 8006a80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a84:	08006add 	.word	0x08006add
 8006a88:	08006af1 	.word	0x08006af1
 8006a8c:	08006a6d 	.word	0x08006a6d
 8006a90:	08006a6d 	.word	0x08006a6d
 8006a94:	08006a6d 	.word	0x08006a6d
 8006a98:	08006a6d 	.word	0x08006a6d
 8006a9c:	08006af1 	.word	0x08006af1
 8006aa0:	08006a6d 	.word	0x08006a6d
 8006aa4:	08006a6d 	.word	0x08006a6d
 8006aa8:	08006a6d 	.word	0x08006a6d
 8006aac:	08006a6d 	.word	0x08006a6d
 8006ab0:	08006bf5 	.word	0x08006bf5
 8006ab4:	08006b1d 	.word	0x08006b1d
 8006ab8:	08006baf 	.word	0x08006baf
 8006abc:	08006a6d 	.word	0x08006a6d
 8006ac0:	08006a6d 	.word	0x08006a6d
 8006ac4:	08006c17 	.word	0x08006c17
 8006ac8:	08006a6d 	.word	0x08006a6d
 8006acc:	08006b1d 	.word	0x08006b1d
 8006ad0:	08006a6d 	.word	0x08006a6d
 8006ad4:	08006a6d 	.word	0x08006a6d
 8006ad8:	08006bb7 	.word	0x08006bb7
 8006adc:	682b      	ldr	r3, [r5, #0]
 8006ade:	1d1a      	adds	r2, r3, #4
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	602a      	str	r2, [r5, #0]
 8006ae4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ae8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006aec:	2301      	movs	r3, #1
 8006aee:	e09f      	b.n	8006c30 <_printf_i+0x1ec>
 8006af0:	6820      	ldr	r0, [r4, #0]
 8006af2:	682b      	ldr	r3, [r5, #0]
 8006af4:	0607      	lsls	r7, r0, #24
 8006af6:	f103 0104 	add.w	r1, r3, #4
 8006afa:	6029      	str	r1, [r5, #0]
 8006afc:	d501      	bpl.n	8006b02 <_printf_i+0xbe>
 8006afe:	681e      	ldr	r6, [r3, #0]
 8006b00:	e003      	b.n	8006b0a <_printf_i+0xc6>
 8006b02:	0646      	lsls	r6, r0, #25
 8006b04:	d5fb      	bpl.n	8006afe <_printf_i+0xba>
 8006b06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006b0a:	2e00      	cmp	r6, #0
 8006b0c:	da03      	bge.n	8006b16 <_printf_i+0xd2>
 8006b0e:	232d      	movs	r3, #45	; 0x2d
 8006b10:	4276      	negs	r6, r6
 8006b12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b16:	485a      	ldr	r0, [pc, #360]	; (8006c80 <_printf_i+0x23c>)
 8006b18:	230a      	movs	r3, #10
 8006b1a:	e012      	b.n	8006b42 <_printf_i+0xfe>
 8006b1c:	682b      	ldr	r3, [r5, #0]
 8006b1e:	6820      	ldr	r0, [r4, #0]
 8006b20:	1d19      	adds	r1, r3, #4
 8006b22:	6029      	str	r1, [r5, #0]
 8006b24:	0605      	lsls	r5, r0, #24
 8006b26:	d501      	bpl.n	8006b2c <_printf_i+0xe8>
 8006b28:	681e      	ldr	r6, [r3, #0]
 8006b2a:	e002      	b.n	8006b32 <_printf_i+0xee>
 8006b2c:	0641      	lsls	r1, r0, #25
 8006b2e:	d5fb      	bpl.n	8006b28 <_printf_i+0xe4>
 8006b30:	881e      	ldrh	r6, [r3, #0]
 8006b32:	4853      	ldr	r0, [pc, #332]	; (8006c80 <_printf_i+0x23c>)
 8006b34:	2f6f      	cmp	r7, #111	; 0x6f
 8006b36:	bf0c      	ite	eq
 8006b38:	2308      	moveq	r3, #8
 8006b3a:	230a      	movne	r3, #10
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b42:	6865      	ldr	r5, [r4, #4]
 8006b44:	60a5      	str	r5, [r4, #8]
 8006b46:	2d00      	cmp	r5, #0
 8006b48:	bfa2      	ittt	ge
 8006b4a:	6821      	ldrge	r1, [r4, #0]
 8006b4c:	f021 0104 	bicge.w	r1, r1, #4
 8006b50:	6021      	strge	r1, [r4, #0]
 8006b52:	b90e      	cbnz	r6, 8006b58 <_printf_i+0x114>
 8006b54:	2d00      	cmp	r5, #0
 8006b56:	d04b      	beq.n	8006bf0 <_printf_i+0x1ac>
 8006b58:	4615      	mov	r5, r2
 8006b5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b5e:	fb03 6711 	mls	r7, r3, r1, r6
 8006b62:	5dc7      	ldrb	r7, [r0, r7]
 8006b64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b68:	4637      	mov	r7, r6
 8006b6a:	42bb      	cmp	r3, r7
 8006b6c:	460e      	mov	r6, r1
 8006b6e:	d9f4      	bls.n	8006b5a <_printf_i+0x116>
 8006b70:	2b08      	cmp	r3, #8
 8006b72:	d10b      	bne.n	8006b8c <_printf_i+0x148>
 8006b74:	6823      	ldr	r3, [r4, #0]
 8006b76:	07de      	lsls	r6, r3, #31
 8006b78:	d508      	bpl.n	8006b8c <_printf_i+0x148>
 8006b7a:	6923      	ldr	r3, [r4, #16]
 8006b7c:	6861      	ldr	r1, [r4, #4]
 8006b7e:	4299      	cmp	r1, r3
 8006b80:	bfde      	ittt	le
 8006b82:	2330      	movle	r3, #48	; 0x30
 8006b84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b88:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006b8c:	1b52      	subs	r2, r2, r5
 8006b8e:	6122      	str	r2, [r4, #16]
 8006b90:	f8cd a000 	str.w	sl, [sp]
 8006b94:	464b      	mov	r3, r9
 8006b96:	aa03      	add	r2, sp, #12
 8006b98:	4621      	mov	r1, r4
 8006b9a:	4640      	mov	r0, r8
 8006b9c:	f7ff fee4 	bl	8006968 <_printf_common>
 8006ba0:	3001      	adds	r0, #1
 8006ba2:	d14a      	bne.n	8006c3a <_printf_i+0x1f6>
 8006ba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ba8:	b004      	add	sp, #16
 8006baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	f043 0320 	orr.w	r3, r3, #32
 8006bb4:	6023      	str	r3, [r4, #0]
 8006bb6:	4833      	ldr	r0, [pc, #204]	; (8006c84 <_printf_i+0x240>)
 8006bb8:	2778      	movs	r7, #120	; 0x78
 8006bba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	6829      	ldr	r1, [r5, #0]
 8006bc2:	061f      	lsls	r7, r3, #24
 8006bc4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006bc8:	d402      	bmi.n	8006bd0 <_printf_i+0x18c>
 8006bca:	065f      	lsls	r7, r3, #25
 8006bcc:	bf48      	it	mi
 8006bce:	b2b6      	uxthmi	r6, r6
 8006bd0:	07df      	lsls	r7, r3, #31
 8006bd2:	bf48      	it	mi
 8006bd4:	f043 0320 	orrmi.w	r3, r3, #32
 8006bd8:	6029      	str	r1, [r5, #0]
 8006bda:	bf48      	it	mi
 8006bdc:	6023      	strmi	r3, [r4, #0]
 8006bde:	b91e      	cbnz	r6, 8006be8 <_printf_i+0x1a4>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	f023 0320 	bic.w	r3, r3, #32
 8006be6:	6023      	str	r3, [r4, #0]
 8006be8:	2310      	movs	r3, #16
 8006bea:	e7a7      	b.n	8006b3c <_printf_i+0xf8>
 8006bec:	4824      	ldr	r0, [pc, #144]	; (8006c80 <_printf_i+0x23c>)
 8006bee:	e7e4      	b.n	8006bba <_printf_i+0x176>
 8006bf0:	4615      	mov	r5, r2
 8006bf2:	e7bd      	b.n	8006b70 <_printf_i+0x12c>
 8006bf4:	682b      	ldr	r3, [r5, #0]
 8006bf6:	6826      	ldr	r6, [r4, #0]
 8006bf8:	6961      	ldr	r1, [r4, #20]
 8006bfa:	1d18      	adds	r0, r3, #4
 8006bfc:	6028      	str	r0, [r5, #0]
 8006bfe:	0635      	lsls	r5, r6, #24
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	d501      	bpl.n	8006c08 <_printf_i+0x1c4>
 8006c04:	6019      	str	r1, [r3, #0]
 8006c06:	e002      	b.n	8006c0e <_printf_i+0x1ca>
 8006c08:	0670      	lsls	r0, r6, #25
 8006c0a:	d5fb      	bpl.n	8006c04 <_printf_i+0x1c0>
 8006c0c:	8019      	strh	r1, [r3, #0]
 8006c0e:	2300      	movs	r3, #0
 8006c10:	6123      	str	r3, [r4, #16]
 8006c12:	4615      	mov	r5, r2
 8006c14:	e7bc      	b.n	8006b90 <_printf_i+0x14c>
 8006c16:	682b      	ldr	r3, [r5, #0]
 8006c18:	1d1a      	adds	r2, r3, #4
 8006c1a:	602a      	str	r2, [r5, #0]
 8006c1c:	681d      	ldr	r5, [r3, #0]
 8006c1e:	6862      	ldr	r2, [r4, #4]
 8006c20:	2100      	movs	r1, #0
 8006c22:	4628      	mov	r0, r5
 8006c24:	f7f9 fafc 	bl	8000220 <memchr>
 8006c28:	b108      	cbz	r0, 8006c2e <_printf_i+0x1ea>
 8006c2a:	1b40      	subs	r0, r0, r5
 8006c2c:	6060      	str	r0, [r4, #4]
 8006c2e:	6863      	ldr	r3, [r4, #4]
 8006c30:	6123      	str	r3, [r4, #16]
 8006c32:	2300      	movs	r3, #0
 8006c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c38:	e7aa      	b.n	8006b90 <_printf_i+0x14c>
 8006c3a:	6923      	ldr	r3, [r4, #16]
 8006c3c:	462a      	mov	r2, r5
 8006c3e:	4649      	mov	r1, r9
 8006c40:	4640      	mov	r0, r8
 8006c42:	47d0      	blx	sl
 8006c44:	3001      	adds	r0, #1
 8006c46:	d0ad      	beq.n	8006ba4 <_printf_i+0x160>
 8006c48:	6823      	ldr	r3, [r4, #0]
 8006c4a:	079b      	lsls	r3, r3, #30
 8006c4c:	d413      	bmi.n	8006c76 <_printf_i+0x232>
 8006c4e:	68e0      	ldr	r0, [r4, #12]
 8006c50:	9b03      	ldr	r3, [sp, #12]
 8006c52:	4298      	cmp	r0, r3
 8006c54:	bfb8      	it	lt
 8006c56:	4618      	movlt	r0, r3
 8006c58:	e7a6      	b.n	8006ba8 <_printf_i+0x164>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	4632      	mov	r2, r6
 8006c5e:	4649      	mov	r1, r9
 8006c60:	4640      	mov	r0, r8
 8006c62:	47d0      	blx	sl
 8006c64:	3001      	adds	r0, #1
 8006c66:	d09d      	beq.n	8006ba4 <_printf_i+0x160>
 8006c68:	3501      	adds	r5, #1
 8006c6a:	68e3      	ldr	r3, [r4, #12]
 8006c6c:	9903      	ldr	r1, [sp, #12]
 8006c6e:	1a5b      	subs	r3, r3, r1
 8006c70:	42ab      	cmp	r3, r5
 8006c72:	dcf2      	bgt.n	8006c5a <_printf_i+0x216>
 8006c74:	e7eb      	b.n	8006c4e <_printf_i+0x20a>
 8006c76:	2500      	movs	r5, #0
 8006c78:	f104 0619 	add.w	r6, r4, #25
 8006c7c:	e7f5      	b.n	8006c6a <_printf_i+0x226>
 8006c7e:	bf00      	nop
 8006c80:	08007829 	.word	0x08007829
 8006c84:	0800783a 	.word	0x0800783a

08006c88 <__sflush_r>:
 8006c88:	898a      	ldrh	r2, [r1, #12]
 8006c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8e:	4605      	mov	r5, r0
 8006c90:	0710      	lsls	r0, r2, #28
 8006c92:	460c      	mov	r4, r1
 8006c94:	d458      	bmi.n	8006d48 <__sflush_r+0xc0>
 8006c96:	684b      	ldr	r3, [r1, #4]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	dc05      	bgt.n	8006ca8 <__sflush_r+0x20>
 8006c9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	dc02      	bgt.n	8006ca8 <__sflush_r+0x20>
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ca8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006caa:	2e00      	cmp	r6, #0
 8006cac:	d0f9      	beq.n	8006ca2 <__sflush_r+0x1a>
 8006cae:	2300      	movs	r3, #0
 8006cb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006cb4:	682f      	ldr	r7, [r5, #0]
 8006cb6:	6a21      	ldr	r1, [r4, #32]
 8006cb8:	602b      	str	r3, [r5, #0]
 8006cba:	d032      	beq.n	8006d22 <__sflush_r+0x9a>
 8006cbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cbe:	89a3      	ldrh	r3, [r4, #12]
 8006cc0:	075a      	lsls	r2, r3, #29
 8006cc2:	d505      	bpl.n	8006cd0 <__sflush_r+0x48>
 8006cc4:	6863      	ldr	r3, [r4, #4]
 8006cc6:	1ac0      	subs	r0, r0, r3
 8006cc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cca:	b10b      	cbz	r3, 8006cd0 <__sflush_r+0x48>
 8006ccc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006cce:	1ac0      	subs	r0, r0, r3
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cd6:	6a21      	ldr	r1, [r4, #32]
 8006cd8:	4628      	mov	r0, r5
 8006cda:	47b0      	blx	r6
 8006cdc:	1c43      	adds	r3, r0, #1
 8006cde:	89a3      	ldrh	r3, [r4, #12]
 8006ce0:	d106      	bne.n	8006cf0 <__sflush_r+0x68>
 8006ce2:	6829      	ldr	r1, [r5, #0]
 8006ce4:	291d      	cmp	r1, #29
 8006ce6:	d82b      	bhi.n	8006d40 <__sflush_r+0xb8>
 8006ce8:	4a29      	ldr	r2, [pc, #164]	; (8006d90 <__sflush_r+0x108>)
 8006cea:	410a      	asrs	r2, r1
 8006cec:	07d6      	lsls	r6, r2, #31
 8006cee:	d427      	bmi.n	8006d40 <__sflush_r+0xb8>
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	6062      	str	r2, [r4, #4]
 8006cf4:	04d9      	lsls	r1, r3, #19
 8006cf6:	6922      	ldr	r2, [r4, #16]
 8006cf8:	6022      	str	r2, [r4, #0]
 8006cfa:	d504      	bpl.n	8006d06 <__sflush_r+0x7e>
 8006cfc:	1c42      	adds	r2, r0, #1
 8006cfe:	d101      	bne.n	8006d04 <__sflush_r+0x7c>
 8006d00:	682b      	ldr	r3, [r5, #0]
 8006d02:	b903      	cbnz	r3, 8006d06 <__sflush_r+0x7e>
 8006d04:	6560      	str	r0, [r4, #84]	; 0x54
 8006d06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d08:	602f      	str	r7, [r5, #0]
 8006d0a:	2900      	cmp	r1, #0
 8006d0c:	d0c9      	beq.n	8006ca2 <__sflush_r+0x1a>
 8006d0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d12:	4299      	cmp	r1, r3
 8006d14:	d002      	beq.n	8006d1c <__sflush_r+0x94>
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 fa22 	bl	8007160 <_free_r>
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	6360      	str	r0, [r4, #52]	; 0x34
 8006d20:	e7c0      	b.n	8006ca4 <__sflush_r+0x1c>
 8006d22:	2301      	movs	r3, #1
 8006d24:	4628      	mov	r0, r5
 8006d26:	47b0      	blx	r6
 8006d28:	1c41      	adds	r1, r0, #1
 8006d2a:	d1c8      	bne.n	8006cbe <__sflush_r+0x36>
 8006d2c:	682b      	ldr	r3, [r5, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d0c5      	beq.n	8006cbe <__sflush_r+0x36>
 8006d32:	2b1d      	cmp	r3, #29
 8006d34:	d001      	beq.n	8006d3a <__sflush_r+0xb2>
 8006d36:	2b16      	cmp	r3, #22
 8006d38:	d101      	bne.n	8006d3e <__sflush_r+0xb6>
 8006d3a:	602f      	str	r7, [r5, #0]
 8006d3c:	e7b1      	b.n	8006ca2 <__sflush_r+0x1a>
 8006d3e:	89a3      	ldrh	r3, [r4, #12]
 8006d40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	e7ad      	b.n	8006ca4 <__sflush_r+0x1c>
 8006d48:	690f      	ldr	r7, [r1, #16]
 8006d4a:	2f00      	cmp	r7, #0
 8006d4c:	d0a9      	beq.n	8006ca2 <__sflush_r+0x1a>
 8006d4e:	0793      	lsls	r3, r2, #30
 8006d50:	680e      	ldr	r6, [r1, #0]
 8006d52:	bf08      	it	eq
 8006d54:	694b      	ldreq	r3, [r1, #20]
 8006d56:	600f      	str	r7, [r1, #0]
 8006d58:	bf18      	it	ne
 8006d5a:	2300      	movne	r3, #0
 8006d5c:	eba6 0807 	sub.w	r8, r6, r7
 8006d60:	608b      	str	r3, [r1, #8]
 8006d62:	f1b8 0f00 	cmp.w	r8, #0
 8006d66:	dd9c      	ble.n	8006ca2 <__sflush_r+0x1a>
 8006d68:	6a21      	ldr	r1, [r4, #32]
 8006d6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d6c:	4643      	mov	r3, r8
 8006d6e:	463a      	mov	r2, r7
 8006d70:	4628      	mov	r0, r5
 8006d72:	47b0      	blx	r6
 8006d74:	2800      	cmp	r0, #0
 8006d76:	dc06      	bgt.n	8006d86 <__sflush_r+0xfe>
 8006d78:	89a3      	ldrh	r3, [r4, #12]
 8006d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d7e:	81a3      	strh	r3, [r4, #12]
 8006d80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d84:	e78e      	b.n	8006ca4 <__sflush_r+0x1c>
 8006d86:	4407      	add	r7, r0
 8006d88:	eba8 0800 	sub.w	r8, r8, r0
 8006d8c:	e7e9      	b.n	8006d62 <__sflush_r+0xda>
 8006d8e:	bf00      	nop
 8006d90:	dfbffffe 	.word	0xdfbffffe

08006d94 <_fflush_r>:
 8006d94:	b538      	push	{r3, r4, r5, lr}
 8006d96:	690b      	ldr	r3, [r1, #16]
 8006d98:	4605      	mov	r5, r0
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	b913      	cbnz	r3, 8006da4 <_fflush_r+0x10>
 8006d9e:	2500      	movs	r5, #0
 8006da0:	4628      	mov	r0, r5
 8006da2:	bd38      	pop	{r3, r4, r5, pc}
 8006da4:	b118      	cbz	r0, 8006dae <_fflush_r+0x1a>
 8006da6:	6a03      	ldr	r3, [r0, #32]
 8006da8:	b90b      	cbnz	r3, 8006dae <_fflush_r+0x1a>
 8006daa:	f7ff fb21 	bl	80063f0 <__sinit>
 8006dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d0f3      	beq.n	8006d9e <_fflush_r+0xa>
 8006db6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006db8:	07d0      	lsls	r0, r2, #31
 8006dba:	d404      	bmi.n	8006dc6 <_fflush_r+0x32>
 8006dbc:	0599      	lsls	r1, r3, #22
 8006dbe:	d402      	bmi.n	8006dc6 <_fflush_r+0x32>
 8006dc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dc2:	f7ff fbec 	bl	800659e <__retarget_lock_acquire_recursive>
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	4621      	mov	r1, r4
 8006dca:	f7ff ff5d 	bl	8006c88 <__sflush_r>
 8006dce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006dd0:	07da      	lsls	r2, r3, #31
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	d4e4      	bmi.n	8006da0 <_fflush_r+0xc>
 8006dd6:	89a3      	ldrh	r3, [r4, #12]
 8006dd8:	059b      	lsls	r3, r3, #22
 8006dda:	d4e1      	bmi.n	8006da0 <_fflush_r+0xc>
 8006ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dde:	f7ff fbdf 	bl	80065a0 <__retarget_lock_release_recursive>
 8006de2:	e7dd      	b.n	8006da0 <_fflush_r+0xc>

08006de4 <__malloc_lock>:
 8006de4:	4801      	ldr	r0, [pc, #4]	; (8006dec <__malloc_lock+0x8>)
 8006de6:	f7ff bbda 	b.w	800659e <__retarget_lock_acquire_recursive>
 8006dea:	bf00      	nop
 8006dec:	200052ec 	.word	0x200052ec

08006df0 <__malloc_unlock>:
 8006df0:	4801      	ldr	r0, [pc, #4]	; (8006df8 <__malloc_unlock+0x8>)
 8006df2:	f7ff bbd5 	b.w	80065a0 <__retarget_lock_release_recursive>
 8006df6:	bf00      	nop
 8006df8:	200052ec 	.word	0x200052ec

08006dfc <__sread>:
 8006dfc:	b510      	push	{r4, lr}
 8006dfe:	460c      	mov	r4, r1
 8006e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e04:	f000 f978 	bl	80070f8 <_read_r>
 8006e08:	2800      	cmp	r0, #0
 8006e0a:	bfab      	itete	ge
 8006e0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006e0e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e10:	181b      	addge	r3, r3, r0
 8006e12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006e16:	bfac      	ite	ge
 8006e18:	6563      	strge	r3, [r4, #84]	; 0x54
 8006e1a:	81a3      	strhlt	r3, [r4, #12]
 8006e1c:	bd10      	pop	{r4, pc}

08006e1e <__swrite>:
 8006e1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e22:	461f      	mov	r7, r3
 8006e24:	898b      	ldrh	r3, [r1, #12]
 8006e26:	05db      	lsls	r3, r3, #23
 8006e28:	4605      	mov	r5, r0
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	4616      	mov	r6, r2
 8006e2e:	d505      	bpl.n	8006e3c <__swrite+0x1e>
 8006e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e34:	2302      	movs	r3, #2
 8006e36:	2200      	movs	r2, #0
 8006e38:	f000 f94c 	bl	80070d4 <_lseek_r>
 8006e3c:	89a3      	ldrh	r3, [r4, #12]
 8006e3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e46:	81a3      	strh	r3, [r4, #12]
 8006e48:	4632      	mov	r2, r6
 8006e4a:	463b      	mov	r3, r7
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e52:	f000 b973 	b.w	800713c <_write_r>

08006e56 <__sseek>:
 8006e56:	b510      	push	{r4, lr}
 8006e58:	460c      	mov	r4, r1
 8006e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e5e:	f000 f939 	bl	80070d4 <_lseek_r>
 8006e62:	1c43      	adds	r3, r0, #1
 8006e64:	89a3      	ldrh	r3, [r4, #12]
 8006e66:	bf15      	itete	ne
 8006e68:	6560      	strne	r0, [r4, #84]	; 0x54
 8006e6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006e6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006e72:	81a3      	strheq	r3, [r4, #12]
 8006e74:	bf18      	it	ne
 8006e76:	81a3      	strhne	r3, [r4, #12]
 8006e78:	bd10      	pop	{r4, pc}

08006e7a <__sclose>:
 8006e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e7e:	f000 b8f7 	b.w	8007070 <_close_r>

08006e82 <__swbuf_r>:
 8006e82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e84:	460e      	mov	r6, r1
 8006e86:	4614      	mov	r4, r2
 8006e88:	4605      	mov	r5, r0
 8006e8a:	b118      	cbz	r0, 8006e94 <__swbuf_r+0x12>
 8006e8c:	6a03      	ldr	r3, [r0, #32]
 8006e8e:	b90b      	cbnz	r3, 8006e94 <__swbuf_r+0x12>
 8006e90:	f7ff faae 	bl	80063f0 <__sinit>
 8006e94:	69a3      	ldr	r3, [r4, #24]
 8006e96:	60a3      	str	r3, [r4, #8]
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	071a      	lsls	r2, r3, #28
 8006e9c:	d525      	bpl.n	8006eea <__swbuf_r+0x68>
 8006e9e:	6923      	ldr	r3, [r4, #16]
 8006ea0:	b31b      	cbz	r3, 8006eea <__swbuf_r+0x68>
 8006ea2:	6823      	ldr	r3, [r4, #0]
 8006ea4:	6922      	ldr	r2, [r4, #16]
 8006ea6:	1a98      	subs	r0, r3, r2
 8006ea8:	6963      	ldr	r3, [r4, #20]
 8006eaa:	b2f6      	uxtb	r6, r6
 8006eac:	4283      	cmp	r3, r0
 8006eae:	4637      	mov	r7, r6
 8006eb0:	dc04      	bgt.n	8006ebc <__swbuf_r+0x3a>
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	f7ff ff6d 	bl	8006d94 <_fflush_r>
 8006eba:	b9e0      	cbnz	r0, 8006ef6 <__swbuf_r+0x74>
 8006ebc:	68a3      	ldr	r3, [r4, #8]
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	60a3      	str	r3, [r4, #8]
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	6022      	str	r2, [r4, #0]
 8006ec8:	701e      	strb	r6, [r3, #0]
 8006eca:	6962      	ldr	r2, [r4, #20]
 8006ecc:	1c43      	adds	r3, r0, #1
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d004      	beq.n	8006edc <__swbuf_r+0x5a>
 8006ed2:	89a3      	ldrh	r3, [r4, #12]
 8006ed4:	07db      	lsls	r3, r3, #31
 8006ed6:	d506      	bpl.n	8006ee6 <__swbuf_r+0x64>
 8006ed8:	2e0a      	cmp	r6, #10
 8006eda:	d104      	bne.n	8006ee6 <__swbuf_r+0x64>
 8006edc:	4621      	mov	r1, r4
 8006ede:	4628      	mov	r0, r5
 8006ee0:	f7ff ff58 	bl	8006d94 <_fflush_r>
 8006ee4:	b938      	cbnz	r0, 8006ef6 <__swbuf_r+0x74>
 8006ee6:	4638      	mov	r0, r7
 8006ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eea:	4621      	mov	r1, r4
 8006eec:	4628      	mov	r0, r5
 8006eee:	f000 f805 	bl	8006efc <__swsetup_r>
 8006ef2:	2800      	cmp	r0, #0
 8006ef4:	d0d5      	beq.n	8006ea2 <__swbuf_r+0x20>
 8006ef6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006efa:	e7f4      	b.n	8006ee6 <__swbuf_r+0x64>

08006efc <__swsetup_r>:
 8006efc:	b538      	push	{r3, r4, r5, lr}
 8006efe:	4b2a      	ldr	r3, [pc, #168]	; (8006fa8 <__swsetup_r+0xac>)
 8006f00:	4605      	mov	r5, r0
 8006f02:	6818      	ldr	r0, [r3, #0]
 8006f04:	460c      	mov	r4, r1
 8006f06:	b118      	cbz	r0, 8006f10 <__swsetup_r+0x14>
 8006f08:	6a03      	ldr	r3, [r0, #32]
 8006f0a:	b90b      	cbnz	r3, 8006f10 <__swsetup_r+0x14>
 8006f0c:	f7ff fa70 	bl	80063f0 <__sinit>
 8006f10:	89a3      	ldrh	r3, [r4, #12]
 8006f12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f16:	0718      	lsls	r0, r3, #28
 8006f18:	d422      	bmi.n	8006f60 <__swsetup_r+0x64>
 8006f1a:	06d9      	lsls	r1, r3, #27
 8006f1c:	d407      	bmi.n	8006f2e <__swsetup_r+0x32>
 8006f1e:	2309      	movs	r3, #9
 8006f20:	602b      	str	r3, [r5, #0]
 8006f22:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f26:	81a3      	strh	r3, [r4, #12]
 8006f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f2c:	e034      	b.n	8006f98 <__swsetup_r+0x9c>
 8006f2e:	0758      	lsls	r0, r3, #29
 8006f30:	d512      	bpl.n	8006f58 <__swsetup_r+0x5c>
 8006f32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f34:	b141      	cbz	r1, 8006f48 <__swsetup_r+0x4c>
 8006f36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f3a:	4299      	cmp	r1, r3
 8006f3c:	d002      	beq.n	8006f44 <__swsetup_r+0x48>
 8006f3e:	4628      	mov	r0, r5
 8006f40:	f000 f90e 	bl	8007160 <_free_r>
 8006f44:	2300      	movs	r3, #0
 8006f46:	6363      	str	r3, [r4, #52]	; 0x34
 8006f48:	89a3      	ldrh	r3, [r4, #12]
 8006f4a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f4e:	81a3      	strh	r3, [r4, #12]
 8006f50:	2300      	movs	r3, #0
 8006f52:	6063      	str	r3, [r4, #4]
 8006f54:	6923      	ldr	r3, [r4, #16]
 8006f56:	6023      	str	r3, [r4, #0]
 8006f58:	89a3      	ldrh	r3, [r4, #12]
 8006f5a:	f043 0308 	orr.w	r3, r3, #8
 8006f5e:	81a3      	strh	r3, [r4, #12]
 8006f60:	6923      	ldr	r3, [r4, #16]
 8006f62:	b94b      	cbnz	r3, 8006f78 <__swsetup_r+0x7c>
 8006f64:	89a3      	ldrh	r3, [r4, #12]
 8006f66:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f6e:	d003      	beq.n	8006f78 <__swsetup_r+0x7c>
 8006f70:	4621      	mov	r1, r4
 8006f72:	4628      	mov	r0, r5
 8006f74:	f000 f840 	bl	8006ff8 <__smakebuf_r>
 8006f78:	89a0      	ldrh	r0, [r4, #12]
 8006f7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f7e:	f010 0301 	ands.w	r3, r0, #1
 8006f82:	d00a      	beq.n	8006f9a <__swsetup_r+0x9e>
 8006f84:	2300      	movs	r3, #0
 8006f86:	60a3      	str	r3, [r4, #8]
 8006f88:	6963      	ldr	r3, [r4, #20]
 8006f8a:	425b      	negs	r3, r3
 8006f8c:	61a3      	str	r3, [r4, #24]
 8006f8e:	6923      	ldr	r3, [r4, #16]
 8006f90:	b943      	cbnz	r3, 8006fa4 <__swsetup_r+0xa8>
 8006f92:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f96:	d1c4      	bne.n	8006f22 <__swsetup_r+0x26>
 8006f98:	bd38      	pop	{r3, r4, r5, pc}
 8006f9a:	0781      	lsls	r1, r0, #30
 8006f9c:	bf58      	it	pl
 8006f9e:	6963      	ldrpl	r3, [r4, #20]
 8006fa0:	60a3      	str	r3, [r4, #8]
 8006fa2:	e7f4      	b.n	8006f8e <__swsetup_r+0x92>
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	e7f7      	b.n	8006f98 <__swsetup_r+0x9c>
 8006fa8:	20000078 	.word	0x20000078

08006fac <__swhatbuf_r>:
 8006fac:	b570      	push	{r4, r5, r6, lr}
 8006fae:	460c      	mov	r4, r1
 8006fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb4:	2900      	cmp	r1, #0
 8006fb6:	b096      	sub	sp, #88	; 0x58
 8006fb8:	4615      	mov	r5, r2
 8006fba:	461e      	mov	r6, r3
 8006fbc:	da0d      	bge.n	8006fda <__swhatbuf_r+0x2e>
 8006fbe:	89a3      	ldrh	r3, [r4, #12]
 8006fc0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006fc4:	f04f 0100 	mov.w	r1, #0
 8006fc8:	bf0c      	ite	eq
 8006fca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006fce:	2340      	movne	r3, #64	; 0x40
 8006fd0:	2000      	movs	r0, #0
 8006fd2:	6031      	str	r1, [r6, #0]
 8006fd4:	602b      	str	r3, [r5, #0]
 8006fd6:	b016      	add	sp, #88	; 0x58
 8006fd8:	bd70      	pop	{r4, r5, r6, pc}
 8006fda:	466a      	mov	r2, sp
 8006fdc:	f000 f858 	bl	8007090 <_fstat_r>
 8006fe0:	2800      	cmp	r0, #0
 8006fe2:	dbec      	blt.n	8006fbe <__swhatbuf_r+0x12>
 8006fe4:	9901      	ldr	r1, [sp, #4]
 8006fe6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006fea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006fee:	4259      	negs	r1, r3
 8006ff0:	4159      	adcs	r1, r3
 8006ff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ff6:	e7eb      	b.n	8006fd0 <__swhatbuf_r+0x24>

08006ff8 <__smakebuf_r>:
 8006ff8:	898b      	ldrh	r3, [r1, #12]
 8006ffa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ffc:	079d      	lsls	r5, r3, #30
 8006ffe:	4606      	mov	r6, r0
 8007000:	460c      	mov	r4, r1
 8007002:	d507      	bpl.n	8007014 <__smakebuf_r+0x1c>
 8007004:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	6123      	str	r3, [r4, #16]
 800700c:	2301      	movs	r3, #1
 800700e:	6163      	str	r3, [r4, #20]
 8007010:	b002      	add	sp, #8
 8007012:	bd70      	pop	{r4, r5, r6, pc}
 8007014:	ab01      	add	r3, sp, #4
 8007016:	466a      	mov	r2, sp
 8007018:	f7ff ffc8 	bl	8006fac <__swhatbuf_r>
 800701c:	9900      	ldr	r1, [sp, #0]
 800701e:	4605      	mov	r5, r0
 8007020:	4630      	mov	r0, r6
 8007022:	f7ff fc21 	bl	8006868 <_malloc_r>
 8007026:	b948      	cbnz	r0, 800703c <__smakebuf_r+0x44>
 8007028:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800702c:	059a      	lsls	r2, r3, #22
 800702e:	d4ef      	bmi.n	8007010 <__smakebuf_r+0x18>
 8007030:	f023 0303 	bic.w	r3, r3, #3
 8007034:	f043 0302 	orr.w	r3, r3, #2
 8007038:	81a3      	strh	r3, [r4, #12]
 800703a:	e7e3      	b.n	8007004 <__smakebuf_r+0xc>
 800703c:	89a3      	ldrh	r3, [r4, #12]
 800703e:	6020      	str	r0, [r4, #0]
 8007040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007044:	81a3      	strh	r3, [r4, #12]
 8007046:	9b00      	ldr	r3, [sp, #0]
 8007048:	6163      	str	r3, [r4, #20]
 800704a:	9b01      	ldr	r3, [sp, #4]
 800704c:	6120      	str	r0, [r4, #16]
 800704e:	b15b      	cbz	r3, 8007068 <__smakebuf_r+0x70>
 8007050:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007054:	4630      	mov	r0, r6
 8007056:	f000 f82d 	bl	80070b4 <_isatty_r>
 800705a:	b128      	cbz	r0, 8007068 <__smakebuf_r+0x70>
 800705c:	89a3      	ldrh	r3, [r4, #12]
 800705e:	f023 0303 	bic.w	r3, r3, #3
 8007062:	f043 0301 	orr.w	r3, r3, #1
 8007066:	81a3      	strh	r3, [r4, #12]
 8007068:	89a3      	ldrh	r3, [r4, #12]
 800706a:	431d      	orrs	r5, r3
 800706c:	81a5      	strh	r5, [r4, #12]
 800706e:	e7cf      	b.n	8007010 <__smakebuf_r+0x18>

08007070 <_close_r>:
 8007070:	b538      	push	{r3, r4, r5, lr}
 8007072:	4d06      	ldr	r5, [pc, #24]	; (800708c <_close_r+0x1c>)
 8007074:	2300      	movs	r3, #0
 8007076:	4604      	mov	r4, r0
 8007078:	4608      	mov	r0, r1
 800707a:	602b      	str	r3, [r5, #0]
 800707c:	f7fb f9f7 	bl	800246e <_close>
 8007080:	1c43      	adds	r3, r0, #1
 8007082:	d102      	bne.n	800708a <_close_r+0x1a>
 8007084:	682b      	ldr	r3, [r5, #0]
 8007086:	b103      	cbz	r3, 800708a <_close_r+0x1a>
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	bd38      	pop	{r3, r4, r5, pc}
 800708c:	200052f8 	.word	0x200052f8

08007090 <_fstat_r>:
 8007090:	b538      	push	{r3, r4, r5, lr}
 8007092:	4d07      	ldr	r5, [pc, #28]	; (80070b0 <_fstat_r+0x20>)
 8007094:	2300      	movs	r3, #0
 8007096:	4604      	mov	r4, r0
 8007098:	4608      	mov	r0, r1
 800709a:	4611      	mov	r1, r2
 800709c:	602b      	str	r3, [r5, #0]
 800709e:	f7fb f9f2 	bl	8002486 <_fstat>
 80070a2:	1c43      	adds	r3, r0, #1
 80070a4:	d102      	bne.n	80070ac <_fstat_r+0x1c>
 80070a6:	682b      	ldr	r3, [r5, #0]
 80070a8:	b103      	cbz	r3, 80070ac <_fstat_r+0x1c>
 80070aa:	6023      	str	r3, [r4, #0]
 80070ac:	bd38      	pop	{r3, r4, r5, pc}
 80070ae:	bf00      	nop
 80070b0:	200052f8 	.word	0x200052f8

080070b4 <_isatty_r>:
 80070b4:	b538      	push	{r3, r4, r5, lr}
 80070b6:	4d06      	ldr	r5, [pc, #24]	; (80070d0 <_isatty_r+0x1c>)
 80070b8:	2300      	movs	r3, #0
 80070ba:	4604      	mov	r4, r0
 80070bc:	4608      	mov	r0, r1
 80070be:	602b      	str	r3, [r5, #0]
 80070c0:	f7fb f9f1 	bl	80024a6 <_isatty>
 80070c4:	1c43      	adds	r3, r0, #1
 80070c6:	d102      	bne.n	80070ce <_isatty_r+0x1a>
 80070c8:	682b      	ldr	r3, [r5, #0]
 80070ca:	b103      	cbz	r3, 80070ce <_isatty_r+0x1a>
 80070cc:	6023      	str	r3, [r4, #0]
 80070ce:	bd38      	pop	{r3, r4, r5, pc}
 80070d0:	200052f8 	.word	0x200052f8

080070d4 <_lseek_r>:
 80070d4:	b538      	push	{r3, r4, r5, lr}
 80070d6:	4d07      	ldr	r5, [pc, #28]	; (80070f4 <_lseek_r+0x20>)
 80070d8:	4604      	mov	r4, r0
 80070da:	4608      	mov	r0, r1
 80070dc:	4611      	mov	r1, r2
 80070de:	2200      	movs	r2, #0
 80070e0:	602a      	str	r2, [r5, #0]
 80070e2:	461a      	mov	r2, r3
 80070e4:	f7fb f9ea 	bl	80024bc <_lseek>
 80070e8:	1c43      	adds	r3, r0, #1
 80070ea:	d102      	bne.n	80070f2 <_lseek_r+0x1e>
 80070ec:	682b      	ldr	r3, [r5, #0]
 80070ee:	b103      	cbz	r3, 80070f2 <_lseek_r+0x1e>
 80070f0:	6023      	str	r3, [r4, #0]
 80070f2:	bd38      	pop	{r3, r4, r5, pc}
 80070f4:	200052f8 	.word	0x200052f8

080070f8 <_read_r>:
 80070f8:	b538      	push	{r3, r4, r5, lr}
 80070fa:	4d07      	ldr	r5, [pc, #28]	; (8007118 <_read_r+0x20>)
 80070fc:	4604      	mov	r4, r0
 80070fe:	4608      	mov	r0, r1
 8007100:	4611      	mov	r1, r2
 8007102:	2200      	movs	r2, #0
 8007104:	602a      	str	r2, [r5, #0]
 8007106:	461a      	mov	r2, r3
 8007108:	f7fb f978 	bl	80023fc <_read>
 800710c:	1c43      	adds	r3, r0, #1
 800710e:	d102      	bne.n	8007116 <_read_r+0x1e>
 8007110:	682b      	ldr	r3, [r5, #0]
 8007112:	b103      	cbz	r3, 8007116 <_read_r+0x1e>
 8007114:	6023      	str	r3, [r4, #0]
 8007116:	bd38      	pop	{r3, r4, r5, pc}
 8007118:	200052f8 	.word	0x200052f8

0800711c <_sbrk_r>:
 800711c:	b538      	push	{r3, r4, r5, lr}
 800711e:	4d06      	ldr	r5, [pc, #24]	; (8007138 <_sbrk_r+0x1c>)
 8007120:	2300      	movs	r3, #0
 8007122:	4604      	mov	r4, r0
 8007124:	4608      	mov	r0, r1
 8007126:	602b      	str	r3, [r5, #0]
 8007128:	f7fb f9d6 	bl	80024d8 <_sbrk>
 800712c:	1c43      	adds	r3, r0, #1
 800712e:	d102      	bne.n	8007136 <_sbrk_r+0x1a>
 8007130:	682b      	ldr	r3, [r5, #0]
 8007132:	b103      	cbz	r3, 8007136 <_sbrk_r+0x1a>
 8007134:	6023      	str	r3, [r4, #0]
 8007136:	bd38      	pop	{r3, r4, r5, pc}
 8007138:	200052f8 	.word	0x200052f8

0800713c <_write_r>:
 800713c:	b538      	push	{r3, r4, r5, lr}
 800713e:	4d07      	ldr	r5, [pc, #28]	; (800715c <_write_r+0x20>)
 8007140:	4604      	mov	r4, r0
 8007142:	4608      	mov	r0, r1
 8007144:	4611      	mov	r1, r2
 8007146:	2200      	movs	r2, #0
 8007148:	602a      	str	r2, [r5, #0]
 800714a:	461a      	mov	r2, r3
 800714c:	f7fb f973 	bl	8002436 <_write>
 8007150:	1c43      	adds	r3, r0, #1
 8007152:	d102      	bne.n	800715a <_write_r+0x1e>
 8007154:	682b      	ldr	r3, [r5, #0]
 8007156:	b103      	cbz	r3, 800715a <_write_r+0x1e>
 8007158:	6023      	str	r3, [r4, #0]
 800715a:	bd38      	pop	{r3, r4, r5, pc}
 800715c:	200052f8 	.word	0x200052f8

08007160 <_free_r>:
 8007160:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007162:	2900      	cmp	r1, #0
 8007164:	d044      	beq.n	80071f0 <_free_r+0x90>
 8007166:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800716a:	9001      	str	r0, [sp, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	f1a1 0404 	sub.w	r4, r1, #4
 8007172:	bfb8      	it	lt
 8007174:	18e4      	addlt	r4, r4, r3
 8007176:	f7ff fe35 	bl	8006de4 <__malloc_lock>
 800717a:	4a1e      	ldr	r2, [pc, #120]	; (80071f4 <_free_r+0x94>)
 800717c:	9801      	ldr	r0, [sp, #4]
 800717e:	6813      	ldr	r3, [r2, #0]
 8007180:	b933      	cbnz	r3, 8007190 <_free_r+0x30>
 8007182:	6063      	str	r3, [r4, #4]
 8007184:	6014      	str	r4, [r2, #0]
 8007186:	b003      	add	sp, #12
 8007188:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800718c:	f7ff be30 	b.w	8006df0 <__malloc_unlock>
 8007190:	42a3      	cmp	r3, r4
 8007192:	d908      	bls.n	80071a6 <_free_r+0x46>
 8007194:	6825      	ldr	r5, [r4, #0]
 8007196:	1961      	adds	r1, r4, r5
 8007198:	428b      	cmp	r3, r1
 800719a:	bf01      	itttt	eq
 800719c:	6819      	ldreq	r1, [r3, #0]
 800719e:	685b      	ldreq	r3, [r3, #4]
 80071a0:	1949      	addeq	r1, r1, r5
 80071a2:	6021      	streq	r1, [r4, #0]
 80071a4:	e7ed      	b.n	8007182 <_free_r+0x22>
 80071a6:	461a      	mov	r2, r3
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	b10b      	cbz	r3, 80071b0 <_free_r+0x50>
 80071ac:	42a3      	cmp	r3, r4
 80071ae:	d9fa      	bls.n	80071a6 <_free_r+0x46>
 80071b0:	6811      	ldr	r1, [r2, #0]
 80071b2:	1855      	adds	r5, r2, r1
 80071b4:	42a5      	cmp	r5, r4
 80071b6:	d10b      	bne.n	80071d0 <_free_r+0x70>
 80071b8:	6824      	ldr	r4, [r4, #0]
 80071ba:	4421      	add	r1, r4
 80071bc:	1854      	adds	r4, r2, r1
 80071be:	42a3      	cmp	r3, r4
 80071c0:	6011      	str	r1, [r2, #0]
 80071c2:	d1e0      	bne.n	8007186 <_free_r+0x26>
 80071c4:	681c      	ldr	r4, [r3, #0]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	6053      	str	r3, [r2, #4]
 80071ca:	440c      	add	r4, r1
 80071cc:	6014      	str	r4, [r2, #0]
 80071ce:	e7da      	b.n	8007186 <_free_r+0x26>
 80071d0:	d902      	bls.n	80071d8 <_free_r+0x78>
 80071d2:	230c      	movs	r3, #12
 80071d4:	6003      	str	r3, [r0, #0]
 80071d6:	e7d6      	b.n	8007186 <_free_r+0x26>
 80071d8:	6825      	ldr	r5, [r4, #0]
 80071da:	1961      	adds	r1, r4, r5
 80071dc:	428b      	cmp	r3, r1
 80071de:	bf04      	itt	eq
 80071e0:	6819      	ldreq	r1, [r3, #0]
 80071e2:	685b      	ldreq	r3, [r3, #4]
 80071e4:	6063      	str	r3, [r4, #4]
 80071e6:	bf04      	itt	eq
 80071e8:	1949      	addeq	r1, r1, r5
 80071ea:	6021      	streq	r1, [r4, #0]
 80071ec:	6054      	str	r4, [r2, #4]
 80071ee:	e7ca      	b.n	8007186 <_free_r+0x26>
 80071f0:	b003      	add	sp, #12
 80071f2:	bd30      	pop	{r4, r5, pc}
 80071f4:	200052f0 	.word	0x200052f0

080071f8 <sqrt>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	ed2d 8b02 	vpush	{d8}
 80071fe:	ec55 4b10 	vmov	r4, r5, d0
 8007202:	f000 f825 	bl	8007250 <__ieee754_sqrt>
 8007206:	4622      	mov	r2, r4
 8007208:	462b      	mov	r3, r5
 800720a:	4620      	mov	r0, r4
 800720c:	4629      	mov	r1, r5
 800720e:	eeb0 8a40 	vmov.f32	s16, s0
 8007212:	eef0 8a60 	vmov.f32	s17, s1
 8007216:	f7f9 fca9 	bl	8000b6c <__aeabi_dcmpun>
 800721a:	b990      	cbnz	r0, 8007242 <sqrt+0x4a>
 800721c:	2200      	movs	r2, #0
 800721e:	2300      	movs	r3, #0
 8007220:	4620      	mov	r0, r4
 8007222:	4629      	mov	r1, r5
 8007224:	f7f9 fc7a 	bl	8000b1c <__aeabi_dcmplt>
 8007228:	b158      	cbz	r0, 8007242 <sqrt+0x4a>
 800722a:	f7ff f98d 	bl	8006548 <__errno>
 800722e:	2321      	movs	r3, #33	; 0x21
 8007230:	6003      	str	r3, [r0, #0]
 8007232:	2200      	movs	r2, #0
 8007234:	2300      	movs	r3, #0
 8007236:	4610      	mov	r0, r2
 8007238:	4619      	mov	r1, r3
 800723a:	f7f9 fb27 	bl	800088c <__aeabi_ddiv>
 800723e:	ec41 0b18 	vmov	d8, r0, r1
 8007242:	eeb0 0a48 	vmov.f32	s0, s16
 8007246:	eef0 0a68 	vmov.f32	s1, s17
 800724a:	ecbd 8b02 	vpop	{d8}
 800724e:	bd38      	pop	{r3, r4, r5, pc}

08007250 <__ieee754_sqrt>:
 8007250:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	ec55 4b10 	vmov	r4, r5, d0
 8007258:	4e67      	ldr	r6, [pc, #412]	; (80073f8 <__ieee754_sqrt+0x1a8>)
 800725a:	43ae      	bics	r6, r5
 800725c:	ee10 0a10 	vmov	r0, s0
 8007260:	ee10 2a10 	vmov	r2, s0
 8007264:	4629      	mov	r1, r5
 8007266:	462b      	mov	r3, r5
 8007268:	d10d      	bne.n	8007286 <__ieee754_sqrt+0x36>
 800726a:	f7f9 f9e5 	bl	8000638 <__aeabi_dmul>
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	4620      	mov	r0, r4
 8007274:	4629      	mov	r1, r5
 8007276:	f7f9 f829 	bl	80002cc <__adddf3>
 800727a:	4604      	mov	r4, r0
 800727c:	460d      	mov	r5, r1
 800727e:	ec45 4b10 	vmov	d0, r4, r5
 8007282:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007286:	2d00      	cmp	r5, #0
 8007288:	dc0b      	bgt.n	80072a2 <__ieee754_sqrt+0x52>
 800728a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800728e:	4326      	orrs	r6, r4
 8007290:	d0f5      	beq.n	800727e <__ieee754_sqrt+0x2e>
 8007292:	b135      	cbz	r5, 80072a2 <__ieee754_sqrt+0x52>
 8007294:	f7f9 f818 	bl	80002c8 <__aeabi_dsub>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	f7f9 faf6 	bl	800088c <__aeabi_ddiv>
 80072a0:	e7eb      	b.n	800727a <__ieee754_sqrt+0x2a>
 80072a2:	1509      	asrs	r1, r1, #20
 80072a4:	f000 808d 	beq.w	80073c2 <__ieee754_sqrt+0x172>
 80072a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072ac:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 80072b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072b4:	07c9      	lsls	r1, r1, #31
 80072b6:	bf5c      	itt	pl
 80072b8:	005b      	lslpl	r3, r3, #1
 80072ba:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 80072be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80072c2:	bf58      	it	pl
 80072c4:	0052      	lslpl	r2, r2, #1
 80072c6:	2500      	movs	r5, #0
 80072c8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80072cc:	1076      	asrs	r6, r6, #1
 80072ce:	0052      	lsls	r2, r2, #1
 80072d0:	f04f 0e16 	mov.w	lr, #22
 80072d4:	46ac      	mov	ip, r5
 80072d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072da:	eb0c 0001 	add.w	r0, ip, r1
 80072de:	4298      	cmp	r0, r3
 80072e0:	bfde      	ittt	le
 80072e2:	1a1b      	suble	r3, r3, r0
 80072e4:	eb00 0c01 	addle.w	ip, r0, r1
 80072e8:	186d      	addle	r5, r5, r1
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	f1be 0e01 	subs.w	lr, lr, #1
 80072f0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80072f4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80072f8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80072fc:	d1ed      	bne.n	80072da <__ieee754_sqrt+0x8a>
 80072fe:	4674      	mov	r4, lr
 8007300:	2720      	movs	r7, #32
 8007302:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007306:	4563      	cmp	r3, ip
 8007308:	eb01 000e 	add.w	r0, r1, lr
 800730c:	dc02      	bgt.n	8007314 <__ieee754_sqrt+0xc4>
 800730e:	d113      	bne.n	8007338 <__ieee754_sqrt+0xe8>
 8007310:	4290      	cmp	r0, r2
 8007312:	d811      	bhi.n	8007338 <__ieee754_sqrt+0xe8>
 8007314:	2800      	cmp	r0, #0
 8007316:	eb00 0e01 	add.w	lr, r0, r1
 800731a:	da57      	bge.n	80073cc <__ieee754_sqrt+0x17c>
 800731c:	f1be 0f00 	cmp.w	lr, #0
 8007320:	db54      	blt.n	80073cc <__ieee754_sqrt+0x17c>
 8007322:	f10c 0801 	add.w	r8, ip, #1
 8007326:	eba3 030c 	sub.w	r3, r3, ip
 800732a:	4290      	cmp	r0, r2
 800732c:	bf88      	it	hi
 800732e:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 8007332:	1a12      	subs	r2, r2, r0
 8007334:	440c      	add	r4, r1
 8007336:	46c4      	mov	ip, r8
 8007338:	005b      	lsls	r3, r3, #1
 800733a:	3f01      	subs	r7, #1
 800733c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8007340:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007344:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8007348:	d1dd      	bne.n	8007306 <__ieee754_sqrt+0xb6>
 800734a:	4313      	orrs	r3, r2
 800734c:	d01b      	beq.n	8007386 <__ieee754_sqrt+0x136>
 800734e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80073fc <__ieee754_sqrt+0x1ac>
 8007352:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8007400 <__ieee754_sqrt+0x1b0>
 8007356:	e9da 0100 	ldrd	r0, r1, [sl]
 800735a:	e9db 2300 	ldrd	r2, r3, [fp]
 800735e:	f7f8 ffb3 	bl	80002c8 <__aeabi_dsub>
 8007362:	e9da 8900 	ldrd	r8, r9, [sl]
 8007366:	4602      	mov	r2, r0
 8007368:	460b      	mov	r3, r1
 800736a:	4640      	mov	r0, r8
 800736c:	4649      	mov	r1, r9
 800736e:	f7f9 fbdf 	bl	8000b30 <__aeabi_dcmple>
 8007372:	b140      	cbz	r0, 8007386 <__ieee754_sqrt+0x136>
 8007374:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8007378:	e9da 0100 	ldrd	r0, r1, [sl]
 800737c:	e9db 2300 	ldrd	r2, r3, [fp]
 8007380:	d126      	bne.n	80073d0 <__ieee754_sqrt+0x180>
 8007382:	3501      	adds	r5, #1
 8007384:	463c      	mov	r4, r7
 8007386:	106a      	asrs	r2, r5, #1
 8007388:	0863      	lsrs	r3, r4, #1
 800738a:	07e9      	lsls	r1, r5, #31
 800738c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007390:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007394:	bf48      	it	mi
 8007396:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800739a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800739e:	461c      	mov	r4, r3
 80073a0:	e76d      	b.n	800727e <__ieee754_sqrt+0x2e>
 80073a2:	0ad3      	lsrs	r3, r2, #11
 80073a4:	3815      	subs	r0, #21
 80073a6:	0552      	lsls	r2, r2, #21
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d0fa      	beq.n	80073a2 <__ieee754_sqrt+0x152>
 80073ac:	02dc      	lsls	r4, r3, #11
 80073ae:	d50a      	bpl.n	80073c6 <__ieee754_sqrt+0x176>
 80073b0:	f1c1 0420 	rsb	r4, r1, #32
 80073b4:	fa22 f404 	lsr.w	r4, r2, r4
 80073b8:	1e4d      	subs	r5, r1, #1
 80073ba:	408a      	lsls	r2, r1
 80073bc:	4323      	orrs	r3, r4
 80073be:	1b41      	subs	r1, r0, r5
 80073c0:	e772      	b.n	80072a8 <__ieee754_sqrt+0x58>
 80073c2:	4608      	mov	r0, r1
 80073c4:	e7f0      	b.n	80073a8 <__ieee754_sqrt+0x158>
 80073c6:	005b      	lsls	r3, r3, #1
 80073c8:	3101      	adds	r1, #1
 80073ca:	e7ef      	b.n	80073ac <__ieee754_sqrt+0x15c>
 80073cc:	46e0      	mov	r8, ip
 80073ce:	e7aa      	b.n	8007326 <__ieee754_sqrt+0xd6>
 80073d0:	f7f8 ff7c 	bl	80002cc <__adddf3>
 80073d4:	e9da 8900 	ldrd	r8, r9, [sl]
 80073d8:	4602      	mov	r2, r0
 80073da:	460b      	mov	r3, r1
 80073dc:	4640      	mov	r0, r8
 80073de:	4649      	mov	r1, r9
 80073e0:	f7f9 fb9c 	bl	8000b1c <__aeabi_dcmplt>
 80073e4:	b120      	cbz	r0, 80073f0 <__ieee754_sqrt+0x1a0>
 80073e6:	1ca0      	adds	r0, r4, #2
 80073e8:	bf08      	it	eq
 80073ea:	3501      	addeq	r5, #1
 80073ec:	3402      	adds	r4, #2
 80073ee:	e7ca      	b.n	8007386 <__ieee754_sqrt+0x136>
 80073f0:	3401      	adds	r4, #1
 80073f2:	f024 0401 	bic.w	r4, r4, #1
 80073f6:	e7c6      	b.n	8007386 <__ieee754_sqrt+0x136>
 80073f8:	7ff00000 	.word	0x7ff00000
 80073fc:	20000080 	.word	0x20000080
 8007400:	20000088 	.word	0x20000088

08007404 <round>:
 8007404:	ec53 2b10 	vmov	r2, r3, d0
 8007408:	b570      	push	{r4, r5, r6, lr}
 800740a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800740e:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8007412:	2813      	cmp	r0, #19
 8007414:	ee10 5a10 	vmov	r5, s0
 8007418:	4619      	mov	r1, r3
 800741a:	dc18      	bgt.n	800744e <round+0x4a>
 800741c:	2800      	cmp	r0, #0
 800741e:	da09      	bge.n	8007434 <round+0x30>
 8007420:	3001      	adds	r0, #1
 8007422:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8007426:	d103      	bne.n	8007430 <round+0x2c>
 8007428:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800742c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007430:	2300      	movs	r3, #0
 8007432:	e02a      	b.n	800748a <round+0x86>
 8007434:	4c16      	ldr	r4, [pc, #88]	; (8007490 <round+0x8c>)
 8007436:	4104      	asrs	r4, r0
 8007438:	ea03 0604 	and.w	r6, r3, r4
 800743c:	4316      	orrs	r6, r2
 800743e:	d011      	beq.n	8007464 <round+0x60>
 8007440:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007444:	4103      	asrs	r3, r0
 8007446:	440b      	add	r3, r1
 8007448:	ea23 0104 	bic.w	r1, r3, r4
 800744c:	e7f0      	b.n	8007430 <round+0x2c>
 800744e:	2833      	cmp	r0, #51	; 0x33
 8007450:	dd0b      	ble.n	800746a <round+0x66>
 8007452:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007456:	d105      	bne.n	8007464 <round+0x60>
 8007458:	ee10 0a10 	vmov	r0, s0
 800745c:	f7f8 ff36 	bl	80002cc <__adddf3>
 8007460:	4602      	mov	r2, r0
 8007462:	460b      	mov	r3, r1
 8007464:	ec43 2b10 	vmov	d0, r2, r3
 8007468:	bd70      	pop	{r4, r5, r6, pc}
 800746a:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800746e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007472:	40f4      	lsrs	r4, r6
 8007474:	4214      	tst	r4, r2
 8007476:	d0f5      	beq.n	8007464 <round+0x60>
 8007478:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800747c:	2301      	movs	r3, #1
 800747e:	4083      	lsls	r3, r0
 8007480:	195b      	adds	r3, r3, r5
 8007482:	bf28      	it	cs
 8007484:	3101      	addcs	r1, #1
 8007486:	ea23 0304 	bic.w	r3, r3, r4
 800748a:	461a      	mov	r2, r3
 800748c:	460b      	mov	r3, r1
 800748e:	e7e9      	b.n	8007464 <round+0x60>
 8007490:	000fffff 	.word	0x000fffff

08007494 <_init>:
 8007494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007496:	bf00      	nop
 8007498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800749a:	bc08      	pop	{r3}
 800749c:	469e      	mov	lr, r3
 800749e:	4770      	bx	lr

080074a0 <_fini>:
 80074a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a2:	bf00      	nop
 80074a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074a6:	bc08      	pop	{r3}
 80074a8:	469e      	mov	lr, r3
 80074aa:	4770      	bx	lr
