###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Tue Mar  4 10:50:57 2014
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         1.392
+ Phase Shift                   3.000
= Required Time                 2.498
- Arrival Time                  2.540
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.074 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    1.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    1.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_449_0        | A ^ -> Y v     | INVX4    | 0.074 | 0.070 |   2.051 |    2.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | B v -> Y ^     | AOI22X1  | 0.490 | 0.360 |   2.411 |    2.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | MUX2X1   | 0.226 | 0.128 |   2.540 |    2.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.226 | 0.000 |   2.540 |    2.498 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.142 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.282 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.612 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.890 |    0.932 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         1.382
+ Phase Shift                   3.000
= Required Time                 2.508
- Arrival Time                  2.540
= Slack Time                   -0.032
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.084 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    1.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_449_0        | A ^ -> Y v     | INVX4    | 0.074 | 0.070 |   2.051 |    2.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | B v -> Y ^     | AOI22X1  | 0.490 | 0.360 |   2.411 |    2.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.226 | 0.128 |   2.539 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.226 | 0.000 |   2.540 |    2.508 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.132 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.272 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.602 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.889 |    0.921 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         1.237
+ Phase Shift                   3.000
= Required Time                 2.650
- Arrival Time                  2.539
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.228 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    1.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    2.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_449_0        | A ^ -> Y v     | INVX4    | 0.074 | 0.070 |   2.051 |    2.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | B v -> Y ^     | AOI22X1  | 0.490 | 0.360 |   2.411 |    2.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                | B ^ -> Y v     | MUX2X1   | 0.219 | 0.127 |   2.538 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.219 | 0.000 |   2.539 |    2.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.012 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.128 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.458 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.315 | 0.009 |   0.887 |    0.776 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         1.112
+ Phase Shift                   3.000
= Required Time                 2.786
- Arrival Time                  2.533
= Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.369 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    2.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_449_0        | A ^ -> Y v     | INVX4    | 0.074 | 0.070 |   2.051 |    2.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | B v -> Y ^     | AOI22X1  | 0.490 | 0.360 |   2.411 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.221 | 0.122 |   2.533 |    2.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.221 | 0.000 |   2.533 |    2.786 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.153 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.013 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |    0.316 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    0.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.369 | 0.018 |   0.899 |    0.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.408
+ Phase Shift                   3.000
= Required Time                 3.482
- Arrival Time                  2.839
= Slack Time                    0.644
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.760 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.085 | 0.210 |   2.191 |    2.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.221 | 0.240 |   2.430 |    3.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57      | A v -> Y v     | BUFX2    | 0.152 | 0.278 |   2.708 |    3.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A v -> Y ^     | MUX2X1   | 0.137 | 0.130 |   2.838 |    3.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   2.839 |    3.482 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.544 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.404 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.074 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.360 | 0.010 |   0.890 |    0.247 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  2.846
= Slack Time                    0.653
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.770 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.085 | 0.210 |   2.191 |    2.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.221 | 0.240 |   2.430 |    3.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57      | A v -> Y v     | BUFX2    | 0.148 | 0.274 |   2.705 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | A v -> Y ^     | MUX2X1   | 0.145 | 0.141 |   2.845 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   2.846 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.553 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.413 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.084 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.889 |    0.236 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.497
- Arrival Time                  2.838
= Slack Time                    0.659
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.775 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.085 | 0.210 |   2.191 |    2.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.221 | 0.240 |   2.430 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57      | A v -> Y v     | BUFX2    | 0.148 | 0.274 |   2.705 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A v -> Y ^     | MUX2X1   | 0.137 | 0.133 |   2.838 |    3.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   2.838 |    3.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.559 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.089 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.315 | 0.009 |   0.887 |    0.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  2.839
= Slack Time                    0.663
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.779 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.192 | 0.194 |   1.980 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.085 | 0.210 |   2.191 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.221 | 0.240 |   2.430 |    3.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57      | A v -> Y v     | BUFX2    | 0.152 | 0.278 |   2.708 |    3.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | A v -> Y ^     | MUX2X1   | 0.137 | 0.130 |   2.838 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   2.839 |    3.501 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.422 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.093 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.889 |    0.227 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.825
= Slack Time                    0.675
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.792 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A v -> Y ^     | MUX2X1   | 0.183 | 0.179 |   2.825 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.183 | 0.000 |   2.825 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.575 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.435 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.106 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.336 | 0.028 |   0.900 |    0.225 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  2.820
= Slack Time                    0.680
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.796 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B v -> Y ^     | MUX2X1   | 0.181 | 0.174 |   2.819 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.181 | 0.000 |   2.820 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.580 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.439 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.110 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.316 | 0.010 |   0.889 |    0.209 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.398
+ Phase Shift                   3.000
= Required Time                 3.491
- Arrival Time                  2.810
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.797 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A v -> Y ^     | MUX2X1   | 0.170 | 0.164 |   2.810 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.810 |    3.491 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.440 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.111 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.332 | 0.016 |   0.889 |    0.208 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
- Setup                         0.421
+ Phase Shift                   3.000
= Required Time                 3.491
- Arrival Time                  2.811
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.797 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A v -> Y ^     | MUX2X1   | 0.177 | 0.165 |   2.810 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D ^            | DFFPOSX1 | 0.177 | 0.000 |   2.811 |    3.491 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.441 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.111 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.344 | 0.311 |   0.881 |    0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.377 | 0.032 |   0.912 |    0.232 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.900
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  2.814
= Slack Time                    0.687
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.803 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A v -> Y ^     | MUX2X1   | 0.179 | 0.168 |   2.813 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.179 | 0.000 |   2.814 |    3.501 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.587 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.447 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.117 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.334 | 0.019 |   0.900 |    0.213 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  2.813
= Slack Time                    0.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.805 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y ^     | MUX2X1   | 0.176 | 0.168 |   2.813 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.176 | 0.000 |   2.813 |    3.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.589 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.449 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.119 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    0.201 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         0.391
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  2.813
= Slack Time                    0.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.805 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | MUX2X1   | 0.170 | 0.167 |   2.813 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.813 |    3.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.589 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.449 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.119 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.319 | 0.014 |   0.893 |    0.204 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.390
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.803
= Slack Time                    0.696
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.813 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    1.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.282 | 0.289 |   2.075 |    2.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.134 | 0.091 |   2.166 |    2.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.268 | 0.214 |   2.380 |    3.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.300 | 0.266 |   2.646 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A v -> Y ^     | MUX2X1   | 0.172 | 0.158 |   2.803 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D ^            | DFFPOSX1 | 0.172 | 0.000 |   2.803 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.596 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.456 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.127 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.307 | 0.309 |   0.878 |    0.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.317 | 0.011 |   0.890 |    0.193 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         0.129
+ Phase Shift                   3.000
= Required Time                 3.762
- Arrival Time                  3.025
= Slack Time                    0.737
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | write_enable v |         | 0.162 |       |   1.116 |    1.853 | 
     | U18                                        | YPAD v -> DI v | PADINC  | 0.053 | 0.155 |   1.271 |    2.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0      | B v -> Y ^     | NAND2X1 | 0.246 | 0.188 |   1.459 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0      | A ^ -> Y v     | INVX4   | 0.167 | 0.160 |   1.619 |    2.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_280_0 | B v -> Y ^     | NAND2X1 | 0.235 | 0.215 |   1.835 |    2.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_177_0 | A ^ -> Y ^     | XOR2X1  | 0.374 | 0.334 |   2.168 |    2.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21              | A ^ -> Y v     | XOR2X1  | 0.259 | 0.318 |   2.487 |    3.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U24              | B v -> Y v     | XNOR2X1 | 0.139 | 0.220 |   2.706 |    3.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_238_0      | B v -> Y ^     | NAND3X1 | 0.182 | 0.161 |   2.867 |    3.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U27              | B ^ -> Y v     | NOR2X1  | 0.179 | 0.158 |   3.025 |    3.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg  | D v            | DFFSR   | 0.179 | 0.000 |   3.025 |    3.762 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.637 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.496 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |   -0.167 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.307 | 0.309 |   0.878 |    0.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.317 | 0.013 |   0.891 |    0.154 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         0.381
+ Phase Shift                   3.000
= Required Time                 3.522
- Arrival Time                  2.768
= Slack Time                    0.754
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.870 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.214 |   2.247 |    3.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.384 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.255 | 0.227 |   2.610 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_486_0        | B ^ -> Y v     | AOI21X1  | 0.167 | 0.157 |   2.767 |    3.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.167 | 0.000 |   2.768 |    3.522 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.654 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.514 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.184 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.339 | 0.028 |   0.903 |    0.149 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         0.378
+ Phase Shift                   3.000
= Required Time                 3.525
- Arrival Time                  2.763
= Slack Time                    0.762
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.878 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.214 |   2.247 |    3.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.384 |    3.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.255 | 0.227 |   2.610 |    3.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0        | B ^ -> Y v     | AOI21X1  | 0.163 | 0.152 |   2.763 |    3.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.163 | 0.000 |   2.763 |    3.525 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.662 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.522 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.192 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.339 | 0.028 |   0.903 |    0.141 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         0.385
+ Phase Shift                   3.000
= Required Time                 3.510
- Arrival Time                  2.745
= Slack Time                    0.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.882 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.097 | 0.213 |   2.246 |    3.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.383 |    3.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.249 | 0.222 |   2.605 |    3.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.178 | 0.139 |   2.744 |    3.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.178 | 0.000 |   2.745 |    3.510 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.665 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.525 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.196 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.323 | 0.016 |   0.895 |    0.130 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  2.732
= Slack Time                    0.768
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.884 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264               | A v -> Y ^     | MUX2X1   | 0.182 | 0.182 |   2.731 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D ^            | DFFPOSX1 | 0.182 | 0.000 |   2.732 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.668 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.527 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.198 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.334 | 0.016 |   0.898 |    0.130 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.496
- Arrival Time                  2.724
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.888 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.095 |   2.128 |    2.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.319 |    3.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   2.567 |    3.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A v -> Y ^     | MUX2X1   | 0.168 | 0.157 |   2.724 |    3.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D ^            | DFFPOSX1 | 0.168 | 0.000 |   2.724 |    3.496 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.671 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.531 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.202 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.336 | 0.021 |   0.896 |    0.124 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  2.725
= Slack Time                    0.776
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.892 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.095 |   2.128 |    2.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.319 |    3.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   2.567 |    3.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A v -> Y ^     | MUX2X1   | 0.170 | 0.158 |   2.725 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.725 |    3.501 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.676 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.536 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.206 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.323 | 0.016 |   0.895 |    0.118 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         0.398
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.722
= Slack Time                    0.777
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.894 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | A v -> Y ^     | MUX2X1   | 0.173 | 0.173 |   2.722 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D ^            | DFFPOSX1 | 0.173 | 0.000 |   2.722 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.677 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.537 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.208 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.881 |    0.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.334 | 0.017 |   0.898 |    0.121 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         0.389
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  2.725
= Slack Time                    0.779
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.895 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.095 |   2.128 |    2.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.319 |    3.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   2.567 |    3.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A v -> Y ^     | MUX2X1   | 0.169 | 0.158 |   2.724 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.725 |    3.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.679 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.539 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.209 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.314 | 0.012 |   0.893 |    0.113 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.387
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  2.722
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.896 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | A v -> Y ^     | MUX2X1   | 0.175 | 0.172 |   2.722 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.175 | 0.000 |   2.722 |    3.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.680 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.539 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.210 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.311 | 0.008 |   0.889 |    0.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.720
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.896 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.095 |   2.128 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.319 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   2.567 |    3.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A v -> Y ^     | MUX2X1   | 0.163 | 0.153 |   2.719 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.720 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.680 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.540 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.210 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.322 | 0.014 |   0.893 |    0.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.388
+ Phase Shift                   3.000
= Required Time                 3.503
- Arrival Time                  2.720
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.899 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | A v -> Y ^     | MUX2X1   | 0.171 | 0.171 |   2.720 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D ^            | DFFPOSX1 | 0.171 | 0.000 |   2.720 |    3.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.682 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.542 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.213 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    0.108 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  2.718
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.899 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                 | B v -> Y ^     | MUX2X1   | 0.181 | 0.169 |   2.718 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D ^            | DFFPOSX1 | 0.181 | 0.000 |   2.718 |    3.501 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.683 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.542 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.213 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.323 | 0.015 |   0.894 |    0.111 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         0.392
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  2.715
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.900 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.095 |   2.128 |    2.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.319 |    3.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   2.567 |    3.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A v -> Y ^     | MUX2X1   | 0.158 | 0.148 |   2.715 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D ^            | DFFPOSX1 | 0.158 | 0.000 |   2.715 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.684 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.544 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.214 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.322 | 0.013 |   0.892 |    0.108 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.714
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.902 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B ^ -> Y v     | NAND2X1  | 0.119 | 0.089 |   2.122 |    2.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.312 |    3.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y v     | INVX4    | 0.257 | 0.243 |   2.555 |    3.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A v -> Y ^     | MUX2X1   | 0.168 | 0.159 |   2.714 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.168 | 0.000 |   2.714 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.686 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.546 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.216 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.322 | 0.015 |   0.893 |    0.107 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.374
+ Phase Shift                   3.000
= Required Time                 3.516
- Arrival Time                  2.729
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.903 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.097 | 0.213 |   2.246 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.383 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.249 | 0.222 |   2.605 |    3.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.166 | 0.124 |   2.729 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.166 | 0.000 |   2.729 |    3.516 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.687 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.547 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.217 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    0.103 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.909
- Setup                         0.381
+ Phase Shift                   3.000
= Required Time                 3.527
- Arrival Time                  2.739
= Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.905 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.216 |   2.249 |    3.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.173 | 0.137 |   2.386 |    3.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.241 | 0.216 |   2.602 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.167 | 0.137 |   2.739 |    3.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.167 | 0.000 |   2.739 |    3.527 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.688 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.548 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.219 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.339 | 0.034 |   0.909 |    0.120 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
- Setup                         0.138
+ Phase Shift                   3.000
= Required Time                 3.772
- Arrival Time                  2.983
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    1.905 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.053 | 0.155 |   1.271 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0           | B v -> Y ^     | NAND2X1 | 0.246 | 0.188 |   1.459 |    2.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0           | A ^ -> Y v     | INVX4   | 0.167 | 0.160 |   1.619 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25 | A v -> Y v     | BUFX4   | 0.138 | 0.278 |   1.897 |    2.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC87_n25 | A v -> Y v     | BUFX2   | 0.068 | 0.186 |   2.083 |    2.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U32              | B v -> Y ^     | NAND2X1 | 0.162 | 0.131 |   2.214 |    3.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U38              | B ^ -> Y v     | OAI21X1 | 0.341 | 0.249 |   2.463 |    3.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC27_wptr_nxt_2_ | A v -> Y v     | BUFX2   | 0.193 | 0.338 |   2.801 |    3.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U29                   | A v -> Y ^     | XOR2X1  | 0.145 | 0.181 |   2.983 |    3.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]         | D ^            | DFFSR   | 0.145 | 0.000 |   2.983 |    3.772 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -0.689 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.549 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |   -0.219 | 
     | nclk__L2_I4                             | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.368 | 0.034 |   0.910 |    0.121 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.501
- Arrival Time                  2.712
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.905 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U13                | B v -> Y ^     | MUX2X1   | 0.176 | 0.163 |   2.712 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D ^            | DFFPOSX1 | 0.176 | 0.000 |   2.712 |    3.501 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.689 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.549 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.219 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.323 | 0.015 |   0.894 |    0.105 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  2.714
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.905 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0         | B ^ -> Y v     | NAND2X1  | 0.120 | 0.095 |   2.128 |    2.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.319 |    3.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A ^ -> Y v     | INVX4    | 0.263 | 0.248 |   2.567 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A v -> Y ^     | MUX2X1   | 0.158 | 0.147 |   2.714 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D ^            | DFFPOSX1 | 0.158 | 0.000 |   2.714 |    3.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.689 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.549 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.219 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.320 | 0.305 |   0.875 |    0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.339 | 0.029 |   0.904 |    0.115 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  2.713
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.908 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.122 | 0.082 |   2.114 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   2.312 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   2.545 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | D v -> Y ^     | AOI22X1  | 0.185 | 0.168 |   2.713 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D ^            | DFFPOSX1 | 0.185 | 0.001 |   2.713 |    3.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.691 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.551 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.221 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.336 | 0.032 |   0.905 |    0.113 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  2.711
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.908 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B ^ -> Y v     | NAND2X1  | 0.119 | 0.089 |   2.122 |    2.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.312 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y v     | INVX4    | 0.257 | 0.243 |   2.555 |    3.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A v -> Y ^     | MUX2X1   | 0.164 | 0.155 |   2.710 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.711 |    3.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.691 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.551 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.221 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.323 | 0.016 |   0.895 |    0.104 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
- Setup                         0.400
+ Phase Shift                   3.000
= Required Time                 3.503
- Arrival Time                  2.712
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.908 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.122 | 0.082 |   2.114 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   2.312 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   2.545 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A v -> Y ^     | MUX2X1   | 0.176 | 0.166 |   2.711 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D ^            | DFFPOSX1 | 0.176 | 0.000 |   2.712 |    3.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.691 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.551 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.222 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.336 | 0.031 |   0.903 |    0.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.378
+ Phase Shift                   3.000
= Required Time                 3.512
- Arrival Time                  2.721
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.908 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.095 | 0.206 |   2.239 |    3.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.141 |   2.380 |    3.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.252 | 0.214 |   2.593 |    3.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | MUX2X1   | 0.164 | 0.127 |   2.720 |    3.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.164 | 0.000 |   2.721 |    3.512 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.691 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.551 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.222 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.333 | 0.018 |   0.890 |    0.098 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.497
- Arrival Time                  2.705
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.908 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.122 | 0.082 |   2.114 |    2.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   2.312 |    3.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   2.545 |    3.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                | B v -> Y ^     | MUX2X1   | 0.173 | 0.160 |   2.704 |    3.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.173 | 0.001 |   2.705 |    3.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.692 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.552 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.222 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.335 | 0.024 |   0.896 |    0.104 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         0.389
+ Phase Shift                   3.000
= Required Time                 3.504
- Arrival Time                  2.712
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.909 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | A v -> Y ^     | MUX2X1   | 0.169 | 0.162 |   2.711 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.712 |    3.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.692 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.552 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.223 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.314 | 0.012 |   0.893 |    0.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 3.521
- Arrival Time                  2.727
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.909 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.097 | 0.213 |   2.246 |    3.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.383 |    3.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.249 | 0.222 |   2.605 |    3.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.154 | 0.122 |   2.727 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.154 | 0.000 |   2.727 |    3.521 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.693 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.553 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.223 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.319 | 0.009 |   0.888 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 3.523
- Arrival Time                  2.730
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.910 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.097 | 0.213 |   2.246 |    3.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.383 |    3.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.249 | 0.222 |   2.605 |    3.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.156 | 0.124 |   2.729 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.156 | 0.000 |   2.730 |    3.523 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.554 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.224 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.304 | 0.311 |   0.881 |    0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.312 | 0.009 |   0.890 |    0.096 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 3.522
- Arrival Time                  2.727
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.911 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.097 | 0.213 |   2.246 |    3.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.383 |    3.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.249 | 0.222 |   2.605 |    3.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.153 | 0.122 |   2.727 |    3.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.153 | 0.000 |   2.727 |    3.522 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.695 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.554 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.225 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.320 | 0.010 |   0.889 |    0.094 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.705
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.911 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.122 | 0.082 |   2.114 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   2.312 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   2.545 |    3.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187               | A v -> Y ^     | MUX2X1   | 0.168 | 0.160 |   2.704 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D ^            | DFFPOSX1 | 0.168 | 0.000 |   2.705 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.695 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.555 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.225 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.336 | 0.027 |   0.899 |    0.104 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         0.393
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.705
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.911 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_48_0         | A v -> Y ^     | INVX2    | 0.227 | 0.239 |   2.025 |    2.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0         | A ^ -> Y v     | NAND2X1  | 0.119 | 0.070 |   2.096 |    2.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0         | B v -> Y ^     | NAND2X1  | 0.241 | 0.201 |   2.296 |    3.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0         | A ^ -> Y v     | INVX4    | 0.286 | 0.253 |   2.549 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | A v -> Y ^     | MUX2X1   | 0.169 | 0.156 |   2.705 |    3.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D ^            | DFFPOSX1 | 0.169 | 0.000 |   2.705 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.695 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.555 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.225 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.322 | 0.015 |   0.893 |    0.098 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] 
/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                     (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.916
- Setup                         0.124
+ Phase Shift                   3.000
= Required Time                 3.792
- Arrival Time                  2.996
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    1.912 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.053 | 0.155 |   1.271 |    2.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0              | B v -> Y ^     | NAND2X1 | 0.246 | 0.188 |   1.459 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0              | A ^ -> Y v     | INVX4   | 0.167 | 0.160 |   1.619 |    2.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25    | A v -> Y v     | BUFX4   | 0.138 | 0.278 |   1.897 |    2.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U36                 | A v -> Y ^     | NOR2X1  | 0.174 | 0.139 |   2.035 |    2.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U37                 | C ^ -> Y v     | AOI22X1 | 0.189 | 0.100 |   2.136 |    2.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U38                 | C v -> Y ^     | OAI21X1 | 0.392 | 0.328 |   2.463 |    3.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC27_wptr_nxt_2_    | A ^ -> Y ^     | BUFX2   | 0.196 | 0.330 |   2.794 |    3.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCPC28_wptr_nxt_ | A ^ -> Y ^     | BUFX2   | 0.075 | 0.202 |   2.996 |    3.792 | 
     | 2_                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2]      | D ^            | DFFSR   | 0.075 | 0.000 |   2.996 |    3.792 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.696 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |   -0.556 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.410 | 0.330 |   0.570 |   -0.226 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.306 |   0.876 |    0.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.916 |    0.120 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         0.399
+ Phase Shift                   3.000
= Required Time                 3.500
- Arrival Time                  2.702
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.914 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.122 | 0.082 |   2.114 |    2.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.243 | 0.197 |   2.312 |    3.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.261 | 0.233 |   2.545 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A v -> Y ^     | MUX2X1   | 0.166 | 0.157 |   2.702 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D ^            | DFFPOSX1 | 0.166 | 0.000 |   2.702 |    3.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.698 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.558 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.228 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.302 |   0.872 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.336 | 0.027 |   0.899 |    0.101 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         0.392
+ Phase Shift                   3.000
= Required Time                 3.499
- Arrival Time                  2.701
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.914 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.053 | 0.155 |   1.271 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.494 | 0.515 |   1.786 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.239 | 0.247 |   2.033 |    2.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B ^ -> Y v     | NAND2X1  | 0.119 | 0.089 |   2.122 |    2.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | B v -> Y ^     | NAND2X1  | 0.226 | 0.190 |   2.312 |    3.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y v     | INVX4    | 0.257 | 0.243 |   2.555 |    3.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A v -> Y ^     | MUX2X1   | 0.156 | 0.146 |   2.701 |    3.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D ^            | DFFPOSX1 | 0.156 | 0.000 |   2.701 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.698 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.558 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.410 | 0.330 |   0.570 |   -0.228 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.879 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.322 | 0.013 |   0.891 |    0.094 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

