INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'tyqca' on host 'the_ghost_two' (Windows NT_amd64 version 6.2) on Tue Nov 14 22:01:58 -0500 2023
INFO: [HLS 200-10] In directory 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_5'
INFO: [HLS 200-10] Opening project 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_5/Lab_5'.
INFO: [HLS 200-10] Adding design file 'vhls/mmult_test.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls/mmult_accel.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls/mmult.h' to the project
INFO: [HLS 200-10] Adding test bench file 'vhls/mmult_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_5/Lab_5/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'vhls/mmult_accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls/mmult_test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.531 ; gain = 18.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.531 ; gain = 18.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>' (vhls/mmult.h:147).
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>' (vhls/mmult.h:137).
INFO: [XFORM 203-603] Inlining function 'mmult_hw<float, 32>' into 'wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>' (vhls/mmult.h:151).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>' (vhls/mmult.h:159).
INFO: [XFORM 203-603] Inlining function 'wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>' into 'HLS_accel' (vhls/mmult_accel.cpp:36).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 109.227 ; gain = 24.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 111.164 ; gain = 26.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_STREAM.data.V' (vhls/mmult_accel.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_STREAM.data.V' (vhls/mmult_accel.cpp:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (vhls/mmult.h:50) in function 'HLS_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (vhls/mmult.h:53) in function 'HLS_accel' completely with a factor of 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 135.746 ; gain = 50.812
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (vhls/mmult.h:132:13) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (vhls/mmult.h:142:14) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (vhls/mmult.h:49:6) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (vhls/mmult.h:154:15) in function 'HLS_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 135.746 ; gain = 50.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) on array 'a', vhls/mmult.h:125->vhls/mmult_accel.cpp:36 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 167.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.7 seconds; current allocated memory: 90.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 92.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'HLS_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'HLS_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'HLS_accel_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 97.545 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 159.688 ; gain = 74.754
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_accel.
INFO: [HLS 200-112] Total elapsed time: 20.438 seconds; peak allocated memory: 97.545 MB.
