{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712556748965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712556748966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 11:42:28 2024 " "Processing started: Mon Apr  8 11:42:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712556748966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556748966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycleProcessor -c singleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycleProcessor -c singleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556748966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712556749483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712556749484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upper_module.v 1 1 " "Found 1 design units, including 1 entities, in source file upper_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "upper_module.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/upper_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 0 0 " "Found 0 design units, including 0 entities, in source file testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spregfile.v 1 1 " "Found 1 design units, including 1 entities, in source file spregfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 spregfile " "Found entity 1: spregfile" {  } { { "spregfile.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/spregfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/sl2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/single_cycle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/signext.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/mux3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/mux2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758655 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.v(51) " "Verilog HDL warning at maindec.v(51): extended using \"x\" or \"z\"" {  } { { "maindec.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/maindec.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712556758658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/maindec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/instruction_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/flopr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/data_memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/aludec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712556758676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleProcessor " "Elaborating entity \"singleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712556758721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_cycle single_cycle:single_cycle " "Elaborating entity \"single_cycle\" for hierarchy \"single_cycle:single_cycle\"" {  } { { "upper_module.v" "single_cycle" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/upper_module.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller single_cycle:single_cycle\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"single_cycle:single_cycle\|controller:controller\"" {  } { { "single_cycle.v" "controller" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/single_cycle.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec single_cycle:single_cycle\|controller:controller\|maindec:main_decoder " "Elaborating entity \"maindec\" for hierarchy \"single_cycle:single_cycle\|controller:controller\|maindec:main_decoder\"" {  } { { "controller.v" "main_decoder" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758726 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spra maindec.v(17) " "Verilog HDL Always Construct warning at maindec.v(17): inferring latch(es) for variable \"spra\", which holds its previous value in one or more paths through the always construct" {  } { { "maindec.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/maindec.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712556758727 "|singleCycleProcessor|single_cycle:single_cycle|controller:controller|maindec:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spra maindec.v(17) " "Inferred latch for \"spra\" at maindec.v(17)" {  } { { "maindec.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/maindec.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758727 "|singleCycleProcessor|single_cycle:single_cycle|controller:controller|maindec:main_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec single_cycle:single_cycle\|controller:controller\|aludec:alu_decoder " "Elaborating entity \"aludec\" for hierarchy \"single_cycle:single_cycle\|controller:controller\|aludec:alu_decoder\"" {  } { { "controller.v" "alu_decoder" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/controller.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 aludec.v(26) " "Verilog HDL assignment warning at aludec.v(26): truncated value with size 32 to match size of target (1)" {  } { { "aludec.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/aludec.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758728 "|singleCycleProcessor|single_cycle:single_cycle|controller:controller|aludec:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath single_cycle:single_cycle\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\"" {  } { { "single_cycle.v" "datapath" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/single_cycle.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr single_cycle:single_cycle\|datapath:datapath\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|flopr:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder single_cycle:single_cycle\|datapath:datapath\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|adder:pcadd1\"" {  } { { "datapath.v" "pcadd1" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 single_cycle:single_cycle\|datapath:datapath\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|sl2:immsh\"" {  } { { "datapath.v" "immsh" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 single_cycle:single_cycle\|datapath:datapath\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|mux2:pcbrmux\"" {  } { { "datapath.v" "pcbrmux" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile single_cycle:single_cycle\|datapath:datapath\|regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|regfile:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 single_cycle:single_cycle\|datapath:datapath\|mux3:wrmux " "Elaborating entity \"mux3\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|mux3:wrmux\"" {  } { { "datapath.v" "wrmux" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext single_cycle:single_cycle\|datapath:datapath\|signext:se " "Elaborating entity \"signext\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|signext:se\"" {  } { { "datapath.v" "se" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu single_cycle:single_cycle\|datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|alu:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 alu.v(39) " "Verilog HDL assignment warning at alu.v(39): truncated value with size 64 to match size of target (32)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758750 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 alu.v(40) " "Verilog HDL assignment warning at alu.v(40): truncated value with size 64 to match size of target (32)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758750 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 alu.v(41) " "Verilog HDL assignment warning at alu.v(41): truncated value with size 64 to match size of target (32)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758750 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(20) " "Verilog HDL Case Statement warning at alu.v(20): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712556758750 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712556758750 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wd0 alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"wd0\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712556758750 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wd1 alu.v(20) " "Verilog HDL Always Construct warning at alu.v(20): inferring latch(es) for variable \"wd1\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712556758750 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[0\] alu.v(20) " "Inferred latch for \"wd1\[0\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[1\] alu.v(20) " "Inferred latch for \"wd1\[1\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[2\] alu.v(20) " "Inferred latch for \"wd1\[2\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[3\] alu.v(20) " "Inferred latch for \"wd1\[3\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[4\] alu.v(20) " "Inferred latch for \"wd1\[4\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[5\] alu.v(20) " "Inferred latch for \"wd1\[5\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[6\] alu.v(20) " "Inferred latch for \"wd1\[6\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[7\] alu.v(20) " "Inferred latch for \"wd1\[7\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[8\] alu.v(20) " "Inferred latch for \"wd1\[8\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[9\] alu.v(20) " "Inferred latch for \"wd1\[9\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[10\] alu.v(20) " "Inferred latch for \"wd1\[10\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[11\] alu.v(20) " "Inferred latch for \"wd1\[11\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[12\] alu.v(20) " "Inferred latch for \"wd1\[12\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[13\] alu.v(20) " "Inferred latch for \"wd1\[13\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[14\] alu.v(20) " "Inferred latch for \"wd1\[14\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[15\] alu.v(20) " "Inferred latch for \"wd1\[15\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[16\] alu.v(20) " "Inferred latch for \"wd1\[16\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[17\] alu.v(20) " "Inferred latch for \"wd1\[17\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[18\] alu.v(20) " "Inferred latch for \"wd1\[18\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[19\] alu.v(20) " "Inferred latch for \"wd1\[19\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[20\] alu.v(20) " "Inferred latch for \"wd1\[20\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[21\] alu.v(20) " "Inferred latch for \"wd1\[21\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[22\] alu.v(20) " "Inferred latch for \"wd1\[22\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[23\] alu.v(20) " "Inferred latch for \"wd1\[23\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[24\] alu.v(20) " "Inferred latch for \"wd1\[24\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[25\] alu.v(20) " "Inferred latch for \"wd1\[25\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[26\] alu.v(20) " "Inferred latch for \"wd1\[26\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[27\] alu.v(20) " "Inferred latch for \"wd1\[27\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[28\] alu.v(20) " "Inferred latch for \"wd1\[28\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[29\] alu.v(20) " "Inferred latch for \"wd1\[29\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758751 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[30\] alu.v(20) " "Inferred latch for \"wd1\[30\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd1\[31\] alu.v(20) " "Inferred latch for \"wd1\[31\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[0\] alu.v(20) " "Inferred latch for \"wd0\[0\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[1\] alu.v(20) " "Inferred latch for \"wd0\[1\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[2\] alu.v(20) " "Inferred latch for \"wd0\[2\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[3\] alu.v(20) " "Inferred latch for \"wd0\[3\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[4\] alu.v(20) " "Inferred latch for \"wd0\[4\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[5\] alu.v(20) " "Inferred latch for \"wd0\[5\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[6\] alu.v(20) " "Inferred latch for \"wd0\[6\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[7\] alu.v(20) " "Inferred latch for \"wd0\[7\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[8\] alu.v(20) " "Inferred latch for \"wd0\[8\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[9\] alu.v(20) " "Inferred latch for \"wd0\[9\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[10\] alu.v(20) " "Inferred latch for \"wd0\[10\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[11\] alu.v(20) " "Inferred latch for \"wd0\[11\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[12\] alu.v(20) " "Inferred latch for \"wd0\[12\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[13\] alu.v(20) " "Inferred latch for \"wd0\[13\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[14\] alu.v(20) " "Inferred latch for \"wd0\[14\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[15\] alu.v(20) " "Inferred latch for \"wd0\[15\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[16\] alu.v(20) " "Inferred latch for \"wd0\[16\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[17\] alu.v(20) " "Inferred latch for \"wd0\[17\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[18\] alu.v(20) " "Inferred latch for \"wd0\[18\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[19\] alu.v(20) " "Inferred latch for \"wd0\[19\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[20\] alu.v(20) " "Inferred latch for \"wd0\[20\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[21\] alu.v(20) " "Inferred latch for \"wd0\[21\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[22\] alu.v(20) " "Inferred latch for \"wd0\[22\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[23\] alu.v(20) " "Inferred latch for \"wd0\[23\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[24\] alu.v(20) " "Inferred latch for \"wd0\[24\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[25\] alu.v(20) " "Inferred latch for \"wd0\[25\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[26\] alu.v(20) " "Inferred latch for \"wd0\[26\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[27\] alu.v(20) " "Inferred latch for \"wd0\[27\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[28\] alu.v(20) " "Inferred latch for \"wd0\[28\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758752 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[29\] alu.v(20) " "Inferred latch for \"wd0\[29\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[30\] alu.v(20) " "Inferred latch for \"wd0\[30\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wd0\[31\] alu.v(20) " "Inferred latch for \"wd0\[31\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(20) " "Inferred latch for \"result\[0\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(20) " "Inferred latch for \"result\[1\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(20) " "Inferred latch for \"result\[2\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(20) " "Inferred latch for \"result\[3\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(20) " "Inferred latch for \"result\[4\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(20) " "Inferred latch for \"result\[5\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(20) " "Inferred latch for \"result\[6\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(20) " "Inferred latch for \"result\[7\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(20) " "Inferred latch for \"result\[8\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(20) " "Inferred latch for \"result\[9\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(20) " "Inferred latch for \"result\[10\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(20) " "Inferred latch for \"result\[11\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(20) " "Inferred latch for \"result\[12\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(20) " "Inferred latch for \"result\[13\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(20) " "Inferred latch for \"result\[14\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(20) " "Inferred latch for \"result\[15\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(20) " "Inferred latch for \"result\[16\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(20) " "Inferred latch for \"result\[17\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(20) " "Inferred latch for \"result\[18\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(20) " "Inferred latch for \"result\[19\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(20) " "Inferred latch for \"result\[20\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(20) " "Inferred latch for \"result\[21\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(20) " "Inferred latch for \"result\[22\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(20) " "Inferred latch for \"result\[23\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(20) " "Inferred latch for \"result\[24\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(20) " "Inferred latch for \"result\[25\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(20) " "Inferred latch for \"result\[26\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(20) " "Inferred latch for \"result\[27\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758753 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(20) " "Inferred latch for \"result\[28\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758754 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(20) " "Inferred latch for \"result\[29\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758754 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(20) " "Inferred latch for \"result\[30\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758754 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(20) " "Inferred latch for \"result\[31\]\" at alu.v(20)" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/alu.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758754 "|singleCycleProcessor|single_cycle:single_cycle|datapath:datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spregfile single_cycle:single_cycle\|datapath:datapath\|spregfile:sprf " "Elaborating entity \"spregfile\" for hierarchy \"single_cycle:single_cycle\|datapath:datapath\|spregfile:sprf\"" {  } { { "datapath.v" "sprf" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory\"" {  } { { "upper_module.v" "instruction_memory" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/upper_module.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758757 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 1023 instruction_memory.v(9) " "Verilog HDL warning at instruction_memory.v(9): number of words (32) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instruction_memory.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/instruction_memory.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1712556758764 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(1) " "Verilog HDL assignment warning at memfile.dat(1): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758764 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(2) " "Verilog HDL assignment warning at memfile.dat(2): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758764 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(3) " "Verilog HDL assignment warning at memfile.dat(3): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758764 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(4) " "Verilog HDL assignment warning at memfile.dat(4): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758764 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(5) " "Verilog HDL assignment warning at memfile.dat(5): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(6) " "Verilog HDL assignment warning at memfile.dat(6): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(7) " "Verilog HDL assignment warning at memfile.dat(7): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(8) " "Verilog HDL assignment warning at memfile.dat(8): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(9) " "Verilog HDL assignment warning at memfile.dat(9): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(10) " "Verilog HDL assignment warning at memfile.dat(10): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(11) " "Verilog HDL assignment warning at memfile.dat(11): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(12) " "Verilog HDL assignment warning at memfile.dat(12): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(13) " "Verilog HDL assignment warning at memfile.dat(13): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(14) " "Verilog HDL assignment warning at memfile.dat(14): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(15) " "Verilog HDL assignment warning at memfile.dat(15): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(16) " "Verilog HDL assignment warning at memfile.dat(16): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(17) " "Verilog HDL assignment warning at memfile.dat(17): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(18) " "Verilog HDL assignment warning at memfile.dat(18): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(19) " "Verilog HDL assignment warning at memfile.dat(19): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(20) " "Verilog HDL assignment warning at memfile.dat(20): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(21) " "Verilog HDL assignment warning at memfile.dat(21): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(22) " "Verilog HDL assignment warning at memfile.dat(22): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(23) " "Verilog HDL assignment warning at memfile.dat(23): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758765 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(24) " "Verilog HDL assignment warning at memfile.dat(24): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(25) " "Verilog HDL assignment warning at memfile.dat(25): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(26) " "Verilog HDL assignment warning at memfile.dat(26): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(27) " "Verilog HDL assignment warning at memfile.dat(27): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(28) " "Verilog HDL assignment warning at memfile.dat(28): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(29) " "Verilog HDL assignment warning at memfile.dat(29): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(30) " "Verilog HDL assignment warning at memfile.dat(30): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(31) " "Verilog HDL assignment warning at memfile.dat(31): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memfile.dat(32) " "Verilog HDL assignment warning at memfile.dat(32): truncated value with size 32 to match size of target (8)" {  } { { "memfile.dat" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/memfile.dat" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram_memory instruction_memory.v(8) " "Verilog HDL warning at instruction_memory.v(8): initial value for variable ram_memory should be constant" {  } { { "instruction_memory.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/instruction_memory.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1712556758766 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_memory 0 instruction_memory.v(6) " "Net \"ram_memory\" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712556758789 "|singleCycleProcessor|instruction_memory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory\"" {  } { { "upper_module.v" "data_memory" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/upper_module.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758817 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "data_file.dat data_memory.v(22) " "Verilog HDL File I/O error at data_memory.v(22): can't open Verilog Design File \"data_file.dat\"" {  } { { "data_memory.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/data_memory.v" 22 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758823 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_memory:data_memory " "Can't elaborate user hierarchy \"data_memory:data_memory\"" {  } { { "upper_module.v" "data_memory" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/upper_module.v" 10 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712556758826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/output_files/singleCycleProcessor.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/single_cycle_verilog/output_files/singleCycleProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758869 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712556758931 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  8 11:42:38 2024 " "Processing ended: Mon Apr  8 11:42:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712556758931 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712556758931 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712556758931 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712556758931 ""}
