$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module logic_gates_testbench $end
  $var wire 1 # test_a $end
  $var wire 1 $ test_b $end
  $var wire 1 % result_and $end
  $var wire 1 & result_or $end
  $var wire 1 ' result_xor $end
  $var wire 1 ( result_nand $end
  $scope module DUT $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % and_out $end
   $var wire 1 & or_out $end
   $var wire 1 ' xor_out $end
   $var wire 1 ( nand_out $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
1(
#10
1$
1&
1'
#20
1#
0$
#30
1$
1%
0'
0(
#40
