

================================================================
== Vitis HLS Report for 'modp_iNTT2_ext_1'
================================================================
* Date:           Mon Mar  4 11:08:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  41.955 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- iNTT_loop1         |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + iNTT_loop2        |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ iNTT_loop3      |        ?|        ?|         3|          -|          -|      ?|        no|
        |- VITIS_LOOP_1373_1  |        ?|        ?|         2|          -|          -|      ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 3 10 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i"   --->   Operation 12 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p"   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 14 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%igm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %igm"   --->   Operation 15 'read' 'igm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %stride"   --->   Operation 16 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a"   --->   Operation 17 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast2_cast_cast = sext i25 %p_read"   --->   Operation 18 'sext' 'p_cast2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_cast2_cast_cast_cast = zext i31 %p_cast2_cast_cast"   --->   Operation 19 'zext' 'p_cast2_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stride_cast1 = zext i9 %stride_read"   --->   Operation 20 'zext' 'stride_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stride_cast = zext i9 %stride_read"   --->   Operation 21 'zext' 'stride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 22 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 23 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln1334 = icmp_eq  i32 %logn_read, i32 0" [../FalconHLS/code_hls/keygen.c:1334]   --->   Operation 24 'icmp' 'icmp_ln1334' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1334 = br i1 %icmp_ln1334, void %if.end, void %cleanup.cont" [../FalconHLS/code_hls/keygen.c:1334]   --->   Operation 25 'br' 'br_ln1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 26 'alloca' 't' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_6 = alloca i32 1"   --->   Operation 27 'alloca' 'm_6' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1337 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:1337]   --->   Operation 28 'zext' 'zext_ln1337' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln1337" [../FalconHLS/code_hls/keygen.c:1337]   --->   Operation 29 'shl' 'n' <Predicate = (!icmp_ln1334)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1339 = zext i31 %p_cast2_cast_cast" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 30 'zext' 'zext_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 %n, i64 %m_6" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 31 'store' 'store_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 1, i64 %t" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 32 'store' 'store_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1339 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 33 'br' 'br_ln1339' <Predicate = (!icmp_ln1334)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%m_9 = load i64 %m_6" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 34 'load' 'm_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_9, i32 1, i32 63" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.78ns)   --->   "%icmp_ln1339 = icmp_eq  i63 %tmp, i63 0" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 36 'icmp' 'icmp_ln1339' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1339 = br i1 %icmp_ln1339, void %iNTT_loop2, void %for.end21" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 37 'br' 'br_ln1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_load_3 = load i64 %t" [../FalconHLS/code_hls/keygen.c:1344]   --->   Operation 38 'load' 't_load_3' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [../FalconHLS/code_hls/keygen.c:1343]   --->   Operation 39 'specloopname' 'specloopname_ln1343' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%hm = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_9, i32 1, i32 63" [../FalconHLS/code_hls/keygen.c:1343]   --->   Operation 40 'partselect' 'hm' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1343 = zext i63 %hm" [../FalconHLS/code_hls/keygen.c:1343]   --->   Operation 41 'zext' 'zext_ln1343' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dt = shl i64 %t_load_3, i64 1" [../FalconHLS/code_hls/keygen.c:1344]   --->   Operation 42 'shl' 'dt' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %m_9, i32 1, i32 13" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln1345 = br void %iNTT_loop3" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 44 'br' 'br_ln1345' <Predicate = (!icmp_ln1339)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 45 'alloca' 'idx' <Predicate = (icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 46 'alloca' 'k_02' <Predicate = (icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.55ns)   --->   "%sub_ln1372 = sub i32 31, i32 %logn_read" [../FalconHLS/code_hls/keygen.c:1372]   --->   Operation 47 'sub' 'sub_ln1372' <Predicate = (icmp_ln1339)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (4.42ns)   --->   "%ni = shl i32 1, i32 %sub_ln1372" [../FalconHLS/code_hls/keygen.c:1372]   --->   Operation 48 'shl' 'ni' <Predicate = (icmp_ln1339)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1373 = zext i32 %ni" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 49 'zext' 'zext_ln1373' <Predicate = (icmp_ln1339)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 0, i64 %k_02" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 50 'store' 'store_ln1373' <Predicate = (icmp_ln1339)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 0, i64 %idx" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 51 'store' 'store_ln1373' <Predicate = (icmp_ln1339)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1373 = br void %for.inc27" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 52 'br' 'br_ln1373' <Predicate = (icmp_ln1339)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%v1 = phi i64 0, void %iNTT_loop2, i64 %v1_2, void %for.inc15.loopexit"   --->   Operation 53 'phi' 'v1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%u_09 = phi i63 0, void %iNTT_loop2, i63 %u, void %for.inc15.loopexit"   --->   Operation 54 'phi' 'u_09' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.78ns)   --->   "%icmp_ln1345 = icmp_eq  i63 %u_09, i63 %hm" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 55 'icmp' 'icmp_ln1345' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.49ns)   --->   "%u = add i63 %u_09, i63 1" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 57 'add' 'u' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1345 = br i1 %icmp_ln1345, void %iNTT_loop3.split, void %for.inc19.loopexit" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 58 'br' 'br_ln1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 59 'load' 't_load' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1351 = trunc i63 %u_09" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 60 'trunc' 'trunc_ln1351' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.67ns)   --->   "%add_ln1351 = add i13 %trunc_ln1351, i13 %trunc_ln" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 61 'add' 'add_ln1351' <Predicate = (!icmp_ln1345)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1351, i2 0" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.94ns)   --->   "%add_ln1351_3 = add i15 %shl_ln, i15 %igm_read" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 63 'add' 'add_ln1351_3' <Predicate = (!icmp_ln1345)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1351_3, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1345 = trunc i64 %v1" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 65 'trunc' 'trunc_ln1345' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 66 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 66 'mul' 'mul_ln1352' <Predicate = (!icmp_ln1345)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1329_2 = trunc i64 %t_load" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 67 'trunc' 'trunc_ln1329_2' <Predicate = (!icmp_ln1345)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.67ns)   --->   "%add_ln1353 = add i13 %trunc_ln1345, i13 %trunc_ln1329_2" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 68 'add' 'add_ln1353' <Predicate = (!icmp_ln1345)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 69 'mul' 'mul_ln1353' <Predicate = (!icmp_ln1345)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 %zext_ln1343, i64 %m_6" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 70 'store' 'store_ln1339' <Predicate = (icmp_ln1345)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln1339 = store i64 %dt, i64 %t" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 71 'store' 'store_ln1339' <Predicate = (icmp_ln1345)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1339 = br void %for.cond" [../FalconHLS/code_hls/keygen.c:1339]   --->   Operation 72 'br' 'br_ln1339' <Predicate = (icmp_ln1345)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 73 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 73 'mul' 'mul_ln1352' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 74 'mul' 'mul_ln1353' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1351 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 75 'zext' 'zext_ln1351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1351" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 76 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 77 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 78 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 78 'mul' 'mul_ln1352' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 79 'mul' 'mul_ln1353' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln1341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92" [../FalconHLS/code_hls/keygen.c:1341]   --->   Operation 80 'specloopname' 'specloopname_ln1341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%s = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:1351]   --->   Operation 81 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 82 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1352 = mul i13 %trunc_ln1345, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1352]   --->   Operation 82 'mul' 'mul_ln1352' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1353 = mul i13 %add_ln1353, i13 %stride_cast" [../FalconHLS/code_hls/keygen.c:1353]   --->   Operation 83 'mul' 'mul_ln1353' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i32 %s" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 84 'zext' 'zext_ln1354' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln1354 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 85 'br' 'br_ln1354' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.87>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%v_05 = phi i64 0, void %iNTT_loop3.split, i64 %v, void %for.inc.split"   --->   Operation 86 'phi' 'v_05' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%idx18 = phi i64 0, void %iNTT_loop3.split, i64 %add_ln1354_2, void %for.inc.split" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 87 'phi' 'idx18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%t_load_4 = load i64 %t" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 88 'load' 't_load_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.77ns)   --->   "%icmp_ln1354 = icmp_eq  i64 %v_05, i64 %t_load_4" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 89 'icmp' 'icmp_ln1354' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (3.52ns)   --->   "%v = add i64 %v_05, i64 1" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 90 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln1354 = br i1 %icmp_ln1354, void %for.inc.split, void %for.inc15.loopexit" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 91 'br' 'br_ln1354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1354 = trunc i64 %idx18" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 92 'trunc' 'trunc_ln1354' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.67ns)   --->   "%add_ln1348 = add i13 %trunc_ln1354, i13 %mul_ln1352" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 93 'add' 'add_ln1348' <Predicate = (!icmp_ln1354)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln67 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1348, i2 0" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 94 'bitconcatenate' 'shl_ln67' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.94ns)   --->   "%r1 = add i15 %shl_ln67, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 95 'add' 'r1' <Predicate = (!icmp_ln1354)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.67ns)   --->   "%add_ln1348_7 = add i13 %trunc_ln1354, i13 %mul_ln1353" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 96 'add' 'add_ln1348_7' <Predicate = (!icmp_ln1354)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1348_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1348_7, i2 0" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 97 'bitconcatenate' 'shl_ln1348_2' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.94ns)   --->   "%r2 = add i15 %shl_ln1348_2, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 98 'add' 'r2' <Predicate = (!icmp_ln1354)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln64 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 99 'partselect' 'lshr_ln64' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1358 = zext i13 %lshr_ln64" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 100 'zext' 'zext_ln1358' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%vla18_addr_316 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1358" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 101 'getelementptr' 'vla18_addr_316' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_316" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 102 'load' 'x' <Predicate = (!icmp_ln1354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln65 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r2, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 103 'partselect' 'lshr_ln65' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1359 = zext i13 %lshr_ln65" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 104 'zext' 'zext_ln1359' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%vla18_addr_317 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1359" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 105 'getelementptr' 'vla18_addr_317' <Predicate = (!icmp_ln1354)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%y = load i13 %vla18_addr_317" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 106 'load' 'y' <Predicate = (!icmp_ln1354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 107 [1/1] (3.52ns)   --->   "%add_ln1354_2 = add i64 %idx18, i64 %stride_cast1" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 107 'add' 'add_ln1354_2' <Predicate = (!icmp_ln1354)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (3.52ns)   --->   "%v1_2 = add i64 %dt, i64 %v1" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 108 'add' 'v1_2' <Predicate = (icmp_ln1354)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln1345 = br void %iNTT_loop3" [../FalconHLS/code_hls/keygen.c:1345]   --->   Operation 109 'br' 'br_ln1345' <Predicate = (icmp_ln1354)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 41.9>
ST_8 : Operation 110 [1/2] (3.25ns)   --->   "%x = load i13 %vla18_addr_316" [../FalconHLS/code_hls/keygen.c:1358]   --->   Operation 110 'load' 'x' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 111 [1/2] (3.25ns)   --->   "%y = load i13 %vla18_addr_317" [../FalconHLS/code_hls/keygen.c:1359]   --->   Operation 111 'load' 'y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln685 = sub i32 %x, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 112 'sub' 'sub_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln685 = add i32 %y, i32 %sub_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 113 'add' 'add_ln685' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685, i32 31" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 114 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%select_ln685 = select i1 %tmp_191, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 115 'select' 'select_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%and_ln685 = and i25 %select_ln685, i25 %p_read" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 116 'and' 'and_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%sext_ln685 = sext i25 %and_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 117 'sext' 'sext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln685_14)   --->   "%zext_ln685 = zext i31 %sext_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 118 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln685_14 = add i32 %zext_ln685, i32 %add_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 119 'add' 'add_ln685_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln1360 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_316, i32 %add_ln685_14, i4 15" [../FalconHLS/code_hls/keygen.c:1360]   --->   Operation 120 'store' 'store_ln1360' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 121 [1/1] (2.55ns)   --->   "%sub_ln697 = sub i32 %x, i32 %y" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 121 'sub' 'sub_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 122 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%select_ln697 = select i1 %tmp_192, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 123 'select' 'select_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%and_ln697 = and i25 %select_ln697, i25 %p_read" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 124 'and' 'and_ln697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%sext_ln697 = sext i25 %and_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 125 'sext' 'sext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln697)   --->   "%zext_ln697 = zext i31 %sext_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 126 'zext' 'zext_ln697' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln697 = add i32 %zext_ln697, i32 %sub_ln697" [../FalconHLS/code_hls/keygen.c:697]   --->   Operation 127 'add' 'add_ln697' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln721_2 = zext i32 %add_ln697" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 128 'zext' 'zext_ln721_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (8.51ns)   --->   "%z_100 = mul i63 %zext_ln1354, i63 %zext_ln721_2" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 129 'mul' 'z_100' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i63 %z_100" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 130 'trunc' 'trunc_ln718_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (8.24ns)   --->   "%mul_ln722_4 = mul i31 %trunc_ln718_1, i31 %p0i_read" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 131 'mul' 'mul_ln722_4' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln722_3 = zext i31 %mul_ln722_4" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 132 'zext' 'zext_ln722_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (8.24ns)   --->   "%w_60 = mul i62 %zext_ln722_3, i62 %zext_ln1339" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 133 'mul' 'w_60' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln718_1 = zext i62 %w_60" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 134 'zext' 'zext_ln718_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (3.49ns)   --->   "%add_ln723_1 = add i63 %zext_ln718_1, i63 %z_100" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 135 'add' 'add_ln723_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln723_1 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln723_1, i32 31, i32 62" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 136 'partselect' 'trunc_ln723_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (2.55ns)   --->   "%d_8 = sub i32 %trunc_ln723_1, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 137 'sub' 'd_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %d_8, i32 31" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 138 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%select_ln724_1 = select i1 %tmp_193, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 139 'select' 'select_ln724_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%and_ln724_1 = and i25 %select_ln724_1, i25 %p_read" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 140 'and' 'and_ln724_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%sext_ln724_1 = sext i25 %and_ln724_1" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 141 'sext' 'sext_ln724_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node d_9)   --->   "%zext_ln724_1 = zext i31 %sext_ln724_1" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 142 'zext' 'zext_ln724_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (2.55ns) (out node of the LUT)   --->   "%d_9 = add i32 %zext_ln724_1, i32 %d_8" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 143 'add' 'd_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln1348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_101" [../FalconHLS/code_hls/keygen.c:1348]   --->   Operation 144 'specloopname' 'specloopname_ln1348' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln1361 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_317, i32 %d_9, i4 15" [../FalconHLS/code_hls/keygen.c:1361]   --->   Operation 145 'store' 'store_ln1361' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln1354 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:1354]   --->   Operation 146 'br' 'br_ln1354' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 5.19>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%k = load i64 %k_02" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 147 'load' 'k' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (2.77ns)   --->   "%icmp_ln1373 = icmp_eq  i64 %k, i64 %n" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 148 'icmp' 'icmp_ln1373' <Predicate = (!icmp_ln1334)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (3.52ns)   --->   "%k_16 = add i64 %k, i64 1" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 149 'add' 'k_16' <Predicate = (!icmp_ln1334)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln1373 = br i1 %icmp_ln1373, void %for.inc27.split, void %cleanup.cont.loopexit" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 150 'br' 'br_ln1373' <Predicate = (!icmp_ln1334)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 151 'load' 'idx_load' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1329 = trunc i64 %idx_load" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 152 'trunc' 'trunc_ln1329' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln66 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln1329, i2 0" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 153 'bitconcatenate' 'shl_ln66' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.94ns)   --->   "%r = add i15 %shl_ln66, i15 %a_read" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 154 'add' 'r' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%lshr_ln63 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 155 'partselect' 'lshr_ln63' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1374 = zext i13 %lshr_ln63" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 156 'zext' 'zext_ln1374' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%vla18_addr_315 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1374" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 157 'getelementptr' 'vla18_addr_315' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_315" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 158 'load' 'vla18_load' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 159 [1/1] (3.52ns)   --->   "%add_ln1373_2 = add i64 %idx_load, i64 %stride_cast1" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 159 'add' 'add_ln1373_2' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 %k_16, i64 %k_02" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 160 'store' 'store_ln1373' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 1.58>
ST_10 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln1373 = store i64 %add_ln1373_2, i64 %idx" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 161 'store' 'store_ln1373' <Predicate = (!icmp_ln1334 & !icmp_ln1373)> <Delay = 1.58>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln1334 & icmp_ln1373)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln1376 = ret" [../FalconHLS/code_hls/keygen.c:1376]   --->   Operation 163 'ret' 'ret_ln1376' <Predicate = (icmp_ln1373) | (icmp_ln1334)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 40.1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_100" [../FalconHLS/code_hls/keygen.c:1329]   --->   Operation 164 'specloopname' 'specloopname_ln1329' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr_315" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 165 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln721 = zext i32 %vla18_load" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 166 'zext' 'zext_ln721' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (8.51ns)   --->   "%z = mul i63 %zext_ln1373, i63 %zext_ln721" [../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 167 'mul' 'z' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i63 %z" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 168 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (8.24ns)   --->   "%mul_ln722 = mul i31 %trunc_ln718, i31 %p0i_read" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 169 'mul' 'mul_ln722' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i31 %mul_ln722" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 170 'zext' 'zext_ln722' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (8.24ns)   --->   "%w = mul i62 %zext_ln722, i62 %zext_ln1339" [../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 171 'mul' 'w' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln718 = zext i62 %w" [../FalconHLS/code_hls/keygen.c:718->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 172 'zext' 'zext_ln718' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (3.49ns)   --->   "%add_ln723 = add i63 %zext_ln718, i63 %z" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 173 'add' 'add_ln723' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln723, i32 31, i32 62" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 174 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (2.55ns)   --->   "%d = sub i32 %trunc_ln15, i32 %p_cast2_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 175 'sub' 'd' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %d, i32 31" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 176 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%select_ln724 = select i1 %tmp_190, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 177 'select' 'select_ln724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%and_ln724 = and i25 %select_ln724, i25 %p_read" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 178 'and' 'and_ln724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%sext_ln724 = sext i25 %and_ln724" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 179 'sext' 'sext_ln724' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node d_7)   --->   "%zext_ln724 = zext i31 %sext_ln724" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 180 'zext' 'zext_ln724' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (2.55ns) (out node of the LUT)   --->   "%d_7 = add i32 %zext_ln724, i32 %d" [../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 181 'add' 'd_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln1374 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_315, i32 %d_7, i4 15" [../FalconHLS/code_hls/keygen.c:1374]   --->   Operation 182 'store' 'store_ln1374' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln1373 = br void %for.inc27" [../FalconHLS/code_hls/keygen.c:1373]   --->   Operation 183 'br' 'br_ln1373' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	wire read operation ('logn') on port 'logn' [10]  (0 ns)
	'shl' operation ('n', ../FalconHLS/code_hls/keygen.c:1337) [26]  (4.42 ns)
	'store' operation ('store_ln1339', ../FalconHLS/code_hls/keygen.c:1339) of variable 'n', ../FalconHLS/code_hls/keygen.c:1337 on local variable 'm' [28]  (1.59 ns)

 <State 2>: 6.97ns
The critical path consists of the following:
	'sub' operation ('sub_ln1372', ../FalconHLS/code_hls/keygen.c:1372) [138]  (2.55 ns)
	'shl' operation ('ni', ../FalconHLS/code_hls/keygen.c:1372) [139]  (4.42 ns)

 <State 3>: 4.37ns
The critical path consists of the following:
	'phi' operation ('v1') with incoming values : ('v1', ../FalconHLS/code_hls/keygen.c:1345) [45]  (0 ns)
	'add' operation ('add_ln1353', ../FalconHLS/code_hls/keygen.c:1353) [65]  (1.68 ns)
	'mul' operation of DSP[66] ('mul_ln1353', ../FalconHLS/code_hls/keygen.c:1353) [66]  (2.15 ns)
	blocking operation 0.544 ns on control path)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[63] ('mul_ln1352', ../FalconHLS/code_hls/keygen.c:1352) [63]  (2.15 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('vla18_addr', ../FalconHLS/code_hls/keygen.c:1351) [60]  (0 ns)
	'load' operation ('s', ../FalconHLS/code_hls/keygen.c:1351) on array 'vla18' [61]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('s', ../FalconHLS/code_hls/keygen.c:1351) on array 'vla18' [61]  (3.25 ns)

 <State 7>: 6.88ns
The critical path consists of the following:
	'phi' operation ('idx18', ../FalconHLS/code_hls/keygen.c:1354) with incoming values : ('add_ln1354_2', ../FalconHLS/code_hls/keygen.c:1354) [71]  (0 ns)
	'add' operation ('add_ln1348', ../FalconHLS/code_hls/keygen.c:1348) [79]  (1.68 ns)
	'add' operation ('r1', ../FalconHLS/code_hls/keygen.c:1348) [81]  (1.94 ns)
	'getelementptr' operation ('vla18_addr_316', ../FalconHLS/code_hls/keygen.c:1358) [87]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/keygen.c:1358) on array 'vla18' [88]  (3.25 ns)

 <State 8>: 42ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/keygen.c:1358) on array 'vla18' [88]  (3.25 ns)
	'sub' operation ('sub_ln697', ../FalconHLS/code_hls/keygen.c:697) [102]  (2.55 ns)
	'add' operation ('a', ../FalconHLS/code_hls/keygen.c:697) [108]  (2.55 ns)
	'mul' operation ('z', ../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1361) [110]  (8.51 ns)
	'mul' operation ('mul_ln722_4', ../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361) [112]  (8.24 ns)
	'mul' operation ('w', ../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1361) [114]  (8.24 ns)
	'add' operation ('add_ln723_1', ../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361) [116]  (3.49 ns)
	'sub' operation ('d', ../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1361) [118]  (2.55 ns)
	'add' operation ('d', ../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1361) [124]  (2.55 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln1361', ../FalconHLS/code_hls/keygen.c:1361) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [125]  (3.25 ns)

 <State 10>: 5.2ns
The critical path consists of the following:
	'load' operation ('idx_load', ../FalconHLS/code_hls/keygen.c:1329) on local variable 'idx' [150]  (0 ns)
	'add' operation ('r', ../FalconHLS/code_hls/keygen.c:1329) [154]  (1.94 ns)
	'getelementptr' operation ('vla18_addr_315', ../FalconHLS/code_hls/keygen.c:1374) [157]  (0 ns)
	'load' operation ('a', ../FalconHLS/code_hls/keygen.c:1374) on array 'vla18' [158]  (3.25 ns)

 <State 11>: 40.1ns
The critical path consists of the following:
	'load' operation ('a', ../FalconHLS/code_hls/keygen.c:1374) on array 'vla18' [158]  (3.25 ns)
	'mul' operation ('z', ../FalconHLS/code_hls/keygen.c:721->../FalconHLS/code_hls/keygen.c:1374) [160]  (8.51 ns)
	'mul' operation ('mul_ln722', ../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374) [162]  (8.24 ns)
	'mul' operation ('w', ../FalconHLS/code_hls/keygen.c:722->../FalconHLS/code_hls/keygen.c:1374) [164]  (8.24 ns)
	'add' operation ('add_ln723', ../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374) [166]  (3.49 ns)
	'sub' operation ('d', ../FalconHLS/code_hls/keygen.c:723->../FalconHLS/code_hls/keygen.c:1374) [168]  (2.55 ns)
	'add' operation ('d', ../FalconHLS/code_hls/keygen.c:724->../FalconHLS/code_hls/keygen.c:1374) [174]  (2.55 ns)
	'store' operation ('store_ln1374', ../FalconHLS/code_hls/keygen.c:1374) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [175]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
