# 5T-OTA
in this project ,I designed a 5T-OTA with a specific specs the design follow the gm/id methodology with a Nmos input pair 

<img width="425" height="286" alt="image" src="https://github.com/user-attachments/assets/9117e7dc-4779-4397-b7da-8068f0e57459" />

## Schematic:

<img width="1529" height="721" alt="image" src="https://github.com/user-attachments/assets/eef20465-4495-4524-8ea5-2020439267f4" />

## Layout:
in this layout the nmos was put in pwell which is connected to ground and pmos in a nwell connected to VDD to prevent latch up i.e. pnpn path the whole stack was put in a Dnwell for isolation

<img width="730" height="610" alt="image" src="https://github.com/user-attachments/assets/a41ed426-e484-4174-b114-243bf50a0dd7" />

## Post layout simulation:
Gain:

<img width="1905" height="725" alt="image" src="https://github.com/user-attachments/assets/042cc957-0ab1-4bd1-960e-ab013c775773" />

Bw and GNW : 

<img width="631" height="59" alt="image" src="https://github.com/user-attachments/assets/2e841855-5190-4eef-8483-dd4f2f21f33b" />
