{"Source Block": ["verilog-ethernet/rtl/ip_eth_rx_64.v@139:149@HdlIdDef", "\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_rx.v@149:159", "reg store_ip_dest_ip_3;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@142:152", "reg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@141:151", "\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@149:159", "reg store_ip_dest_ip_3;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@138:148", "reg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@137:147", "reg flush_save;\nreg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@138:148", "reg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@139:149", "\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\n"]], "Diff Content": {"Delete": [[144, "reg check_hdr_reg = 0, check_hdr_next;\n"]], "Add": []}}