# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do barrel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 1/4bit barrel shifter/barrel.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:53 on Sep 13,2018
# vcom -reportprogress 300 -93 -work work C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 1/4bit barrel shifter/barrel.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel
# -- Compiling architecture behavioral of barrel
# End time: 14:36:54 on Sep 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 1/4bit barrel shifter/barrel_tb.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:54 on Sep 13,2018
# vcom -reportprogress 300 -93 -work work C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 1/4bit barrel shifter/barrel_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_tb
# -- Compiling architecture testbench of barrel_tb
# End time: 14:36:54 on Sep 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  barrel_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" barrel_tb 
# Start time: 14:36:54 on Sep 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.barrel_tb(testbench)
# Loading work.barrel(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 ns
# End time: 14:47:05 on Sep 13,2018, Elapsed time: 0:10:11
# Errors: 0, Warnings: 0
