{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706234111534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706234111534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 09:55:11 2024 " "Processing started: Fri Jan 26 09:55:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706234111534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234111534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BACKUPCHECK -c BACKUPCHECK " "Command: quartus_map --read_settings_files=on --write_settings_files=off BACKUPCHECK -c BACKUPCHECK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234111534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706234112255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706234112255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file async/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ASYNC/fifo.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async/fifo2usb_asyn.v 1 1 " "Found 1 design units, including 1 entities, in source file async/fifo2usb_asyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2Usb_Asyn " "Found entity 1: FIFO2Usb_Asyn" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx " "Found entity 1: Uart_Tx" {  } { { "UART/UART_TX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Rx " "Found entity 1: Uart_Rx" {  } { { "UART/UART_RX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/UART_RX.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/UART.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/baud_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/baud_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_tx " "Found entity 1: Baud_tx" {  } { { "UART/Baud_tx.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/Baud_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/baud_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/baud_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_rx " "Found entity 1: Baud_rx" {  } { { "UART/Baud_rx.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/Baud_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/valid_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/valid_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 valid_data " "Found entity 1: valid_data" {  } { { "SCI/valid_data.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/valid_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/upload.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/upload.v" { { "Info" "ISGN_ENTITY_NAME" "1 upload " "Found entity 1: upload" {  } { { "SCI/upload.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/upload.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/rx_stop.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/rx_stop.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_stop " "Found entity 1: rx_stop" {  } { { "SCI/rx_stop.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/rx_stop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A decoder.v(64) " "Verilog HDL Declaration information at decoder.v(64): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B decoder.v(65) " "Verilog HDL Declaration information at decoder.v(65): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C decoder.v(66) " "Verilog HDL Declaration information at decoder.v(66): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D decoder.v(67) " "Verilog HDL Declaration information at decoder.v(67): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E decoder.v(68) " "Verilog HDL Declaration information at decoder.v(68): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F decoder.v(70) " "Verilog HDL Declaration information at decoder.v(70): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G decoder.v(71) " "Verilog HDL Declaration information at decoder.v(71): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H decoder.v(72) " "Verilog HDL Declaration information at decoder.v(72): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sci/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sci/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8b10b " "Found entity 1: decoder_8b10b" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backupcheck.bdf 1 1 " "Found 1 design units, including 1 entities, in source file backupcheck.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BACKUPCHECK " "Found entity 1: BACKUPCHECK" {  } { { "BACKUPCHECK.bdf" "" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP_CMD " "Found entity 1: CMP_CMD" {  } { { "CMP_CMD.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/CMP_CMD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll12.v 1 1 " "Found 1 design units, including 1 entities, in source file pll12.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll12 " "Found entity 1: pll12" {  } { { "pll12.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/pll12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrcution.v 1 1 " "Found 1 design units, including 1 entities, in source file instrcution.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrcution " "Found entity 1: instrcution" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_record.v 1 1 " "Found 1 design units, including 1 entities, in source file error_record.v" { { "Info" "ISGN_ENTITY_NAME" "1 Error_record " "Found entity 1: Error_record" {  } { { "Error_record.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Error_record.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_error.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wr_error " "Found entity 1: Wr_error" {  } { { "Wr_error.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Wr_error.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "DPRAM.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/DPRAM.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Check " "Found entity 1: Check" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpongctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pingpongctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINGPONGCTRL " "Found entity 1: PINGPONGCTRL" {  } { { "PINGPONGCTRL.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/PINGPONGCTRL.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118614 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1706234118614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sendctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sendctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SENDCTRL " "Found entity 1: SENDCTRL" {  } { { "SENDCTRL.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SENDCTRL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync2.v 1 1 " "Found 1 design units, including 1 entities, in source file sync2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync2 " "Found entity 1: sync2" {  } { { "sync2.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/sync2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll80_30.v 1 1 " "Found 1 design units, including 1 entities, in source file pll80_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll80_30 " "Found entity 1: pll80_30" {  } { { "pll80_30.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/pll80_30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdc.v 1 1 " "Found 1 design units, including 1 entities, in source file cdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDC " "Found entity 1: CDC" {  } { { "CDC.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/CDC.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync1.v 1 1 " "Found 1 design units, including 1 entities, in source file sync1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync1 " "Found entity 1: sync1" {  } { { "sync1.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/sync1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234118634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IIC_P instrcution.v(336) " "Verilog HDL Implicit Net warning at instrcution.v(336): created implicit net for \"IIC_P\"" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234118634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDR Check.v(320) " "Verilog HDL Implicit Net warning at Check.v(320): created implicit net for \"ADDR\"" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 320 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234118634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BACKUPCHECK " "Elaborating entity \"BACKUPCHECK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706234118874 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sync1 44 " "Block or symbol \"sync1\" of instance \"44\" overlaps another block or symbol" {  } { { "BACKUPCHECK.bdf" "" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 800 1320 1448 912 "44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1706234118884 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "FIFO2Usb_Asyn 33 " "Block or symbol \"FIFO2Usb_Asyn\" of instance \"33\" overlaps another block or symbol" {  } { { "BACKUPCHECK.bdf" "" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 800 1512 1840 1008 "33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1706234118884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx Uart_Tx:inst19 " "Elaborating entity \"Uart_Tx\" for hierarchy \"Uart_Tx:inst19\"" {  } { { "BACKUPCHECK.bdf" "inst19" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 304 3824 4008 448 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234118894 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready UART_TX.v(44) " "Verilog HDL Always Construct warning at UART_TX.v(44): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "UART/UART_TX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706234118894 "|BACKUPCHECK|Uart_Tx:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready UART_TX.v(47) " "Inferred latch for \"ready\" at UART_TX.v(47)" {  } { { "UART/UART_TX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234118894 "|BACKUPCHECK|Uart_Tx:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll12 pll12:inst3 " "Elaborating entity \"pll12\" for hierarchy \"pll12:inst3\"" {  } { { "BACKUPCHECK.bdf" "inst3" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 24 -40 224 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234118904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll12:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll12:inst3\|altpll:altpll_component\"" {  } { { "pll12.v" "altpll_component" { Text "E:/KY_quartus/BACKUP(SCI)/pll12.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll12:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll12:inst3\|altpll:altpll_component\"" {  } { { "pll12.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/pll12.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll12:inst3\|altpll:altpll_component " "Instantiated megafunction \"pll12:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll12 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119055 ""}  } { { "pll12.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/pll12.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706234119055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll12_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll12_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll12_altpll " "Found entity 1: pll12_altpll" {  } { { "db/pll12_altpll.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/pll12_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll12_altpll pll12:inst3\|altpll:altpll_component\|pll12_altpll:auto_generated " "Elaborating entity \"pll12_altpll\" for hierarchy \"pll12:inst3\|altpll:altpll_component\|pll12_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_tx Baud_tx:inst5 " "Elaborating entity \"Baud_tx\" for hierarchy \"Baud_tx:inst5\"" {  } { { "BACKUPCHECK.bdf" "inst5" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 160 3832 3992 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst21 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst21\"" {  } { { "BACKUPCHECK.bdf" "inst21" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 264 3400 3656 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SENDCTRL SENDCTRL:inst22 " "Elaborating entity \"SENDCTRL\" for hierarchy \"SENDCTRL:inst22\"" {  } { { "BACKUPCHECK.bdf" "inst22" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 392 2312 2488 568 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINGPONGCTRL PINGPONGCTRL:inst18 " "Elaborating entity \"PINGPONGCTRL\" for hierarchy \"PINGPONGCTRL:inst18\"" {  } { { "BACKUPCHECK.bdf" "inst18" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 136 2232 2488 344 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP_CMD CMP_CMD:inst1 " "Elaborating entity \"CMP_CMD\" for hierarchy \"CMP_CMD:inst1\"" {  } { { "BACKUPCHECK.bdf" "inst1" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 320 688 888 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Rx Uart_Rx:inst20 " "Elaborating entity \"Uart_Rx\" for hierarchy \"Uart_Rx:inst20\"" {  } { { "BACKUPCHECK.bdf" "inst20" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 320 336 528 464 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_rx Baud_rx:inst13 " "Elaborating entity \"Baud_rx\" for hierarchy \"Baud_rx:inst13\"" {  } { { "BACKUPCHECK.bdf" "inst13" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 568 360 520 680 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrcution instrcution:inst12 " "Elaborating entity \"instrcution\" for hierarchy \"instrcution:inst12\"" {  } { { "BACKUPCHECK.bdf" "inst12" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { -328 1000 1208 -184 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(177) " "Verilog HDL assignment warning at instrcution.v(177): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(186) " "Verilog HDL assignment warning at instrcution.v(186): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(194) " "Verilog HDL assignment warning at instrcution.v(194): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(199) " "Verilog HDL assignment warning at instrcution.v(199): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(204) " "Verilog HDL assignment warning at instrcution.v(204): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(211) " "Verilog HDL assignment warning at instrcution.v(211): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(216) " "Verilog HDL assignment warning at instrcution.v(216): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 instrcution.v(221) " "Verilog HDL assignment warning at instrcution.v(221): truncated value with size 5 to match size of target (3)" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "instrcution.v(224) " "Verilog HDL Case Statement warning at instrcution.v(224): case item expression never matches the case expression" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 224 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "instrcution.v(180) " "Verilog HDL Case Statement information at instrcution.v(180): all case item expressions in this case statement are onehot" {  } { { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 180 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter instrcution:inst12\|counter:c1 " "Elaborating entity \"counter\" for hierarchy \"instrcution:inst12\|counter:c1\"" {  } { { "instrcution.v" "c1" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (16)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (16)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (16)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 "|BACKUPCHECK|instrcution:inst12|counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter instrcution:inst12\|counter:c2 " "Elaborating entity \"counter\" for hierarchy \"instrcution:inst12\|counter:c2\"" {  } { { "instrcution.v" "c2" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (15)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119205 "|BACKUPCHECK|instrcution:inst12|counter:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (15)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119205 "|BACKUPCHECK|instrcution:inst12|counter:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (15)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119205 "|BACKUPCHECK|instrcution:inst12|counter:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter instrcution:inst12\|counter:c3 " "Elaborating entity \"counter\" for hierarchy \"instrcution:inst12\|counter:c3\"" {  } { { "instrcution.v" "c3" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (21)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119215 "|BACKUPCHECK|instrcution:inst12|counter:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (21)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119215 "|BACKUPCHECK|instrcution:inst12|counter:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (21)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119215 "|BACKUPCHECK|instrcution:inst12|counter:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter instrcution:inst12\|counter:c4 " "Elaborating entity \"counter\" for hierarchy \"instrcution:inst12\|counter:c4\"" {  } { { "instrcution.v" "c4" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (9)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119225 "|BACKUPCHECK|instrcution:inst12|counter:c4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (9)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119225 "|BACKUPCHECK|instrcution:inst12|counter:c4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (9)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119225 "|BACKUPCHECK|instrcution:inst12|counter:c4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter instrcution:inst12\|counter:c5 " "Elaborating entity \"counter\" for hierarchy \"instrcution:inst12\|counter:c5\"" {  } { { "instrcution.v" "c5" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (17)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119225 "|BACKUPCHECK|instrcution:inst12|counter:c5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (17)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119225 "|BACKUPCHECK|instrcution:inst12|counter:c5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (17)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119225 "|BACKUPCHECK|instrcution:inst12|counter:c5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync2 sync2:inst4 " "Elaborating entity \"sync2\" for hierarchy \"sync2:inst4\"" {  } { { "BACKUPCHECK.bdf" "inst4" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { -368 672 800 -256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wr_error Wr_error:inst11 " "Elaborating entity \"Wr_error\" for hierarchy \"Wr_error:inst11\"" {  } { { "BACKUPCHECK.bdf" "inst11" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { -232 1736 1952 40 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_record Error_record:inst10 " "Elaborating entity \"Error_record\" for hierarchy \"Error_record:inst10\"" {  } { { "BACKUPCHECK.bdf" "inst10" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { -200 1392 1600 72 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Error_record:inst10\|counter:c11 " "Elaborating entity \"counter\" for hierarchy \"Error_record:inst10\|counter:c11\"" {  } { { "Error_record.v" "c11" { Text "E:/KY_quartus/BACKUP(SCI)/Error_record.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (9)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119265 "|BACKUPCHECK|Error_record:inst10|counter:c11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Check Check:inst8 " "Elaborating entity \"Check\" for hierarchy \"Check:inst8\"" {  } { { "BACKUPCHECK.bdf" "inst8" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { -168 992 1176 -24 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Check.v(67) " "Verilog HDL assignment warning at Check.v(67): truncated value with size 5 to match size of target (4)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Check.v(81) " "Verilog HDL assignment warning at Check.v(81): truncated value with size 5 to match size of target (4)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Check.v(85) " "Verilog HDL assignment warning at Check.v(85): truncated value with size 5 to match size of target (4)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Check.v(89) " "Verilog HDL assignment warning at Check.v(89): truncated value with size 5 to match size of target (4)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Check.v(93) " "Verilog HDL assignment warning at Check.v(93): truncated value with size 5 to match size of target (4)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Check.v(99) " "Verilog HDL assignment warning at Check.v(99): truncated value with size 5 to match size of target (4)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Check.v(103) " "Verilog HDL assignment warning at Check.v(103): truncated value with size 5 to match size of target (4)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Check.v(111) " "Verilog HDL Case Statement warning at Check.v(111): case item expression never matches the case expression" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 111 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Check.v(70) " "Verilog HDL Case Statement information at Check.v(70): all case item expressions in this case statement are onehot" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 70 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Check.v(145) " "Verilog HDL assignment warning at Check.v(145): truncated value with size 5 to match size of target (3)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Check.v(194) " "Verilog HDL assignment warning at Check.v(194): truncated value with size 5 to match size of target (3)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 Check.v(203) " "Verilog HDL assignment warning at Check.v(203): truncated value with size 5 to match size of target (3)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Check.v(206) " "Verilog HDL Case Statement warning at Check.v(206): case item expression never matches the case expression" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 206 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Check.v(151) " "Verilog HDL Case Statement information at Check.v(151): all case item expressions in this case statement are onehot" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Check.v(250) " "Verilog HDL Case Statement warning at Check.v(250): case item expression never matches the case expression" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 250 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PIE Check.v(227) " "Verilog HDL Always Construct warning at Check.v(227): inferring latch(es) for variable \"PIE\", which holds its previous value in one or more paths through the always construct" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ITE Check.v(263) " "Verilog HDL Always Construct warning at Check.v(263): inferring latch(es) for variable \"ITE\", which holds its previous value in one or more paths through the always construct" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pkg_length Check.v(263) " "Verilog HDL Always Construct warning at Check.v(263): inferring latch(es) for variable \"pkg_length\", which holds its previous value in one or more paths through the always construct" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[0\] Check.v(263) " "Inferred latch for \"pkg_length\[0\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[1\] Check.v(263) " "Inferred latch for \"pkg_length\[1\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[2\] Check.v(263) " "Inferred latch for \"pkg_length\[2\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[3\] Check.v(263) " "Inferred latch for \"pkg_length\[3\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[4\] Check.v(263) " "Inferred latch for \"pkg_length\[4\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[5\] Check.v(263) " "Inferred latch for \"pkg_length\[5\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[6\] Check.v(263) " "Inferred latch for \"pkg_length\[6\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[7\] Check.v(263) " "Inferred latch for \"pkg_length\[7\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkg_length\[8\] Check.v(263) " "Inferred latch for \"pkg_length\[8\]\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ITE Check.v(263) " "Inferred latch for \"ITE\" at Check.v(263)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PIE Check.v(227) " "Inferred latch for \"PIE\" at Check.v(227)" {  } { { "Check.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 "|BACKUPCHECK|Check:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Check:inst8\|counter:c1 " "Elaborating entity \"counter\" for hierarchy \"Check:inst8\|counter:c1\"" {  } { { "Check.v" "c1" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (10)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 "|BACKUPCHECK|Check:inst8|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (10)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 "|BACKUPCHECK|Check:inst8|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (10)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 "|BACKUPCHECK|Check:inst8|counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Check:inst8\|counter:c9 " "Elaborating entity \"counter\" for hierarchy \"Check:inst8\|counter:c9\"" {  } { { "Check.v" "c9" { Text "E:/KY_quartus/BACKUP(SCI)/Check.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 "|BACKUPCHECK|Check:inst8|counter:c9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 "|BACKUPCHECK|Check:inst8|counter:c9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 "|BACKUPCHECK|Check:inst8|counter:c9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst16 " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst16\"" {  } { { "BACKUPCHECK.bdf" "inst16" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 120 2896 3136 264 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 9 fifo.v(45) " "Verilog HDL assignment warning at fifo.v(45): truncated value with size 13 to match size of target (9)" {  } { { "ASYNC/fifo.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119295 "|BACKUPCHECK|fifo:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll80_30 pll80_30:inst2 " "Elaborating entity \"pll80_30\" for hierarchy \"pll80_30:inst2\"" {  } { { "BACKUPCHECK.bdf" "inst2" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 736 -80 72 848 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll80_30:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll80_30:inst2\|altpll:altpll_component\"" {  } { { "pll80_30.v" "altpll_component" { Text "E:/KY_quartus/BACKUP(SCI)/pll80_30.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll80_30:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll80_30:inst2\|altpll:altpll_component\"" {  } { { "pll80_30.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/pll80_30.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll80_30:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll80_30:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 20 " "Parameter \"clk0_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll80_30 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll80_30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119325 ""}  } { { "pll80_30.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/pll80_30.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706234119325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll80_30_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll80_30_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll80_30_altpll " "Found entity 1: pll80_30_altpll" {  } { { "db/pll80_30_altpll.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/pll80_30_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll80_30_altpll pll80_30:inst2\|altpll:altpll_component\|pll80_30_altpll:auto_generated " "Elaborating entity \"pll80_30_altpll\" for hierarchy \"pll80_30:inst2\|altpll:altpll_component\|pll80_30_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2Usb_Asyn FIFO2Usb_Asyn:33 " "Elaborating entity \"FIFO2Usb_Asyn\" for hierarchy \"FIFO2Usb_Asyn:33\"" {  } { { "BACKUPCHECK.bdf" "33" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 800 1512 1840 1008 "33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FIFO2Usb_Asyn.v(169) " "Verilog HDL assignment warning at FIFO2Usb_Asyn.v(169): truncated value with size 8 to match size of target (1)" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119385 "|BACKUPCHECK|FIFO2Usb_Asyn:33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FIFO2Usb_Asyn.v(203) " "Verilog HDL assignment warning at FIFO2Usb_Asyn.v(203): truncated value with size 8 to match size of target (1)" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119385 "|BACKUPCHECK|FIFO2Usb_Asyn:33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo FIFO2Usb_Asyn:33\|fifo:wr " "Elaborating entity \"fifo\" for hierarchy \"FIFO2Usb_Asyn:33\|fifo:wr\"" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "wr" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 fifo.v(45) " "Verilog HDL assignment warning at fifo.v(45): truncated value with size 14 to match size of target (13)" {  } { { "ASYNC/fifo.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119395 "|BACKUPCHECK|FIFO2Usb_Asyn:33|fifo:wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo FIFO2Usb_Asyn:33\|fifo:rd " "Elaborating entity \"fifo\" for hierarchy \"FIFO2Usb_Asyn:33\|fifo:rd\"" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "rd" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 fifo.v(45) " "Verilog HDL assignment warning at fifo.v(45): truncated value with size 10 to match size of target (9)" {  } { { "ASYNC/fifo.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/fifo.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119405 "|BACKUPCHECK|FIFO2Usb_Asyn:33|fifo:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FIFO2Usb_Asyn:33\|counter:sendcnt " "Elaborating entity \"counter\" for hierarchy \"FIFO2Usb_Asyn:33\|counter:sendcnt\"" {  } { { "ASYNC/FIFO2Usb_Asyn.v" "sendcnt" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (13)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119415 "|BACKUPCHECK|FIFO2Usb_Asyn:33|counter:sendcnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (13)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119415 "|BACKUPCHECK|FIFO2Usb_Asyn:33|counter:sendcnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (13)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234119415 "|BACKUPCHECK|FIFO2Usb_Asyn:33|counter:sendcnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync1 sync1:44 " "Elaborating entity \"sync1\" for hierarchy \"sync1:44\"" {  } { { "BACKUPCHECK.bdf" "44" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 800 1320 1448 912 "44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDC CDC:11 " "Elaborating entity \"CDC\" for hierarchy \"CDC:11\"" {  } { { "BACKUPCHECK.bdf" "11" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 848 1128 1304 992 "11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo CDC:11\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\"" {  } { { "CDC.v" "dcfifo_component" { Text "E:/KY_quartus/BACKUP(SCI)/CDC.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CDC:11\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"CDC:11\|dcfifo:dcfifo_component\"" {  } { { "CDC.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/CDC.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CDC:11\|dcfifo:dcfifo_component " "Instantiated megafunction \"CDC:11\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234119735 ""}  } { { "CDC.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/CDC.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706234119735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_fed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fed1 " "Found entity 1: dcfifo_fed1" {  } { { "db/dcfifo_fed1.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fed1 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated " "Elaborating entity \"dcfifo_fed1\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_b26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_b26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_b26 " "Found entity 1: a_graycounter_b26" {  } { { "db/a_graycounter_b26.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/a_graycounter_b26.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_b26 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|a_graycounter_b26:rdptr_g1p " "Elaborating entity \"a_graycounter_b26\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|a_graycounter_b26:rdptr_g1p\"" {  } { { "db/dcfifo_fed1.tdf" "rdptr_g1p" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7gb " "Found entity 1: a_graycounter_7gb" {  } { { "db/a_graycounter_7gb.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/a_graycounter_7gb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7gb CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|a_graycounter_7gb:wrptr_g1p " "Elaborating entity \"a_graycounter_7gb\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|a_graycounter_7gb:wrptr_g1p\"" {  } { { "db/dcfifo_fed1.tdf" "wrptr_g1p" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ej31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ej31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ej31 " "Found entity 1: altsyncram_ej31" {  } { { "db/altsyncram_ej31.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/altsyncram_ej31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ej31 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|altsyncram_ej31:fifo_ram " "Elaborating entity \"altsyncram_ej31\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|altsyncram_ej31:fifo_ram\"" {  } { { "db/dcfifo_fed1.tdf" "fifo_ram" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_d9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_fed1.tdf" "rs_dgwp" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/dffpipe_uu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe5 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe5\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe5" { Text "E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_d9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_e9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\"" {  } { { "db/dcfifo_fed1.tdf" "ws_dgrp" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234119975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234119975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe8 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|alt_synch_pipe_e9l:ws_dgrp\|dffpipe_vu8:dffpipe8\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe8" { Text "E:/KY_quartus/BACKUP(SCI)/db/alt_synch_pipe_e9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234119975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ug5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ug5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ug5 " "Found entity 1: cmpr_ug5" {  } { { "db/cmpr_ug5.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cmpr_ug5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234120025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234120025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ug5 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|cmpr_ug5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_ug5\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|cmpr_ug5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_fed1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tg5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tg5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tg5 " "Found entity 1: cmpr_tg5" {  } { { "db/cmpr_tg5.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cmpr_tg5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234120065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234120065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tg5 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|cmpr_tg5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tg5\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|cmpr_tg5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_fed1.tdf" "rdempty_eq_comp1_msb" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/mux_9d7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234120105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234120105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"CDC:11\|dcfifo:dcfifo_component\|dcfifo_fed1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_fed1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/KY_quartus/BACKUP(SCI)/db/dcfifo_fed1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valid_data valid_data:22 " "Elaborating entity \"valid_data\" for hierarchy \"valid_data:22\"" {  } { { "BACKUPCHECK.bdf" "22" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 832 792 960 976 "22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8b10b decoder_8b10b:inst7 " "Elaborating entity \"decoder_8b10b\" for hierarchy \"decoder_8b10b:inst7\"" {  } { { "BACKUPCHECK.bdf" "inst7" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 832 464 672 944 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P04 decoder.v(77) " "Verilog HDL or VHDL warning at decoder.v(77): object \"P04\" assigned a value but never read" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706234120135 "|BACKUPCHECK|decoder_8b10b:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P40 decoder.v(81) " "Verilog HDL or VHDL warning at decoder.v(81): object \"P40\" assigned a value but never read" {  } { { "SCI/decoder.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/decoder.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706234120135 "|BACKUPCHECK|decoder_8b10b:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_stop rx_stop:inst6 " "Elaborating entity \"rx_stop\" for hierarchy \"rx_stop:inst6\"" {  } { { "BACKUPCHECK.bdf" "inst6" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 832 176 344 944 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rx_stop:inst6\|counter:c3 " "Elaborating entity \"counter\" for hierarchy \"rx_stop:inst6\|counter:c3\"" {  } { { "SCI/rx_stop.v" "c3" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/rx_stop.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234120155 "|BACKUPCHECK|rx_stop:inst6|counter:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234120155 "|BACKUPCHECK|rx_stop:inst6|counter:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234120155 "|BACKUPCHECK|rx_stop:inst6|counter:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rx_stop:inst6\|counter:c10 " "Elaborating entity \"counter\" for hierarchy \"rx_stop:inst6\|counter:c10\"" {  } { { "SCI/rx_stop.v" "c10" { Text "E:/KY_quartus/BACKUP(SCI)/SCI/rx_stop.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234120155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234120165 "|BACKUPCHECK|rx_stop:inst6|counter:c10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(33) " "Verilog HDL assignment warning at counter.v(33): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234120165 "|BACKUPCHECK|rx_stop:inst6|counter:c10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(35) " "Verilog HDL assignment warning at counter.v(35): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/counter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706234120165 "|BACKUPCHECK|rx_stop:inst6|counter:c10"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uf14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uf14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uf14 " "Found entity 1: altsyncram_uf14" {  } { { "db/altsyncram_uf14.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/altsyncram_uf14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_arh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_arh " "Found entity 1: cntr_arh" {  } { { "db/cntr_arh.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cntr_arh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5rh " "Found entity 1: cntr_5rh" {  } { { "db/cntr_5rh.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cntr_5rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234122709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234122709 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234123080 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706234123210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.26.09:55:25 Progress: Loading sld147fadf2/alt_sld_fab_wrapper_hw.tcl " "2024.01.26.09:55:25 Progress: Loading sld147fadf2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234125699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234127612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234127702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234130061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234130141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234130221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234130311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234130321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234130321 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706234131015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld147fadf2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld147fadf2/alt_sld_fab.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234131205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234131205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234131285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234131285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234131335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234131335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234131406 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234131406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234131406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/ip/sld147fadf2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234131456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234131456 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "FIFO2Usb_Asyn:33\|fifo:wr\|buffer_rtl_0 " "Inferred RAM node \"FIFO2Usb_Asyn:33\|fifo:wr\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1706234132526 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:inst16\|buffer_rtl_0 " "Inferred RAM node \"fifo:inst16\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1706234132526 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:inst17\|buffer_rtl_0 " "Inferred RAM node \"fifo:inst17\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1706234132526 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FIFO2Usb_Asyn:33\|fifo:wr\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FIFO2Usb_Asyn:33\|fifo:wr\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:inst16\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:inst16\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:inst17\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:inst17\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1706234132816 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1706234132816 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1706234132816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO2Usb_Asyn:33\|fifo:wr\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"FIFO2Usb_Asyn:33\|fifo:wr\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234132876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO2Usb_Asyn:33\|fifo:wr\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"FIFO2Usb_Asyn:33\|fifo:wr\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132876 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706234132876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dth1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dth1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dth1 " "Found entity 1: altsyncram_dth1" {  } { { "db/altsyncram_dth1.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/altsyncram_dth1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234132906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234132906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:inst16\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"fifo:inst16\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234132926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:inst16\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"fifo:inst16\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706234132926 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706234132926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9th1 " "Found entity 1: altsyncram_9th1" {  } { { "db/altsyncram_9th1.tdf" "" { Text "E:/KY_quartus/BACKUP(SCI)/db/altsyncram_9th1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706234132966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234132966 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706234133935 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART/UART_TX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/UART_TX.v" 21 -1 0 } } { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 62 -1 0 } } { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 63 -1 0 } } { "ASYNC/FIFO2Usb_Asyn.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/ASYNC/FIFO2Usb_Asyn.v" 69 -1 0 } } { "UART/UART_RX.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/UART/UART_RX.v" 61 -1 0 } } { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 180 -1 0 } } { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 244 -1 0 } } { "instrcution.v" "" { Text "E:/KY_quartus/BACKUP(SCI)/instrcution.v" 290 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1706234134006 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1706234134006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SIWU_N VCC " "Pin \"SIWU_N\" is stuck at VCC" {  } { { "BACKUPCHECK.bdf" "" { Schematic "E:/KY_quartus/BACKUP(SCI)/BACKUPCHECK.bdf" { { 968 1912 2088 984 "SIWU_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706234134256 "|BACKUPCHECK|SIWU_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706234134256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234134336 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706234134986 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1706234135119 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1706234135119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234135399 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1706234136101 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1706234136101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234136191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/KY_quartus/BACKUP(SCI)/output_files/BACKUPCHECK.map.smsg " "Generated suppressed messages file E:/KY_quartus/BACKUP(SCI)/output_files/BACKUPCHECK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234136631 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 177 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 177 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1706234137532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706234137572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706234137572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2774 " "Implemented 2774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706234137902 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706234137902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2640 " "Implemented 2640 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706234137902 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706234137902 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1706234137902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706234137902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706234137932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 09:55:37 2024 " "Processing ended: Fri Jan 26 09:55:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706234137932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706234137932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706234137932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706234137932 ""}
