[2025-09-15 15:53:41] START suite=spec trace=437.leslie3d-271B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/437.leslie3d-271B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2224540 heartbeat IPC: 4.495 cumulative IPC: 4.495 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4445870 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4445870 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4445871 heartbeat IPC: 4.502 cumulative IPC: 5 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 10262370 heartbeat IPC: 1.719 cumulative IPC: 1.719 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 16071191 heartbeat IPC: 1.722 cumulative IPC: 1.72 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 21886647 heartbeat IPC: 1.72 cumulative IPC: 1.72 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 30594410 heartbeat IPC: 1.148 cumulative IPC: 1.53 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 43757008 heartbeat IPC: 0.7597 cumulative IPC: 1.272 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 56859769 heartbeat IPC: 0.7632 cumulative IPC: 1.145 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 66052609 heartbeat IPC: 1.088 cumulative IPC: 1.136 (Simulation time: 00 hr 10 min 56 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 74101929 heartbeat IPC: 1.242 cumulative IPC: 1.149 (Simulation time: 00 hr 12 min 13 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 82164751 heartbeat IPC: 1.24 cumulative IPC: 1.158 (Simulation time: 00 hr 13 min 36 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85753966 cumulative IPC: 1.166 (Simulation time: 00 hr 14 min 57 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85753966 cumulative IPC: 1.166 (Simulation time: 00 hr 14 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/437.leslie3d-271B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.166 instructions: 100000004 cycles: 85753966
CPU 0 Branch Prediction Accuracy: 99.19% MPKI: 0.1455 Average ROB Occupancy at Mispredict: 347.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.1453
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 60859213
LQ_STALL: 175355
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 326.27762
REPLAY_LOAD: 111.96542
NON_REPLAY_LOAD: 35.703342

== Total ==
ADDR_TRANS: 1805294
REPLAY_LOAD: 702695
NON_REPLAY_LOAD: 58351224

== Counts ==
ADDR_TRANS: 5533
REPLAY_LOAD: 6276
NON_REPLAY_LOAD: 1634335

cpu0->cpu0_STLB TOTAL        ACCESS:      13429 HIT:        136 MISS:      13293 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      13429 HIT:        136 MISS:      13293 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 412.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1108529 HIT:     261514 MISS:     847015 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     570892 HIT:          0 MISS:     570892 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     261122 HIT:          0 MISS:     261122 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     261360 HIT:     261360 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      15155 HIT:        154 MISS:      15001 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 132.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16120636 HIT:   16120599 MISS:         37 MSHR_MERGE:         10
cpu0->cpu0_L1I LOAD         ACCESS:   16120636 HIT:   16120599 MISS:         37 MSHR_MERGE:         10
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 184.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29957427 HIT:   26722284 MISS:    3235143 MSHR_MERGE:    2388001
cpu0->cpu0_L1D LOAD         ACCESS:   27661062 HIT:   26084601 MISS:    1576461 MSHR_MERGE:    1005596
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2269761 HIT:     626237 MISS:    1643524 MSHR_MERGE:    1382402
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26604 HIT:      11446 MISS:      15158 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 145.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13598659 HIT:   13598659 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13598659 HIT:   13598659 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28433137 HIT:   28348640 MISS:      84497 MSHR_MERGE:      71068
cpu0->cpu0_DTLB LOAD         ACCESS:   28433137 HIT:   28348640 MISS:      84497 MSHR_MERGE:      71068
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 414.7 cycles
cpu0->LLC TOTAL        ACCESS:    1110724 HIT:     263710 MISS:     847014 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     570892 HIT:          0 MISS:     570892 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     261122 HIT:          0 MISS:     261122 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     263709 HIT:     263709 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      15001 HIT:          1 MISS:      15000 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         34
  ROW_BUFFER_MISS:     846980
  AVG DBUS CONGESTED CYCLE: 7.451
Channel 0 WQ ROW_BUFFER_HIT:      60188
  ROW_BUFFER_MISS:     210823
  FULL:          0
Channel 0 REFRESHES ISSUED:       7146
[2025-09-15 16:08:38] END   suite=spec trace=437.leslie3d-271B (rc=0)
