{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:46:14 2017 " "Info: Processing started: Mon Oct 30 19:46:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labfor_top -c labfor_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off labfor_top -c labfor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_counter0.qip " "Warning: Tcl Script File lpm_counter0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_counter0.qip " "Info: set_global_assignment -name QIP_FILE lpm_counter0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_decode0.qip " "Warning: Tcl Script File lpm_decode0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_decode0.qip " "Info: set_global_assignment -name QIP_FILE lpm_decode0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_mux0.qip " "Warning: Tcl Script File lpm_mux0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_mux0.qip " "Info: set_global_assignment -name QIP_FILE lpm_mux0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_cpu.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file /spds/lr_v1/src/sm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_cpu " "Info: Found entity 1: sm_cpu" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_control " "Info: Found entity 2: sm_control" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sm_alu " "Info: Found entity 3: sm_alu" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 147 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 sm_register_file " "Info: Found entity 4: sm_register_file" {  } { { "../../src/sm_cpu.v" "" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 179 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_hex_display.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /spds/lr_v1/src/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Info: Found entity 1: sm_hex_display" {  } { { "../../src/sm_hex_display.v" "" { Text "F:/SPDS/LR_v1/src/sm_hex_display.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_hex_display_8 " "Info: Found entity 2: sm_hex_display_8" {  } { { "../../src/sm_hex_display.v" "" { Text "F:/SPDS/LR_v1/src/sm_hex_display.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_register.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /spds/lr_v1/src/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Info: Found entity 1: sm_register" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Info: Found entity 2: sm_register_we" {  } { { "../../src/sm_register.v" "" { Text "F:/SPDS/LR_v1/src/sm_register.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /spds/lr_v1/src/sm_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_rom " "Info: Found entity 1: sm_rom" {  } { { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/spds/lr_v1/src/sm_top.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /spds/lr_v1/src/sm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_top " "Info: Found entity 1: sm_top" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_metafilter " "Info: Found entity 2: sm_metafilter" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sm_clk_divider " "Info: Found entity 3: sm_clk_divider" {  } { { "../../src/sm_top.v" "" { Text "F:/SPDS/LR_v1/src/sm_top.v" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfor_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file labfor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfor_top " "Info: Found entity 1: labfor_top" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "labfor_top " "Info: Elaborating entity \"labfor_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX0_D labfor_top.v(56) " "Warning (10036): Verilog HDL or VHDL warning at labfor_top.v(56): object \"HEX0_D\" assigned a value but never read" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1_D labfor_top.v(57) " "Warning (10036): Verilog HDL or VHDL warning at labfor_top.v(57): object \"HEX1_D\" assigned a value but never read" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_top sm_top:sm_top " "Info: Elaborating entity \"sm_top\" for hierarchy \"sm_top:sm_top\"" {  } { { "labfor_top.v" "sm_top" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_metafilter sm_top:sm_top\|sm_metafilter:f0 " "Info: Elaborating entity \"sm_metafilter\" for hierarchy \"sm_top:sm_top\|sm_metafilter:f0\"" {  } { { "../../src/sm_top.v" "f0" { Text "F:/SPDS/LR_v1/src/sm_top.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_metafilter sm_top:sm_top\|sm_metafilter:f1 " "Info: Elaborating entity \"sm_metafilter\" for hierarchy \"sm_top:sm_top\|sm_metafilter:f1\"" {  } { { "../../src/sm_top.v" "f1" { Text "F:/SPDS/LR_v1/src/sm_top.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_metafilter sm_top:sm_top\|sm_metafilter:f2 " "Info: Elaborating entity \"sm_metafilter\" for hierarchy \"sm_top:sm_top\|sm_metafilter:f2\"" {  } { { "../../src/sm_top.v" "f2" { Text "F:/SPDS/LR_v1/src/sm_top.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_clk_divider sm_top:sm_top\|sm_clk_divider:sm_clk_divider " "Info: Elaborating entity \"sm_clk_divider\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\"" {  } { { "../../src/sm_top.v" "sm_clk_divider" { Text "F:/SPDS/LR_v1/src/sm_top.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_we sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr " "Info: Elaborating entity \"sm_register_we\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\"" {  } { { "../../src/sm_top.v" "r_cntr" { Text "F:/SPDS/LR_v1/src/sm_top.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_rom sm_top:sm_top\|sm_rom:reset_rom " "Info: Elaborating entity \"sm_rom\" for hierarchy \"sm_top:sm_top\|sm_rom:reset_rom\"" {  } { { "../../src/sm_top.v" "reset_rom" { Text "F:/SPDS/LR_v1/src/sm_top.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 63 0 sm_rom.v(14) " "Warning (10850): Verilog HDL warning at sm_rom.v(14): number of words (8) in memory file does not match the number of elements in the address range \[63:0\]" {  } { { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sm_rom.v(10) " "Warning (10030): Net \"rom.data_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sm_rom.v(10) " "Warning (10030): Net \"rom.waddr_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sm_rom.v(10) " "Warning (10030): Net \"rom.we_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/sm_rom.v" "" { Text "F:/SPDS/LR_v1/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_cpu sm_top:sm_top\|sm_cpu:sm_cpu " "Info: Elaborating entity \"sm_cpu\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\"" {  } { { "../../src/sm_top.v" "sm_cpu" { Text "F:/SPDS/LR_v1/src/sm_top.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc " "Info: Elaborating entity \"sm_register\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\"" {  } { { "../../src/sm_cpu.v" "r_pc" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_file sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf " "Info: Elaborating entity \"sm_register_file\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\"" {  } { { "../../src/sm_cpu.v" "rf" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_alu sm_top:sm_top\|sm_cpu:sm_cpu\|sm_alu:alu " "Info: Elaborating entity \"sm_alu\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_alu:alu\"" {  } { { "../../src/sm_cpu.v" "alu" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_control sm_top:sm_top\|sm_cpu:sm_cpu\|sm_control:sm_control " "Info: Elaborating entity \"sm_control\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_control:sm_control\"" {  } { { "../../src/sm_cpu.v" "sm_control" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_hex_display sm_hex_display:digit_1 " "Info: Elaborating entity \"sm_hex_display\" for hierarchy \"sm_hex_display:digit_1\"" {  } { { "labfor_top.v" "digit_1" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[0\]\[0\]~0 " "Warning: Inferred dual-clock RAM node \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[0\]\[0\]~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "../../src/sm_cpu.v" "rf\[0\]\[0\]~0" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 198 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "labfor_top.ram0_sm_rom_e96ad487.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"labfor_top.ram0_sm_rom_e96ad487.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[0\]\[0\]~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[0\]\[0\]~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "../../src/sm_cpu.v" "rf\[0\]\[0\]~0" { Text "F:/SPDS/LR_v1/src/sm_cpu.v" 198 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0 " "Info: Elaborated megafunction instantiation \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0 " "Info: Instantiated megafunction \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgc1 " "Info: Found entity 1: altsyncram_mgc1" {  } { { "db/altsyncram_mgc1.tdf" "" { Text "F:/SPDS/LR_v1/board/labfor/db/altsyncram_mgc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "IND_1H VCC " "Warning (13410): Pin \"IND_1H\" is stuck at VCC" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IND_2H VCC " "Warning (13410): Pin \"IND_2H\" is stuck at VCC" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1053 100 " "Info: 1053 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "Warning (15610): No output dependent on input pin \"D1\"" {  } { { "labfor_top.v" "" { Text "F:/SPDS/LR_v1/board/labfor/labfor_top.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Info: Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Info: Implemented 73 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 19:46:23 2017 " "Info: Processing ended: Mon Oct 30 19:46:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
