Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jul 22 20:23:40 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sha256Accel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__11/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_12_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_12_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_12_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__11/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_12_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_12_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_12_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__12/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_13_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_13_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_13_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__12/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_13_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_13_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_13_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_13_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_14_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__13/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_14_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_14_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_14_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_14_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_14_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_14_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__13/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_14_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_14_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_14_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_14_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_14_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_15_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I1_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__14/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_15_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_15_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_15_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_15_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_15_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_15_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I1_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__14/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_15_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_15_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_15_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_15_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_15_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_1_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__0/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_1_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_1_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_1_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_1_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/buffer_1_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.072ns (45.633%)  route 2.469ns (54.367%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.787     0.787    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]/Q
                         net (fo=4, unplaced)         0.623     1.843    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/counter_fu_118_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.252     2.095 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69/O
                         net (fo=1, unplaced)         0.000     2.095    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649[0]_i_69_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.477     2.572 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57/CO[3]
                         net (fo=1, unplaced)         0.008     2.580    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_57_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.680 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.680    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_48_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.780 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     2.780    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_39_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.880 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     2.880    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_30_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.980 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     2.980    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_21_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.080 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.080    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_12_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.180 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.180    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_3_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.280 f  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2/CO[3]
                         net (fo=17, unplaced)        0.826     4.106    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/icmp_ln24_reg_649_reg[0]_i_2_n_3
                         LUT5 (Prop_lut5_I4_O)        0.105     4.211 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2/O
                         net (fo=8, unplaced)         0.366     4.577    bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_8__2_n_3
                         LUT6 (Prop_lut6_I2_O)        0.105     4.682 r  bd_0_i/hls_inst/inst/grp_sha256Accel_Pipeline_VITIS_LOOP_23_3_fu_360/ram_reg_i_2__0/O
                         net (fo=2, unplaced)         0.646     5.328    bd_0_i/hls_inst/inst/buffer_1_U/WEA[0]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_1_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1903, unset)         0.748    10.748    bd_0_i/hls_inst/inst/buffer_1_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/buffer_1_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.236    bd_0_i/hls_inst/inst/buffer_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  4.909    




