
# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€” VSD  

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)  
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)  
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)  
![Ubuntu](https://img.shields.io/badge/Ubuntu-20.04+-informational?style=for-the-badge&logo=ubuntu)  
![Tools](https://img.shields.io/badge/EDA-OpenSource-blueviolet?style=for-the-badge)  

</div>

Welcome to my journey through the **VSD RISC-V SoC Tapeout Program** ğŸš€  
This repository will serve as a **week-by-week logbook** where I track my learning, completed tasks, and overall growth.  

The program focuses on taking a design from **RTL all the way to GDSII** using open-source EDA tools, as part of Indiaâ€™s **largest collaborative RISC-V initiative**.  

---

## ğŸ“… Week 0 â€” Environment Setup & Tools  

### âš™ï¸ System Requirements
- Minimum **6 GB RAM**  
- **50 GB HDD space**  
- **Ubuntu 20.04+**  
- **4 vCPUs**  

---

### ğŸ–¥ï¸ Preparing Ubuntu Display (Guest Additions)
```bash
sudo apt update
sudo apt install build-essential dkms linux-headers-$(uname -r)
cd /media/$USER/VBox_GAs_*/   # Adjust version if different
./autorun.sh


### **TOOL CHECK**

#### <ins>**Yosys**</ins>
```bash
$ sudo apt-get update
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys
$ sudo apt install make               # If make is not installed
$ sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make config-gcc
# Yosys build depends on a Git submodule called abc, which hasn't been initialized yet. You need to run the following command before running make
$ git submodule update --init --recursive
$ make 
$ sudo make install
```
![Alt Text](Images/yosys.png)

#### <ins>**Iverilog**</ins>
```bash
$ sudo apt-get update
$ sudo apt-get install iverilog
```
![Alt Text](Images/Iverilog.png)

#### <ins>**gtkwave**</ins>
```bash
$ sudo apt-get update
$ sudo apt install gtkwave
```
![Alt Text](Images/gtkwave.png)


### âš¡ **4. Ngspice â€“ Circuit Simulator**

<details>
<summary><b>Purpose:</b> Performs analog and mixed-signal circuit simulation.</summary>

Ngspice is a mixed-level/mixed-signal circuit simulator based on Spice3f5, Cider1b1 and Xspice.

</details>

## **Ngspice Installation**
```bash
$ sudo apt update
$ sudo apt install ngspice
```

## ğŸ“· **Installation Verification**
![Alt Text](Images/ngspice.png)

âœ… **Ngspice Successfully Installed**

</div>

---

### ğŸ¨ **5. Magic VLSI â€“ Layout Tool**

<details>
<summary><b>Purpose:</b> Creates, edits, and analyzes VLSI layouts with DRC capabilities.</summary>

Magic VLSI is an open-source VLSI layout tool widely used for IC design, DRC, and visualization.

</details>

## âœ… **Magic VLSI Installation**

[Magic VLSI](http://opencircuitdesign.com/magic/) is an open-source VLSI layout tool widely used for IC design, DRC, and visualization.  

Follow the steps below to install Magic on an Ubuntu/Debian system:

```bash
# Install required dependencies
sudo apt-get install m4
sudo apt-get install tcsh
sudo apt-get install csh
sudo apt-get install libx11-dev
sudo apt-get install tcl-dev tk-dev
sudo apt-get install libcairo2-dev
sudo apt-get install mesa-common-dev libglu1-mesa-dev
sudo apt-get install libncurses-dev

# Clone Magic repository
git clone https://github.com/RTimothyEdwards/magic
cd magic

# Configure build
./configure

# Build Magic
make

# Install system-wide
sudo make install
```

## ğŸ“· **Installation Verification**
![Alt Text](Images/magic.png)

âœ… **Magic VLSI Successfully Installed**

</div>

---

<div align="center">

## ğŸ‰ **Installation Summary**

| Tool | Status | Primary Use |
|------|--------|-------------|
| ğŸ§  **Yosys** | âœ… Complete | RTL Synthesis |
| ğŸ“Ÿ **Iverilog** | âœ… Complete | Verilog Simulation |
| ğŸ“Š **GTKWave** | âœ… Complete | Waveform Analysis |
| âš¡ **Ngspice** | âœ… Complete | Circuit Simulation |
| ğŸ¨ **Magic VLSI** | âœ… Complete | Layout Design |

### ğŸš€ **Environment Ready for VLSI Design Journey!**

</div>

---

<div align="center">


**ğŸ‘¨â€ğŸ’» Author:** [Krishnendu_Roy](https://github.com/rkrish00568)  
**ğŸ“š Program:** VLSI System Design (VSD)


</div>
