$date
	Wed Sep 18 14:09:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Simple_Circuit $end
$var wire 1 ! E $end
$var wire 1 " D $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module M1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " D $end
$var wire 1 ! E $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
1"
1!
$end
#100
0"
0!
1%
1$
0#
#150
1"
1!
1&
0%
1#
#200
