
G474_Orion_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ebdc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bc0  0800edc0  0800edc0  0001edc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f980  0800f980  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f980  0800f980  0001f980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f988  0800f988  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f988  0800f988  0001f988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f98c  0800f98c  0001f98c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800f990  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000eb4  200001f0  0800fb80  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200010a4  0800fb80  000210a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   00038301  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005e14  00000000  00000000  00058564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0001698a  00000000  00000000  0005e378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017f0  00000000  00000000  00074d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002cc1  00000000  00000000  000764f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002d42f  00000000  00000000  000791b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00036637  00000000  00000000  000a65e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011e973  00000000  00000000  000dcc1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000065a0  00000000  00000000  001fb594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00201b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800eda4 	.word	0x0800eda4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800eda4 	.word	0x0800eda4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b970 	b.w	8000fd0 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	460d      	mov	r5, r1
 8000d10:	4604      	mov	r4, r0
 8000d12:	460f      	mov	r7, r1
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d14a      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d18:	428a      	cmp	r2, r1
 8000d1a:	4694      	mov	ip, r2
 8000d1c:	d965      	bls.n	8000dea <__udivmoddi4+0xe2>
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	b143      	cbz	r3, 8000d36 <__udivmoddi4+0x2e>
 8000d24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d28:	f1c3 0220 	rsb	r2, r3, #32
 8000d2c:	409f      	lsls	r7, r3
 8000d2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d32:	4317      	orrs	r7, r2
 8000d34:	409c      	lsls	r4, r3
 8000d36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3a:	fa1f f58c 	uxth.w	r5, ip
 8000d3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d42:	0c22      	lsrs	r2, r4, #16
 8000d44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d4c:	fb01 f005 	mul.w	r0, r1, r5
 8000d50:	4290      	cmp	r0, r2
 8000d52:	d90a      	bls.n	8000d6a <__udivmoddi4+0x62>
 8000d54:	eb1c 0202 	adds.w	r2, ip, r2
 8000d58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d5c:	f080 811c 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d60:	4290      	cmp	r0, r2
 8000d62:	f240 8119 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d66:	3902      	subs	r1, #2
 8000d68:	4462      	add	r2, ip
 8000d6a:	1a12      	subs	r2, r2, r0
 8000d6c:	b2a4      	uxth	r4, r4
 8000d6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7a:	fb00 f505 	mul.w	r5, r0, r5
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x90>
 8000d82:	eb1c 0404 	adds.w	r4, ip, r4
 8000d86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8a:	f080 8107 	bcs.w	8000f9c <__udivmoddi4+0x294>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	f240 8104 	bls.w	8000f9c <__udivmoddi4+0x294>
 8000d94:	4464      	add	r4, ip
 8000d96:	3802      	subs	r0, #2
 8000d98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	2100      	movs	r1, #0
 8000da0:	b11e      	cbz	r6, 8000daa <__udivmoddi4+0xa2>
 8000da2:	40dc      	lsrs	r4, r3
 8000da4:	2300      	movs	r3, #0
 8000da6:	e9c6 4300 	strd	r4, r3, [r6]
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0xbc>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80ed 	beq.w	8000f92 <__udivmoddi4+0x28a>
 8000db8:	2100      	movs	r1, #0
 8000dba:	e9c6 0500 	strd	r0, r5, [r6]
 8000dbe:	4608      	mov	r0, r1
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	fab3 f183 	clz	r1, r3
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	d149      	bne.n	8000e60 <__udivmoddi4+0x158>
 8000dcc:	42ab      	cmp	r3, r5
 8000dce:	d302      	bcc.n	8000dd6 <__udivmoddi4+0xce>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	f200 80f8 	bhi.w	8000fc6 <__udivmoddi4+0x2be>
 8000dd6:	1a84      	subs	r4, r0, r2
 8000dd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ddc:	2001      	movs	r0, #1
 8000dde:	4617      	mov	r7, r2
 8000de0:	2e00      	cmp	r6, #0
 8000de2:	d0e2      	beq.n	8000daa <__udivmoddi4+0xa2>
 8000de4:	e9c6 4700 	strd	r4, r7, [r6]
 8000de8:	e7df      	b.n	8000daa <__udivmoddi4+0xa2>
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xe6>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f382 	clz	r3, r2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000df8:	1a8a      	subs	r2, r1, r2
 8000dfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	2101      	movs	r1, #1
 8000e04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e08:	fb07 2015 	mls	r0, r7, r5, r2
 8000e0c:	0c22      	lsrs	r2, r4, #16
 8000e0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e12:	fb0e f005 	mul.w	r0, lr, r5
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4290      	cmp	r0, r2
 8000e26:	f200 80cb 	bhi.w	8000fc0 <__udivmoddi4+0x2b8>
 8000e2a:	4645      	mov	r5, r8
 8000e2c:	1a12      	subs	r2, r2, r0
 8000e2e:	b2a4      	uxth	r4, r4
 8000e30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e34:	fb07 2210 	mls	r2, r7, r0, r2
 8000e38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e40:	45a6      	cmp	lr, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x14e>
 8000e44:	eb1c 0404 	adds.w	r4, ip, r4
 8000e48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e4c:	d202      	bcs.n	8000e54 <__udivmoddi4+0x14c>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f200 80bb 	bhi.w	8000fca <__udivmoddi4+0x2c2>
 8000e54:	4610      	mov	r0, r2
 8000e56:	eba4 040e 	sub.w	r4, r4, lr
 8000e5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5e:	e79f      	b.n	8000da0 <__udivmoddi4+0x98>
 8000e60:	f1c1 0720 	rsb	r7, r1, #32
 8000e64:	408b      	lsls	r3, r1
 8000e66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e72:	fa20 f307 	lsr.w	r3, r0, r7
 8000e76:	40fd      	lsrs	r5, r7
 8000e78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	fb09 5518 	mls	r5, r9, r8, r5
 8000e8a:	0c1c      	lsrs	r4, r3, #16
 8000e8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e90:	fb08 f50e 	mul.w	r5, r8, lr
 8000e94:	42a5      	cmp	r5, r4
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea8:	f080 8088 	bcs.w	8000fbc <__udivmoddi4+0x2b4>
 8000eac:	42a5      	cmp	r5, r4
 8000eae:	f240 8085 	bls.w	8000fbc <__udivmoddi4+0x2b4>
 8000eb2:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb6:	4464      	add	r4, ip
 8000eb8:	1b64      	subs	r4, r4, r5
 8000eba:	b29d      	uxth	r5, r3
 8000ebc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ed8:	d26c      	bcs.n	8000fb4 <__udivmoddi4+0x2ac>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	d96a      	bls.n	8000fb4 <__udivmoddi4+0x2ac>
 8000ede:	3b02      	subs	r3, #2
 8000ee0:	4464      	add	r4, ip
 8000ee2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	42ac      	cmp	r4, r5
 8000ef0:	46c8      	mov	r8, r9
 8000ef2:	46ae      	mov	lr, r5
 8000ef4:	d356      	bcc.n	8000fa4 <__udivmoddi4+0x29c>
 8000ef6:	d053      	beq.n	8000fa0 <__udivmoddi4+0x298>
 8000ef8:	b156      	cbz	r6, 8000f10 <__udivmoddi4+0x208>
 8000efa:	ebb0 0208 	subs.w	r2, r0, r8
 8000efe:	eb64 040e 	sbc.w	r4, r4, lr
 8000f02:	fa04 f707 	lsl.w	r7, r4, r7
 8000f06:	40ca      	lsrs	r2, r1
 8000f08:	40cc      	lsrs	r4, r1
 8000f0a:	4317      	orrs	r7, r2
 8000f0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f10:	4618      	mov	r0, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f18:	f1c3 0120 	rsb	r1, r3, #32
 8000f1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f20:	fa20 f201 	lsr.w	r2, r0, r1
 8000f24:	fa25 f101 	lsr.w	r1, r5, r1
 8000f28:	409d      	lsls	r5, r3
 8000f2a:	432a      	orrs	r2, r5
 8000f2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f30:	fa1f fe8c 	uxth.w	lr, ip
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1510 	mls	r5, r7, r0, r1
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f42:	fb00 f50e 	mul.w	r5, r0, lr
 8000f46:	428d      	cmp	r5, r1
 8000f48:	fa04 f403 	lsl.w	r4, r4, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x258>
 8000f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f56:	d22f      	bcs.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f58:	428d      	cmp	r5, r1
 8000f5a:	d92d      	bls.n	8000fb8 <__udivmoddi4+0x2b0>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4461      	add	r1, ip
 8000f60:	1b49      	subs	r1, r1, r5
 8000f62:	b292      	uxth	r2, r2
 8000f64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f68:	fb07 1115 	mls	r1, r7, r5, r1
 8000f6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f70:	fb05 f10e 	mul.w	r1, r5, lr
 8000f74:	4291      	cmp	r1, r2
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x282>
 8000f78:	eb1c 0202 	adds.w	r2, ip, r2
 8000f7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f80:	d216      	bcs.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f82:	4291      	cmp	r1, r2
 8000f84:	d914      	bls.n	8000fb0 <__udivmoddi4+0x2a8>
 8000f86:	3d02      	subs	r5, #2
 8000f88:	4462      	add	r2, ip
 8000f8a:	1a52      	subs	r2, r2, r1
 8000f8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f90:	e738      	b.n	8000e04 <__udivmoddi4+0xfc>
 8000f92:	4631      	mov	r1, r6
 8000f94:	4630      	mov	r0, r6
 8000f96:	e708      	b.n	8000daa <__udivmoddi4+0xa2>
 8000f98:	4639      	mov	r1, r7
 8000f9a:	e6e6      	b.n	8000d6a <__udivmoddi4+0x62>
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	e6fb      	b.n	8000d98 <__udivmoddi4+0x90>
 8000fa0:	4548      	cmp	r0, r9
 8000fa2:	d2a9      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fac:	3b01      	subs	r3, #1
 8000fae:	e7a3      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fb0:	4645      	mov	r5, r8
 8000fb2:	e7ea      	b.n	8000f8a <__udivmoddi4+0x282>
 8000fb4:	462b      	mov	r3, r5
 8000fb6:	e794      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb8:	4640      	mov	r0, r8
 8000fba:	e7d1      	b.n	8000f60 <__udivmoddi4+0x258>
 8000fbc:	46d0      	mov	r8, sl
 8000fbe:	e77b      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fc0:	3d02      	subs	r5, #2
 8000fc2:	4462      	add	r2, ip
 8000fc4:	e732      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e70a      	b.n	8000de0 <__udivmoddi4+0xd8>
 8000fca:	4464      	add	r4, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e742      	b.n	8000e56 <__udivmoddi4+0x14e>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <actuator_motor1>:
  }
  float_to_uchar4(senddata_motor, duty);
  can2_send(motor_id, senddata_motor);
}

void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fd4:	b500      	push	{lr}
  if (duty < -limit) {
 8000fd6:	eef1 7a60 	vneg.f32	s15, s1
 8000fda:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 8000fe2:	b083      	sub	sp, #12
  if (duty < -limit) {
 8000fe4:	d408      	bmi.n	8000ff8 <actuator_motor1+0x24>
  } else if (duty > limit) {
 8000fe6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8000fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fee:	bf8c      	ite	hi
 8000ff0:	eef0 7a60 	vmovhi.f32	s15, s1
 8000ff4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8000ff8:	4668      	mov	r0, sp
 8000ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8000ffe:	f004 fea3 	bl	8005d48 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001002:	4669      	mov	r1, sp
 8001004:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001008:	f000 fb58 	bl	80016bc <can1_send>
void actuator_motor1(float duty, float duty_limit) { motor_cmd_can1(0x100, duty, duty_limit); }
 800100c:	b003      	add	sp, #12
 800100e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001012:	bf00      	nop

08001014 <actuator_motor2>:
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001014:	b500      	push	{lr}
  if (duty < -limit) {
 8001016:	eef1 7a60 	vneg.f32	s15, s1
 800101a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800101e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 8001022:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001024:	d408      	bmi.n	8001038 <actuator_motor2+0x24>
  } else if (duty > limit) {
 8001026:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800102a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102e:	bf8c      	ite	hi
 8001030:	eef0 7a60 	vmovhi.f32	s15, s1
 8001034:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001038:	4668      	mov	r0, sp
 800103a:	eeb0 0a67 	vmov.f32	s0, s15
 800103e:	f004 fe83 	bl	8005d48 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001042:	4669      	mov	r1, sp
 8001044:	f240 1001 	movw	r0, #257	; 0x101
 8001048:	f000 fb38 	bl	80016bc <can1_send>
void actuator_motor2(float duty, float duty_limit) { motor_cmd_can1(0x101, duty, duty_limit); }
 800104c:	b003      	add	sp, #12
 800104e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001052:	bf00      	nop

08001054 <actuator_motor3>:
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001054:	b500      	push	{lr}
  if (duty < -limit) {
 8001056:	eef1 7a60 	vneg.f32	s15, s1
 800105a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 8001062:	b083      	sub	sp, #12
  if (duty < -limit) {
 8001064:	d408      	bmi.n	8001078 <actuator_motor3+0x24>
  } else if (duty > limit) {
 8001066:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800106a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106e:	bf8c      	ite	hi
 8001070:	eef0 7a60 	vmovhi.f32	s15, s1
 8001074:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 8001078:	4668      	mov	r0, sp
 800107a:	eeb0 0a67 	vmov.f32	s0, s15
 800107e:	f004 fe63 	bl	8005d48 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 8001082:	4669      	mov	r1, sp
 8001084:	f44f 7081 	mov.w	r0, #258	; 0x102
 8001088:	f000 fb68 	bl	800175c <can2_send>
void actuator_motor3(float duty, float duty_limit) { motor_cmd_can2(0x102, duty, duty_limit); }
 800108c:	b003      	add	sp, #12
 800108e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001092:	bf00      	nop

08001094 <actuator_motor4>:
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 8001094:	b500      	push	{lr}
  if (duty < -limit) {
 8001096:	eef1 7a60 	vneg.f32	s15, s1
 800109a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800109e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010a2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010a4:	d408      	bmi.n	80010b8 <actuator_motor4+0x24>
  } else if (duty > limit) {
 80010a6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ae:	bf8c      	ite	hi
 80010b0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010b4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010b8:	4668      	mov	r0, sp
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	f004 fe43 	bl	8005d48 <float_to_uchar4>
  can2_send(motor_id, senddata_motor);
 80010c2:	4669      	mov	r1, sp
 80010c4:	f240 1003 	movw	r0, #259	; 0x103
 80010c8:	f000 fb48 	bl	800175c <can2_send>
void actuator_motor4(float duty, float duty_limit) { motor_cmd_can2(0x103, duty, duty_limit); }
 80010cc:	b003      	add	sp, #12
 80010ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80010d2:	bf00      	nop

080010d4 <actuator_motor5>:
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010d4:	b500      	push	{lr}
  if (duty < -limit) {
 80010d6:	eef1 7a60 	vneg.f32	s15, s1
 80010da:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80010de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 80010e2:	b083      	sub	sp, #12
  if (duty < -limit) {
 80010e4:	d408      	bmi.n	80010f8 <actuator_motor5+0x24>
  } else if (duty > limit) {
 80010e6:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	bf8c      	ite	hi
 80010f0:	eef0 7a60 	vmovhi.f32	s15, s1
 80010f4:	eef0 7a40 	vmovls.f32	s15, s0
  float_to_uchar4(senddata_motor, duty);
 80010f8:	4668      	mov	r0, sp
 80010fa:	eeb0 0a67 	vmov.f32	s0, s15
 80010fe:	f004 fe23 	bl	8005d48 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001102:	4669      	mov	r1, sp
 8001104:	f44f 7082 	mov.w	r0, #260	; 0x104
 8001108:	f000 fad8 	bl	80016bc <can1_send>
void actuator_motor5(float duty, float duty_limit) { motor_cmd_can1(0x104, duty, duty_limit); }
 800110c:	b003      	add	sp, #12
 800110e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001112:	bf00      	nop

08001114 <actuator_dribbler_up>:

void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 8001114:	b500      	push	{lr}
 8001116:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 8001118:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001134 <actuator_dribbler_up+0x20>
 800111c:	4668      	mov	r0, sp
 800111e:	f004 fe13 	bl	8005d48 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001122:	4669      	mov	r1, sp
 8001124:	f240 1005 	movw	r0, #261	; 0x105
 8001128:	f000 fac8 	bl	80016bc <can1_send>
void actuator_dribbler_up() { motor_cmd_can1(0x105, 0.8, 1.0); }
 800112c:	b003      	add	sp, #12
 800112e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001132:	bf00      	nop
 8001134:	3f4ccccd 	.word	0x3f4ccccd

08001138 <actuator_dribbler_down>:
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001138:	b500      	push	{lr}
 800113a:	b083      	sub	sp, #12
  float_to_uchar4(senddata_motor, duty);
 800113c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8001158 <actuator_dribbler_down+0x20>
 8001140:	4668      	mov	r0, sp
 8001142:	f004 fe01 	bl	8005d48 <float_to_uchar4>
  can1_send(motor_id, senddata_motor);
 8001146:	4669      	mov	r1, sp
 8001148:	f240 1005 	movw	r0, #261	; 0x105
 800114c:	f000 fab6 	bl	80016bc <can1_send>
void actuator_dribbler_down() { motor_cmd_can1(0x105, 0, 1.0); }
 8001150:	b003      	add	sp, #12
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
 8001156:	bf00      	nop
 8001158:	00000000 	.word	0x00000000

0800115c <actuator_kicker_voltage>:

void actuator_kicker_voltage(float voltage)
{
 800115c:	b500      	push	{lr}
 800115e:	b083      	sub	sp, #12
  uint8_t senddata_kick[8];
  float_to_uchar4(&senddata_kick[4], voltage);
 8001160:	a801      	add	r0, sp, #4
 8001162:	f004 fdf1 	bl	8005d48 <float_to_uchar4>

  senddata_kick[0] = 0;
 8001166:	2300      	movs	r3, #0
  can1_send(0x110, senddata_kick);
 8001168:	4669      	mov	r1, sp
 800116a:	f44f 7088 	mov.w	r0, #272	; 0x110
  senddata_kick[0] = 0;
 800116e:	f88d 3000 	strb.w	r3, [sp]
  can1_send(0x110, senddata_kick);
 8001172:	f000 faa3 	bl	80016bc <can1_send>
}
 8001176:	b003      	add	sp, #12
 8001178:	f85d fb04 	ldr.w	pc, [sp], #4

0800117c <actuator_kicker>:

void actuator_kicker(uint8_t id, uint8_t param)
{
 800117c:	b500      	push	{lr}
 800117e:	b083      	sub	sp, #12
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
	 * id 3: kick strength 0~255
	 * */
  uint8_t senddata_kick[8];
  senddata_kick[0] = id;
  senddata_kick[1] = param;
  can1_send(0x110, senddata_kick);
 8001184:	f44f 7088 	mov.w	r0, #272	; 0x110
 8001188:	4669      	mov	r1, sp
  senddata_kick[0] = id;
 800118a:	f88d 2000 	strb.w	r2, [sp]
  senddata_kick[1] = param;
 800118e:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x110, senddata_kick);
 8001192:	f000 fa93 	bl	80016bc <can1_send>
  can2_send(0x110, senddata_kick);
 8001196:	4669      	mov	r1, sp
 8001198:	f44f 7088 	mov.w	r0, #272	; 0x110
 800119c:	f000 fade 	bl	800175c <can2_send>
}
 80011a0:	b003      	add	sp, #12
 80011a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80011a6:	bf00      	nop

080011a8 <actuator_power_ONOFF>:

void actuator_power_ONOFF(uint8_t power_on)
{
 80011a8:	b500      	push	{lr}
 80011aa:	b083      	sub	sp, #12
 80011ac:	4603      	mov	r3, r0
  /*id 0=>off
	 *   1=>on
	 * */
  uint8_t senddata_power[8];
  senddata_power[0] = 0;
 80011ae:	2200      	movs	r2, #0
  senddata_power[1] = power_on;
  can1_send(0x010, senddata_power);
 80011b0:	4669      	mov	r1, sp
 80011b2:	2010      	movs	r0, #16
  senddata_power[0] = 0;
 80011b4:	f88d 2000 	strb.w	r2, [sp]
  senddata_power[1] = power_on;
 80011b8:	f88d 3001 	strb.w	r3, [sp, #1]
  can1_send(0x010, senddata_power);
 80011bc:	f000 fa7e 	bl	80016bc <can1_send>
  can2_send(0x010, senddata_power);
 80011c0:	4669      	mov	r1, sp
 80011c2:	2010      	movs	r0, #16
 80011c4:	f000 faca 	bl	800175c <can2_send>
}
 80011c8:	b003      	add	sp, #12
 80011ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80011ce:	bf00      	nop

080011d0 <actuator_power_param>:

void actuator_power_param(uint8_t id, float param)
{
 80011d0:	b500      	push	{lr}
 80011d2:	b083      	sub	sp, #12
 80011d4:	4603      	mov	r3, r0
 * */

  uint8_t senddata_power_param[8];

  senddata_power_param[0] = id;
  float_to_uchar4(&senddata_power_param[1], param);
 80011d6:	f10d 0001 	add.w	r0, sp, #1
  senddata_power_param[0] = id;
 80011da:	f88d 3000 	strb.w	r3, [sp]
  float_to_uchar4(&senddata_power_param[1], param);
 80011de:	f004 fdb3 	bl	8005d48 <float_to_uchar4>

  can1_send(0x010, senddata_power_param);
 80011e2:	4669      	mov	r1, sp
 80011e4:	2010      	movs	r0, #16
 80011e6:	f000 fa69 	bl	80016bc <can1_send>
}
 80011ea:	b003      	add	sp, #12
 80011ec:	f85d fb04 	ldr.w	pc, [sp], #4

080011f0 <actuator_buzzer>:
  send_data_param[0] = param5;
  can1_send(0x304, send_data_param);
}

void actuator_buzzer(uint16_t ontime, uint16_t offtime)
{
 80011f0:	b538      	push	{r3, r4, r5, lr}
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 80011f2:	4d07      	ldr	r5, [pc, #28]	; (8001210 <actuator_buzzer+0x20>)
 80011f4:	682b      	ldr	r3, [r5, #0]
 80011f6:	22fa      	movs	r2, #250	; 0xfa
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
{
 80011fa:	460c      	mov	r4, r1
  HAL_Delay(ontime);
 80011fc:	f004 ff4c 	bl	8006098 <HAL_Delay>

  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0);
 8001200:	682b      	ldr	r3, [r5, #0]
 8001202:	2200      	movs	r2, #0
 8001204:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(offtime);
 8001206:	4620      	mov	r0, r4
}
 8001208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_Delay(offtime);
 800120c:	f004 bf44 	b.w	8006098 <HAL_Delay>
 8001210:	20000b84 	.word	0x20000b84

08001214 <actuator_buzzer_on>:

void actuator_buzzer_on()
{
  __HAL_TIM_SET_PRESCALER(&htim5, 170);
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <actuator_buzzer_on+0x10>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	21aa      	movs	r1, #170	; 0xaa
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 800121a:	22fa      	movs	r2, #250	; 0xfa
  __HAL_TIM_SET_PRESCALER(&htim5, 170);
 800121c:	6299      	str	r1, [r3, #40]	; 0x28
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 800121e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000b84 	.word	0x20000b84

08001228 <actuator_buzzer_off>:

void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001228:	4b02      	ldr	r3, [pc, #8]	; (8001234 <actuator_buzzer_off+0xc>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2200      	movs	r2, #0
 800122e:	639a      	str	r2, [r3, #56]	; 0x38
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000b84 	.word	0x20000b84

08001238 <actuator_buzzer_frq>:

void actuator_buzzer_frq_on(float frq)
{
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001238:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001260 <actuator_buzzer_frq+0x28>
 800123c:	eec7 7a00 	vdiv.f32	s15, s14, s0
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
}
void actuator_buzzer_frq(float frq, uint16_t time)
{
 8001240:	b510      	push	{r4, lr}
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001242:	4c08      	ldr	r4, [pc, #32]	; (8001264 <actuator_buzzer_frq+0x2c>)
 8001244:	6823      	ldr	r3, [r4, #0]
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 8001246:	22fa      	movs	r2, #250	; 0xfa
  __HAL_TIM_SET_PRESCALER(&htim5, 170 * 2000 / frq);
 8001248:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800124c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 250);
 8001250:	639a      	str	r2, [r3, #56]	; 0x38
  actuator_buzzer_frq_on(frq);
  HAL_Delay(time);
 8001252:	f004 ff21 	bl	8006098 <HAL_Delay>
void actuator_buzzer_off() { __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, 0); }
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	2200      	movs	r2, #0
 800125a:	639a      	str	r2, [r3, #56]	; 0x38
  actuator_buzzer_off();
}
 800125c:	bd10      	pop	{r4, pc}
 800125e:	bf00      	nop
 8001260:	48a60400 	.word	0x48a60400
 8001264:	20000b84 	.word	0x20000b84

08001268 <actuator_motor_calib>:

  HAL_Delay(80);
}

void actuator_motor_calib(int board)
{
 8001268:	b500      	push	{lr}
  uint8_t dummy[8] = {0};
 800126a:	2300      	movs	r3, #0
{
 800126c:	b083      	sub	sp, #12
  uint8_t dummy[8] = {0};
 800126e:	e9cd 3300 	strd	r3, r3, [sp]
  if (board == 0) {
 8001272:	b120      	cbz	r0, 800127e <actuator_motor_calib+0x16>
    can1_send(0x310, dummy);
  } else if (board == 1) {
 8001274:	2801      	cmp	r0, #1
 8001276:	d00a      	beq.n	800128e <actuator_motor_calib+0x26>
    can2_send(0x310, dummy);
  }
}
 8001278:	b003      	add	sp, #12
 800127a:	f85d fb04 	ldr.w	pc, [sp], #4
    can1_send(0x310, dummy);
 800127e:	4669      	mov	r1, sp
 8001280:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001284:	f000 fa1a 	bl	80016bc <can1_send>
}
 8001288:	b003      	add	sp, #12
 800128a:	f85d fb04 	ldr.w	pc, [sp], #4
    can2_send(0x310, dummy);
 800128e:	4669      	mov	r1, sp
 8001290:	f44f 7044 	mov.w	r0, #784	; 0x310
 8001294:	f000 fa62 	bl	800175c <can2_send>
}
 8001298:	b003      	add	sp, #12
 800129a:	f85d fb04 	ldr.w	pc, [sp], #4
 800129e:	bf00      	nop

080012a0 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc5;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80012a0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012a2:	2400      	movs	r4, #0
{
 80012a4:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80012a6:	2220      	movs	r2, #32
 80012a8:	4621      	mov	r1, r4
 80012aa:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 80012ac:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80012b0:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012b2:	f00a fc1d 	bl	800baf0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012b6:	4823      	ldr	r0, [pc, #140]	; (8001344 <MX_ADC1_Init+0xa4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012b8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80012bc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c0:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012c2:	e9c0 1300 	strd	r1, r3, [r0]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012c6:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012ca:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012cc:	8383      	strh	r3, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.OversamplingMode = ENABLE;
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 80012ce:	6442      	str	r2, [r0, #68]	; 0x44
  hadc1.Init.NbrOfConversion = 1;
 80012d0:	2301      	movs	r3, #1
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80012d2:	2240      	movs	r2, #64	; 0x40
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d4:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012d8:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012dc:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.NbrOfConversion = 1;
 80012e0:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012e2:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012e6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012ea:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80012ec:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc1.Init.OversamplingMode = ENABLE;
 80012ee:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80012f2:	6482      	str	r2, [r0, #72]	; 0x48
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80012f4:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f6:	f004 fee1 	bl	80060bc <HAL_ADC_Init>
 80012fa:	b9c8      	cbnz	r0, 8001330 <MX_ADC1_Init+0x90>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012fc:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012fe:	4811      	ldr	r0, [pc, #68]	; (8001344 <MX_ADC1_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001300:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001302:	a901      	add	r1, sp, #4
 8001304:	f005 fba2 	bl	8006a4c <HAL_ADCEx_MultiModeConfigChannel>
 8001308:	b9c8      	cbnz	r0, 800133e <MX_ADC1_Init+0x9e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800130a:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130c:	480d      	ldr	r0, [pc, #52]	; (8001344 <MX_ADC1_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800130e:	2306      	movs	r3, #6
 8001310:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001314:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001316:	237f      	movs	r3, #127	; 0x7f
 8001318:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800131c:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 800131e:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001320:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 8001322:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001326:	f005 f83f 	bl	80063a8 <HAL_ADC_ConfigChannel>
 800132a:	b920      	cbnz	r0, 8001336 <MX_ADC1_Init+0x96>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800132c:	b00c      	add	sp, #48	; 0x30
 800132e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001330:	f002 fe14 	bl	8003f5c <Error_Handler>
 8001334:	e7e2      	b.n	80012fc <MX_ADC1_Init+0x5c>
    Error_Handler();
 8001336:	f002 fe11 	bl	8003f5c <Error_Handler>
}
 800133a:	b00c      	add	sp, #48	; 0x30
 800133c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800133e:	f002 fe0d 	bl	8003f5c <Error_Handler>
 8001342:	e7e2      	b.n	800130a <MX_ADC1_Init+0x6a>
 8001344:	20000210 	.word	0x20000210
 8001348:	3ef08000 	.word	0x3ef08000

0800134c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800134c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800134e:	2400      	movs	r4, #0
{
 8001350:	b08c      	sub	sp, #48	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8001352:	2220      	movs	r2, #32
 8001354:	4621      	mov	r1, r4
 8001356:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8001358:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800135c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	f00a fbc7 	bl	800baf0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001362:	4823      	ldr	r0, [pc, #140]	; (80013f0 <MX_ADC3_Init+0xa4>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001364:	4923      	ldr	r1, [pc, #140]	; (80013f4 <MX_ADC3_Init+0xa8>)
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = ENABLE;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001366:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800136a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800136e:	2204      	movs	r2, #4
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001370:	e9c0 1300 	strd	r1, r3, [r0]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001374:	f44f 7380 	mov.w	r3, #256	; 0x100
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001378:	6182      	str	r2, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800137a:	8383      	strh	r3, [r0, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc3.Init.OversamplingMode = ENABLE;
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 800137c:	6442      	str	r2, [r0, #68]	; 0x44
  hadc3.Init.NbrOfConversion = 1;
 800137e:	2301      	movs	r3, #1
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001380:	2240      	movs	r2, #64	; 0x40
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001382:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001386:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800138a:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc3.Init.NbrOfConversion = 1;
 800138e:	6203      	str	r3, [r0, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001390:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001394:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001396:	64c4      	str	r4, [r0, #76]	; 0x4c
  hadc3.Init.OversamplingMode = ENABLE;
 8001398:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 800139c:	6482      	str	r2, [r0, #72]	; 0x48
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800139e:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80013a0:	f004 fe8c 	bl	80060bc <HAL_ADC_Init>
 80013a4:	b9c8      	cbnz	r0, 80013da <MX_ADC3_Init+0x8e>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013a6:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80013a8:	4811      	ldr	r0, [pc, #68]	; (80013f0 <MX_ADC3_Init+0xa4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013aa:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80013ac:	a901      	add	r1, sp, #4
 80013ae:	f005 fb4d 	bl	8006a4c <HAL_ADCEx_MultiModeConfigChannel>
 80013b2:	b9c8      	cbnz	r0, 80013e8 <MX_ADC3_Init+0x9c>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80013b4:	4a10      	ldr	r2, [pc, #64]	; (80013f8 <MX_ADC3_Init+0xac>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013b6:	480e      	ldr	r0, [pc, #56]	; (80013f0 <MX_ADC3_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013b8:	2306      	movs	r3, #6
 80013ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80013be:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013c0:	237f      	movs	r3, #127	; 0x7f
 80013c2:	e9cd 4306 	strd	r4, r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013c6:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 80013c8:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013ca:	a904      	add	r1, sp, #16
  sConfig.Offset = 0;
 80013cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013d0:	f004 ffea 	bl	80063a8 <HAL_ADC_ConfigChannel>
 80013d4:	b920      	cbnz	r0, 80013e0 <MX_ADC3_Init+0x94>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80013d6:	b00c      	add	sp, #48	; 0x30
 80013d8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013da:	f002 fdbf 	bl	8003f5c <Error_Handler>
 80013de:	e7e2      	b.n	80013a6 <MX_ADC3_Init+0x5a>
    Error_Handler();
 80013e0:	f002 fdbc 	bl	8003f5c <Error_Handler>
}
 80013e4:	b00c      	add	sp, #48	; 0x30
 80013e6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013e8:	f002 fdb8 	bl	8003f5c <Error_Handler>
 80013ec:	e7e2      	b.n	80013b4 <MX_ADC3_Init+0x68>
 80013ee:	bf00      	nop
 80013f0:	2000027c 	.word	0x2000027c
 80013f4:	50000400 	.word	0x50000400
 80013f8:	04300002 	.word	0x04300002

080013fc <MX_ADC5_Init>:
/* ADC5 init function */
void MX_ADC5_Init(void)
{
 80013fc:	b510      	push	{r4, lr}
 80013fe:	b088      	sub	sp, #32

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001400:	2220      	movs	r2, #32
 8001402:	2100      	movs	r1, #0
 8001404:	4668      	mov	r0, sp
 8001406:	f00a fb73 	bl	800baf0 <memset>
  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800140a:	4c1e      	ldr	r4, [pc, #120]	; (8001484 <MX_ADC5_Init+0x88>)
  hadc5.Instance = ADC5;
 800140c:	481e      	ldr	r0, [pc, #120]	; (8001488 <MX_ADC5_Init+0x8c>)
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800140e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001412:	2300      	movs	r3, #0
  hadc5.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001414:	e9c0 4200 	strd	r4, r2, [r0]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc5.Init.GainCompensation = 0;
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001418:	f44f 7280 	mov.w	r2, #256	; 0x100
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800141c:	2104      	movs	r1, #4
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800141e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001422:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hadc5.Init.ContinuousConvMode = ENABLE;
  hadc5.Init.NbrOfConversion = 1;
  hadc5.Init.DiscontinuousConvMode = DISABLE;
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001426:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  hadc5.Init.LowPowerAutoWait = DISABLE;
 800142a:	8382      	strh	r2, [r0, #28]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 800142c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc5.Init.NbrOfConversion = 1;
 8001430:	2201      	movs	r2, #1
  hadc5.Init.DMAContinuousRequests = ENABLE;
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001432:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001434:	64c3      	str	r3, [r0, #76]	; 0x4c
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001436:	2340      	movs	r3, #64	; 0x40
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001438:	6181      	str	r1, [r0, #24]
  hadc5.Init.NbrOfConversion = 1;
 800143a:	6202      	str	r2, [r0, #32]
  hadc5.Init.DMAContinuousRequests = ENABLE;
 800143c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc5.Init.OversamplingMode = ENABLE;
 8001440:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_4;
 8001444:	6441      	str	r1, [r0, #68]	; 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 8001446:	6483      	str	r3, [r0, #72]	; 0x48
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001448:	6502      	str	r2, [r0, #80]	; 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 800144a:	f004 fe37 	bl	80060bc <HAL_ADC_Init>
 800144e:	b990      	cbnz	r0, 8001476 <MX_ADC5_Init+0x7a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001450:	4a0e      	ldr	r2, [pc, #56]	; (800148c <MX_ADC5_Init+0x90>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001452:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC5_Init+0x8c>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001454:	2306      	movs	r3, #6
 8001456:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800145a:	2407      	movs	r4, #7
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800145c:	237f      	movs	r3, #127	; 0x7f
 800145e:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001462:	2204      	movs	r2, #4
  sConfig.Offset = 0;
 8001464:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001466:	4669      	mov	r1, sp
  sConfig.Offset = 0;
 8001468:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800146c:	f004 ff9c 	bl	80063a8 <HAL_ADC_ConfigChannel>
 8001470:	b920      	cbnz	r0, 800147c <MX_ADC5_Init+0x80>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001472:	b008      	add	sp, #32
 8001474:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001476:	f002 fd71 	bl	8003f5c <Error_Handler>
 800147a:	e7e9      	b.n	8001450 <MX_ADC5_Init+0x54>
    Error_Handler();
 800147c:	f002 fd6e 	bl	8003f5c <Error_Handler>
}
 8001480:	b008      	add	sp, #32
 8001482:	bd10      	pop	{r4, pc}
 8001484:	50000600 	.word	0x50000600
 8001488:	200002e8 	.word	0x200002e8
 800148c:	08600004 	.word	0x08600004

08001490 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001490:	b570      	push	{r4, r5, r6, lr}
 8001492:	4604      	mov	r4, r0
 8001494:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001498:	2254      	movs	r2, #84	; 0x54
 800149a:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80014a0:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80014a4:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014a6:	f00a fb23 	bl	800baf0 <memset>
  if(adcHandle->Instance==ADC1)
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014b0:	d007      	beq.n	80014c2 <HAL_ADC_MspInit+0x32>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80014b2:	4a5f      	ldr	r2, [pc, #380]	; (8001630 <HAL_ADC_MspInit+0x1a0>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d04a      	beq.n	800154e <HAL_ADC_MspInit+0xbe>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC5)
 80014b8:	4a5e      	ldr	r2, [pc, #376]	; (8001634 <HAL_ADC_MspInit+0x1a4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d07a      	beq.n	80015b4 <HAL_ADC_MspInit+0x124>

  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }
}
 80014be:	b020      	add	sp, #128	; 0x80
 80014c0:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014c6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ca:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014cc:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014ce:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d0:	f006 fed8 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 80014d4:	2800      	cmp	r0, #0
 80014d6:	f040 80a2 	bne.w	800161e <HAL_ADC_MspInit+0x18e>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014da:	4b57      	ldr	r3, [pc, #348]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 80014dc:	4857      	ldr	r0, [pc, #348]	; (800163c <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc1.Instance = DMA1_Channel5;
 80014e0:	4d57      	ldr	r5, [pc, #348]	; (8001640 <HAL_ADC_MspInit+0x1b0>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80014e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80014e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014ea:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80014ee:	9200      	str	r2, [sp, #0]
 80014f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014f4:	f042 0202 	orr.w	r2, r2, #2
 80014f8:	64da      	str	r2, [r3, #76]	; 0x4c
 80014fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fc:	f003 0302 	and.w	r3, r3, #2
 8001500:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 8001502:	2201      	movs	r2, #1
 8001504:	2303      	movs	r3, #3
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001506:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = V_SENSE_Pin;
 800150a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001510:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(V_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001512:	f006 f97d 	bl	8007810 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel5;
 8001516:	4a4b      	ldr	r2, [pc, #300]	; (8001644 <HAL_ADC_MspInit+0x1b4>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001518:	2305      	movs	r3, #5
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 800151a:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 800151e:	2280      	movs	r2, #128	; 0x80
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001520:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001524:	e9c5 2304 	strd	r2, r3, [r5, #16]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8001528:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800152c:	2320      	movs	r3, #32
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 800152e:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8001532:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8001536:	4628      	mov	r0, r5
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8001538:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 800153a:	f005 fbaf 	bl	8006c9c <HAL_DMA_Init>
 800153e:	b918      	cbnz	r0, 8001548 <HAL_ADC_MspInit+0xb8>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc5);
 8001540:	6565      	str	r5, [r4, #84]	; 0x54
 8001542:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8001544:	b020      	add	sp, #128	; 0x80
 8001546:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001548:	f002 fd08 	bl	8003f5c <Error_Handler>
 800154c:	e7f8      	b.n	8001540 <HAL_ADC_MspInit+0xb0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800154e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001552:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001556:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001558:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800155a:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800155c:	f006 fe92 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 8001560:	2800      	cmp	r0, #0
 8001562:	d15f      	bne.n	8001624 <HAL_ADC_MspInit+0x194>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001564:	4a38      	ldr	r2, [pc, #224]	; (8001648 <HAL_ADC_MspInit+0x1b8>)
 8001566:	6813      	ldr	r3, [r2, #0]
 8001568:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800156a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 800156c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800156e:	d109      	bne.n	8001584 <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001570:	4b31      	ldr	r3, [pc, #196]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
 8001572:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001574:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001578:	64da      	str	r2, [r3, #76]	; 0x4c
 800157a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001580:	9302      	str	r3, [sp, #8]
 8001582:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001584:	4b2c      	ldr	r3, [pc, #176]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001586:	482d      	ldr	r0, [pc, #180]	; (800163c <HAL_ADC_MspInit+0x1ac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001588:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    hdma_adc3.Instance = DMA1_Channel3;
 800158a:	4d30      	ldr	r5, [pc, #192]	; (800164c <HAL_ADC_MspInit+0x1bc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158c:	f042 0202 	orr.w	r2, r2, #2
 8001590:	64da      	str	r2, [r3, #76]	; 0x4c
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 800159a:	2202      	movs	r2, #2
 800159c:	2303      	movs	r3, #3
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 800159e:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = C_SENSE_Pin;
 80015a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a8:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(C_SENSE_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f006 f931 	bl	8007810 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 80015ae:	4a28      	ldr	r2, [pc, #160]	; (8001650 <HAL_ADC_MspInit+0x1c0>)
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80015b0:	2325      	movs	r3, #37	; 0x25
 80015b2:	e7b2      	b.n	800151a <HAL_ADC_MspInit+0x8a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80015b4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015bc:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80015be:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015c0:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c2:	f006 fe5f 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 80015c6:	2800      	cmp	r0, #0
 80015c8:	d12f      	bne.n	800162a <HAL_ADC_MspInit+0x19a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015ca:	4a1f      	ldr	r2, [pc, #124]	; (8001648 <HAL_ADC_MspInit+0x1b8>)
 80015cc:	6813      	ldr	r3, [r2, #0]
 80015ce:	3301      	adds	r3, #1
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015d0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015d4:	d109      	bne.n	80015ea <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC345_CLK_ENABLE();
 80015d6:	4b18      	ldr	r3, [pc, #96]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
 80015d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015de:	64da      	str	r2, [r3, #76]	; 0x4c
 80015e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e6:	9304      	str	r3, [sp, #16]
 80015e8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ea:	4b13      	ldr	r3, [pc, #76]	; (8001638 <HAL_ADC_MspInit+0x1a8>)
    hdma_adc5.Instance = DMA1_Channel4;
 80015ec:	4d19      	ldr	r5, [pc, #100]	; (8001654 <HAL_ADC_MspInit+0x1c4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015f0:	f042 0201 	orr.w	r2, r2, #1
 80015f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80015f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001602:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001604:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001608:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800160c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001614:	f006 f8fc 	bl	8007810 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel4;
 8001618:	4a0f      	ldr	r2, [pc, #60]	; (8001658 <HAL_ADC_MspInit+0x1c8>)
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 800161a:	2327      	movs	r3, #39	; 0x27
 800161c:	e77d      	b.n	800151a <HAL_ADC_MspInit+0x8a>
      Error_Handler();
 800161e:	f002 fc9d 	bl	8003f5c <Error_Handler>
 8001622:	e75a      	b.n	80014da <HAL_ADC_MspInit+0x4a>
      Error_Handler();
 8001624:	f002 fc9a 	bl	8003f5c <Error_Handler>
 8001628:	e79c      	b.n	8001564 <HAL_ADC_MspInit+0xd4>
      Error_Handler();
 800162a:	f002 fc97 	bl	8003f5c <Error_Handler>
 800162e:	e7cc      	b.n	80015ca <HAL_ADC_MspInit+0x13a>
 8001630:	50000400 	.word	0x50000400
 8001634:	50000600 	.word	0x50000600
 8001638:	40021000 	.word	0x40021000
 800163c:	48000400 	.word	0x48000400
 8001640:	20000354 	.word	0x20000354
 8001644:	40020058 	.word	0x40020058
 8001648:	2000020c 	.word	0x2000020c
 800164c:	200003b4 	.word	0x200003b4
 8001650:	40020030 	.word	0x40020030
 8001654:	20000414 	.word	0x20000414
 8001658:	40020044 	.word	0x40020044
 800165c:	00000000 	.word	0x00000000

08001660 <can1_init_ibis>:
FDCAN_TxHeaderTypeDef TxHeader;
FDCAN_FilterTypeDef sFilterConfig;

// power,FC,mose
void can1_init_ibis(FDCAN_HandleTypeDef * handler)
{
 8001660:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 8001662:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80016b0 <can1_init_ibis+0x50>
{
 8001666:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001668:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800166a:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800166c:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 800166e:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001670:	4811      	ldr	r0, [pc, #68]	; (80016b8 <can1_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001672:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8001674:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 8001676:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 800167a:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 800167e:	f005 fe41 	bl	8007304 <HAL_FDCAN_ConfigFilter>
 8001682:	b930      	cbnz	r0, 8001692 <can1_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001684:	480c      	ldr	r0, [pc, #48]	; (80016b8 <can1_init_ibis+0x58>)
 8001686:	f005 fe6f 	bl	8007368 <HAL_FDCAN_Start>
 800168a:	b948      	cbnz	r0, 80016a0 <can1_init_ibis+0x40>
    Error_Handler();
  }
}
 800168c:	b007      	add	sp, #28
 800168e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001692:	f002 fc63 	bl	8003f5c <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8001696:	4808      	ldr	r0, [pc, #32]	; (80016b8 <can1_init_ibis+0x58>)
 8001698:	f005 fe66 	bl	8007368 <HAL_FDCAN_Start>
 800169c:	2800      	cmp	r0, #0
 800169e:	d0f5      	beq.n	800168c <can1_init_ibis+0x2c>
    Error_Handler();
 80016a0:	f002 fc5c 	bl	8003f5c <Error_Handler>
}
 80016a4:	b007      	add	sp, #28
 80016a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80016aa:	bf00      	nop
 80016ac:	f3af 8000 	nop.w
	...
 80016b8:	2000049c 	.word	0x2000049c

080016bc <can1_send>:

void can1_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 80016bc:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <can1_send+0x38>)
{
 80016be:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80016c0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 80016c4:	2500      	movs	r5, #0
 80016c6:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80016ca:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80016ce:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80016d2:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 3) return;
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {
 80016d6:	4c08      	ldr	r4, [pc, #32]	; (80016f8 <can1_send+0x3c>)
  TxHeader.MessageMarker = 0;
 80016d8:	621d      	str	r5, [r3, #32]
{
 80016da:	460e      	mov	r6, r1
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {
 80016dc:	4620      	mov	r0, r4
 80016de:	f005 ff45 	bl	800756c <HAL_FDCAN_GetTxFifoFreeLevel>
 80016e2:	2803      	cmp	r0, #3
 80016e4:	d1fa      	bne.n	80016dc <can1_send+0x20>
  }
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 80016e6:	4632      	mov	r2, r6
 80016e8:	4902      	ldr	r1, [pc, #8]	; (80016f4 <can1_send+0x38>)
 80016ea:	4803      	ldr	r0, [pc, #12]	; (80016f8 <can1_send+0x3c>)
}
 80016ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata);
 80016f0:	f005 be52 	b.w	8007398 <HAL_FDCAN_AddMessageToTxFifoQ>
 80016f4:	20000474 	.word	0x20000474
 80016f8:	2000049c 	.word	0x2000049c
 80016fc:	00000000 	.word	0x00000000

08001700 <can2_init_ibis>:

void can2_init_ibis(FDCAN_HandleTypeDef * handler)
{
 8001700:	b500      	push	{lr}
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
  sFilterConfig.FilterIndex = 0;
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
  sFilterConfig.FilterID1 = 0x000;
 8001702:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8001750 <can2_init_ibis+0x50>
{
 8001706:	b087      	sub	sp, #28
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001708:	2102      	movs	r1, #2
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800170a:	2300      	movs	r3, #0
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800170c:	2201      	movs	r2, #1
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 800170e:	9102      	str	r1, [sp, #8]
  sFilterConfig.FilterID2 = 0x000;
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001710:	4811      	ldr	r0, [pc, #68]	; (8001758 <can2_init_ibis+0x58>)
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001712:	9203      	str	r2, [sp, #12]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 8001714:	4669      	mov	r1, sp
  sFilterConfig.FilterIndex = 0;
 8001716:	e9cd 3300 	strd	r3, r3, [sp]
  sFilterConfig.FilterID1 = 0x000;
 800171a:	ed8d 7b04 	vstr	d7, [sp, #16]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) {
 800171e:	f005 fdf1 	bl	8007304 <HAL_FDCAN_ConfigFilter>
 8001722:	b930      	cbnz	r0, 8001732 <can2_init_ibis+0x32>
    Error_Handler();
  }
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 8001724:	480c      	ldr	r0, [pc, #48]	; (8001758 <can2_init_ibis+0x58>)
 8001726:	f005 fe1f 	bl	8007368 <HAL_FDCAN_Start>
 800172a:	b948      	cbnz	r0, 8001740 <can2_init_ibis+0x40>
    Error_Handler();
  }
}
 800172c:	b007      	add	sp, #28
 800172e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001732:	f002 fc13 	bl	8003f5c <Error_Handler>
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) {
 8001736:	4808      	ldr	r0, [pc, #32]	; (8001758 <can2_init_ibis+0x58>)
 8001738:	f005 fe16 	bl	8007368 <HAL_FDCAN_Start>
 800173c:	2800      	cmp	r0, #0
 800173e:	d0f5      	beq.n	800172c <can2_init_ibis+0x2c>
    Error_Handler();
 8001740:	f002 fc0c 	bl	8003f5c <Error_Handler>
}
 8001744:	b007      	add	sp, #28
 8001746:	f85d fb04 	ldr.w	pc, [sp], #4
 800174a:	bf00      	nop
 800174c:	f3af 8000 	nop.w
	...
 8001758:	20000500 	.word	0x20000500

0800175c <can2_send>:

void can2_send(int id, uint8_t senddata[])
{
  TxHeader.Identifier = id;
 800175c:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <can2_send+0x38>)
{
 800175e:	b570      	push	{r4, r5, r6, lr}
  TxHeader.IdType = FDCAN_STANDARD_ID;
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001760:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8001764:	2500      	movs	r5, #0
 8001766:	e9c3 0500 	strd	r0, r5, [r3]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800176a:	e9c3 5202 	strd	r5, r2, [r3, #8]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800176e:	e9c3 5504 	strd	r5, r5, [r3, #16]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001772:	e9c3 5506 	strd	r5, r5, [r3, #24]
  TxHeader.MessageMarker = 0;

  /* Request transmission */
  //if (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) == 3) return;
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {
 8001776:	4c08      	ldr	r4, [pc, #32]	; (8001798 <can2_send+0x3c>)
  TxHeader.MessageMarker = 0;
 8001778:	621d      	str	r5, [r3, #32]
{
 800177a:	460e      	mov	r6, r1
  while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan2) != 3) {
 800177c:	4620      	mov	r0, r4
 800177e:	f005 fef5 	bl	800756c <HAL_FDCAN_GetTxFifoFreeLevel>
 8001782:	2803      	cmp	r0, #3
 8001784:	d1fa      	bne.n	800177c <can2_send+0x20>
  }
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001786:	4632      	mov	r2, r6
 8001788:	4902      	ldr	r1, [pc, #8]	; (8001794 <can2_send+0x38>)
 800178a:	4803      	ldr	r0, [pc, #12]	; (8001798 <can2_send+0x3c>)
}
 800178c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, senddata);
 8001790:	f005 be02 	b.w	8007398 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001794:	20000474 	.word	0x20000474
 8001798:	20000500 	.word	0x20000500
 800179c:	00000000 	.word	0x00000000

080017a0 <HAL_FDCAN_RxFifo0Callback>:
{
  uint8_t RxData[CAN_RX_DATA_SIZE];
  FDCAN_RxHeaderTypeDef RxHeader;
  uint16_t rx_can_id;

  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 80017a0:	07cb      	lsls	r3, r1, #31
 80017a2:	d400      	bmi.n	80017a6 <HAL_FDCAN_RxFifo0Callback+0x6>
 80017a4:	4770      	bx	lr
{
 80017a6:	b530      	push	{r4, r5, lr}
 80017a8:	b08d      	sub	sp, #52	; 0x34
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80017aa:	466b      	mov	r3, sp
 80017ac:	aa02      	add	r2, sp, #8
 80017ae:	2140      	movs	r1, #64	; 0x40
 80017b0:	f005 fe58 	bl	8007464 <HAL_FDCAN_GetRxMessage>
 80017b4:	2800      	cmp	r0, #0
 80017b6:	d134      	bne.n	8001822 <HAL_FDCAN_RxFifo0Callback+0x82>
      Error_Handler();
    }
    rx_can_id = RxHeader.Identifier;
 80017b8:	9b02      	ldr	r3, [sp, #8]
    switch (rx_can_id) {
 80017ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80017be:	4213      	tst	r3, r2
 80017c0:	b29d      	uxth	r5, r3
 80017c2:	f000 80a2 	beq.w	800190a <HAL_FDCAN_RxFifo0Callback+0x16a>
 80017c6:	f5a5 7400 	sub.w	r4, r5, #512	; 0x200
 80017ca:	2c41      	cmp	r4, #65	; 0x41
 80017cc:	d827      	bhi.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
 80017ce:	2c41      	cmp	r4, #65	; 0x41
 80017d0:	d825      	bhi.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
 80017d2:	e8df f004 	tbb	[pc, r4]
 80017d6:	4a4a      	.short	0x4a4a
 80017d8:	246c4a4a 	.word	0x246c4a4a
 80017dc:	24242424 	.word	0x24242424
 80017e0:	24242424 	.word	0x24242424
 80017e4:	29292424 	.word	0x29292424
 80017e8:	29292929 	.word	0x29292929
 80017ec:	24242429 	.word	0x24242429
 80017f0:	24242424 	.word	0x24242424
 80017f4:	3f3f2424 	.word	0x3f3f2424
 80017f8:	24803f3f 	.word	0x24803f3f
 80017fc:	24242424 	.word	0x24242424
 8001800:	24242424 	.word	0x24242424
 8001804:	34342424 	.word	0x34342424
 8001808:	24343434 	.word	0x24343434
 800180c:	24242424 	.word	0x24242424
 8001810:	24242424 	.word	0x24242424
 8001814:	73212424 	.word	0x73212424
        can_raw.current[rx_can_id - 0x230] = uchar4_to_float(RxData);
        break;

      // can_raw.ball_detection
      case 0x240:
        can_raw.ball_detection[0] = RxData[0];
 8001818:	4b45      	ldr	r3, [pc, #276]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
 800181a:	9a00      	ldr	r2, [sp, #0]
 800181c:	67da      	str	r2, [r3, #124]	; 0x7c
      case 0x502:
      case 0x503:
        break;
    }
  }
}
 800181e:	b00d      	add	sp, #52	; 0x34
 8001820:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8001822:	f002 fb9b 	bl	8003f5c <Error_Handler>
 8001826:	e7c7      	b.n	80017b8 <HAL_FDCAN_RxFifo0Callback+0x18>
        can_raw.power_voltage[rx_can_id - 0x210] = uchar4_to_float(RxData);
 8001828:	4668      	mov	r0, sp
 800182a:	f004 fa89 	bl	8005d40 <uchar4_to_float>
 800182e:	4b40      	ldr	r3, [pc, #256]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8001830:	f5a5 7501 	sub.w	r5, r5, #516	; 0x204
 8001834:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001838:	ed83 0a00 	vstr	s0, [r3]
        break;
 800183c:	e7ef      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.current[rx_can_id - 0x230] = uchar4_to_float(RxData);
 800183e:	4668      	mov	r0, sp
 8001840:	f004 fa7e 	bl	8005d40 <uchar4_to_float>
 8001844:	4b3a      	ldr	r3, [pc, #232]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8001846:	f2a5 2516 	subw	r5, r5, #534	; 0x216
 800184a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800184e:	ed83 0a00 	vstr	s0, [r3]
        break;
 8001852:	e7e4      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.temperature[rx_can_id - 0x220] = uchar4_to_float(RxData);
 8001854:	4668      	mov	r0, sp
 8001856:	f004 fa73 	bl	8005d40 <uchar4_to_float>
 800185a:	4b35      	ldr	r3, [pc, #212]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
 800185c:	f2a5 250e 	subw	r5, r5, #526	; 0x20e
 8001860:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8001864:	ed83 0a01 	vstr	s0, [r3, #4]
        break;
 8001868:	e7d9      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 800186a:	a801      	add	r0, sp, #4
 800186c:	f004 fa68 	bl	8005d40 <uchar4_to_float>
 8001870:	4b30      	ldr	r3, [pc, #192]	; (8001934 <HAL_FDCAN_RxFifo0Callback+0x194>)
 8001872:	eb03 0384 	add.w	r3, r3, r4, lsl #2
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 8001876:	4668      	mov	r0, sp
        motor.enc_angle[rx_can_id - 0x200] = uchar4_to_float(&RxData[4]);
 8001878:	ed83 0a00 	vstr	s0, [r3]
        can_raw.motor_feedback[rx_can_id - 0x200] = uchar4_to_float(RxData);
 800187c:	f004 fa60 	bl	8005d40 <uchar4_to_float>
 8001880:	4b2b      	ldr	r3, [pc, #172]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
 8001882:	f5a5 72ff 	sub.w	r2, r5, #510	; 0x1fe
 8001886:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800188a:	ed82 0a00 	vstr	s0, [r2]
        can_raw.motor_feedback_velocity[rx_can_id - 0x200] = can_raw.motor_feedback[3] * OMNI_DIAMETER * M_PI;
 800188e:	6958      	ldr	r0, [r3, #20]
 8001890:	f5a5 75fd 	sub.w	r5, r5, #506	; 0x1fa
 8001894:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8001898:	f7fe fe7e 	bl	8000598 <__aeabi_f2d>
 800189c:	a322      	add	r3, pc, #136	; (adr r3, 8001928 <HAL_FDCAN_RxFifo0Callback+0x188>)
 800189e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a2:	f7fe fed1 	bl	8000648 <__aeabi_dmul>
 80018a6:	f7ff f9c7 	bl	8000c38 <__aeabi_d2f>
 80018aa:	6068      	str	r0, [r5, #4]
        break;
 80018ac:	e7b7      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.motor_feedback_velocity[4] = uchar4_to_float(RxData);
 80018ae:	4668      	mov	r0, sp
 80018b0:	f004 fa46 	bl	8005d40 <uchar4_to_float>
 80018b4:	4b1e      	ldr	r3, [pc, #120]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
 80018b6:	ed83 0a0b 	vstr	s0, [r3, #44]	; 0x2c
        break;
 80018ba:	e7b0      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 80018bc:	4c1e      	ldr	r4, [pc, #120]	; (8001938 <HAL_FDCAN_RxFifo0Callback+0x198>)
 80018be:	9a00      	ldr	r2, [sp, #0]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 80018c0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
        mouse.raw[0] = (int16_t)((RxData[1] << 8) | RxData[0]);
 80018c4:	6222      	str	r2, [r4, #32]
        mouse.quality = (uint16_t)((RxData[5] << 8) | RxData[4]);
 80018c6:	85a3      	strh	r3, [r4, #44]	; 0x2c
        mouseOdometory();
 80018c8:	f003 fa12 	bl	8004cf0 <mouseOdometory>
        mouse.loop_cnt_debug = mouse.integral_loop_cnt;
 80018cc:	6b22      	ldr	r2, [r4, #48]	; 0x30
        mouse.integral_loop_cnt = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e9c4 320c 	strd	r3, r2, [r4, #48]	; 0x30
}
 80018d4:	e7a3      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.temperature[4] = RxData[0];  // fet
 80018d6:	f89d 3000 	ldrb.w	r3, [sp]
 80018da:	ee06 3a90 	vmov	s13, r3
        can_raw.temperature[5] = RxData[1];  // coil 1
 80018de:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80018e2:	ee07 3a10 	vmov	s14, r3
        can_raw.temperature[6] = RxData[2];  // coil 2
 80018e6:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80018ea:	ee07 3a90 	vmov	s15, r3
        can_raw.temperature[4] = RxData[0];  // fet
 80018ee:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
        can_raw.temperature[5] = RxData[1];  // coil 1
 80018f4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
        can_raw.temperature[6] = RxData[2];  // coil 2
 80018f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
        can_raw.temperature[4] = RxData[0];  // fet
 80018fc:	edc3 6a17 	vstr	s13, [r3, #92]	; 0x5c
        can_raw.temperature[5] = RxData[1];  // coil 1
 8001900:	ed83 7a18 	vstr	s14, [r3, #96]	; 0x60
        can_raw.temperature[6] = RxData[2];  // coil 2
 8001904:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
        break;
 8001908:	e789      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
        can_raw.error_no[0] = RxData[0];
 800190a:	9b00      	ldr	r3, [sp, #0]
 800190c:	4908      	ldr	r1, [pc, #32]	; (8001930 <HAL_FDCAN_RxFifo0Callback+0x190>)
        sys.error_id = (uint16_t)((RxData[1] << 8) | RxData[0]);
 800190e:	4c0b      	ldr	r4, [pc, #44]	; (800193c <HAL_FDCAN_RxFifo0Callback+0x19c>)
        can_raw.error_no[0] = RxData[0];
 8001910:	600b      	str	r3, [r1, #0]
        sys.error_info = (uint16_t)((RxData[3] << 8) | RxData[2]);
 8001912:	0c1a      	lsrs	r2, r3, #16
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001914:	a801      	add	r0, sp, #4
        sys.error_id = (uint16_t)((RxData[1] << 8) | RxData[0]);
 8001916:	8063      	strh	r3, [r4, #2]
        sys.error_info = (uint16_t)((RxData[3] << 8) | RxData[2]);
 8001918:	80a2      	strh	r2, [r4, #4]
        sys.error_value = uchar4_to_float(&RxData[4]);
 800191a:	f004 fa11 	bl	8005d40 <uchar4_to_float>
        sys.error_flag = true;
 800191e:	2301      	movs	r3, #1
        sys.error_value = uchar4_to_float(&RxData[4]);
 8001920:	ed84 0a02 	vstr	s0, [r4, #8]
        sys.error_flag = true;
 8001924:	7023      	strb	r3, [r4, #0]
        break;
 8001926:	e77a      	b.n	800181e <HAL_FDCAN_RxFifo0Callback+0x7e>
 8001928:	ffba038a 	.word	0xffba038a
 800192c:	3fc684d8 	.word	0x3fc684d8
 8001930:	20000680 	.word	0x20000680
 8001934:	200007fc 	.word	0x200007fc
 8001938:	20000834 	.word	0x20000834
 800193c:	20000adc 	.word	0x20000adc

08001940 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001940:	4b27      	ldr	r3, [pc, #156]	; (80019e0 <MX_DMA_Init+0xa0>)
{
 8001942:	b510      	push	{r4, lr}
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001944:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8001946:	f040 0004 	orr.w	r0, r0, #4
 800194a:	6498      	str	r0, [r3, #72]	; 0x48
 800194c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
{
 800194e:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001950:	f004 0404 	and.w	r4, r4, #4
 8001954:	9400      	str	r4, [sp, #0]
 8001956:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001958:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800195a:	f044 0401 	orr.w	r4, r4, #1
 800195e:	649c      	str	r4, [r3, #72]	; 0x48
 8001960:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001962:	f003 0301 	and.w	r3, r3, #1

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800196a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800196c:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800196e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001970:	f005 f92e 	bl	8006bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001974:	200c      	movs	r0, #12
 8001976:	f005 f969 	bl	8006c4c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 9, 0);
 800197a:	2200      	movs	r2, #0
 800197c:	2109      	movs	r1, #9
 800197e:	200d      	movs	r0, #13
 8001980:	f005 f926 	bl	8006bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001984:	200d      	movs	r0, #13
 8001986:	f005 f961 	bl	8006c4c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 10, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	210a      	movs	r1, #10
 800198e:	200e      	movs	r0, #14
 8001990:	f005 f91e 	bl	8006bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001994:	200e      	movs	r0, #14
 8001996:	f005 f959 	bl	8006c4c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 11, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	210b      	movs	r1, #11
 800199e:	200f      	movs	r0, #15
 80019a0:	f005 f916 	bl	8006bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80019a4:	200f      	movs	r0, #15
 80019a6:	f005 f951 	bl	8006c4c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 14, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	210e      	movs	r1, #14
 80019ae:	2010      	movs	r0, #16
 80019b0:	f005 f90e 	bl	8006bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80019b4:	2010      	movs	r0, #16
 80019b6:	f005 f949 	bl	8006c4c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 15, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	210f      	movs	r1, #15
 80019be:	2011      	movs	r0, #17
 80019c0:	f005 f906 	bl	8006bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80019c4:	2011      	movs	r0, #17
 80019c6:	f005 f941 	bl	8006c4c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel8_IRQn, 0, 0);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2060      	movs	r0, #96	; 0x60
 80019ce:	4611      	mov	r1, r2
 80019d0:	f005 f8fe 	bl	8006bd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 80019d4:	2060      	movs	r0, #96	; 0x60

}
 80019d6:	b002      	add	sp, #8
 80019d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 80019dc:	f005 b936 	b.w	8006c4c <HAL_NVIC_EnableIRQ>
 80019e0:	40021000 	.word	0x40021000

080019e4 <MX_FDCAN1_Init>:
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80019e4:	4810      	ldr	r0, [pc, #64]	; (8001a28 <MX_FDCAN1_Init+0x44>)
{
 80019e6:	b510      	push	{r4, lr}
  hfdcan1.Instance = FDCAN1;
 80019e8:	4c10      	ldr	r4, [pc, #64]	; (8001a2c <MX_FDCAN1_Init+0x48>)
 80019ea:	6004      	str	r4, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80019ec:	2201      	movs	r2, #1
  hfdcan1.Init.TransmitPause = DISABLE;
  hfdcan1.Init.ProtocolException = DISABLE;
  hfdcan1.Init.NominalPrescaler = 10;
 80019ee:	210a      	movs	r1, #10
  hfdcan1.Init.NominalSyncJumpWidth = 1;
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80019f0:	240e      	movs	r4, #14
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80019f2:	2300      	movs	r3, #0
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80019f4:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80019f8:	61c4      	str	r4, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
  hfdcan1.Init.DataPrescaler = 10;
 80019fa:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80019fc:	2402      	movs	r4, #2
  hfdcan1.Init.DataSyncJumpWidth = 1;
  hfdcan1.Init.DataTimeSeg1 = 12;
 80019fe:	210c      	movs	r1, #12
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001a00:	8202      	strh	r2, [r0, #16]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001a02:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan1.Init.DataTimeSeg1 = 12;
 8001a06:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg2 = 2;
  hfdcan1.Init.StdFiltersNbr = 0;
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001a0a:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001a0e:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001a10:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001a12:	6204      	str	r4, [r0, #32]
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001a14:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001a16:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001a18:	f005 faf6 	bl	8007008 <HAL_FDCAN_Init>
 8001a1c:	b900      	cbnz	r0, 8001a20 <MX_FDCAN1_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001a1e:	bd10      	pop	{r4, pc}
 8001a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001a24:	f002 ba9a 	b.w	8003f5c <Error_Handler>
 8001a28:	2000049c 	.word	0x2000049c
 8001a2c:	40006400 	.word	0x40006400

08001a30 <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001a30:	4810      	ldr	r0, [pc, #64]	; (8001a74 <MX_FDCAN2_Init+0x44>)
{
 8001a32:	b510      	push	{r4, lr}
  hfdcan2.Instance = FDCAN2;
 8001a34:	4c10      	ldr	r4, [pc, #64]	; (8001a78 <MX_FDCAN2_Init+0x48>)
 8001a36:	6004      	str	r4, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001a38:	2201      	movs	r2, #1
  hfdcan2.Init.TransmitPause = DISABLE;
  hfdcan2.Init.ProtocolException = DISABLE;
  hfdcan2.Init.NominalPrescaler = 10;
 8001a3a:	210a      	movs	r1, #10
  hfdcan2.Init.NominalSyncJumpWidth = 1;
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001a3c:	240e      	movs	r4, #14
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001a3e:	2300      	movs	r3, #0
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001a40:	e9c0 1205 	strd	r1, r2, [r0, #20]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8001a44:	61c4      	str	r4, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
  hfdcan2.Init.DataPrescaler = 10;
 8001a46:	6241      	str	r1, [r0, #36]	; 0x24
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001a48:	2402      	movs	r4, #2
  hfdcan2.Init.DataSyncJumpWidth = 1;
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001a4a:	210c      	movs	r1, #12
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8001a4c:	8202      	strh	r2, [r0, #16]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001a4e:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001a52:	e9c0 210a 	strd	r2, r1, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg2 = 2;
  hfdcan2.Init.StdFiltersNbr = 0;
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001a56:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001a5a:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001a5c:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001a5e:	6204      	str	r4, [r0, #32]
  hfdcan2.Init.DataTimeSeg2 = 2;
 8001a60:	6304      	str	r4, [r0, #48]	; 0x30
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001a62:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001a64:	f005 fad0 	bl	8007008 <HAL_FDCAN_Init>
 8001a68:	b900      	cbnz	r0, 8001a6c <MX_FDCAN2_Init+0x3c>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001a6a:	bd10      	pop	{r4, pc}
 8001a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001a70:	f002 ba74 	b.w	8003f5c <Error_Handler>
 8001a74:	20000500 	.word	0x20000500
 8001a78:	40006800 	.word	0x40006800
 8001a7c:	00000000 	.word	0x00000000

08001a80 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001a80:	b510      	push	{r4, lr}
 8001a82:	4604      	mov	r4, r0
 8001a84:	b09e      	sub	sp, #120	; 0x78

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a86:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a88:	2254      	movs	r2, #84	; 0x54
 8001a8a:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001a90:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8001a94:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a96:	f00a f82b 	bl	800baf0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001a9a:	6823      	ldr	r3, [r4, #0]
 8001a9c:	4a52      	ldr	r2, [pc, #328]	; (8001be8 <HAL_FDCAN_MspInit+0x168>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d004      	beq.n	8001aac <HAL_FDCAN_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
  else if(fdcanHandle->Instance==FDCAN2)
 8001aa2:	4a52      	ldr	r2, [pc, #328]	; (8001bec <HAL_FDCAN_MspInit+0x16c>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d047      	beq.n	8001b38 <HAL_FDCAN_MspInit+0xb8>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001aa8:	b01e      	add	sp, #120	; 0x78
 8001aaa:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001aac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001ab0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab4:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001ab6:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001ab8:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aba:	f006 fbe3 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 8001abe:	2800      	cmp	r0, #0
 8001ac0:	d17f      	bne.n	8001bc2 <HAL_FDCAN_MspInit+0x142>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001ac2:	4a4b      	ldr	r2, [pc, #300]	; (8001bf0 <HAL_FDCAN_MspInit+0x170>)
 8001ac4:	6813      	ldr	r3, [r2, #0]
 8001ac6:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001ac8:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001aca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001acc:	d109      	bne.n	8001ae2 <HAL_FDCAN_MspInit+0x62>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001ace:	4b49      	ldr	r3, [pc, #292]	; (8001bf4 <HAL_FDCAN_MspInit+0x174>)
 8001ad0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001ad2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001ad6:	659a      	str	r2, [r3, #88]	; 0x58
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae2:	4b44      	ldr	r3, [pc, #272]	; (8001bf4 <HAL_FDCAN_MspInit+0x174>)
 8001ae4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ae6:	ed9f 7b3a 	vldr	d7, [pc, #232]	; 8001bd0 <HAL_FDCAN_MspInit+0x150>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aea:	f042 0201 	orr.w	r2, r2, #1
 8001aee:	64da      	str	r2, [r3, #76]	; 0x4c
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001af2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001af6:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8001bd8 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001b02:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b08:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001b0c:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0e:	9a01      	ldr	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b10:	f005 fe7e 	bl	8007810 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2103      	movs	r1, #3
 8001b18:	2015      	movs	r0, #21
 8001b1a:	f005 f859 	bl	8006bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001b1e:	2015      	movs	r0, #21
 8001b20:	f005 f894 	bl	8006c4c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 8001b24:	2200      	movs	r2, #0
 8001b26:	2104      	movs	r1, #4
 8001b28:	2016      	movs	r0, #22
 8001b2a:	f005 f851 	bl	8006bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001b2e:	2016      	movs	r0, #22
 8001b30:	f005 f88c 	bl	8006c4c <HAL_NVIC_EnableIRQ>
}
 8001b34:	b01e      	add	sp, #120	; 0x78
 8001b36:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001b3c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b40:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b42:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001b44:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b46:	f006 fb9d 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 8001b4a:	2800      	cmp	r0, #0
 8001b4c:	d13c      	bne.n	8001bc8 <HAL_FDCAN_MspInit+0x148>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001b4e:	4a28      	ldr	r2, [pc, #160]	; (8001bf0 <HAL_FDCAN_MspInit+0x170>)
 8001b50:	6813      	ldr	r3, [r2, #0]
 8001b52:	3301      	adds	r3, #1
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001b54:	2b01      	cmp	r3, #1
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001b56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001b58:	d109      	bne.n	8001b6e <HAL_FDCAN_MspInit+0xee>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001b5a:	4b26      	ldr	r3, [pc, #152]	; (8001bf4 <HAL_FDCAN_MspInit+0x174>)
 8001b5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b5e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001b62:	659a      	str	r2, [r3, #88]	; 0x58
 8001b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b6a:	9302      	str	r3, [sp, #8]
 8001b6c:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6e:	4b21      	ldr	r3, [pc, #132]	; (8001bf4 <HAL_FDCAN_MspInit+0x174>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b70:	4821      	ldr	r0, [pc, #132]	; (8001bf8 <HAL_FDCAN_MspInit+0x178>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001b74:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 8001be0 <HAL_FDCAN_MspInit+0x160>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b78:	f042 0202 	orr.w	r2, r2, #2
 8001b7c:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001b80:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001b84:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8001bd8 <HAL_FDCAN_MspInit+0x158>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b8e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001b90:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001b92:	ed8d 7b06 	vstr	d7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001b96:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b98:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9a:	f005 fe39 	bl	8007810 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2106      	movs	r1, #6
 8001ba2:	2056      	movs	r0, #86	; 0x56
 8001ba4:	f005 f814 	bl	8006bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001ba8:	2056      	movs	r0, #86	; 0x56
 8001baa:	f005 f84f 	bl	8006c4c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 7, 0);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2107      	movs	r1, #7
 8001bb2:	2057      	movs	r0, #87	; 0x57
 8001bb4:	f005 f80c 	bl	8006bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8001bb8:	2057      	movs	r0, #87	; 0x57
 8001bba:	f005 f847 	bl	8006c4c <HAL_NVIC_EnableIRQ>
}
 8001bbe:	b01e      	add	sp, #120	; 0x78
 8001bc0:	bd10      	pop	{r4, pc}
      Error_Handler();
 8001bc2:	f002 f9cb 	bl	8003f5c <Error_Handler>
 8001bc6:	e77c      	b.n	8001ac2 <HAL_FDCAN_MspInit+0x42>
      Error_Handler();
 8001bc8:	f002 f9c8 	bl	8003f5c <Error_Handler>
 8001bcc:	e7bf      	b.n	8001b4e <HAL_FDCAN_MspInit+0xce>
 8001bce:	bf00      	nop
 8001bd0:	00001800 	.word	0x00001800
 8001bd4:	00000002 	.word	0x00000002
	...
 8001be0:	00003000 	.word	0x00003000
 8001be4:	00000002 	.word	0x00000002
 8001be8:	40006400 	.word	0x40006400
 8001bec:	40006800 	.word	0x40006800
 8001bf0:	20000498 	.word	0x20000498
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	48000400 	.word	0x48000400

08001bfc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001bfc:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfe:	2400      	movs	r4, #0
{
 8001c00:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c02:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001c06:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c0a:	4b46      	ldr	r3, [pc, #280]	; (8001d24 <MX_GPIO_Init+0x128>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0c:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001c10:	4f45      	ldr	r7, [pc, #276]	; (8001d28 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8001c12:	4d46      	ldr	r5, [pc, #280]	; (8001d2c <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c14:	f042 0204 	orr.w	r2, r2, #4
 8001c18:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c1c:	f002 0204 	and.w	r2, r2, #4
 8001c20:	9201      	str	r2, [sp, #4]
 8001c22:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c26:	f042 0220 	orr.w	r2, r2, #32
 8001c2a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c2e:	f002 0220 	and.w	r2, r2, #32
 8001c32:	9202      	str	r2, [sp, #8]
 8001c34:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c38:	f042 0201 	orr.w	r2, r2, #1
 8001c3c:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c40:	f002 0201 	and.w	r2, r2, #1
 8001c44:	9203      	str	r2, [sp, #12]
 8001c46:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c4a:	f042 0202 	orr.w	r2, r2, #2
 8001c4e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c52:	f002 0202 	and.w	r2, r2, #2
 8001c56:	9204      	str	r2, [sp, #16]
 8001c58:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c5c:	f042 0208 	orr.w	r2, r2, #8
 8001c60:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c64:	f003 0308 	and.w	r3, r3, #8
 8001c68:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001c6a:	4638      	mov	r0, r7
 8001c6c:	4622      	mov	r2, r4
 8001c6e:	f246 0121 	movw	r1, #24609	; 0x6021
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c72:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001c74:	f005 fecc 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, CS_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8001c78:	4622      	mov	r2, r4
 8001c7a:	f248 0110 	movw	r1, #32784	; 0x8010
 8001c7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c82:	f005 fec5 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8001c86:	4622      	mov	r2, r4
 8001c88:	4628      	mov	r0, r5
 8001c8a:	f244 4184 	movw	r1, #17540	; 0x4484
 8001c8e:	f005 febf 	bl	8007a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC0 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c92:	2601      	movs	r6, #1
 8001c94:	f246 0321 	movw	r3, #24609	; 0x6021
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c98:	a906      	add	r1, sp, #24
 8001c9a:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9c:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca4:	f005 fdb4 	bl	8007810 <HAL_GPIO_Init>
  /*Configure GPIO pins : PAPin PA15 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca8:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 8001caa:	f248 0310 	movw	r3, #32784	; 0x8010
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_15;
 8001cb2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f005 fda9 	bl	8007810 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cbe:	2210      	movs	r2, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc0:	4638      	mov	r0, r7
 8001cc2:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ccc:	f005 fda0 	bl	8007810 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 8001cd0:	f244 4384 	movw	r3, #17540	; 0x4484
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd4:	a906      	add	r1, sp, #24
 8001cd6:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_7;
 8001cd8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cde:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce0:	f005 fd96 	bl	8007810 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ce4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ce8:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cea:	a906      	add	r1, sp, #24
 8001cec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cf0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf6:	f005 fd8b 	bl	8007810 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cfa:	2204      	movs	r2, #4
 8001cfc:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cfe:	a906      	add	r1, sp, #24
 8001d00:	480b      	ldr	r0, [pc, #44]	; (8001d30 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d04:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d08:	f005 fd82 	bl	8007810 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d0c:	2260      	movs	r2, #96	; 0x60
 8001d0e:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d10:	a906      	add	r1, sp, #24
 8001d12:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d14:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1a:	f005 fd79 	bl	8007810 <HAL_GPIO_Init>

}
 8001d1e:	b00d      	add	sp, #52	; 0x34
 8001d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	48000800 	.word	0x48000800
 8001d2c:	48000400 	.word	0x48000400
 8001d30:	48000c00 	.word	0x48000c00

08001d34 <ICM20602_init>:
{
  return ICM20602_readByte(ICM20602_WHO_AM_I);  // Should return 0x68
}

void ICM20602_init()
{
 8001d34:	b530      	push	{r4, r5, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8001d36:	4870      	ldr	r0, [pc, #448]	; (8001ef8 <ICM20602_init+0x1c4>)
{
 8001d38:	b085      	sub	sp, #20
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	2120      	movs	r1, #32
 8001d3e:	f005 fe67 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2110      	movs	r1, #16
 8001d46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d4a:	f005 fe61 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001d4e:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 8001d52:	216b      	movs	r1, #107	; 0x6b
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001d54:	2301      	movs	r3, #1
 8001d56:	aa03      	add	r2, sp, #12
  send_data[0] = reg & 0x7F;
 8001d58:	f88d 1008 	strb.w	r1, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001d5c:	9400      	str	r4, [sp, #0]
 8001d5e:	a902      	add	r1, sp, #8
 8001d60:	4866      	ldr	r0, [pc, #408]	; (8001efc <ICM20602_init+0x1c8>)
 8001d62:	f006 fda9 	bl	80088b8 <HAL_SPI_TransmitReceive>
  send_data[0] = data;
 8001d66:	2500      	movs	r5, #0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001d68:	2301      	movs	r3, #1
 8001d6a:	9400      	str	r4, [sp, #0]
 8001d6c:	aa03      	add	r2, sp, #12
 8001d6e:	a902      	add	r1, sp, #8
 8001d70:	4862      	ldr	r0, [pc, #392]	; (8001efc <ICM20602_init+0x1c8>)
  send_data[0] = data;
 8001d72:	f88d 5008 	strb.w	r5, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001d76:	f006 fd9f 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	2110      	movs	r1, #16
 8001d7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d82:	f005 fe45 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001d86:	462a      	mov	r2, r5
 8001d88:	2110      	movs	r1, #16
 8001d8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d8e:	f005 fe3f 	bl	8007a10 <HAL_GPIO_WritePin>
  send_data[0] = reg & 0x7F;
 8001d92:	2319      	movs	r3, #25
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001d94:	9400      	str	r4, [sp, #0]
  send_data[0] = reg & 0x7F;
 8001d96:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001d9a:	aa03      	add	r2, sp, #12
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	a902      	add	r1, sp, #8
 8001da0:	4856      	ldr	r0, [pc, #344]	; (8001efc <ICM20602_init+0x1c8>)
 8001da2:	f006 fd89 	bl	80088b8 <HAL_SPI_TransmitReceive>
  send_data[0] = data;
 8001da6:	2307      	movs	r3, #7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001da8:	9400      	str	r4, [sp, #0]
  send_data[0] = data;
 8001daa:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001dae:	aa03      	add	r2, sp, #12
 8001db0:	2301      	movs	r3, #1
 8001db2:	a902      	add	r1, sp, #8
 8001db4:	4851      	ldr	r0, [pc, #324]	; (8001efc <ICM20602_init+0x1c8>)
 8001db6:	f006 fd7f 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001dba:	2201      	movs	r2, #1
 8001dbc:	2110      	movs	r1, #16
 8001dbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dc2:	f005 fe25 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001dc6:	462a      	mov	r2, r5
 8001dc8:	2110      	movs	r1, #16
 8001dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dce:	f005 fe1f 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001dd2:	2301      	movs	r3, #1
  send_data[0] = reg & 0x7F;
 8001dd4:	211a      	movs	r1, #26
  send_data[0] = data;
 8001dd6:	461d      	mov	r5, r3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001dd8:	aa03      	add	r2, sp, #12
  send_data[0] = reg & 0x7F;
 8001dda:	f88d 1008 	strb.w	r1, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001dde:	9400      	str	r4, [sp, #0]
 8001de0:	a902      	add	r1, sp, #8
 8001de2:	4846      	ldr	r0, [pc, #280]	; (8001efc <ICM20602_init+0x1c8>)
 8001de4:	f006 fd68 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001de8:	462b      	mov	r3, r5
 8001dea:	9400      	str	r4, [sp, #0]
 8001dec:	a902      	add	r1, sp, #8
 8001dee:	aa03      	add	r2, sp, #12
 8001df0:	4842      	ldr	r0, [pc, #264]	; (8001efc <ICM20602_init+0x1c8>)
  send_data[0] = data;
 8001df2:	f88d 5008 	strb.w	r5, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001df6:	f006 fd5f 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001dfa:	462a      	mov	r2, r5
 8001dfc:	2110      	movs	r1, #16
 8001dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e02:	f005 fe05 	bl	8007a10 <HAL_GPIO_WritePin>
  ICM20602_writeByte(ICM20602_PWR_MGMT_1, 0x00);  // CLK_SEL=0: internal 8MHz, TEMP_DIS=0, SLEEP=0
  ICM20602_writeByte(ICM20602_SMPLRT_DIV, 0x07);  // Gyro output sample rate = Gyro Output Rate/(1+SMPLRT_DIV)
  ICM20602_writeByte(ICM20602_CONFIG, 0x01);      //176Hz     // set TEMP_OUT_L, DLPF=3 (Fs=1KHz):0x03

  ICM20602_setAccRange(Ascale);
 8001e06:	4b3e      	ldr	r3, [pc, #248]	; (8001f00 <ICM20602_init+0x1cc>)
 8001e08:	681c      	ldr	r4, [r3, #0]
}

// Calculates Acc resolution
float ICM20602_setAccRange(int Ascale)
{
  switch (Ascale) {
 8001e0a:	2c03      	cmp	r4, #3
 8001e0c:	d807      	bhi.n	8001e1e <ICM20602_init+0xea>
 8001e0e:	e8df f004 	tbb	[pc, r4]
 8001e12:	686d      	.short	0x686d
 8001e14:	6302      	.short	0x6302
      break;
    case AFS_4G:
      aRes = 4.0 / 32768.0;
      break;
    case AFS_8G:
      aRes = 8.0 / 32768.0;
 8001e16:	4b3b      	ldr	r3, [pc, #236]	; (8001f04 <ICM20602_init+0x1d0>)
 8001e18:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001e1c:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2110      	movs	r1, #16
 8001e22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e26:	f005 fdf3 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e2a:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 8001e2e:	221c      	movs	r2, #28
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e30:	2301      	movs	r3, #1
  send_data[0] = reg & 0x7F;
 8001e32:	f88d 2008 	strb.w	r2, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e36:	a902      	add	r1, sp, #8
 8001e38:	aa03      	add	r2, sp, #12
 8001e3a:	4830      	ldr	r0, [pc, #192]	; (8001efc <ICM20602_init+0x1c8>)
 8001e3c:	9500      	str	r5, [sp, #0]
 8001e3e:	f006 fd3b 	bl	80088b8 <HAL_SPI_TransmitReceive>
    case AFS_16G:
      aRes = 16.0 / 32768.0;
      break;
  }

  ICM20602_writeByte(ICM20602_ACCEL_CONFIG, Ascale << 3);  // bit[4:3] 0=+-2g,1=+-4g,2=+-8g,3=+-16g, ACC_HPF=On (5Hz)
 8001e42:	00e4      	lsls	r4, r4, #3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e44:	2301      	movs	r3, #1
 8001e46:	aa03      	add	r2, sp, #12
 8001e48:	a902      	add	r1, sp, #8
 8001e4a:	482c      	ldr	r0, [pc, #176]	; (8001efc <ICM20602_init+0x1c8>)
 8001e4c:	9500      	str	r5, [sp, #0]
  send_data[0] = data;
 8001e4e:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e52:	f006 fd31 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001e56:	2201      	movs	r2, #1
 8001e58:	2110      	movs	r1, #16
 8001e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5e:	f005 fdd7 	bl	8007a10 <HAL_GPIO_WritePin>
  ICM20602_setGyroRange(Gscale);
 8001e62:	4b29      	ldr	r3, [pc, #164]	; (8001f08 <ICM20602_init+0x1d4>)
 8001e64:	681c      	ldr	r4, [r3, #0]
}

// Calculates Gyro resolution
float ICM20602_setGyroRange(int Gscale)
{
  switch (Gscale) {
 8001e66:	2c03      	cmp	r4, #3
 8001e68:	d806      	bhi.n	8001e78 <ICM20602_init+0x144>
 8001e6a:	e8df f004 	tbb	[pc, r4]
 8001e6e:	2d31      	.short	0x2d31
 8001e70:	2902      	.short	0x2902
      break;
    case GFS_500DPS:
      gRes = 500.0 / 32768.0;
      break;
    case GFS_1000DPS:
      gRes = 1000.0 / 32768.0;
 8001e72:	4b26      	ldr	r3, [pc, #152]	; (8001f0c <ICM20602_init+0x1d8>)
 8001e74:	4a26      	ldr	r2, [pc, #152]	; (8001f10 <ICM20602_init+0x1dc>)
 8001e76:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2110      	movs	r1, #16
 8001e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e80:	f005 fdc6 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e84:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  send_data[0] = reg & 0x7F;
 8001e88:	221b      	movs	r2, #27
 8001e8a:	f88d 2008 	strb.w	r2, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e8e:	a902      	add	r1, sp, #8
 8001e90:	aa03      	add	r2, sp, #12
 8001e92:	2301      	movs	r3, #1
 8001e94:	9500      	str	r5, [sp, #0]
 8001e96:	4819      	ldr	r0, [pc, #100]	; (8001efc <ICM20602_init+0x1c8>)
 8001e98:	f006 fd0e 	bl	80088b8 <HAL_SPI_TransmitReceive>
    case GFS_2000DPS:
      gRes = 2000.0 / 32768.0;
      break;
  }

  ICM20602_writeByte(ICM20602_GYRO_CONFIG, Gscale << 3);  // bit[4:3] 0=+-250d/s,1=+-500d/s,2=+-1000d/s,3=+-2000d/s
 8001e9c:	00e4      	lsls	r4, r4, #3
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001e9e:	aa03      	add	r2, sp, #12
 8001ea0:	a902      	add	r1, sp, #8
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	9500      	str	r5, [sp, #0]
 8001ea6:	4815      	ldr	r0, [pc, #84]	; (8001efc <ICM20602_init+0x1c8>)
  send_data[0] = data;
 8001ea8:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8001eac:	f006 fd04 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	2110      	movs	r1, #16
 8001eb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb8:	f005 fdaa 	bl	8007a10 <HAL_GPIO_WritePin>
}
 8001ebc:	b005      	add	sp, #20
 8001ebe:	bd30      	pop	{r4, r5, pc}
      gRes = 2000.0 / 32768.0;
 8001ec0:	4b12      	ldr	r3, [pc, #72]	; (8001f0c <ICM20602_init+0x1d8>)
 8001ec2:	4a14      	ldr	r2, [pc, #80]	; (8001f14 <ICM20602_init+0x1e0>)
 8001ec4:	601a      	str	r2, [r3, #0]
      break;
 8001ec6:	e7d7      	b.n	8001e78 <ICM20602_init+0x144>
      gRes = 500.0 / 32768.0;
 8001ec8:	4b10      	ldr	r3, [pc, #64]	; (8001f0c <ICM20602_init+0x1d8>)
 8001eca:	4a13      	ldr	r2, [pc, #76]	; (8001f18 <ICM20602_init+0x1e4>)
 8001ecc:	601a      	str	r2, [r3, #0]
      break;
 8001ece:	e7d3      	b.n	8001e78 <ICM20602_init+0x144>
      gRes = 250.0 / 32768.0;
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <ICM20602_init+0x1d8>)
 8001ed2:	4a12      	ldr	r2, [pc, #72]	; (8001f1c <ICM20602_init+0x1e8>)
 8001ed4:	601a      	str	r2, [r3, #0]
      break;
 8001ed6:	e7cf      	b.n	8001e78 <ICM20602_init+0x144>
      aRes = 16.0 / 32768.0;
 8001ed8:	4b0a      	ldr	r3, [pc, #40]	; (8001f04 <ICM20602_init+0x1d0>)
 8001eda:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001ede:	601a      	str	r2, [r3, #0]
      break;
 8001ee0:	e79d      	b.n	8001e1e <ICM20602_init+0xea>
      aRes = 4.0 / 32768.0;
 8001ee2:	4b08      	ldr	r3, [pc, #32]	; (8001f04 <ICM20602_init+0x1d0>)
 8001ee4:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001ee8:	601a      	str	r2, [r3, #0]
      break;
 8001eea:	e798      	b.n	8001e1e <ICM20602_init+0xea>
      aRes = 2.0 / 32768.0;
 8001eec:	4b05      	ldr	r3, [pc, #20]	; (8001f04 <ICM20602_init+0x1d0>)
 8001eee:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001ef2:	601a      	str	r2, [r3, #0]
      break;
 8001ef4:	e793      	b.n	8001e1e <ICM20602_init+0xea>
 8001ef6:	bf00      	nop
 8001ef8:	48000800 	.word	0x48000800
 8001efc:	20000b20 	.word	0x20000b20
 8001f00:	20000564 	.word	0x20000564
 8001f04:	20000568 	.word	0x20000568
 8001f08:	20000000 	.word	0x20000000
 8001f0c:	200005b4 	.word	0x200005b4
 8001f10:	3cfa0000 	.word	0x3cfa0000
 8001f14:	3d7a0000 	.word	0x3d7a0000
 8001f18:	3c7a0000 	.word	0x3c7a0000
 8001f1c:	3bfa0000 	.word	0x3bfa0000

08001f20 <ICM20602_clearAngle>:
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
}

void ICM20602_clearAngle(void)
{
  pitch_angle = 0.0f;
 8001f20:	4803      	ldr	r0, [pc, #12]	; (8001f30 <ICM20602_clearAngle+0x10>)
  roll_angle = 0.0f;
 8001f22:	4904      	ldr	r1, [pc, #16]	; (8001f34 <ICM20602_clearAngle+0x14>)
  yaw_angle = 0.0f;
 8001f24:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <ICM20602_clearAngle+0x18>)
  pitch_angle = 0.0f;
 8001f26:	2300      	movs	r3, #0
 8001f28:	6003      	str	r3, [r0, #0]
  roll_angle = 0.0f;
 8001f2a:	600b      	str	r3, [r1, #0]
  yaw_angle = 0.0f;
 8001f2c:	6013      	str	r3, [r2, #0]
}
 8001f2e:	4770      	bx	lr
 8001f30:	20000610 	.word	0x20000610
 8001f34:	20000614 	.word	0x20000614
 8001f38:	20000618 	.word	0x20000618

08001f3c <ICM20602_medianFilter>:

  float tmp;
  int8_t i, j, a, b;

  for (i = 0; i < 3; i++) {
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8001f3c:	4a79      	ldr	r2, [pc, #484]	; (8002124 <ICM20602_medianFilter+0x1e8>)
    gyro_mdat[i][1] = gyro_mdat[i][0];
    gyro_mdat[i][0] = gyro[i];
 8001f3e:	487a      	ldr	r0, [pc, #488]	; (8002128 <ICM20602_medianFilter+0x1ec>)

    acc_mdat[i][2] = acc_mdat[i][1];
 8001f40:	4b7a      	ldr	r3, [pc, #488]	; (800212c <ICM20602_medianFilter+0x1f0>)
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8001f42:	ed92 6a01 	vldr	s12, [r2, #4]
    gyro_mdat[i][0] = gyro[i];
 8001f46:	edd0 5a00 	vldr	s11, [r0]
    acc_mdat[i][1] = acc_mdat[i][0];
    acc_mdat[i][0] = acc[i];
 8001f4a:	4979      	ldr	r1, [pc, #484]	; (8002130 <ICM20602_medianFilter+0x1f4>)
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8001f4c:	ed92 7a00 	vldr	s14, [r2]
    acc_mdat[i][2] = acc_mdat[i][1];
 8001f50:	ed93 5a01 	vldr	s10, [r3, #4]
    acc_mdat[i][1] = acc_mdat[i][0];
 8001f54:	edd3 7a00 	vldr	s15, [r3]
    acc_mdat[i][0] = acc[i];
 8001f58:	edd1 6a00 	vldr	s13, [r1]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8001f5c:	ed82 6a02 	vstr	s12, [r2, #8]

    a = 0;
    b = 2;

    for (j = 2; j >= 0; j--) {
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8001f60:	eef4 5ac6 	vcmpe.f32	s11, s12
 8001f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8001f68:	ed82 7a01 	vstr	s14, [r2, #4]
    gyro_mdat[i][0] = gyro[i];
 8001f6c:	edc2 5a00 	vstr	s11, [r2]
    acc_mdat[i][2] = acc_mdat[i][1];
 8001f70:	ed83 5a02 	vstr	s10, [r3, #8]
    acc_mdat[i][1] = acc_mdat[i][0];
 8001f74:	edc3 7a01 	vstr	s15, [r3, #4]
    acc_mdat[i][0] = acc[i];
 8001f78:	edc3 6a00 	vstr	s13, [r3]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8001f7c:	dc05      	bgt.n	8001f8a <ICM20602_medianFilter+0x4e>
 8001f7e:	eef0 4a46 	vmov.f32	s9, s12
    gyro_mdat[i][0] = gyro[i];
 8001f82:	eeb0 6a65 	vmov.f32	s12, s11
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8001f86:	eef0 5a64 	vmov.f32	s11, s9
        tmp = gyro_tmp[a];
        gyro_tmp[a] = gyro_tmp[b];
        gyro_tmp[b] = tmp;
      }
      if (acc_tmp[a] > acc_tmp[b]) {
 8001f8a:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8001f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f92:	d405      	bmi.n	8001fa0 <ICM20602_medianFilter+0x64>
 8001f94:	eef0 4a45 	vmov.f32	s9, s10
    acc_mdat[i][0] = acc[i];
 8001f98:	eeb0 5a66 	vmov.f32	s10, s13
    acc_mdat[i][2] = acc_mdat[i][1];
 8001f9c:	eef0 6a64 	vmov.f32	s13, s9
        acc_tmp[b] = tmp;
      }
      a = j - 1;
      b = j;
    }
    gyro[i] = gyro_tmp[1];
 8001fa0:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8001fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa8:	bf88      	it	hi
 8001faa:	eeb0 7a65 	vmovhi.f32	s14, s11
 8001fae:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8001fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 8001fb6:	eef4 7ae6 	vcmpe.f32	s15, s13
    gyro[i] = gyro_tmp[1];
 8001fba:	bfa8      	it	ge
 8001fbc:	eeb0 6a47 	vmovge.f32	s12, s14
    acc[i] = acc_tmp[1];
 8001fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc4:	bf98      	it	ls
 8001fc6:	eef0 6a67 	vmovls.f32	s13, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8001fca:	edd2 5a04 	vldr	s11, [r2, #16]
    gyro_mdat[i][0] = gyro[i];
 8001fce:	ed90 7a01 	vldr	s14, [r0, #4]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8001fd2:	edd2 3a03 	vldr	s7, [r2, #12]
    acc_mdat[i][2] = acc_mdat[i][1];
 8001fd6:	ed93 4a04 	vldr	s8, [r3, #16]
    acc_mdat[i][1] = acc_mdat[i][0];
 8001fda:	edd3 4a03 	vldr	s9, [r3, #12]
    acc_mdat[i][0] = acc[i];
 8001fde:	edd1 7a01 	vldr	s15, [r1, #4]
    gyro[i] = gyro_tmp[1];
 8001fe2:	ed80 6a00 	vstr	s12, [r0]
    acc[i] = acc_tmp[1];
 8001fe6:	eef4 6ac5 	vcmpe.f32	s13, s10
 8001fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8001fee:	eef4 5ac7 	vcmpe.f32	s11, s14
    acc[i] = acc_tmp[1];
 8001ff2:	bfb8      	it	lt
 8001ff4:	eef0 6a45 	vmovlt.f32	s13, s10
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8001ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 8001ffc:	edc1 6a00 	vstr	s13, [r1]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002000:	edc2 5a05 	vstr	s11, [r2, #20]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8002004:	edc2 3a04 	vstr	s7, [r2, #16]
    gyro_mdat[i][0] = gyro[i];
 8002008:	ed82 7a03 	vstr	s14, [r2, #12]
    acc_mdat[i][2] = acc_mdat[i][1];
 800200c:	ed83 4a05 	vstr	s8, [r3, #20]
    acc_mdat[i][1] = acc_mdat[i][0];
 8002010:	edc3 4a04 	vstr	s9, [r3, #16]
    acc_mdat[i][0] = acc[i];
 8002014:	edc3 7a03 	vstr	s15, [r3, #12]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002018:	d405      	bmi.n	8002026 <ICM20602_medianFilter+0xea>
 800201a:	eef0 6a65 	vmov.f32	s13, s11
    gyro_mdat[i][0] = gyro[i];
 800201e:	eef0 5a47 	vmov.f32	s11, s14
    gyro_mdat[i][2] = gyro_mdat[i][1];
 8002022:	eeb0 7a66 	vmov.f32	s14, s13
      if (acc_tmp[a] > acc_tmp[b]) {
 8002026:	eef4 7ac4 	vcmpe.f32	s15, s8
 800202a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202e:	dc05      	bgt.n	800203c <ICM20602_medianFilter+0x100>
 8002030:	eef0 6a44 	vmov.f32	s13, s8
    acc_mdat[i][0] = acc[i];
 8002034:	eeb0 4a67 	vmov.f32	s8, s15
    acc_mdat[i][2] = acc_mdat[i][1];
 8002038:	eef0 7a66 	vmov.f32	s15, s13
    gyro[i] = gyro_tmp[1];
 800203c:	eeb4 7ae3 	vcmpe.f32	s14, s7
 8002040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002044:	bf88      	it	hi
 8002046:	eeb0 7a63 	vmovhi.f32	s14, s7
 800204a:	eeb4 7ae5 	vcmpe.f32	s14, s11
 800204e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 8002052:	eef4 7ae4 	vcmpe.f32	s15, s9
    gyro[i] = gyro_tmp[1];
 8002056:	bfb4      	ite	lt
 8002058:	eef0 6a65 	vmovlt.f32	s13, s11
 800205c:	eef0 6a47 	vmovge.f32	s13, s14
    acc[i] = acc_tmp[1];
 8002060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002064:	bf8c      	ite	hi
 8002066:	eeb0 7a64 	vmovhi.f32	s14, s9
 800206a:	eeb0 7a67 	vmovls.f32	s14, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 800206e:	edd2 4a07 	vldr	s9, [r2, #28]
    gyro_mdat[i][0] = gyro[i];
 8002072:	edd0 7a02 	vldr	s15, [r0, #8]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 8002076:	edd2 3a06 	vldr	s7, [r2, #24]
    acc_mdat[i][2] = acc_mdat[i][1];
 800207a:	edd3 5a07 	vldr	s11, [r3, #28]
    acc_mdat[i][1] = acc_mdat[i][0];
 800207e:	ed93 6a06 	vldr	s12, [r3, #24]
    acc_mdat[i][0] = acc[i];
 8002082:	ed91 5a02 	vldr	s10, [r1, #8]
    gyro[i] = gyro_tmp[1];
 8002086:	edc0 6a01 	vstr	s13, [r0, #4]
    acc[i] = acc_tmp[1];
 800208a:	eeb4 7ac4 	vcmpe.f32	s14, s8
 800208e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (gyro_tmp[a] > gyro_tmp[b]) {
 8002092:	eef4 7ae4 	vcmpe.f32	s15, s9
    acc[i] = acc_tmp[1];
 8002096:	bfb8      	it	lt
 8002098:	eeb0 7a44 	vmovlt.f32	s14, s8
      if (gyro_tmp[a] > gyro_tmp[b]) {
 800209c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80020a0:	ed81 7a01 	vstr	s14, [r1, #4]
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80020a4:	edc2 4a08 	vstr	s9, [r2, #32]
    gyro_mdat[i][1] = gyro_mdat[i][0];
 80020a8:	edc2 3a07 	vstr	s7, [r2, #28]
    gyro_mdat[i][0] = gyro[i];
 80020ac:	edc2 7a06 	vstr	s15, [r2, #24]
    acc_mdat[i][2] = acc_mdat[i][1];
 80020b0:	edc3 5a08 	vstr	s11, [r3, #32]
    acc_mdat[i][1] = acc_mdat[i][0];
 80020b4:	ed83 6a07 	vstr	s12, [r3, #28]
    acc_mdat[i][0] = acc[i];
 80020b8:	ed83 5a06 	vstr	s10, [r3, #24]
      if (gyro_tmp[a] > gyro_tmp[b]) {
 80020bc:	dc05      	bgt.n	80020ca <ICM20602_medianFilter+0x18e>
 80020be:	eeb0 7a64 	vmov.f32	s14, s9
    gyro_mdat[i][0] = gyro[i];
 80020c2:	eef0 4a67 	vmov.f32	s9, s15
    gyro_mdat[i][2] = gyro_mdat[i][1];
 80020c6:	eef0 7a47 	vmov.f32	s15, s14
      if (acc_tmp[a] > acc_tmp[b]) {
 80020ca:	eef4 5ac5 	vcmpe.f32	s11, s10
 80020ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d2:	d405      	bmi.n	80020e0 <ICM20602_medianFilter+0x1a4>
 80020d4:	eeb0 7a65 	vmov.f32	s14, s11
    acc_mdat[i][0] = acc[i];
 80020d8:	eef0 5a45 	vmov.f32	s11, s10
    acc_mdat[i][2] = acc_mdat[i][1];
 80020dc:	eeb0 5a47 	vmov.f32	s10, s14
    gyro[i] = gyro_tmp[1];
 80020e0:	eef4 7ae3 	vcmpe.f32	s15, s7
 80020e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e8:	bf88      	it	hi
 80020ea:	eef0 7a63 	vmovhi.f32	s15, s7
 80020ee:	eef4 7ae4 	vcmpe.f32	s15, s9
 80020f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    acc[i] = acc_tmp[1];
 80020f6:	eeb4 6ac5 	vcmpe.f32	s12, s10
    gyro[i] = gyro_tmp[1];
 80020fa:	bfb8      	it	lt
 80020fc:	eef0 7a64 	vmovlt.f32	s15, s9
    acc[i] = acc_tmp[1];
 8002100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002104:	bf88      	it	hi
 8002106:	eeb0 6a45 	vmovhi.f32	s12, s10
 800210a:	eeb4 6ae5 	vcmpe.f32	s12, s11
 800210e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002112:	bfb8      	it	lt
 8002114:	eeb0 6a65 	vmovlt.f32	s12, s11
    gyro[i] = gyro_tmp[1];
 8002118:	edc0 7a02 	vstr	s15, [r0, #8]
    acc[i] = acc_tmp[1];
 800211c:	ed81 6a02 	vstr	s12, [r1, #8]
  }
}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	200005d0 	.word	0x200005d0
 8002128:	200005b8 	.word	0x200005b8
 800212c:	20000584 	.word	0x20000584
 8002130:	2000056c 	.word	0x2000056c

08002134 <ICM20602_read_IMU_data>:
{
 8002134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002138:	ed2d 8b02 	vpush	{d8}
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800213c:	2200      	movs	r2, #0
{
 800213e:	b084      	sub	sp, #16
 8002140:	4606      	mov	r6, r0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002142:	2110      	movs	r1, #16
 8002144:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
{
 8002148:	eeb0 8a40 	vmov.f32	s16, s0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800214c:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002150:	f005 fc5e 	bl	8007a10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 8002154:	23c8      	movs	r3, #200	; 0xc8
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002156:	9500      	str	r5, [sp, #0]
  send_data[0] = reg | 0x80;
 8002158:	f88d 3008 	strb.w	r3, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800215c:	aa03      	add	r2, sp, #12
 800215e:	2301      	movs	r3, #1
 8002160:	a902      	add	r1, sp, #8
 8002162:	4889      	ldr	r0, [pc, #548]	; (8002388 <ICM20602_read_IMU_data+0x254>)
 8002164:	f006 fba8 	bl	80088b8 <HAL_SPI_TransmitReceive>
  send_data[0] = 0x00;
 8002168:	2700      	movs	r7, #0
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800216a:	2301      	movs	r3, #1
 800216c:	9500      	str	r5, [sp, #0]
 800216e:	aa03      	add	r2, sp, #12
 8002170:	a902      	add	r1, sp, #8
 8002172:	4885      	ldr	r0, [pc, #532]	; (8002388 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 8002174:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002178:	f006 fb9e 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800217c:	2110      	movs	r1, #16
 800217e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002182:	2201      	movs	r2, #1
  val = RxBuffer[0];
 8002184:	f89d 400c 	ldrb.w	r4, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002188:	f005 fc42 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800218c:	463a      	mov	r2, r7
 800218e:	2110      	movs	r1, #16
 8002190:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002194:	f005 fc3c 	bl	8007a10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 8002198:	f04f 0cc7 	mov.w	ip, #199	; 0xc7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800219c:	9500      	str	r5, [sp, #0]
 800219e:	2301      	movs	r3, #1
 80021a0:	aa03      	add	r2, sp, #12
 80021a2:	a902      	add	r1, sp, #8
 80021a4:	4878      	ldr	r0, [pc, #480]	; (8002388 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 80021a6:	f88d c008 	strb.w	ip, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80021aa:	f006 fb85 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80021ae:	2301      	movs	r3, #1
 80021b0:	9500      	str	r5, [sp, #0]
 80021b2:	aa03      	add	r2, sp, #12
 80021b4:	a902      	add	r1, sp, #8
 80021b6:	4874      	ldr	r0, [pc, #464]	; (8002388 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 80021b8:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80021bc:	f006 fb7c 	bl	80088b8 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 80021c0:	f89d 800c 	ldrb.w	r8, [sp, #12]
  return ((HiByte << 8) | LoByte);
 80021c4:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80021c8:	2110      	movs	r1, #16
 80021ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ce:	2201      	movs	r2, #1
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80021d0:	b224      	sxth	r4, r4
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80021d2:	f005 fc1d 	bl	8007a10 <HAL_GPIO_WritePin>
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80021d6:	4b6d      	ldr	r3, [pc, #436]	; (800238c <ICM20602_read_IMU_data+0x258>)
 80021d8:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 80023c4 <ICM20602_read_IMU_data+0x290>
 80021dc:	ed93 7a00 	vldr	s14, [r3]
 80021e0:	ee07 4a90 	vmov	s15, r4
 80021e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  send_data[0] = reg | 0x80;
 80021e8:	24c2      	movs	r4, #194	; 0xc2
  gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80021ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021ee:	edc8 7a02 	vstr	s15, [r8, #8]
  ICM20602_medianFilter();
 80021f2:	f7ff fea3 	bl	8001f3c <ICM20602_medianFilter>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80021f6:	463a      	mov	r2, r7
 80021f8:	2110      	movs	r1, #16
 80021fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021fe:	f005 fc07 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002202:	9500      	str	r5, [sp, #0]
 8002204:	2301      	movs	r3, #1
 8002206:	aa03      	add	r2, sp, #12
 8002208:	a902      	add	r1, sp, #8
 800220a:	485f      	ldr	r0, [pc, #380]	; (8002388 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 800220c:	f88d 4008 	strb.w	r4, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002210:	f006 fb52 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002214:	2301      	movs	r3, #1
 8002216:	9500      	str	r5, [sp, #0]
 8002218:	aa03      	add	r2, sp, #12
 800221a:	a902      	add	r1, sp, #8
 800221c:	485a      	ldr	r0, [pc, #360]	; (8002388 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 800221e:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002222:	f006 fb49 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002226:	2110      	movs	r1, #16
 8002228:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800222c:	2201      	movs	r2, #1
  val = RxBuffer[0];
 800222e:	f89d 400c 	ldrb.w	r4, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002232:	f005 fbed 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002236:	463a      	mov	r2, r7
 8002238:	2110      	movs	r1, #16
 800223a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800223e:	f005 fbe7 	bl	8007a10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 8002242:	f04f 0cc1 	mov.w	ip, #193	; 0xc1
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002246:	9500      	str	r5, [sp, #0]
 8002248:	2301      	movs	r3, #1
 800224a:	aa03      	add	r2, sp, #12
 800224c:	a902      	add	r1, sp, #8
 800224e:	484e      	ldr	r0, [pc, #312]	; (8002388 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = reg | 0x80;
 8002250:	f88d c008 	strb.w	ip, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002254:	f006 fb30 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002258:	2301      	movs	r3, #1
 800225a:	9500      	str	r5, [sp, #0]
 800225c:	aa03      	add	r2, sp, #12
 800225e:	a902      	add	r1, sp, #8
 8002260:	4849      	ldr	r0, [pc, #292]	; (8002388 <ICM20602_read_IMU_data+0x254>)
  send_data[0] = 0x00;
 8002262:	f88d 7008 	strb.w	r7, [sp, #8]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002266:	f006 fb27 	bl	80088b8 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 800226a:	f89d 500c 	ldrb.w	r5, [sp, #12]
  return ((HiByte << 8) | LoByte);
 800226e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002272:	2201      	movs	r2, #1
 8002274:	2110      	movs	r1, #16
 8002276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 800227a:	b224      	sxth	r4, r4
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 800227c:	f005 fbc8 	bl	8007a10 <HAL_GPIO_WritePin>
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002280:	ee07 4a90 	vmov	s15, r4

void ICM20602_IMU_compensate(void)
{
  int k;
  for (k = 0; k < 3; k++) {
    acc_comp[k] = acc[k] - acc_off[k];
 8002284:	4942      	ldr	r1, [pc, #264]	; (8002390 <ICM20602_read_IMU_data+0x25c>)
 8002286:	4b43      	ldr	r3, [pc, #268]	; (8002394 <ICM20602_read_IMU_data+0x260>)
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 8002288:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002398 <ICM20602_read_IMU_data+0x264>
    acc_comp[k] = acc[k] - acc_off[k];
 800228c:	edd1 4a00 	vldr	s9, [r1]
 8002290:	edd1 5a02 	vldr	s11, [r1, #8]
 8002294:	ed91 5a01 	vldr	s10, [r1, #4]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 8002298:	4940      	ldr	r1, [pc, #256]	; (800239c <ICM20602_read_IMU_data+0x268>)
    acc_comp[k] = acc[k] - acc_off[k];
 800229a:	ed93 2a01 	vldr	s4, [r3, #4]
 800229e:	ed93 3a02 	vldr	s6, [r3, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022a2:	edd8 6a02 	vldr	s13, [r8, #8]
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 80022a6:	4a3e      	ldr	r2, [pc, #248]	; (80023a0 <ICM20602_read_IMU_data+0x26c>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022a8:	edd1 1a00 	vldr	s3, [r1]
 80022ac:	edd1 2a01 	vldr	s5, [r1, #4]
 80022b0:	edd8 3a00 	vldr	s7, [r8]
 80022b4:	ed98 4a01 	vldr	s8, [r8, #4]
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80022b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022bc:	eeb3 6a09 	vmov.f32	s12, #57	; 0x41c80000  25.0
 80022c0:	eea7 6a87 	vfma.f32	s12, s15, s14
    acc_comp[k] = acc[k] - acc_off[k];
 80022c4:	edd3 7a00 	vldr	s15, [r3]
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
 80022c8:	ed92 7a02 	vldr	s14, [r2, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022cc:	4b35      	ldr	r3, [pc, #212]	; (80023a4 <ICM20602_read_IMU_data+0x270>)
    acc_comp[k] = acc[k] - acc_off[k];
 80022ce:	ee74 4ae7 	vsub.f32	s9, s9, s15
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022d2:	edd1 7a02 	vldr	s15, [r1, #8]
    acc_comp[k] = acc[k] - acc_off[k];
 80022d6:	4934      	ldr	r1, [pc, #208]	; (80023a8 <ICM20602_read_IMU_data+0x274>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022d8:	ee76 7ae7 	vsub.f32	s15, s13, s15
    acc_comp[k] = acc[k] - acc_off[k];
 80022dc:	ee35 5a42 	vsub.f32	s10, s10, s4
 80022e0:	ee75 6ac3 	vsub.f32	s13, s11, s6
 80022e4:	edc1 4a00 	vstr	s9, [r1]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022e8:	ee34 4a62 	vsub.f32	s8, s8, s5
    acc_comp[k] = acc[k] - acc_off[k];
 80022ec:	ed81 5a01 	vstr	s10, [r1, #4]
 80022f0:	edc1 6a02 	vstr	s13, [r1, #8]
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022f4:	ee73 3ae1 	vsub.f32	s7, s7, s3
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 80022f8:	492c      	ldr	r1, [pc, #176]	; (80023ac <ICM20602_read_IMU_data+0x278>)
    gyro_comp[k] = gyro[k] - gyro_off[k];
 80022fa:	ed83 4a01 	vstr	s8, [r3, #4]
  return (val + val_prv) * dt / 2.0f;  // trapezoidal formula
 80022fe:	ee37 7a87 	vadd.f32	s14, s15, s14
    gyro_comp[k] = gyro[k] - gyro_off[k];
 8002302:	edc3 3a00 	vstr	s7, [r3]
 8002306:	edc3 7a02 	vstr	s15, [r3, #8]
  imu_temperature = (ICM20602_getIMUTemp() / 326.8f) + 25.0f;
 800230a:	ed81 6a00 	vstr	s12, [r1]
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 800230e:	ee27 7a08 	vmul.f32	s14, s14, s16
 8002312:	edd6 7a00 	vldr	s15, [r6]
  while (deg < -180.0f) deg += 360.0f;
 8002316:	eddf 5a26 	vldr	s11, [pc, #152]	; 80023b0 <ICM20602_read_IMU_data+0x27c>
  *yaw_input = *yaw_input + ICM20602_integral(gyro_comp[2], gyro_prv[2], imu_dt_sec) * 1;
 800231a:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800231e:	eee7 7a04 	vfma.f32	s15, s14, s8
  while (deg < -180.0f) deg += 360.0f;
 8002322:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232a:	d50c      	bpl.n	8002346 <ICM20602_read_IMU_data+0x212>
 800232c:	ed9f 6a21 	vldr	s12, [pc, #132]	; 80023b4 <ICM20602_read_IMU_data+0x280>
 8002330:	eddf 6a21 	vldr	s13, [pc, #132]	; 80023b8 <ICM20602_read_IMU_data+0x284>
 8002334:	eeb0 7a67 	vmov.f32	s14, s15
 8002338:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800233c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002340:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002344:	d4f6      	bmi.n	8002334 <ICM20602_read_IMU_data+0x200>
  while (deg >= 180.0f) deg -= 360.0f;
 8002346:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80023bc <ICM20602_read_IMU_data+0x288>
 800234a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800234e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002352:	db0c      	blt.n	800236e <ICM20602_read_IMU_data+0x23a>
 8002354:	ed9f 6a17 	vldr	s12, [pc, #92]	; 80023b4 <ICM20602_read_IMU_data+0x280>
 8002358:	eddf 6a19 	vldr	s13, [pc, #100]	; 80023c0 <ICM20602_read_IMU_data+0x28c>
 800235c:	eeb0 7a67 	vmov.f32	s14, s15
 8002360:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002368:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800236c:	daf6      	bge.n	800235c <ICM20602_read_IMU_data+0x228>
  *yaw_input = ICM20602_normAngle(*yaw_input);
 800236e:	edc6 7a00 	vstr	s15, [r6]
  gyro_prv[0] = gyro_comp[0];
 8002372:	6818      	ldr	r0, [r3, #0]
  gyro_prv[1] = gyro_comp[1];
 8002374:	6859      	ldr	r1, [r3, #4]
  gyro_prv[2] = gyro_comp[2];
 8002376:	689b      	ldr	r3, [r3, #8]
  gyro_prv[0] = gyro_comp[0];
 8002378:	6010      	str	r0, [r2, #0]
  gyro_prv[1] = gyro_comp[1];
 800237a:	6051      	str	r1, [r2, #4]
  gyro_prv[2] = gyro_comp[2];
 800237c:	6093      	str	r3, [r2, #8]
}
 800237e:	b004      	add	sp, #16
 8002380:	ecbd 8b02 	vpop	{d8}
 8002384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002388:	20000b20 	.word	0x20000b20
 800238c:	200005b4 	.word	0x200005b4
 8002390:	2000056c 	.word	0x2000056c
 8002394:	200005a8 	.word	0x200005a8
 8002398:	3b4889df 	.word	0x3b4889df
 800239c:	200005f4 	.word	0x200005f4
 80023a0:	20000600 	.word	0x20000600
 80023a4:	200005c4 	.word	0x200005c4
 80023a8:	20000578 	.word	0x20000578
 80023ac:	2000060c 	.word	0x2000060c
 80023b0:	c3340000 	.word	0xc3340000
 80023b4:	43b40000 	.word	0x43b40000
 80023b8:	c4070000 	.word	0xc4070000
 80023bc:	43340000 	.word	0x43340000
 80023c0:	44070000 	.word	0x44070000
 80023c4:	200005b8 	.word	0x200005b8

080023c8 <ICM20602_IMU_calibration2>:
{
 80023c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023cc:	ed2d 8b02 	vpush	{d8}
 80023d0:	b0d3      	sub	sp, #332	; 0x14c
  double acc_sum[3] = {0};
 80023d2:	2100      	movs	r1, #0
  double gyro_ave[3][10] = {{0.0}};
 80023d4:	22f0      	movs	r2, #240	; 0xf0
 80023d6:	a816      	add	r0, sp, #88	; 0x58
  double acc_sum[3] = {0};
 80023d8:	e9cd 110a 	strd	r1, r1, [sp, #40]	; 0x28
 80023dc:	e9cd 110c 	strd	r1, r1, [sp, #48]	; 0x30
 80023e0:	e9cd 110e 	strd	r1, r1, [sp, #56]	; 0x38
  double gyro_sum[3] = {0};
 80023e4:	e9cd 1110 	strd	r1, r1, [sp, #64]	; 0x40
 80023e8:	e9cd 1112 	strd	r1, r1, [sp, #72]	; 0x48
 80023ec:	e9cd 1114 	strd	r1, r1, [sp, #80]	; 0x50
  int cal_len = 0;
 80023f0:	9105      	str	r1, [sp, #20]
  double gyro_ave[3][10] = {{0.0}};
 80023f2:	f009 fb7d 	bl	800baf0 <memset>
  printf("put the IMU still!\n");
 80023f6:	48aa      	ldr	r0, [pc, #680]	; (80026a0 <ICM20602_IMU_calibration2+0x2d8>)
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80023f8:	4faa      	ldr	r7, [pc, #680]	; (80026a4 <ICM20602_IMU_calibration2+0x2dc>)
  printf("put the IMU still!\n");
 80023fa:	f009 f9c1 	bl	800b780 <puts>
  HAL_Delay(200);
 80023fe:	20c8      	movs	r0, #200	; 0xc8
 8002400:	f003 fe4a 	bl	8006098 <HAL_Delay>
      acc_ave[j][0] = acc_sum[j] / cal_len;
 8002404:	9805      	ldr	r0, [sp, #20]
 8002406:	f8df b2c0 	ldr.w	fp, [pc, #704]	; 80026c8 <ICM20602_IMU_calibration2+0x300>
 800240a:	f7fe f8b3 	bl	8000574 <__aeabi_i2d>
 800240e:	460b      	mov	r3, r1
 8002410:	4602      	mov	r2, r0
 8002412:	49a5      	ldr	r1, [pc, #660]	; (80026a8 <ICM20602_IMU_calibration2+0x2e0>)
 8002414:	2000      	movs	r0, #0
 8002416:	f7fe fa41 	bl	800089c <__aeabi_ddiv>
 800241a:	4ba4      	ldr	r3, [pc, #656]	; (80026ac <ICM20602_IMU_calibration2+0x2e4>)
 800241c:	9304      	str	r3, [sp, #16]
 800241e:	ec41 0b18 	vmov	d8, r0, r1
 8002422:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8002426:	f10d 0940 	add.w	r9, sp, #64	; 0x40
 800242a:	ac16      	add	r4, sp, #88	; 0x58
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800242c:	f04f 0a00 	mov.w	sl, #0
 8002430:	2200      	movs	r2, #0
 8002432:	2110      	movs	r1, #16
 8002434:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002438:	f005 faea 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800243c:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
  send_data[0] = reg | 0x80;
 8002440:	f06f 0337 	mvn.w	r3, #55	; 0x37
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002444:	9600      	str	r6, [sp, #0]
  send_data[0] = reg | 0x80;
 8002446:	f88d 3020 	strb.w	r3, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 800244a:	aa09      	add	r2, sp, #36	; 0x24
 800244c:	2301      	movs	r3, #1
 800244e:	a908      	add	r1, sp, #32
 8002450:	4638      	mov	r0, r7
 8002452:	f006 fa31 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002456:	2301      	movs	r3, #1
 8002458:	9600      	str	r6, [sp, #0]
 800245a:	aa09      	add	r2, sp, #36	; 0x24
 800245c:	a908      	add	r1, sp, #32
 800245e:	4638      	mov	r0, r7
  send_data[0] = 0x00;
 8002460:	f88d a020 	strb.w	sl, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002464:	f006 fa28 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002468:	2201      	movs	r2, #1
 800246a:	2110      	movs	r1, #16
 800246c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  val = RxBuffer[0];
 8002470:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8002474:	f005 facc 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8002478:	2200      	movs	r2, #0
 800247a:	2110      	movs	r1, #16
 800247c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002480:	f005 fac6 	bl	8007a10 <HAL_GPIO_WritePin>
  send_data[0] = reg | 0x80;
 8002484:	20c7      	movs	r0, #199	; 0xc7
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002486:	9600      	str	r6, [sp, #0]
 8002488:	2301      	movs	r3, #1
 800248a:	aa09      	add	r2, sp, #36	; 0x24
 800248c:	a908      	add	r1, sp, #32
  send_data[0] = reg | 0x80;
 800248e:	f88d 0020 	strb.w	r0, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002492:	4638      	mov	r0, r7
 8002494:	f006 fa10 	bl	80088b8 <HAL_SPI_TransmitReceive>
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 8002498:	2301      	movs	r3, #1
 800249a:	9600      	str	r6, [sp, #0]
 800249c:	aa09      	add	r2, sp, #36	; 0x24
 800249e:	a908      	add	r1, sp, #32
 80024a0:	4638      	mov	r0, r7
  send_data[0] = 0x00;
 80024a2:	f88d a020 	strb.w	sl, [sp, #32]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)send_data, (uint8_t *)RxBuffer, 1, 2000);
 80024a6:	f006 fa07 	bl	80088b8 <HAL_SPI_TransmitReceive>
  val = RxBuffer[0];
 80024aa:	f89d 6024 	ldrb.w	r6, [sp, #36]	; 0x24
  return ((HiByte << 8) | LoByte);
 80024ae:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80024b2:	2201      	movs	r2, #1
 80024b4:	2110      	movs	r1, #16
 80024b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80024ba:	b22d      	sxth	r5, r5
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 80024bc:	f005 faa8 	bl	8007a10 <HAL_GPIO_WritePin>
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80024c0:	4b7b      	ldr	r3, [pc, #492]	; (80026b0 <ICM20602_IMU_calibration2+0x2e8>)
      acc_sum[j] += acc[j];
 80024c2:	f85b 0b04 	ldr.w	r0, [fp], #4
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80024c6:	ed93 7a00 	vldr	s14, [r3]
 80024ca:	4b78      	ldr	r3, [pc, #480]	; (80026ac <ICM20602_IMU_calibration2+0x2e4>)
 80024cc:	ee07 5a90 	vmov	s15, r5
 80024d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    for (j = 0; j < 3; j++) {
 80024d4:	3450      	adds	r4, #80	; 0x50
      gyro[2] = ICM20602_getGyrZvalue() * gRes;
 80024d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024da:	edc3 7a02 	vstr	s15, [r3, #8]
      acc_sum[j] += acc[j];
 80024de:	e9d8 2300 	ldrd	r2, r3, [r8]
 80024e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80024e6:	f7fe f857 	bl	8000598 <__aeabi_f2d>
 80024ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80024ee:	f7fd fef5 	bl	80002dc <__adddf3>
      gyro_sum[j] += gyro[j];
 80024f2:	9b04      	ldr	r3, [sp, #16]
      acc_sum[j] += acc[j];
 80024f4:	e8e8 0102 	strd	r0, r1, [r8], #8
      gyro_sum[j] += gyro[j];
 80024f8:	f853 0b04 	ldr.w	r0, [r3], #4
 80024fc:	9304      	str	r3, [sp, #16]
 80024fe:	e9d9 2300 	ldrd	r2, r3, [r9]
 8002502:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002506:	f7fe f847 	bl	8000598 <__aeabi_f2d>
 800250a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800250e:	f7fd fee5 	bl	80002dc <__adddf3>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	e8e9 2302 	strd	r2, r3, [r9], #8
      gyro_ave[j][0] = gyro_sum[j] / cal_len;
 800251a:	ec53 2b18 	vmov	r2, r3, d8
 800251e:	f7fe f893 	bl	8000648 <__aeabi_dmul>
        gyro_ave[j][i] = gyro_ave[j][i - 1];
 8002522:	e954 2304 	ldrd	r2, r3, [r4, #-16]
 8002526:	e944 2302 	strd	r2, r3, [r4, #-8]
 800252a:	e954 2306 	ldrd	r2, r3, [r4, #-24]
 800252e:	e944 2304 	strd	r2, r3, [r4, #-16]
 8002532:	e954 2308 	ldrd	r2, r3, [r4, #-32]
 8002536:	e944 2306 	strd	r2, r3, [r4, #-24]
 800253a:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
 800253e:	e944 2308 	strd	r2, r3, [r4, #-32]
 8002542:	e954 230c 	ldrd	r2, r3, [r4, #-48]	; 0x30
 8002546:	e944 230a 	strd	r2, r3, [r4, #-40]	; 0x28
 800254a:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
 800254e:	e944 230c 	strd	r2, r3, [r4, #-48]	; 0x30
 8002552:	e954 2310 	ldrd	r2, r3, [r4, #-64]	; 0x40
 8002556:	e944 230e 	strd	r2, r3, [r4, #-56]	; 0x38
 800255a:	e954 2312 	ldrd	r2, r3, [r4, #-72]	; 0x48
 800255e:	e944 2310 	strd	r2, r3, [r4, #-64]	; 0x40
    for (j = 0; j < 3; j++) {
 8002562:	ab10      	add	r3, sp, #64	; 0x40
 8002564:	4598      	cmp	r8, r3
      gyro_ave[j][0] = gyro_sum[j] / cal_len;
 8002566:	e944 0114 	strd	r0, r1, [r4, #-80]	; 0x50
        gyro_ave[j][i] = gyro_ave[j][i - 1];
 800256a:	e944 0112 	strd	r0, r1, [r4, #-72]	; 0x48
    for (j = 0; j < 3; j++) {
 800256e:	f47f af5f 	bne.w	8002430 <ICM20602_IMU_calibration2+0x68>
    cal_len++;
 8002572:	9c05      	ldr	r4, [sp, #20]
    if ((fabs(gyro_ave[2][9] - gyro_ave[2][0]) < SHRINK_ERROR) && cal_len > 1000) {
 8002574:	e9dd 233e 	ldrd	r2, r3, [sp, #248]	; 0xf8
 8002578:	e9dd 0150 	ldrd	r0, r1, [sp, #320]	; 0x140
    cal_len++;
 800257c:	3401      	adds	r4, #1
 800257e:	9405      	str	r4, [sp, #20]
    if ((fabs(gyro_ave[2][9] - gyro_ave[2][0]) < SHRINK_ERROR) && cal_len > 1000) {
 8002580:	f7fd feaa 	bl	80002d8 <__aeabi_dsub>
 8002584:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002588:	9307      	str	r3, [sp, #28]
 800258a:	9006      	str	r0, [sp, #24]
 800258c:	a342      	add	r3, pc, #264	; (adr r3, 8002698 <ICM20602_IMU_calibration2+0x2d0>)
 800258e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002596:	f7fe fac9 	bl	8000b2c <__aeabi_dcmplt>
 800259a:	2800      	cmp	r0, #0
 800259c:	d05f      	beq.n	800265e <ICM20602_IMU_calibration2+0x296>
 800259e:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 80025a2:	f77f af2f 	ble.w	8002404 <ICM20602_IMU_calibration2+0x3c>
  printf("length = %d\n", cal_len);
 80025a6:	4621      	mov	r1, r4
 80025a8:	4842      	ldr	r0, [pc, #264]	; (80026b4 <ICM20602_IMU_calibration2+0x2ec>)
 80025aa:	f009 f883 	bl	800b6b4 <iprintf>
  printf("Gyro Yaw %+8.6f ", fabs(gyro_ave[2][9] - gyro_ave[2][0]));
 80025ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80025b2:	4841      	ldr	r0, [pc, #260]	; (80026b8 <ICM20602_IMU_calibration2+0x2f0>)
 80025b4:	f009 f87e 	bl	800b6b4 <iprintf>
  if (cal_len == 5000 || cal_len == 1001) {
 80025b8:	f241 3388 	movw	r3, #5000	; 0x1388
 80025bc:	429c      	cmp	r4, r3
 80025be:	4646      	mov	r6, r8
 80025c0:	d05b      	beq.n	800267a <ICM20602_IMU_calibration2+0x2b2>
 80025c2:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80025c6:	429c      	cmp	r4, r3
 80025c8:	d057      	beq.n	800267a <ICM20602_IMU_calibration2+0x2b2>
    acc_off[j] = acc_sum[j] / cal_len;
 80025ca:	9805      	ldr	r0, [sp, #20]
 80025cc:	4f3b      	ldr	r7, [pc, #236]	; (80026bc <ICM20602_IMU_calibration2+0x2f4>)
    gyro_off[j] = gyro_sum[j] / cal_len;
 80025ce:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 80026cc <ICM20602_IMU_calibration2+0x304>
    acc_off[j] = acc_sum[j] / cal_len;
 80025d2:	f7fd ffcf 	bl	8000574 <__aeabi_i2d>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	2000      	movs	r0, #0
 80025dc:	4932      	ldr	r1, [pc, #200]	; (80026a8 <ICM20602_IMU_calibration2+0x2e0>)
 80025de:	f7fe f95d 	bl	800089c <__aeabi_ddiv>
 80025e2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80025e6:	4604      	mov	r4, r0
 80025e8:	460d      	mov	r5, r1
 80025ea:	f7fe f82d 	bl	8000648 <__aeabi_dmul>
 80025ee:	f7fe fb23 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 80025f2:	e9d6 2300 	ldrd	r2, r3, [r6]
    acc_off[j] = acc_sum[j] / cal_len;
 80025f6:	6038      	str	r0, [r7, #0]
    gyro_off[j] = gyro_sum[j] / cal_len;
 80025f8:	4629      	mov	r1, r5
 80025fa:	4620      	mov	r0, r4
 80025fc:	f7fe f824 	bl	8000648 <__aeabi_dmul>
 8002600:	f7fe fb1a 	bl	8000c38 <__aeabi_d2f>
    acc_off[j] = acc_sum[j] / cal_len;
 8002604:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002608:	f8c8 0000 	str.w	r0, [r8]
    acc_off[j] = acc_sum[j] / cal_len;
 800260c:	4629      	mov	r1, r5
 800260e:	4620      	mov	r0, r4
 8002610:	f7fe f81a 	bl	8000648 <__aeabi_dmul>
 8002614:	f7fe fb10 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002618:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
    acc_off[j] = acc_sum[j] / cal_len;
 800261c:	6078      	str	r0, [r7, #4]
    gyro_off[j] = gyro_sum[j] / cal_len;
 800261e:	4629      	mov	r1, r5
 8002620:	4620      	mov	r0, r4
 8002622:	f7fe f811 	bl	8000648 <__aeabi_dmul>
 8002626:	f7fe fb07 	bl	8000c38 <__aeabi_d2f>
    acc_off[j] = acc_sum[j] / cal_len;
 800262a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    gyro_off[j] = gyro_sum[j] / cal_len;
 800262e:	f8c8 0004 	str.w	r0, [r8, #4]
    acc_off[j] = acc_sum[j] / cal_len;
 8002632:	4629      	mov	r1, r5
 8002634:	4620      	mov	r0, r4
 8002636:	f7fe f807 	bl	8000648 <__aeabi_dmul>
 800263a:	f7fe fafd 	bl	8000c38 <__aeabi_d2f>
    gyro_off[j] = gyro_sum[j] / cal_len;
 800263e:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
    acc_off[j] = acc_sum[j] / cal_len;
 8002642:	60b8      	str	r0, [r7, #8]
    gyro_off[j] = gyro_sum[j] / cal_len;
 8002644:	4629      	mov	r1, r5
 8002646:	4620      	mov	r0, r4
 8002648:	f7fd fffe 	bl	8000648 <__aeabi_dmul>
 800264c:	f7fe faf4 	bl	8000c38 <__aeabi_d2f>
 8002650:	f8c8 0008 	str.w	r0, [r8, #8]
}
 8002654:	b053      	add	sp, #332	; 0x14c
 8002656:	ecbd 8b02 	vpop	{d8}
 800265a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (cal_len < 5000.0) {
 800265e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002662:	429c      	cmp	r4, r3
 8002664:	f47f aece 	bne.w	8002404 <ICM20602_IMU_calibration2+0x3c>
  printf("length = %d\n", cal_len);
 8002668:	9905      	ldr	r1, [sp, #20]
 800266a:	4812      	ldr	r0, [pc, #72]	; (80026b4 <ICM20602_IMU_calibration2+0x2ec>)
 800266c:	f009 f822 	bl	800b6b4 <iprintf>
  printf("Gyro Yaw %+8.6f ", fabs(gyro_ave[2][9] - gyro_ave[2][0]));
 8002670:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002674:	4810      	ldr	r0, [pc, #64]	; (80026b8 <ICM20602_IMU_calibration2+0x2f0>)
 8002676:	f009 f81d 	bl	800b6b4 <iprintf>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800267a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800267e:	4910      	ldr	r1, [pc, #64]	; (80026c0 <ICM20602_IMU_calibration2+0x2f8>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002680:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <ICM20602_IMU_calibration2+0x2fc>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002682:	68ca      	ldr	r2, [r1, #12]
 8002684:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002688:	4313      	orrs	r3, r2
 800268a:	60cb      	str	r3, [r1, #12]
 800268c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002690:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002692:	e7fd      	b.n	8002690 <ICM20602_IMU_calibration2+0x2c8>
 8002694:	f3af 8000 	nop.w
 8002698:	eb1c432d 	.word	0xeb1c432d
 800269c:	3f1a36e2 	.word	0x3f1a36e2
 80026a0:	0800edc0 	.word	0x0800edc0
 80026a4:	20000b20 	.word	0x20000b20
 80026a8:	3ff00000 	.word	0x3ff00000
 80026ac:	200005b8 	.word	0x200005b8
 80026b0:	200005b4 	.word	0x200005b4
 80026b4:	0800edd4 	.word	0x0800edd4
 80026b8:	0800ede4 	.word	0x0800ede4
 80026bc:	200005a8 	.word	0x200005a8
 80026c0:	e000ed00 	.word	0xe000ed00
 80026c4:	05fa0004 	.word	0x05fa0004
 80026c8:	2000056c 	.word	0x2000056c
 80026cc:	200005f4 	.word	0x200005f4

080026d0 <HAL_GetTick>:
void omniOdometory();
void mouseOdometory();
void yawFilter();
void resetLocalSpeedControl();
void resetAiCmdData();
uint32_t HAL_GetTick(void) { return uwTick; }
 80026d0:	4b01      	ldr	r3, [pc, #4]	; (80026d8 <HAL_GetTick+0x8>)
 80026d2:	6818      	ldr	r0, [r3, #0]
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	20000f50 	.word	0x20000f50

080026dc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void __io_putchar(uint8_t ch) { HAL_UART_Transmit(&hlpuart1, &ch, 1, 1); }
 80026dc:	b500      	push	{lr}
 80026de:	2301      	movs	r3, #1
 80026e0:	b083      	sub	sp, #12
 80026e2:	4684      	mov	ip, r0
 80026e4:	461a      	mov	r2, r3
 80026e6:	f10d 0107 	add.w	r1, sp, #7
 80026ea:	4804      	ldr	r0, [pc, #16]	; (80026fc <__io_putchar+0x20>)
 80026ec:	f88d c007 	strb.w	ip, [sp, #7]
 80026f0:	f008 f83c 	bl	800a76c <HAL_UART_Transmit>
 80026f4:	b003      	add	sp, #12
 80026f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80026fa:	bf00      	nop
 80026fc:	20000da0 	.word	0x20000da0

08002700 <p>:

void p(const char * format, ...)
{
 8002700:	b40f      	push	{r0, r1, r2, r3}
 8002702:	b530      	push	{r4, r5, lr}
 8002704:	b085      	sub	sp, #20
 8002706:	ac08      	add	r4, sp, #32
  va_list args;
  va_start(args, format);
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002708:	4d08      	ldr	r5, [pc, #32]	; (800272c <p+0x2c>)
{
 800270a:	f854 1b04 	ldr.w	r1, [r4], #4
 800270e:	9101      	str	r1, [sp, #4]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002710:	4628      	mov	r0, r5
  va_start(args, format);
 8002712:	9403      	str	r4, [sp, #12]
  vsprintf(printf_buffer + strlen(printf_buffer), format, args);
 8002714:	f7fd fdd4 	bl	80002c0 <strlen>
 8002718:	9901      	ldr	r1, [sp, #4]
 800271a:	4622      	mov	r2, r4
 800271c:	4428      	add	r0, r5
 800271e:	f009 f947 	bl	800b9b0 <vsiprintf>
  va_end(args);
}
 8002722:	b005      	add	sp, #20
 8002724:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002728:	b004      	add	sp, #16
 800272a:	4770      	bx	lr
 800272c:	200008e4 	.word	0x200008e4

08002730 <motor_test>:
{
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
}

void motor_test()
{
 8002730:	b510      	push	{r4, lr}
  if (decode_SW(adc_sw_data) & 0b00000001) {
 8002732:	4c34      	ldr	r4, [pc, #208]	; (8002804 <motor_test+0xd4>)
 8002734:	8820      	ldrh	r0, [r4, #0]
 8002736:	f003 fbe3 	bl	8005f00 <decode_SW>
 800273a:	07c0      	lsls	r0, r0, #31
 800273c:	d517      	bpl.n	800276e <motor_test+0x3e>
    omni_move(4.0, 0.0, 0.0, 4.0);  // fwd
 800273e:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8002808 <motor_test+0xd8>
 8002742:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 8002746:	eef0 0a41 	vmov.f32	s1, s2
 800274a:	eeb0 0a61 	vmov.f32	s0, s3
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else if (decode_SW(adc_sw_data) & 0b00000010) {
    omni_move(-4.0, 0.0, 0.0, 4.0);  // back
 800274e:	f002 fdf3 	bl	8005338 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8002752:	482e      	ldr	r0, [pc, #184]	; (800280c <motor_test+0xdc>)
 8002754:	2201      	movs	r2, #1
 8002756:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800275a:	f005 f959 	bl	8007a10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
  } else {
    omni_move(0.0, 0.0, 0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
  }
  actuator_motor5(0.0, 0.0);
 800275e:	eddf 0a2a 	vldr	s1, [pc, #168]	; 8002808 <motor_test+0xd8>
}
 8002762:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor5(0.0, 0.0);
 8002766:	eeb0 0a60 	vmov.f32	s0, s1
 800276a:	f7fe bcb3 	b.w	80010d4 <actuator_motor5>
  } else if (decode_SW(adc_sw_data) & 0b00000010) {
 800276e:	8820      	ldrh	r0, [r4, #0]
 8002770:	f003 fbc6 	bl	8005f00 <decode_SW>
 8002774:	0781      	lsls	r1, r0, #30
 8002776:	d508      	bpl.n	800278a <motor_test+0x5a>
    omni_move(-4.0, 0.0, 0.0, 4.0);  // back
 8002778:	ed9f 1a23 	vldr	s2, [pc, #140]	; 8002808 <motor_test+0xd8>
 800277c:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 8002780:	eef0 0a41 	vmov.f32	s1, s2
 8002784:	eeb9 0a00 	vmov.f32	s0, #144	; 0xc0800000 -4.0
 8002788:	e7e1      	b.n	800274e <motor_test+0x1e>
  } else if (decode_SW(adc_sw_data) & 0b00000100) {
 800278a:	8820      	ldrh	r0, [r4, #0]
 800278c:	f003 fbb8 	bl	8005f00 <decode_SW>
 8002790:	0742      	lsls	r2, r0, #29
 8002792:	d40d      	bmi.n	80027b0 <motor_test+0x80>
  } else if (decode_SW(adc_sw_data) & 0b00001000) {
 8002794:	8820      	ldrh	r0, [r4, #0]
 8002796:	f003 fbb3 	bl	8005f00 <decode_SW>
 800279a:	0703      	lsls	r3, r0, #28
 800279c:	d511      	bpl.n	80027c2 <motor_test+0x92>
    omni_move(0.0, 4.0, 0.0, 4.0);  // right
 800279e:	ed9f 1a1a 	vldr	s2, [pc, #104]	; 8002808 <motor_test+0xd8>
 80027a2:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80027a6:	eef0 0a61 	vmov.f32	s1, s3
 80027aa:	eeb0 0a41 	vmov.f32	s0, s2
 80027ae:	e7ce      	b.n	800274e <motor_test+0x1e>
    omni_move(0.0, -4.0, 0.0, 4.0);  // left
 80027b0:	ed9f 1a15 	vldr	s2, [pc, #84]	; 8002808 <motor_test+0xd8>
 80027b4:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80027b8:	eef9 0a00 	vmov.f32	s1, #144	; 0xc0800000 -4.0
 80027bc:	eeb0 0a41 	vmov.f32	s0, s2
 80027c0:	e7c5      	b.n	800274e <motor_test+0x1e>
  } else if (decode_SW(adc_sw_data) & 0b00010000) {
 80027c2:	8820      	ldrh	r0, [r4, #0]
 80027c4:	f003 fb9c 	bl	8005f00 <decode_SW>
 80027c8:	f010 0410 	ands.w	r4, r0, #16
 80027cc:	d008      	beq.n	80027e0 <motor_test+0xb0>
    omni_move(0.0, 0.0, 20.0, 4.0);  // spin
 80027ce:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002808 <motor_test+0xd8>
 80027d2:	eef1 1a00 	vmov.f32	s3, #16	; 0x40800000  4.0
 80027d6:	eeb3 1a04 	vmov.f32	s2, #52	; 0x41a00000  20.0
 80027da:	eeb0 0a60 	vmov.f32	s0, s1
 80027de:	e7b6      	b.n	800274e <motor_test+0x1e>
    omni_move(0.0, 0.0, 0.0, 0.0);
 80027e0:	eddf 1a09 	vldr	s3, [pc, #36]	; 8002808 <motor_test+0xd8>
 80027e4:	eeb0 1a61 	vmov.f32	s2, s3
 80027e8:	eef0 0a61 	vmov.f32	s1, s3
 80027ec:	eeb0 0a61 	vmov.f32	s0, s3
 80027f0:	f002 fda2 	bl	8005338 <omni_move>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 80027f4:	4805      	ldr	r0, [pc, #20]	; (800280c <motor_test+0xdc>)
 80027f6:	4622      	mov	r2, r4
 80027f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027fc:	f005 f908 	bl	8007a10 <HAL_GPIO_WritePin>
 8002800:	e7ad      	b.n	800275e <motor_test+0x2e>
 8002802:	bf00      	nop
 8002804:	2000061c 	.word	0x2000061c
 8002808:	00000000 	.word	0x00000000
 800280c:	48000800 	.word	0x48000800

08002810 <kicker_test>:
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
}

void kicker_test(bool manual_mode)
{
 8002810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  static bool dribbler_up = false;

  if (kick_state != 0) {
 8002812:	4c59      	ldr	r4, [pc, #356]	; (8002978 <kicker_test+0x168>)
 8002814:	8823      	ldrh	r3, [r4, #0]
 8002816:	b29b      	uxth	r3, r3
{
 8002818:	4605      	mov	r5, r0
  if (kick_state != 0) {
 800281a:	b13b      	cbz	r3, 800282c <kicker_test+0x1c>
    if (kick_state > MAIN_LOOP_CYCLE / 2) {
 800281c:	8823      	ldrh	r3, [r4, #0]
 800281e:	b29b      	uxth	r3, r3
 8002820:	2bfa      	cmp	r3, #250	; 0xfa
 8002822:	d829      	bhi.n	8002878 <kicker_test+0x68>
      if (can_raw.ball_detection[0] == 0) {
        kick_state = 0;
      }
    } else {
      kick_state++;
 8002824:	8823      	ldrh	r3, [r4, #0]
 8002826:	3301      	adds	r3, #1
 8002828:	b29b      	uxth	r3, r3
 800282a:	8023      	strh	r3, [r4, #0]
    }
  }

  if (dribbler_up == false && decode_SW(adc_sw_data) & 0b00000100) {
 800282c:	4f53      	ldr	r7, [pc, #332]	; (800297c <kicker_test+0x16c>)
 800282e:	4e54      	ldr	r6, [pc, #336]	; (8002980 <kicker_test+0x170>)
 8002830:	783b      	ldrb	r3, [r7, #0]
 8002832:	b35b      	cbz	r3, 800288c <kicker_test+0x7c>
    dribbler_up = true;
    actuator_dribbler_down();
  } else if (dribbler_up == true && decode_SW(adc_sw_data) & 0b00001000) {
 8002834:	8830      	ldrh	r0, [r6, #0]
 8002836:	f003 fb63 	bl	8005f00 <decode_SW>
 800283a:	0701      	lsls	r1, r0, #28
 800283c:	d461      	bmi.n	8002902 <kicker_test+0xf2>
    dribbler_up = false;
    actuator_dribbler_up();
  }

  if (decode_SW(adc_sw_data) & 0b00010000) {
 800283e:	8830      	ldrh	r0, [r6, #0]
 8002840:	f003 fb5e 	bl	8005f00 <decode_SW>
 8002844:	06c3      	lsls	r3, r0, #27
 8002846:	d52e      	bpl.n	80028a6 <kicker_test+0x96>
    if (!manual_mode) {
 8002848:	2d00      	cmp	r5, #0
 800284a:	d048      	beq.n	80028de <kicker_test+0xce>
      actuator_motor5(0.5, 1.0);
    }
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 800284c:	484d      	ldr	r0, [pc, #308]	; (8002984 <kicker_test+0x174>)
 800284e:	2201      	movs	r2, #1
 8002850:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002854:	f005 f8dc 	bl	8007a10 <HAL_GPIO_WritePin>
    if (can_raw.ball_detection[0] == 1 || manual_mode) {
      if (kick_state == 0) {
 8002858:	8821      	ldrh	r1, [r4, #0]
 800285a:	b289      	uxth	r1, r1
 800285c:	2900      	cmp	r1, #0
 800285e:	d067      	beq.n	8002930 <kicker_test+0x120>
    actuator_motor5(0.0, 0.0);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
    actuator_kicker(1, 1);  // charge enable
    actuator_kicker_voltage(300.0);
  }
  omni_move(0.0, 0.0, 0.0, 0.0);
 8002860:	eddf 1a49 	vldr	s3, [pc, #292]	; 8002988 <kicker_test+0x178>
}
 8002864:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 8002868:	eeb0 1a61 	vmov.f32	s2, s3
 800286c:	eef0 0a61 	vmov.f32	s1, s3
 8002870:	eeb0 0a61 	vmov.f32	s0, s3
 8002874:	f002 bd60 	b.w	8005338 <omni_move>
      if (can_raw.ball_detection[0] == 0) {
 8002878:	4b44      	ldr	r3, [pc, #272]	; (800298c <kicker_test+0x17c>)
 800287a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0d3      	beq.n	800282a <kicker_test+0x1a>
  if (dribbler_up == false && decode_SW(adc_sw_data) & 0b00000100) {
 8002882:	4f3e      	ldr	r7, [pc, #248]	; (800297c <kicker_test+0x16c>)
 8002884:	4e3e      	ldr	r6, [pc, #248]	; (8002980 <kicker_test+0x170>)
 8002886:	783b      	ldrb	r3, [r7, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1d3      	bne.n	8002834 <kicker_test+0x24>
 800288c:	8830      	ldrh	r0, [r6, #0]
 800288e:	f003 fb37 	bl	8005f00 <decode_SW>
 8002892:	0742      	lsls	r2, r0, #29
 8002894:	d46b      	bmi.n	800296e <kicker_test+0x15e>
  } else if (dribbler_up == true && decode_SW(adc_sw_data) & 0b00001000) {
 8002896:	783b      	ldrb	r3, [r7, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1cb      	bne.n	8002834 <kicker_test+0x24>
  if (decode_SW(adc_sw_data) & 0b00010000) {
 800289c:	8830      	ldrh	r0, [r6, #0]
 800289e:	f003 fb2f 	bl	8005f00 <decode_SW>
 80028a2:	06c3      	lsls	r3, r0, #27
 80028a4:	d4d0      	bmi.n	8002848 <kicker_test+0x38>
  } else if (decode_SW(adc_sw_data) & 0b00000010) {
 80028a6:	8830      	ldrh	r0, [r6, #0]
 80028a8:	f003 fb2a 	bl	8005f00 <decode_SW>
 80028ac:	f010 0602 	ands.w	r6, r0, #2
 80028b0:	d048      	beq.n	8002944 <kicker_test+0x134>
    if (!manual_mode) {
 80028b2:	b35d      	cbz	r5, 800290c <kicker_test+0xfc>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80028b4:	4833      	ldr	r0, [pc, #204]	; (8002984 <kicker_test+0x174>)
 80028b6:	2201      	movs	r2, #1
 80028b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028bc:	f005 f8a8 	bl	8007a10 <HAL_GPIO_WritePin>
      if (kick_state == 0) {
 80028c0:	8823      	ldrh	r3, [r4, #0]
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1cb      	bne.n	8002860 <kicker_test+0x50>
        actuator_kicker(2, 1);  // chip
 80028c8:	2101      	movs	r1, #1
 80028ca:	2002      	movs	r0, #2
 80028cc:	f7fe fc56 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 100);
 80028d0:	2164      	movs	r1, #100	; 0x64
 80028d2:	2003      	movs	r0, #3
 80028d4:	f7fe fc52 	bl	800117c <actuator_kicker>
        kick_state = 1;
 80028d8:	2301      	movs	r3, #1
 80028da:	8023      	strh	r3, [r4, #0]
 80028dc:	e7c0      	b.n	8002860 <kicker_test+0x50>
      actuator_motor5(0.5, 1.0);
 80028de:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80028e2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80028e6:	f7fe fbf5 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80028ea:	4826      	ldr	r0, [pc, #152]	; (8002984 <kicker_test+0x174>)
 80028ec:	2201      	movs	r2, #1
 80028ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028f2:	f005 f88d 	bl	8007a10 <HAL_GPIO_WritePin>
    if (can_raw.ball_detection[0] == 1 || manual_mode) {
 80028f6:	4b25      	ldr	r3, [pc, #148]	; (800298c <kicker_test+0x17c>)
 80028f8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d1af      	bne.n	8002860 <kicker_test+0x50>
 8002900:	e7aa      	b.n	8002858 <kicker_test+0x48>
    dribbler_up = false;
 8002902:	2300      	movs	r3, #0
 8002904:	703b      	strb	r3, [r7, #0]
    actuator_dribbler_up();
 8002906:	f7fe fc05 	bl	8001114 <actuator_dribbler_up>
 800290a:	e798      	b.n	800283e <kicker_test+0x2e>
      actuator_motor5(0.5, 1.0);
 800290c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002910:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002914:	f7fe fbde 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 8002918:	481a      	ldr	r0, [pc, #104]	; (8002984 <kicker_test+0x174>)
 800291a:	2201      	movs	r2, #1
 800291c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002920:	f005 f876 	bl	8007a10 <HAL_GPIO_WritePin>
    if (can_raw.ball_detection[0] == 1 || manual_mode) {
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <kicker_test+0x17c>)
 8002926:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800292a:	2b01      	cmp	r3, #1
 800292c:	d198      	bne.n	8002860 <kicker_test+0x50>
 800292e:	e7c7      	b.n	80028c0 <kicker_test+0xb0>
        actuator_kicker(2, 0);  // straight
 8002930:	2002      	movs	r0, #2
 8002932:	f7fe fc23 	bl	800117c <actuator_kicker>
        actuator_kicker(3, 50);
 8002936:	2132      	movs	r1, #50	; 0x32
 8002938:	2003      	movs	r0, #3
 800293a:	f7fe fc1f 	bl	800117c <actuator_kicker>
        kick_state = 1;
 800293e:	2301      	movs	r3, #1
 8002940:	8023      	strh	r3, [r4, #0]
 8002942:	e78d      	b.n	8002860 <kicker_test+0x50>
    actuator_motor5(0.0, 0.0);
 8002944:	eddf 0a10 	vldr	s1, [pc, #64]	; 8002988 <kicker_test+0x178>
 8002948:	eeb0 0a60 	vmov.f32	s0, s1
 800294c:	f7fe fbc2 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8002950:	4632      	mov	r2, r6
 8002952:	480c      	ldr	r0, [pc, #48]	; (8002984 <kicker_test+0x174>)
 8002954:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002958:	f005 f85a 	bl	8007a10 <HAL_GPIO_WritePin>
    actuator_kicker(1, 1);  // charge enable
 800295c:	2101      	movs	r1, #1
 800295e:	4608      	mov	r0, r1
 8002960:	f7fe fc0c 	bl	800117c <actuator_kicker>
    actuator_kicker_voltage(300.0);
 8002964:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8002990 <kicker_test+0x180>
 8002968:	f7fe fbf8 	bl	800115c <actuator_kicker_voltage>
 800296c:	e778      	b.n	8002860 <kicker_test+0x50>
    dribbler_up = true;
 800296e:	2301      	movs	r3, #1
 8002970:	703b      	strb	r3, [r7, #0]
    actuator_dribbler_down();
 8002972:	f7fe fbe1 	bl	8001138 <actuator_dribbler_down>
 8002976:	e762      	b.n	800283e <kicker_test+0x2e>
 8002978:	200007f8 	.word	0x200007f8
 800297c:	200007a0 	.word	0x200007a0
 8002980:	2000061c 	.word	0x2000061c
 8002984:	48000800 	.word	0x48000800
 8002988:	00000000 	.word	0x00000000
 800298c:	20000680 	.word	0x20000680
 8002990:	43960000 	.word	0x43960000
 8002994:	00000000 	.word	0x00000000

08002998 <yawFilter>:
    calib_start_cnt = 0;
  }
}

void yawFilter()
{
 8002998:	b5f0      	push	{r4, r5, r6, r7, lr}
  // 静止中に一気にvision角度を合わせるやつ
  static uint32_t yaw_angle_update_cnt = 0;
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 800299a:	4c75      	ldr	r4, [pc, #468]	; (8002b70 <yawFilter+0x1d8>)
  yaw_angle_update_cnt++;
 800299c:	4a75      	ldr	r2, [pc, #468]	; (8002b74 <yawFilter+0x1dc>)
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 800299e:	ed94 0a00 	vldr	s0, [r4]
 80029a2:	edd4 7a01 	vldr	s15, [r4, #4]
 80029a6:	ed94 7a04 	vldr	s14, [r4, #16]
  yaw_angle_update_cnt++;
 80029aa:	6813      	ldr	r3, [r2, #0]
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 80029ac:	ee77 7ac0 	vsub.f32	s15, s15, s0
{
 80029b0:	ed2d 8b02 	vpush	{d8}
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 80029b4:	eef0 7ae7 	vabs.f32	s15, s15
  yaw_angle_update_cnt++;
 80029b8:	3301      	adds	r3, #1
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 80029ba:	ee77 7a87 	vadd.f32	s15, s15, s14
  if (yaw_angle_update_cnt > MAIN_LOOP_CYCLE / 2) {  // 2Hz
 80029be:	2bfa      	cmp	r3, #250	; 0xfa
{
 80029c0:	b083      	sub	sp, #12
  imu.yaw_angle_diff_integral += fabs(imu.pre_yaw_angle - imu.yaw_angle);
 80029c2:	edc4 7a04 	vstr	s15, [r4, #16]
  yaw_angle_update_cnt++;
 80029c6:	6013      	str	r3, [r2, #0]
  if (yaw_angle_update_cnt > MAIN_LOOP_CYCLE / 2) {  // 2Hz
 80029c8:	d83a      	bhi.n	8002a40 <yawFilter+0xa8>
    if (imu.yaw_angle_diff_integral < 1) {
      // 機体が旋回していないとき
      debug.theta_override_flag = true;

      // visionとの角度差があるときにアプデ
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 80029ca:	4d6b      	ldr	r5, [pc, #428]	; (8002b78 <yawFilter+0x1e0>)
 80029cc:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = false;
    }
    imu.yaw_angle_diff_integral = 0;
  }

  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 80029d0:	68a3      	ldr	r3, [r4, #8]
  imu.pre_yaw_angle = imu.yaw_angle;
 80029d2:	ed84 0a01 	vstr	s0, [r4, #4]
  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 80029d6:	60e3      	str	r3, [r4, #12]

  // vision更新されたときに強制更新するやつ
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 80029d8:	b916      	cbnz	r6, 80029e0 <yawFilter+0x48>
 80029da:	f895 304d 	ldrb.w	r3, [r5, #77]	; 0x4d
 80029de:	b9e3      	cbnz	r3, 8002a1a <yawFilter+0x82>
    imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
  }
  ai_cmd.pre_vision_lost_flag = ai_cmd.vision_lost_flag;

  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 80029e0:	4863      	ldr	r0, [pc, #396]	; (8002b70 <yawFilter+0x1d8>)
 80029e2:	ed9f 0a66 	vldr	s0, [pc, #408]	; 8002b7c <yawFilter+0x1e4>
  ai_cmd.pre_vision_lost_flag = ai_cmd.vision_lost_flag;
 80029e6:	f885 604d 	strb.w	r6, [r5, #77]	; 0x4d
  ICM20602_read_IMU_data((float)1.0 / MAIN_LOOP_CYCLE, &(imu.yaw_angle));
 80029ea:	f7ff fba3 	bl	8002134 <ICM20602_read_IMU_data>

  if (sys.main_mode == MAIN_MODE_CMD_DEBUG_MODE) {
 80029ee:	4b64      	ldr	r3, [pc, #400]	; (8002b80 <yawFilter+0x1e8>)
 80029f0:	7b1b      	ldrb	r3, [r3, #12]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d07e      	beq.n	8002af4 <yawFilter+0x15c>
    // デバッグ用、targetへ補正する
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain

  } else if (ai_cmd.vision_lost_flag) {
 80029f6:	f895 3048 	ldrb.w	r3, [r5, #72]	; 0x48
 80029fa:	b39b      	cbz	r3, 8002a64 <yawFilter+0xcc>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 80029fc:	6820      	ldr	r0, [r4, #0]

  } else {
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
  }

  imu.yaw_angle_rad = imu.yaw_angle * M_PI / 180;
 80029fe:	f7fd fdcb 	bl	8000598 <__aeabi_f2d>
 8002a02:	a353      	add	r3, pc, #332	; (adr r3, 8002b50 <yawFilter+0x1b8>)
 8002a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a08:	f7fd fe1e 	bl	8000648 <__aeabi_dmul>
 8002a0c:	f7fe f914 	bl	8000c38 <__aeabi_d2f>
 8002a10:	60a0      	str	r0, [r4, #8]
}
 8002a12:	b003      	add	sp, #12
 8002a14:	ecbd 8b02 	vpop	{d8}
 8002a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002a1a:	ed95 7a01 	vldr	s14, [r5, #4]
 8002a1e:	eddf 7a59 	vldr	s15, [pc, #356]	; 8002b84 <yawFilter+0x1ec>
 8002a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a26:	ee17 0a90 	vmov	r0, s15
 8002a2a:	f7fd fdb5 	bl	8000598 <__aeabi_f2d>
 8002a2e:	a34a      	add	r3, pc, #296	; (adr r3, 8002b58 <yawFilter+0x1c0>)
 8002a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a34:	f7fd fe08 	bl	8000648 <__aeabi_dmul>
 8002a38:	f7fe f8fe 	bl	8000c38 <__aeabi_d2f>
 8002a3c:	6020      	str	r0, [r4, #0]
 8002a3e:	e7cf      	b.n	80029e0 <yawFilter+0x48>
    if (imu.yaw_angle_diff_integral < 1) {
 8002a40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a44:	eef4 7ac7 	vcmpe.f32	s15, s14
    yaw_angle_update_cnt = 0;
 8002a48:	2300      	movs	r3, #0
    if (imu.yaw_angle_diff_integral < 1) {
 8002a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    yaw_angle_update_cnt = 0;
 8002a4e:	6013      	str	r3, [r2, #0]
    if (imu.yaw_angle_diff_integral < 1) {
 8002a50:	d43d      	bmi.n	8002ace <yawFilter+0x136>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002a52:	4d49      	ldr	r5, [pc, #292]	; (8002b78 <yawFilter+0x1e0>)
      debug.theta_override_flag = false;
 8002a54:	4a4c      	ldr	r2, [pc, #304]	; (8002b88 <yawFilter+0x1f0>)
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002a56:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = false;
 8002a5a:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
    imu.yaw_angle_diff_integral = 0;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	6123      	str	r3, [r4, #16]
 8002a62:	e7b5      	b.n	80029d0 <yawFilter+0x38>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002a64:	ed94 8a00 	vldr	s16, [r4]
 8002a68:	eddf 7a48 	vldr	s15, [pc, #288]	; 8002b8c <yawFilter+0x1f4>
 8002a6c:	edd5 0a01 	vldr	s1, [r5, #4]
 8002a70:	edcd 0a01 	vstr	s1, [sp, #4]
 8002a74:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002a78:	ee17 0a90 	vmov	r0, s15
 8002a7c:	f7fd fd8c 	bl	8000598 <__aeabi_f2d>
 8002a80:	a337      	add	r3, pc, #220	; (adr r3, 8002b60 <yawFilter+0x1c8>)
 8002a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a86:	f7fd fddf 	bl	8000648 <__aeabi_dmul>
 8002a8a:	f7fe f8d5 	bl	8000c38 <__aeabi_d2f>
 8002a8e:	eddd 0a01 	vldr	s1, [sp, #4]
 8002a92:	ee00 0a10 	vmov	s0, r0
 8002a96:	f003 f95b 	bl	8005d50 <getAngleDiff>
 8002a9a:	ee18 0a10 	vmov	r0, s16
 8002a9e:	ee10 5a10 	vmov	r5, s0
 8002aa2:	f7fd fd79 	bl	8000598 <__aeabi_f2d>
 8002aa6:	4606      	mov	r6, r0
 8002aa8:	4628      	mov	r0, r5
 8002aaa:	460f      	mov	r7, r1
 8002aac:	f7fd fd74 	bl	8000598 <__aeabi_f2d>
 8002ab0:	a32d      	add	r3, pc, #180	; (adr r3, 8002b68 <yawFilter+0x1d0>)
 8002ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab6:	f7fd fdc7 	bl	8000648 <__aeabi_dmul>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	4630      	mov	r0, r6
 8002ac0:	4639      	mov	r1, r7
 8002ac2:	f7fd fc09 	bl	80002d8 <__aeabi_dsub>
 8002ac6:	f7fe f8b7 	bl	8000c38 <__aeabi_d2f>
 8002aca:	6020      	str	r0, [r4, #0]
 8002acc:	e797      	b.n	80029fe <yawFilter+0x66>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002ace:	4b30      	ldr	r3, [pc, #192]	; (8002b90 <yawFilter+0x1f8>)
      debug.theta_override_flag = true;
 8002ad0:	4a2d      	ldr	r2, [pc, #180]	; (8002b88 <yawFilter+0x1f0>)
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002ad2:	4d29      	ldr	r5, [pc, #164]	; (8002b78 <yawFilter+0x1e0>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
      debug.theta_override_flag = true;
 8002ada:	2101      	movs	r1, #1
 8002adc:	f882 1032 	strb.w	r1, [r2, #50]	; 0x32
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d0bc      	beq.n	8002a5e <yawFilter+0xc6>
 8002ae4:	b16e      	cbz	r6, 8002b02 <yawFilter+0x16a>
  imu.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8002ae6:	68a3      	ldr	r3, [r4, #8]
 8002ae8:	60e3      	str	r3, [r4, #12]
    imu.yaw_angle_diff_integral = 0;
 8002aea:	2200      	movs	r2, #0
 8002aec:	6122      	str	r2, [r4, #16]
  imu.pre_yaw_angle = imu.yaw_angle;
 8002aee:	ed84 0a01 	vstr	s0, [r4, #4]
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002af2:	e775      	b.n	80029e0 <yawFilter+0x48>
    imu.yaw_angle = imu.yaw_angle - (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.target_theta) * 180.0 / PI) * 0.001;  // 0.001 : gain
 8002af4:	ed94 8a00 	vldr	s16, [r4]
 8002af8:	eddf 7a24 	vldr	s15, [pc, #144]	; 8002b8c <yawFilter+0x1f4>
 8002afc:	edd5 0a00 	vldr	s1, [r5]
 8002b00:	e7b6      	b.n	8002a70 <yawFilter+0xd8>
      if (connection.connected_ai && !ai_cmd.vision_lost_flag && getAngleDiff(imu.yaw_angle, ai_cmd.global_vision_theta) > 10) {
 8002b02:	edd5 0a01 	vldr	s1, [r5, #4]
 8002b06:	f003 f923 	bl	8005d50 <getAngleDiff>
 8002b0a:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8002b0e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b16:	dc04      	bgt.n	8002b22 <yawFilter+0x18a>
  imu.pre_yaw_angle = imu.yaw_angle;
 8002b18:	ed94 0a00 	vldr	s0, [r4]
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002b1c:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
 8002b20:	e79d      	b.n	8002a5e <yawFilter+0xc6>
        imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002b22:	ed95 7a01 	vldr	s14, [r5, #4]
 8002b26:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002b84 <yawFilter+0x1ec>
 8002b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b2e:	ee17 0a90 	vmov	r0, s15
 8002b32:	f7fd fd31 	bl	8000598 <__aeabi_f2d>
 8002b36:	a308      	add	r3, pc, #32	; (adr r3, 8002b58 <yawFilter+0x1c0>)
 8002b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3c:	f7fd fd84 	bl	8000648 <__aeabi_dmul>
 8002b40:	f7fe f87a 	bl	8000c38 <__aeabi_d2f>
  if (ai_cmd.vision_lost_flag == false && ai_cmd.pre_vision_lost_flag == true) {
 8002b44:	f895 6048 	ldrb.w	r6, [r5, #72]	; 0x48
        imu.yaw_angle = ai_cmd.global_vision_theta * 180 / M_PI;
 8002b48:	6020      	str	r0, [r4, #0]
 8002b4a:	ee00 0a10 	vmov	s0, r0
 8002b4e:	e786      	b.n	8002a5e <yawFilter+0xc6>
 8002b50:	a2529d39 	.word	0xa2529d39
 8002b54:	3f91df46 	.word	0x3f91df46
 8002b58:	6dc9c883 	.word	0x6dc9c883
 8002b5c:	3fd45f30 	.word	0x3fd45f30
 8002b60:	16c16c17 	.word	0x16c16c17
 8002b64:	3f76c16c 	.word	0x3f76c16c
 8002b68:	48b81fe5 	.word	0x48b81fe5
 8002b6c:	3fad55df 	.word	0x3fad55df
 8002b70:	200007a4 	.word	0x200007a4
 8002b74:	20000b1c 	.word	0x20000b1c
 8002b78:	20000620 	.word	0x20000620
 8002b7c:	3b03126f 	.word	0x3b03126f
 8002b80:	20000adc 	.word	0x20000adc
 8002b84:	43340000 	.word	0x43340000
 8002b88:	2000075c 	.word	0x2000075c
 8002b8c:	40490fdb 	.word	0x40490fdb
 8002b90:	20000704 	.word	0x20000704

08002b94 <speed_control>:
  }
  //output.omega = 0;
}

void speed_control()
{
 8002b94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  target.local_velocity[0] = target.velocity[0];
 8002b98:	4ce5      	ldr	r4, [pc, #916]	; (8002f30 <speed_control+0x39c>)
  target.local_velocity[1] = target.velocity[1];

  // 500Hz, m/s -> m / cycle
  for (int i = 0; i < 2; i++) {
    // 加速度制限
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002b9a:	f8df a3bc 	ldr.w	sl, [pc, #956]	; 8002f58 <speed_control+0x3c4>
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 8002b9e:	edd4 7a06 	vldr	s15, [r4, #24]
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002ba2:	4be4      	ldr	r3, [pc, #912]	; (8002f34 <speed_control+0x3a0>)
 8002ba4:	f8ca 3014 	str.w	r3, [sl, #20]
{
 8002ba8:	ed2d 8b0a 	vpush	{d8-d12}
  target.local_velocity[0] = target.velocity[0];
 8002bac:	ed94 8a02 	vldr	s16, [r4, #8]
  target.local_velocity[1] = target.velocity[1];
 8002bb0:	edd4 8a03 	vldr	s17, [r4, #12]
  target.local_velocity[0] = target.velocity[0];
 8002bb4:	ed84 8a04 	vstr	s16, [r4, #16]
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 8002bb8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      output.accel_limit[i] = ACCEL_LIMIT_BACK / MAIN_LOOP_CYCLE;
    }

    // 減速方向は摩擦を使えるので制動力上げる
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002bc0:	eeb0 7ac8 	vabs.f32	s14, s16
 8002bc4:	eef0 6ae7 	vabs.f32	s13, s15
      output.accel_limit[i] = ACCEL_LIMIT_BACK / MAIN_LOOP_CYCLE;
 8002bc8:	bf44      	itt	mi
 8002bca:	4bdb      	ldrmi	r3, [pc, #876]	; (8002f38 <speed_control+0x3a4>)
 8002bcc:	f8ca 3014 	strmi.w	r3, [sl, #20]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002bd0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  target.local_velocity[1] = target.velocity[1];
 8002bd8:	edc4 8a05 	vstr	s17, [r4, #20]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002bdc:	d505      	bpl.n	8002bea <speed_control+0x56>
      output.accel_limit[i] *= 2;
 8002bde:	ed9a 7a05 	vldr	s14, [sl, #20]
 8002be2:	ee37 7a07 	vadd.f32	s14, s14, s14
 8002be6:	ed8a 7a05 	vstr	s14, [sl, #20]
    }

    // 目標移動位置を追い越してしまっている場合。速度ではないのはノイズが多いから
    // ノイズ対策であまりodom情報でアップデートはできないが、最大加速度側を増やして追従する
    // local_velocityに対して追従するlocal_velocity_currentの追従を早める
    if (diff_local[i] > 0 && target.local_velocity[i] > 0) {
 8002bea:	4bd4      	ldr	r3, [pc, #848]	; (8002f3c <speed_control+0x3a8>)
 8002bec:	ed93 7a00 	vldr	s14, [r3]
 8002bf0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf8:	dd0c      	ble.n	8002c14 <speed_control+0x80>
 8002bfa:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c02:	dd07      	ble.n	8002c14 <speed_control+0x80>
      output.accel_limit[i] *= 5;
 8002c04:	ed9a 7a05 	vldr	s14, [sl, #20]
 8002c08:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002c0c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002c10:	ed8a 7a05 	vstr	s14, [sl, #20]
    }
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8002c14:	ed93 7a00 	vldr	s14, [r3]
 8002c18:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c20:	f100 81af 	bmi.w	8002f82 <speed_control+0x3ee>
      output.accel_limit[i] = 0;
      //output.local_velocity_current[i] = 0;
    }*/

    // 加速度→速度変換
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002c24:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 8002c2c:	ed9a 7a05 	vldr	s14, [sl, #20]
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002c30:	f280 816f 	bge.w	8002f12 <speed_control+0x37e>
        target.local_velocity_current[i] = target.local_velocity[i];
      } else {
        target.local_velocity_current[i] += output.accel_limit[i];
      }
    } else {
      if (target.local_velocity_current[i] - output.accel_limit[i] < target.local_velocity[i]) {
 8002c34:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002c38:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8002c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c40:	f340 814e 	ble.w	8002ee0 <speed_control+0x34c>
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 8002c44:	ee18 0a10 	vmov	r0, s16
 8002c48:	edd4 7a07 	vldr	s15, [r4, #28]
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002c4c:	4ab9      	ldr	r2, [pc, #740]	; (8002f34 <speed_control+0x3a0>)
        target.local_velocity_current[i] += output.accel_limit[i];
 8002c4e:	61a0      	str	r0, [r4, #24]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002c50:	eeb0 7ae8 	vabs.f32	s14, s17
 8002c54:	eef0 6ae7 	vabs.f32	s13, s15
 8002c58:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.accel_limit[i] = ACCEL_LIMIT / MAIN_LOOP_CYCLE;
 8002c60:	f8ca 2018 	str.w	r2, [sl, #24]
    if (fabs(target.local_velocity[i]) < fabs(target.local_velocity_current[i])) {
 8002c64:	d505      	bpl.n	8002c72 <speed_control+0xde>
      output.accel_limit[i] *= 2;
 8002c66:	ed9a 7a06 	vldr	s14, [sl, #24]
 8002c6a:	ee37 7a07 	vadd.f32	s14, s14, s14
 8002c6e:	ed8a 7a06 	vstr	s14, [sl, #24]
    if (diff_local[i] > 0 && target.local_velocity[i] > 0) {
 8002c72:	ed93 7a01 	vldr	s14, [r3, #4]
 8002c76:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c7e:	dd0c      	ble.n	8002c9a <speed_control+0x106>
 8002c80:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8002c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c88:	dd07      	ble.n	8002c9a <speed_control+0x106>
      output.accel_limit[i] *= 5;
 8002c8a:	ed9a 7a06 	vldr	s14, [sl, #24]
 8002c8e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002c92:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002c96:	ed8a 7a06 	vstr	s14, [sl, #24]
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8002c9a:	ed93 7a01 	vldr	s14, [r3, #4]
 8002c9e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca6:	f100 817b 	bmi.w	8002fa0 <speed_control+0x40c>
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002caa:	eef4 8ae7 	vcmpe.f32	s17, s15
 8002cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 8002cb2:	ed9a 7a06 	vldr	s14, [sl, #24]
    if (target.local_velocity[i] >= target.local_velocity_current[i]) {
 8002cb6:	f2c0 8153 	blt.w	8002f60 <speed_control+0x3cc>
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 8002cba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002cbe:	eef4 8ac7 	vcmpe.f32	s17, s14
 8002cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc6:	f100 8159 	bmi.w	8002f7c <speed_control+0x3e8>
        target.local_velocity_current[i] += output.accel_limit[i];
 8002cca:	ed9a 7a06 	vldr	s14, [sl, #24]
 8002cce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cd2:	ee17 6a90 	vmov	r6, s15
 8002cd6:	61e6      	str	r6, [r4, #28]
      }
    }
  }

  // ローカル→グローバル座標系
  output.local_velocity_current[0] = target.local_velocity_current[0] * cos(imu.yaw_angle_rad) - target.local_velocity_current[1] * sin(imu.yaw_angle_rad);
 8002cd8:	f7fd fc5e 	bl	8000598 <__aeabi_f2d>
 8002cdc:	4b98      	ldr	r3, [pc, #608]	; (8002f40 <speed_control+0x3ac>)
  // ここから位置制御
  for (int i = 0; i < 2; i++) {
    // targetとodomの差分に上限をつける(吹っ飛び対策)
    // 出力が上限に張り付いたら、出力制限でそれ以上の加速度は出しようがないのでそれに合わせる
    float odom_diff_max = (float)OUTPUT_XY_LIMIT / OMNI_OUTPUT_GAIN_KP;
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8002cde:	f8df b27c 	ldr.w	fp, [pc, #636]	; 8002f5c <speed_control+0x3c8>
  output.local_velocity_current[0] = target.local_velocity_current[0] * cos(imu.yaw_angle_rad) - target.local_velocity_current[1] * sin(imu.yaw_angle_rad);
 8002ce2:	689d      	ldr	r5, [r3, #8]
 8002ce4:	4680      	mov	r8, r0
 8002ce6:	4628      	mov	r0, r5
 8002ce8:	4689      	mov	r9, r1
 8002cea:	f7fd fc55 	bl	8000598 <__aeabi_f2d>
 8002cee:	ec41 0b10 	vmov	d0, r0, r1
 8002cf2:	ec41 0b19 	vmov	d9, r0, r1
 8002cf6:	f00a fed7 	bl	800daa8 <cos>
 8002cfa:	4630      	mov	r0, r6
 8002cfc:	eeb0 aa40 	vmov.f32	s20, s0
 8002d00:	eef0 aa60 	vmov.f32	s21, s1
 8002d04:	f7fd fc48 	bl	8000598 <__aeabi_f2d>
 8002d08:	eeb0 0a49 	vmov.f32	s0, s18
 8002d0c:	eef0 0a69 	vmov.f32	s1, s19
 8002d10:	4606      	mov	r6, r0
 8002d12:	460f      	mov	r7, r1
 8002d14:	f00a ff1c 	bl	800db50 <sin>
 8002d18:	ec53 2b1a 	vmov	r2, r3, d10
 8002d1c:	eeb0 9a40 	vmov.f32	s18, s0
 8002d20:	eef0 9a60 	vmov.f32	s19, s1
 8002d24:	4640      	mov	r0, r8
 8002d26:	4649      	mov	r1, r9
 8002d28:	eeb0 ca40 	vmov.f32	s24, s0
 8002d2c:	eef0 ca60 	vmov.f32	s25, s1
 8002d30:	f7fd fc8a 	bl	8000648 <__aeabi_dmul>
 8002d34:	ec53 2b19 	vmov	r2, r3, d9
 8002d38:	ec41 0b1b 	vmov	d11, r0, r1
 8002d3c:	4630      	mov	r0, r6
 8002d3e:	4639      	mov	r1, r7
 8002d40:	f7fd fc82 	bl	8000648 <__aeabi_dmul>
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	ec51 0b1b 	vmov	r0, r1, d11
 8002d4c:	f7fd fac4 	bl	80002d8 <__aeabi_dsub>
 8002d50:	f7fd ff72 	bl	8000c38 <__aeabi_d2f>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f8ca 3008 	str.w	r3, [sl, #8]
  output.local_velocity_current[1] = target.local_velocity_current[0] * sin(imu.yaw_angle_rad) + target.local_velocity_current[1] * cos(imu.yaw_angle_rad);
 8002d5a:	4640      	mov	r0, r8
 8002d5c:	ec53 2b19 	vmov	r2, r3, d9
 8002d60:	4649      	mov	r1, r9
 8002d62:	f7fd fc71 	bl	8000648 <__aeabi_dmul>
 8002d66:	4632      	mov	r2, r6
 8002d68:	463b      	mov	r3, r7
 8002d6a:	4606      	mov	r6, r0
 8002d6c:	460f      	mov	r7, r1
 8002d6e:	ec51 0b1a 	vmov	r0, r1, d10
 8002d72:	f7fd fc69 	bl	8000648 <__aeabi_dmul>
 8002d76:	4602      	mov	r2, r0
 8002d78:	460b      	mov	r3, r1
 8002d7a:	4630      	mov	r0, r6
 8002d7c:	4639      	mov	r1, r7
 8002d7e:	f7fd faad 	bl	80002dc <__adddf3>
 8002d82:	f7fd ff59 	bl	8000c38 <__aeabi_d2f>
 8002d86:	f8ca 000c 	str.w	r0, [sl, #12]
  target.position[0] += output.local_velocity_current[0] / MAIN_LOOP_CYCLE;  // speed to position
 8002d8a:	eddf 7a6e 	vldr	s15, [pc, #440]	; 8002f44 <speed_control+0x3b0>
 8002d8e:	ed9a 7a02 	vldr	s14, [sl, #8]
 8002d92:	edd4 6a00 	vldr	s13, [r4]
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002d96:	edda 5a03 	vldr	s11, [sl, #12]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8002d9a:	ed9b 6a06 	vldr	s12, [fp, #24]
  target.position[0] += output.local_velocity_current[0] / MAIN_LOOP_CYCLE;  // speed to position
 8002d9e:	eee7 6a27 	vfma.f32	s13, s14, s15
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002da2:	ed94 7a01 	vldr	s14, [r4, #4]
  target.position[0] += output.local_velocity_current[0] / MAIN_LOOP_CYCLE;  // speed to position
 8002da6:	edc4 6a00 	vstr	s13, [r4]
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002daa:	eea5 7aa7 	vfma.f32	s14, s11, s15
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8002dae:	ee76 5ac6 	vsub.f32	s11, s13, s12
 8002db2:	eddf 7a65 	vldr	s15, [pc, #404]	; 8002f48 <speed_control+0x3b4>
  target.position[1] += output.local_velocity_current[1] / MAIN_LOOP_CYCLE;  // speed to position
 8002db6:	ed84 7a01 	vstr	s14, [r4, #4]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8002dba:	eef4 5ae7 	vcmpe.f32	s11, s15
 8002dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc2:	f300 80a0 	bgt.w	8002f06 <speed_control+0x372>
      target.position[i] = omni.odom[i] + odom_diff_max;
    } else if (target.position[i] - omni.odom[i] < -odom_diff_max) {
 8002dc6:	ed9f 5a61 	vldr	s10, [pc, #388]	; 8002f4c <speed_control+0x3b8>
 8002dca:	eef4 5ac5 	vcmpe.f32	s11, s10
 8002dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      target.position[i] = omni.odom[i] - odom_diff_max;
    }

    // odom基準の絶対座標系
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8002dd2:	bf54      	ite	pl
 8002dd4:	ee76 7a66 	vsubpl.f32	s15, s12, s13
      target.position[i] = omni.odom[i] - odom_diff_max;
 8002dd8:	ee36 6a67 	vsubmi.f32	s12, s12, s15
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8002ddc:	ee17 0a90 	vmov	r0, s15
      target.position[i] = omni.odom[i] - odom_diff_max;
 8002de0:	bf48      	it	mi
 8002de2:	ed84 6a00 	vstrmi	s12, [r4]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8002de6:	eddb 7a07 	vldr	s15, [fp, #28]
 8002dea:	eddf 6a57 	vldr	s13, [pc, #348]	; 8002f48 <speed_control+0x3b4>
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8002dee:	f8cb 0008 	str.w	r0, [fp, #8]
    if (target.position[i] - omni.odom[i] > odom_diff_max) {
 8002df2:	ee37 6a67 	vsub.f32	s12, s14, s15
 8002df6:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8002dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfe:	dd76      	ble.n	8002eee <speed_control+0x35a>
      target.position[i] = omni.odom[i] + odom_diff_max;
 8002e00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e04:	edc4 7a01 	vstr	s15, [r4, #4]
 8002e08:	4c51      	ldr	r4, [pc, #324]	; (8002f50 <speed_control+0x3bc>)
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8002e0a:	f8cb 400c 	str.w	r4, [fp, #12]
  }

  // グローバル→ローカル座標系
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(-imu.yaw_angle_rad) - omni.odom_floor_diff[1] * sin(-imu.yaw_angle_rad);
 8002e0e:	f7fd fbc3 	bl	8000598 <__aeabi_f2d>
 8002e12:	4606      	mov	r6, r0
 8002e14:	f085 4000 	eor.w	r0, r5, #2147483648	; 0x80000000
 8002e18:	460f      	mov	r7, r1
 8002e1a:	f7fd fbbd 	bl	8000598 <__aeabi_f2d>
 8002e1e:	ec41 0b10 	vmov	d0, r0, r1
 8002e22:	ec41 0b19 	vmov	d9, r0, r1
 8002e26:	f00a fe3f 	bl	800daa8 <cos>
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	eeb0 aa40 	vmov.f32	s20, s0
 8002e30:	eef0 aa60 	vmov.f32	s21, s1
 8002e34:	f7fd fbb0 	bl	8000598 <__aeabi_f2d>
 8002e38:	ec53 2b1a 	vmov	r2, r3, d10
 8002e3c:	4604      	mov	r4, r0
 8002e3e:	460d      	mov	r5, r1
 8002e40:	4630      	mov	r0, r6
 8002e42:	4639      	mov	r1, r7
 8002e44:	f7fd fc00 	bl	8000648 <__aeabi_dmul>
 8002e48:	4622      	mov	r2, r4
 8002e4a:	462b      	mov	r3, r5
 8002e4c:	4680      	mov	r8, r0
 8002e4e:	4689      	mov	r9, r1
 8002e50:	ec51 0b1c 	vmov	r0, r1, d12
 8002e54:	f7fd fbf8 	bl	8000648 <__aeabi_dmul>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4640      	mov	r0, r8
 8002e5e:	4649      	mov	r1, r9
 8002e60:	f7fd fa3c 	bl	80002dc <__adddf3>
 8002e64:	f7fd fee8 	bl	8000c38 <__aeabi_d2f>
  omni.robot_pos_diff[1] = omni.odom_floor_diff[0] * sin(-imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(-imu.yaw_angle_rad);
 8002e68:	eeb0 0a49 	vmov.f32	s0, s18
 8002e6c:	eef0 0a69 	vmov.f32	s1, s19
  omni.robot_pos_diff[0] = omni.odom_floor_diff[0] * cos(-imu.yaw_angle_rad) - omni.odom_floor_diff[1] * sin(-imu.yaw_angle_rad);
 8002e70:	f8cb 0010 	str.w	r0, [fp, #16]
 8002e74:	ee09 0a10 	vmov	s18, r0
  omni.robot_pos_diff[1] = omni.odom_floor_diff[0] * sin(-imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(-imu.yaw_angle_rad);
 8002e78:	f00a fe6a 	bl	800db50 <sin>
 8002e7c:	4630      	mov	r0, r6
 8002e7e:	ec53 2b10 	vmov	r2, r3, d0
 8002e82:	4639      	mov	r1, r7
 8002e84:	f7fd fbe0 	bl	8000648 <__aeabi_dmul>
 8002e88:	4622      	mov	r2, r4
 8002e8a:	462b      	mov	r3, r5
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	460d      	mov	r5, r1
 8002e90:	ec51 0b1a 	vmov	r0, r1, d10
 8002e94:	f7fd fbd8 	bl	8000648 <__aeabi_dmul>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4620      	mov	r0, r4
 8002e9e:	4629      	mov	r1, r5
 8002ea0:	f7fd fa1c 	bl	80002dc <__adddf3>
 8002ea4:	f7fd fec8 	bl	8000c38 <__aeabi_d2f>
 8002ea8:	ed9b 7a0f 	vldr	s14, [fp, #60]	; 0x3c
 8002eac:	eddb 6a0e 	vldr	s13, [fp, #56]	; 0x38
 8002eb0:	f8cb 0014 	str.w	r0, [fp, #20]

  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[0] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[0] * OMNI_OUTPUT_GAIN_FF;
 8002eb4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8002eb8:	eee7 8a67 	vfms.f32	s17, s14, s15
 8002ebc:	eea6 8ae7 	vfms.f32	s16, s13, s15
 8002ec0:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002f54 <speed_control+0x3c0>
  omni.robot_pos_diff[1] = omni.odom_floor_diff[0] * sin(-imu.yaw_angle_rad) + omni.odom_floor_diff[1] * cos(-imu.yaw_angle_rad);
 8002ec4:	ee07 0a90 	vmov	s15, r0
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[0] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[0] * OMNI_OUTPUT_GAIN_FF;
 8002ec8:	eea9 8a07 	vfma.f32	s16, s18, s14
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[1] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[1] * OMNI_OUTPUT_GAIN_FF;
 8002ecc:	eee7 8a87 	vfma.f32	s17, s15, s14
  output.velocity[0] = -omni.robot_pos_diff[0] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[0] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[0] * OMNI_OUTPUT_GAIN_FF;
 8002ed0:	ed8a 8a00 	vstr	s16, [sl]
  output.velocity[1] = -omni.robot_pos_diff[1] * OMNI_OUTPUT_GAIN_KP - omni.local_odom_speed[1] * OMNI_OUTPUT_GAIN_KD + target.local_velocity[1] * OMNI_OUTPUT_GAIN_FF;
 8002ed4:	edca 8a01 	vstr	s17, [sl, #4]
}
 8002ed8:	ecbd 8b0a 	vpop	{d8-d12}
 8002edc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        target.local_velocity_current[i] -= output.accel_limit[i];
 8002ee0:	ed9a 7a05 	vldr	s14, [sl, #20]
 8002ee4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ee8:	ee17 0a90 	vmov	r0, s15
 8002eec:	e6ac      	b.n	8002c48 <speed_control+0xb4>
    } else if (target.position[i] - omni.odom[i] < -odom_diff_max) {
 8002eee:	eddf 5a17 	vldr	s11, [pc, #92]	; 8002f4c <speed_control+0x3b8>
 8002ef2:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8002ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efa:	d460      	bmi.n	8002fbe <speed_control+0x42a>
    omni.odom_floor_diff[i] = omni.odom[i] - target.position[i];
 8002efc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f00:	ee17 4a90 	vmov	r4, s15
 8002f04:	e781      	b.n	8002e0a <speed_control+0x276>
      target.position[i] = omni.odom[i] + odom_diff_max;
 8002f06:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f0a:	4811      	ldr	r0, [pc, #68]	; (8002f50 <speed_control+0x3bc>)
 8002f0c:	ed84 6a00 	vstr	s12, [r4]
 8002f10:	e769      	b.n	8002de6 <speed_control+0x252>
      if (target.local_velocity_current[i] + output.accel_limit[i] > target.local_velocity[i]) {
 8002f12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002f16:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8002f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f1e:	f53f ae91 	bmi.w	8002c44 <speed_control+0xb0>
        target.local_velocity_current[i] += output.accel_limit[i];
 8002f22:	ed9a 7a05 	vldr	s14, [sl, #20]
 8002f26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f2a:	ee17 0a90 	vmov	r0, s15
 8002f2e:	e68b      	b.n	8002c48 <speed_control+0xb4>
 8002f30:	20000af4 	.word	0x20000af4
 8002f34:	3c23d70a 	.word	0x3c23d70a
 8002f38:	3bc49ba6 	.word	0x3bc49ba6
 8002f3c:	20000798 	.word	0x20000798
 8002f40:	200007a4 	.word	0x200007a4
 8002f44:	3b03126f 	.word	0x3b03126f
 8002f48:	3d888889 	.word	0x3d888889
 8002f4c:	bd888889 	.word	0xbd888889
 8002f50:	bd888889 	.word	0xbd888889
 8002f54:	c3160000 	.word	0xc3160000
 8002f58:	200008b4 	.word	0x200008b4
 8002f5c:	20000874 	.word	0x20000874
      if (target.local_velocity_current[i] - output.accel_limit[i] < target.local_velocity[i]) {
 8002f60:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002f64:	eef4 8ac7 	vcmpe.f32	s17, s14
 8002f68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f6c:	dc06      	bgt.n	8002f7c <speed_control+0x3e8>
        target.local_velocity_current[i] -= output.accel_limit[i];
 8002f6e:	ed9a 7a06 	vldr	s14, [sl, #24]
 8002f72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f76:	ee17 6a90 	vmov	r6, s15
 8002f7a:	e6ac      	b.n	8002cd6 <speed_control+0x142>
    if (target.local_velocity[i] < target.local_velocity_current[i] && i == 0) {  // バック時だけ加速度制限変更
 8002f7c:	ee18 6a90 	vmov	r6, s17
 8002f80:	e6a9      	b.n	8002cd6 <speed_control+0x142>
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8002f82:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8a:	f57f ae4b 	bpl.w	8002c24 <speed_control+0x90>
      output.accel_limit[i] *= 5;
 8002f8e:	ed9a 7a05 	vldr	s14, [sl, #20]
 8002f92:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002f96:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002f9a:	ed8a 7a05 	vstr	s14, [sl, #20]
 8002f9e:	e641      	b.n	8002c24 <speed_control+0x90>
    if (diff_local[i] < 0 && target.local_velocity[i] < 0) {
 8002fa0:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8002fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa8:	f57f ae7f 	bpl.w	8002caa <speed_control+0x116>
      output.accel_limit[i] *= 5;
 8002fac:	ed9a 7a06 	vldr	s14, [sl, #24]
 8002fb0:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002fb4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002fb8:	ed8a 7a06 	vstr	s14, [sl, #24]
 8002fbc:	e675      	b.n	8002caa <speed_control+0x116>
      target.position[i] = omni.odom[i] - odom_diff_max;
 8002fbe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002fc2:	edc4 7a01 	vstr	s15, [r4, #4]
 8002fc6:	ee16 4a90 	vmov	r4, s13
 8002fca:	e71e      	b.n	8002e0a <speed_control+0x276>

08002fcc <output_limit>:

void output_limit()
{
  if (debug.acc_step_down_flag) {
 8002fcc:	4a3c      	ldr	r2, [pc, #240]	; (80030c0 <output_limit+0xf4>)
 8002fce:	f892 3031 	ldrb.w	r3, [r2, #49]	; 0x31
 8002fd2:	b38b      	cbz	r3, 8003038 <output_limit+0x6c>
    debug.limited_output = 0;  //スリップしてたら移動出力を0にする(仮)
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	62d3      	str	r3, [r2, #44]	; 0x2c
  } else {
    debug.limited_output = OUTPUT_XY_LIMIT;
  }

  float limit_gain = 0;
  if (output.velocity[0] > debug.limited_output) {
 8002fd8:	4b3a      	ldr	r3, [pc, #232]	; (80030c4 <output_limit+0xf8>)
 8002fda:	ed93 7a00 	vldr	s14, [r3]
 8002fde:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8002fe2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fea:	dd48      	ble.n	800307e <output_limit+0xb2>
    limit_gain = output.velocity[0] / debug.limited_output;
 8002fec:	edd3 6a00 	vldr	s13, [r3]
 8002ff0:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
    output.velocity[0] = debug.limited_output;
 8002ff4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ff6:	6019      	str	r1, [r3, #0]
    output.velocity[1] /= limit_gain;
 8002ff8:	ed93 6a01 	vldr	s12, [r3, #4]
 8002ffc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003000:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003004:	edc3 7a01 	vstr	s15, [r3, #4]
    limit_gain = -output.velocity[0] / debug.limited_output;
    output.velocity[0] = -debug.limited_output;
    output.velocity[1] /= limit_gain;
  }

  if (output.velocity[1] > debug.limited_output) {
 8003008:	ed93 7a01 	vldr	s14, [r3, #4]
 800300c:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003010:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003018:	dd11      	ble.n	800303e <output_limit+0x72>
    limit_gain = output.velocity[1] / debug.limited_output;
 800301a:	edd3 6a01 	vldr	s13, [r3, #4]
 800301e:	ed92 7a0b 	vldr	s14, [r2, #44]	; 0x2c
    output.velocity[1] = debug.limited_output;
 8003022:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003024:	605a      	str	r2, [r3, #4]
    output.velocity[0] /= limit_gain;
 8003026:	ed93 6a00 	vldr	s12, [r3]
 800302a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800302e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003032:	edc3 7a00 	vstr	s15, [r3]
 8003036:	4770      	bx	lr
    debug.limited_output = OUTPUT_XY_LIMIT;
 8003038:	4b23      	ldr	r3, [pc, #140]	; (80030c8 <output_limit+0xfc>)
 800303a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800303c:	e7cc      	b.n	8002fd8 <output_limit+0xc>
  } else if (output.velocity[1] < -debug.limited_output) {
 800303e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003042:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003046:	eef1 7a67 	vneg.f32	s15, s15
 800304a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800304e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003052:	d513      	bpl.n	800307c <output_limit+0xb0>
    limit_gain = -output.velocity[1] / debug.limited_output;
 8003054:	ed93 6a01 	vldr	s12, [r3, #4]
 8003058:	edd2 6a0b 	vldr	s13, [r2, #44]	; 0x2c
    output.velocity[1] = -debug.limited_output;
 800305c:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003060:	eef1 7a67 	vneg.f32	s15, s15
 8003064:	edc3 7a01 	vstr	s15, [r3, #4]
    output.velocity[0] /= limit_gain;
 8003068:	ed93 7a00 	vldr	s14, [r3]
 800306c:	eeb1 7a47 	vneg.f32	s14, s14
 8003070:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8003074:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003078:	edc3 7a00 	vstr	s15, [r3]
  }
}
 800307c:	4770      	bx	lr
  } else if (output.velocity[0] < -debug.limited_output) {
 800307e:	ed93 7a00 	vldr	s14, [r3]
 8003082:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8003086:	eef1 7a67 	vneg.f32	s15, s15
 800308a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800308e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003092:	d5b9      	bpl.n	8003008 <output_limit+0x3c>
    limit_gain = -output.velocity[0] / debug.limited_output;
 8003094:	ed93 6a00 	vldr	s12, [r3]
 8003098:	edd2 6a0b 	vldr	s13, [r2, #44]	; 0x2c
    output.velocity[0] = -debug.limited_output;
 800309c:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 80030a0:	eef1 7a67 	vneg.f32	s15, s15
 80030a4:	edc3 7a00 	vstr	s15, [r3]
    output.velocity[1] /= limit_gain;
 80030a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80030ac:	eeb1 7a47 	vneg.f32	s14, s14
 80030b0:	eec7 7a06 	vdiv.f32	s15, s14, s12
 80030b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030b8:	edc3 7a01 	vstr	s15, [r3, #4]
 80030bc:	e7a4      	b.n	8003008 <output_limit+0x3c>
 80030be:	bf00      	nop
 80030c0:	2000075c 	.word	0x2000075c
 80030c4:	200008b4 	.word	0x200008b4
 80030c8:	41200000 	.word	0x41200000
 80030cc:	00000000 	.word	0x00000000

080030d0 <send_accutuator_cmd_run>:

  send_accutuator_cmd_run();
}

void send_accutuator_cmd_run()
{
 80030d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (ai_cmd.kick_power > 0) {
 80030d2:	4c41      	ldr	r4, [pc, #260]	; (80031d8 <send_accutuator_cmd_run+0x108>)
 80030d4:	edd4 7a03 	vldr	s15, [r4, #12]
 80030d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80030dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e0:	dd08      	ble.n	80030f4 <send_accutuator_cmd_run+0x24>
    if (kick_state == 0) {
 80030e2:	4d3e      	ldr	r5, [pc, #248]	; (80031dc <send_accutuator_cmd_run+0x10c>)
 80030e4:	882b      	ldrh	r3, [r5, #0]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	b98b      	cbnz	r3, 800310e <send_accutuator_cmd_run+0x3e>
      if (can_raw.ball_detection[0] == 1) {
 80030ea:	4b3d      	ldr	r3, [pc, #244]	; (80031e0 <send_accutuator_cmd_run+0x110>)
 80030ec:	f893 607c 	ldrb.w	r6, [r3, #124]	; 0x7c
 80030f0:	2e01      	cmp	r6, #1
 80030f2:	d03c      	beq.n	800316e <send_accutuator_cmd_run+0x9e>
    }
  }

  static uint8_t can_sending_index = 0;

  can_sending_index++;
 80030f4:	4a3b      	ldr	r2, [pc, #236]	; (80031e4 <send_accutuator_cmd_run+0x114>)
 80030f6:	7813      	ldrb	r3, [r2, #0]
 80030f8:	3301      	adds	r3, #1
 80030fa:	b2db      	uxtb	r3, r3
  switch (can_sending_index) {
 80030fc:	1e59      	subs	r1, r3, #1
  can_sending_index++;
 80030fe:	7013      	strb	r3, [r2, #0]
  switch (can_sending_index) {
 8003100:	2904      	cmp	r1, #4
 8003102:	d80d      	bhi.n	8003120 <send_accutuator_cmd_run+0x50>
 8003104:	e8df f001 	tbb	[pc, r1]
 8003108:	2721170e 	.word	0x2721170e
 800310c:	0f          	.byte	0x0f
 800310d:	00          	.byte	0x00
      if (kick_state > MAIN_LOOP_CYCLE / 2) {
 800310e:	882b      	ldrh	r3, [r5, #0]
 8003110:	b29b      	uxth	r3, r3
 8003112:	2bfa      	cmp	r3, #250	; 0xfa
 8003114:	d825      	bhi.n	8003162 <send_accutuator_cmd_run+0x92>
        kick_state++;
 8003116:	882b      	ldrh	r3, [r5, #0]
 8003118:	3301      	adds	r3, #1
 800311a:	b29b      	uxth	r3, r3
 800311c:	802b      	strh	r3, [r5, #0]
 800311e:	e7e9      	b.n	80030f4 <send_accutuator_cmd_run+0x24>
    case 5:
      actuator_motor5(ai_cmd.drible_power, 1.0);
      break;

    default:
      can_sending_index = 0;
 8003120:	2300      	movs	r3, #0
 8003122:	7013      	strb	r3, [r2, #0]
      break;
  }
}
 8003124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      actuator_motor5(ai_cmd.drible_power, 1.0);
 8003126:	ed94 0a02 	vldr	s0, [r4, #8]
 800312a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
}
 800312e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_motor5(ai_cmd.drible_power, 1.0);
 8003132:	f7fd bfcf 	b.w	80010d4 <actuator_motor5>
      if (ai_cmd.chip_en == true || ai_cmd.dribbler_up_flag) {
 8003136:	7c23      	ldrb	r3, [r4, #16]
 8003138:	b91b      	cbnz	r3, 8003142 <send_accutuator_cmd_run+0x72>
 800313a:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 800313e:	2b00      	cmp	r3, #0
 8003140:	d03f      	beq.n	80031c2 <send_accutuator_cmd_run+0xf2>
}
 8003142:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        actuator_dribbler_up();
 8003146:	f7fd bfe5 	b.w	8001114 <actuator_dribbler_up>
      actuator_kicker(1, 1);
 800314a:	2101      	movs	r1, #1
}
 800314c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_kicker(1, 1);
 8003150:	4608      	mov	r0, r1
 8003152:	f7fe b813 	b.w	800117c <actuator_kicker>
}
 8003156:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      actuator_kicker_voltage(300.0);
 800315a:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80031e8 <send_accutuator_cmd_run+0x118>
 800315e:	f7fd bffd 	b.w	800115c <actuator_kicker_voltage>
        if (can_raw.ball_detection[0] == 0) {
 8003162:	4b1f      	ldr	r3, [pc, #124]	; (80031e0 <send_accutuator_cmd_run+0x110>)
 8003164:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1c3      	bne.n	80030f4 <send_accutuator_cmd_run+0x24>
 800316c:	e7d6      	b.n	800311c <send_accutuator_cmd_run+0x4c>
        uint8_t kick_power_param = (float)ai_cmd.kick_power * 255.0;
 800316e:	ee17 0a90 	vmov	r0, s15
 8003172:	f7fd fa11 	bl	8000598 <__aeabi_f2d>
 8003176:	a316      	add	r3, pc, #88	; (adr r3, 80031d0 <send_accutuator_cmd_run+0x100>)
 8003178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317c:	f7fd fa64 	bl	8000648 <__aeabi_dmul>
 8003180:	f7fd fd3a 	bl	8000bf8 <__aeabi_d2uiz>
 8003184:	b2c7      	uxtb	r7, r0
        printf(" kick=%d\r\n", kick_power_param);
 8003186:	4639      	mov	r1, r7
 8003188:	4818      	ldr	r0, [pc, #96]	; (80031ec <send_accutuator_cmd_run+0x11c>)
 800318a:	f008 fa93 	bl	800b6b4 <iprintf>
        if (ai_cmd.chip_en == true) {
 800318e:	7c21      	ldrb	r1, [r4, #16]
 8003190:	b991      	cbnz	r1, 80031b8 <send_accutuator_cmd_run+0xe8>
          actuator_kicker(2, 0);
 8003192:	2002      	movs	r0, #2
 8003194:	f7fd fff2 	bl	800117c <actuator_kicker>
        actuator_kicker(3, (uint8_t)kick_power_param);
 8003198:	4639      	mov	r1, r7
 800319a:	2003      	movs	r0, #3
 800319c:	f7fd ffee 	bl	800117c <actuator_kicker>
    target.position[i] = omni.odom[i];
 80031a0:	4a13      	ldr	r2, [pc, #76]	; (80031f0 <send_accutuator_cmd_run+0x120>)
 80031a2:	4b14      	ldr	r3, [pc, #80]	; (80031f4 <send_accutuator_cmd_run+0x124>)
 80031a4:	6991      	ldr	r1, [r2, #24]
 80031a6:	69d2      	ldr	r2, [r2, #28]
 80031a8:	605a      	str	r2, [r3, #4]
 80031aa:	6019      	str	r1, [r3, #0]
        kick_state = 1;
 80031ac:	2201      	movs	r2, #1
    ai_cmd.local_target_speed[i] = 0;
 80031ae:	2300      	movs	r3, #0
        kick_state = 1;
 80031b0:	802a      	strh	r2, [r5, #0]
    ai_cmd.local_target_speed[i] = 0;
 80031b2:	6163      	str	r3, [r4, #20]
 80031b4:	61a3      	str	r3, [r4, #24]
        kick_state = 1;
 80031b6:	e79d      	b.n	80030f4 <send_accutuator_cmd_run+0x24>
          actuator_kicker(2, 1);
 80031b8:	4631      	mov	r1, r6
 80031ba:	2002      	movs	r0, #2
 80031bc:	f7fd ffde 	bl	800117c <actuator_kicker>
 80031c0:	e7ea      	b.n	8003198 <send_accutuator_cmd_run+0xc8>
}
 80031c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        actuator_dribbler_down();
 80031c6:	f7fd bfb7 	b.w	8001138 <actuator_dribbler_down>
 80031ca:	bf00      	nop
 80031cc:	f3af 8000 	nop.w
 80031d0:	00000000 	.word	0x00000000
 80031d4:	406fe000 	.word	0x406fe000
 80031d8:	20000620 	.word	0x20000620
 80031dc:	200007f8 	.word	0x200007f8
 80031e0:	20000680 	.word	0x20000680
 80031e4:	20000700 	.word	0x20000700
 80031e8:	43960000 	.word	0x43960000
 80031ec:	0800edf8 	.word	0x0800edf8
 80031f0:	20000874 	.word	0x20000874
 80031f4:	20000af4 	.word	0x20000af4

080031f8 <maintask_run>:
{
 80031f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (debug.latency_check_mode == false) {
 80031fc:	4cc2      	ldr	r4, [pc, #776]	; (8003508 <maintask_run+0x310>)
{
 80031fe:	ed2d 8b08 	vpush	{d8-d11}
  if (debug.latency_check_mode == false) {
 8003202:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
{
 8003206:	b083      	sub	sp, #12
  if (debug.latency_check_mode == false) {
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 81d7 	beq.w	80035bc <maintask_run+0x3c4>
 800320e:	f8df b328 	ldr.w	fp, [pc, #808]	; 8003538 <maintask_run+0x340>
  if (ai_cmd.local_vision_en_flag == false /* && ai_cmd.stop_request_flag == false*/) {
 8003212:	4dbe      	ldr	r5, [pc, #760]	; (800350c <maintask_run+0x314>)
 8003214:	f895 3049 	ldrb.w	r3, [r5, #73]	; 0x49
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 808e 	beq.w	800333a <maintask_run+0x142>
    target.position[i] = omni.odom[i];
 800321e:	4abc      	ldr	r2, [pc, #752]	; (8003510 <maintask_run+0x318>)
 8003220:	4ebc      	ldr	r6, [pc, #752]	; (8003514 <maintask_run+0x31c>)
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 8003222:	ed9b 8a02 	vldr	s16, [fp, #8]
    ai_cmd.local_target_speed[i] = 0;
 8003226:	2300      	movs	r3, #0
 8003228:	616b      	str	r3, [r5, #20]
 800322a:	61ab      	str	r3, [r5, #24]
    target.velocity[0] = 0;
 800322c:	60b3      	str	r3, [r6, #8]
    target.velocity[1] = 0;
 800322e:	60f3      	str	r3, [r6, #12]
    target.position[i] = omni.odom[i];
 8003230:	6993      	ldr	r3, [r2, #24]
 8003232:	6033      	str	r3, [r6, #0]
 8003234:	69d3      	ldr	r3, [r2, #28]
 8003236:	6073      	str	r3, [r6, #4]
  speed_control();
 8003238:	4bb7      	ldr	r3, [pc, #732]	; (8003518 <maintask_run+0x320>)
 800323a:	9300      	str	r3, [sp, #0]
 800323c:	f7ff fcaa 	bl	8002b94 <speed_control>
  output_limit();
 8003240:	f7ff fec4 	bl	8002fcc <output_limit>
  if (debug.latency_check_mode) {
 8003244:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 8147 	beq.w	80034dc <maintask_run+0x2e4>
    if (debug.latency_check_mode_cnt > 0) {
 800324e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003250:	2b00      	cmp	r3, #0
 8003252:	f340 8148 	ble.w	80034e6 <maintask_run+0x2ee>
      debug.latency_check_mode_cnt--;
 8003256:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003258:	3b01      	subs	r3, #1
 800325a:	6363      	str	r3, [r4, #52]	; 0x34
    debug.rotation_target_theta += (float)1 / MAIN_LOOP_CYCLE;  // 1 rad/s
 800325c:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8003260:	ed9f 7aae 	vldr	s14, [pc, #696]	; 800351c <maintask_run+0x324>
 8003264:	ee77 7a87 	vadd.f32	s15, s15, s14
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 8003268:	eef0 0a48 	vmov.f32	s1, s16
    debug.rotation_target_theta += (float)1 / MAIN_LOOP_CYCLE;  // 1 rad/s
 800326c:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
    theta_control(debug.rotation_target_theta);
 8003270:	ed94 0a0e 	vldr	s0, [r4, #56]	; 0x38
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 8003274:	f002 fd6c 	bl	8005d50 <getAngleDiff>
 8003278:	eddb 0a03 	vldr	s1, [fp, #12]
 800327c:	ee10 4a10 	vmov	r4, s0
 8003280:	ed9b 0a02 	vldr	s0, [fp, #8]
 8003284:	f002 fd64 	bl	8005d50 <getAngleDiff>
 8003288:	4620      	mov	r0, r4
 800328a:	ee10 4a10 	vmov	r4, s0
 800328e:	f7fd f983 	bl	8000598 <__aeabi_f2d>
 8003292:	4ba3      	ldr	r3, [pc, #652]	; (8003520 <maintask_run+0x328>)
 8003294:	2200      	movs	r2, #0
 8003296:	f7fd f9d7 	bl	8000648 <__aeabi_dmul>
 800329a:	4680      	mov	r8, r0
 800329c:	4620      	mov	r0, r4
 800329e:	4689      	mov	r9, r1
 80032a0:	f7fd f97a 	bl	8000598 <__aeabi_f2d>
 80032a4:	4b9f      	ldr	r3, [pc, #636]	; (8003524 <maintask_run+0x32c>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	f7fd f9ce 	bl	8000648 <__aeabi_dmul>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	4640      	mov	r0, r8
 80032b2:	4649      	mov	r1, r9
 80032b4:	f7fd f810 	bl	80002d8 <__aeabi_dsub>
 80032b8:	f7fd fcbe 	bl	8000c38 <__aeabi_d2f>
 80032bc:	4b9a      	ldr	r3, [pc, #616]	; (8003528 <maintask_run+0x330>)
  if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE && (ai_cmd.stop_request_flag || ai_cmd.vision_lost_flag)) {
 80032be:	9a00      	ldr	r2, [sp, #0]
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 80032c0:	6118      	str	r0, [r3, #16]
  if (output.omega > OMEGA_LIMIT) {
 80032c2:	ed93 7a04 	vldr	s14, [r3, #16]
 80032c6:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80032ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = OMEGA_LIMIT;
 80032d2:	bfc8      	it	gt
 80032d4:	edc3 7a04 	vstrgt	s15, [r3, #16]
  if (output.omega < -OMEGA_LIMIT) {
 80032d8:	ed93 7a04 	vldr	s14, [r3, #16]
 80032dc:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
 80032e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    output.omega = -OMEGA_LIMIT;
 80032e8:	bf48      	it	mi
 80032ea:	edc3 7a04 	vstrmi	s15, [r3, #16]
  if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE && (ai_cmd.stop_request_flag || ai_cmd.vision_lost_flag)) {
 80032ee:	7b12      	ldrb	r2, [r2, #12]
 80032f0:	2a02      	cmp	r2, #2
 80032f2:	f000 8152 	beq.w	800359a <maintask_run+0x3a2>
 80032f6:	6caa      	ldr	r2, [r5, #72]	; 0x48
 80032f8:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80032fc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003300:	2a00      	cmp	r2, #0
 8003302:	f000 814a 	beq.w	800359a <maintask_run+0x3a2>
    target.position[i] = omni.odom[i];
 8003306:	4b82      	ldr	r3, [pc, #520]	; (8003510 <maintask_run+0x318>)
    ai_cmd.local_target_speed[i] = 0;
 8003308:	eddf 1a88 	vldr	s3, [pc, #544]	; 800352c <maintask_run+0x334>
    target.position[i] = omni.odom[i];
 800330c:	699a      	ldr	r2, [r3, #24]
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	6032      	str	r2, [r6, #0]
    omni_move(0.0, 0.0, 0.0, 0.0);
 8003312:	eeb0 1a61 	vmov.f32	s2, s3
 8003316:	eef0 0a61 	vmov.f32	s1, s3
 800331a:	eeb0 0a61 	vmov.f32	s0, s3
    target.position[i] = omni.odom[i];
 800331e:	6073      	str	r3, [r6, #4]
    ai_cmd.local_target_speed[i] = 0;
 8003320:	edc5 1a05 	vstr	s3, [r5, #20]
 8003324:	edc5 1a06 	vstr	s3, [r5, #24]
    omni_move(0.0, 0.0, 0.0, 0.0);
 8003328:	f002 f806 	bl	8005338 <omni_move>
}
 800332c:	b003      	add	sp, #12
 800332e:	ecbd 8b08 	vpop	{d8-d11}
 8003332:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  send_accutuator_cmd_run();
 8003336:	f7ff becb 	b.w	80030d0 <send_accutuator_cmd_run>
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 800333a:	f8df a200 	ldr.w	sl, [pc, #512]	; 800353c <maintask_run+0x344>
 800333e:	f8da 0018 	ldr.w	r0, [sl, #24]
 8003342:	f7fd f929 	bl	8000598 <__aeabi_f2d>
 8003346:	ed9b 8a02 	vldr	s16, [fp, #8]
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 800334a:	4b73      	ldr	r3, [pc, #460]	; (8003518 <maintask_run+0x320>)
 800334c:	9300      	str	r3, [sp, #0]
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 800334e:	eef1 7a48 	vneg.f32	s15, s16
 8003352:	ec41 0b1a 	vmov	d10, r0, r1
 8003356:	ee17 0a90 	vmov	r0, s15
 800335a:	f7fd f91d 	bl	8000598 <__aeabi_f2d>
 800335e:	ec41 0b10 	vmov	d0, r0, r1
 8003362:	ec41 0b19 	vmov	d9, r0, r1
 8003366:	f00a fb9f 	bl	800daa8 <cos>
 800336a:	f8da 001c 	ldr.w	r0, [sl, #28]
 800336e:	eeb0 ba40 	vmov.f32	s22, s0
 8003372:	eef0 ba60 	vmov.f32	s23, s1
 8003376:	f7fd f90f 	bl	8000598 <__aeabi_f2d>
 800337a:	4680      	mov	r8, r0
 800337c:	ee18 0a10 	vmov	r0, s16
 8003380:	4689      	mov	r9, r1
 8003382:	f7fd f909 	bl	8000598 <__aeabi_f2d>
 8003386:	ec41 0b10 	vmov	d0, r0, r1
 800338a:	f00a fbe1 	bl	800db50 <sin>
 800338e:	ec53 2b1b 	vmov	r2, r3, d11
 8003392:	ec51 0b1a 	vmov	r0, r1, d10
 8003396:	ec57 6b10 	vmov	r6, r7, d0
 800339a:	f7fd f955 	bl	8000648 <__aeabi_dmul>
 800339e:	4632      	mov	r2, r6
 80033a0:	463b      	mov	r3, r7
 80033a2:	4606      	mov	r6, r0
 80033a4:	460f      	mov	r7, r1
 80033a6:	4640      	mov	r0, r8
 80033a8:	4649      	mov	r1, r9
 80033aa:	f7fd f94d 	bl	8000648 <__aeabi_dmul>
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	4630      	mov	r0, r6
 80033b4:	4639      	mov	r1, r7
 80033b6:	f7fc ff91 	bl	80002dc <__adddf3>
 80033ba:	f7fd fc3d 	bl	8000c38 <__aeabi_d2f>
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 80033be:	eeb0 0a49 	vmov.f32	s0, s18
 80033c2:	eef0 0a69 	vmov.f32	s1, s19
    integ.local_target_diff[0] = integ.position_diff[0] * cos(-imu.yaw_angle_rad) - integ.position_diff[1] * sin(-imu.yaw_angle_rad);
 80033c6:	4606      	mov	r6, r0
 80033c8:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
    integ.local_target_diff[1] = integ.position_diff[0] * sin(-imu.yaw_angle_rad) + integ.position_diff[1] * cos(-imu.yaw_angle_rad);
 80033cc:	f00a fbc0 	bl	800db50 <sin>
 80033d0:	ec51 0b1a 	vmov	r0, r1, d10
 80033d4:	ec53 2b10 	vmov	r2, r3, d0
 80033d8:	f7fd f936 	bl	8000648 <__aeabi_dmul>
 80033dc:	4642      	mov	r2, r8
 80033de:	464b      	mov	r3, r9
 80033e0:	4680      	mov	r8, r0
 80033e2:	4689      	mov	r9, r1
 80033e4:	ec51 0b1b 	vmov	r0, r1, d11
 80033e8:	f7fd f92e 	bl	8000648 <__aeabi_dmul>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4640      	mov	r0, r8
 80033f2:	4649      	mov	r1, r9
 80033f4:	f7fc ff72 	bl	80002dc <__adddf3>
 80033f8:	f7fd fc1e 	bl	8000c38 <__aeabi_d2f>
 80033fc:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
 8003400:	4607      	mov	r7, r0
      if (integ.local_target_diff[i] < 0.03 && integ.local_target_diff[i] > -0.03) {
 8003402:	4630      	mov	r0, r6
 8003404:	f7fd f8c8 	bl	8000598 <__aeabi_f2d>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 8003408:	4b43      	ldr	r3, [pc, #268]	; (8003518 <maintask_run+0x320>)
 800340a:	7b1b      	ldrb	r3, [r3, #12]
 800340c:	9301      	str	r3, [sp, #4]
      if (integ.local_target_diff[i] < 0.03 && integ.local_target_diff[i] > -0.03) {
 800340e:	a338      	add	r3, pc, #224	; (adr r3, 80034f0 <maintask_run+0x2f8>)
 8003410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003414:	4680      	mov	r8, r0
 8003416:	4689      	mov	r9, r1
 8003418:	f7fd fb88 	bl	8000b2c <__aeabi_dcmplt>
 800341c:	2800      	cmp	r0, #0
 800341e:	f040 808f 	bne.w	8003540 <maintask_run+0x348>
      if (integ.local_target_diff[i] < -0.3) {
 8003422:	a335      	add	r3, pc, #212	; (adr r3, 80034f8 <maintask_run+0x300>)
 8003424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003428:	4640      	mov	r0, r8
 800342a:	4649      	mov	r1, r9
 800342c:	f7fd fb7e 	bl	8000b2c <__aeabi_dcmplt>
 8003430:	2800      	cmp	r0, #0
 8003432:	f000 80f4 	beq.w	800361e <maintask_run+0x426>
        integ.local_target_diff[i] = -0.3;
 8003436:	4e3e      	ldr	r6, [pc, #248]	; (8003530 <maintask_run+0x338>)
 8003438:	f8ca 6038 	str.w	r6, [sl, #56]	; 0x38
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 800343c:	9b01      	ldr	r3, [sp, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 808f 	beq.w	8003562 <maintask_run+0x36a>
        target.velocity[i] = ai_cmd.local_target_speed[i];  // ローカル統合制御なし
 8003444:	6968      	ldr	r0, [r5, #20]
 8003446:	4e33      	ldr	r6, [pc, #204]	; (8003514 <maintask_run+0x31c>)
 8003448:	60b0      	str	r0, [r6, #8]
      if (integ.local_target_diff[i] < 0.03 && integ.local_target_diff[i] > -0.03) {
 800344a:	4638      	mov	r0, r7
 800344c:	f7fd f8a4 	bl	8000598 <__aeabi_f2d>
 8003450:	a327      	add	r3, pc, #156	; (adr r3, 80034f0 <maintask_run+0x2f8>)
 8003452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003456:	4680      	mov	r8, r0
 8003458:	4689      	mov	r9, r1
 800345a:	f7fd fb67 	bl	8000b2c <__aeabi_dcmplt>
 800345e:	b148      	cbz	r0, 8003474 <maintask_run+0x27c>
 8003460:	a327      	add	r3, pc, #156	; (adr r3, 8003500 <maintask_run+0x308>)
 8003462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003466:	4640      	mov	r0, r8
 8003468:	4649      	mov	r1, r9
 800346a:	f7fd fb7d 	bl	8000b68 <__aeabi_dcmpgt>
 800346e:	2800      	cmp	r0, #0
 8003470:	f040 80c3 	bne.w	80035fa <maintask_run+0x402>
      if (integ.local_target_diff[i] < -0.3) {
 8003474:	a320      	add	r3, pc, #128	; (adr r3, 80034f8 <maintask_run+0x300>)
 8003476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347a:	4640      	mov	r0, r8
 800347c:	4649      	mov	r1, r9
 800347e:	f7fd fb55 	bl	8000b2c <__aeabi_dcmplt>
 8003482:	2800      	cmp	r0, #0
 8003484:	f000 80bd 	beq.w	8003602 <maintask_run+0x40a>
        integ.local_target_diff[i] = -0.3;
 8003488:	4f29      	ldr	r7, [pc, #164]	; (8003530 <maintask_run+0x338>)
 800348a:	f8ca 703c 	str.w	r7, [sl, #60]	; 0x3c
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 800348e:	9b01      	ldr	r3, [sp, #4]
        target.velocity[i] = ai_cmd.local_target_speed[i] * 0.5 + (integ.local_target_diff[i] * 10) * 0.5;  //ローカル統合制御あり
 8003490:	69a8      	ldr	r0, [r5, #24]
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 8003492:	b9cb      	cbnz	r3, 80034c8 <maintask_run+0x2d0>
        target.velocity[i] = ai_cmd.local_target_speed[i] * 0.5 + (integ.local_target_diff[i] * 10) * 0.5;  //ローカル統合制御あり
 8003494:	f7fd f880 	bl	8000598 <__aeabi_f2d>
 8003498:	ee07 7a10 	vmov	s14, r7
 800349c:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80034a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034a4:	4680      	mov	r8, r0
 80034a6:	ee17 0a90 	vmov	r0, s15
 80034aa:	4689      	mov	r9, r1
 80034ac:	f7fd f874 	bl	8000598 <__aeabi_f2d>
 80034b0:	4602      	mov	r2, r0
 80034b2:	460b      	mov	r3, r1
 80034b4:	4640      	mov	r0, r8
 80034b6:	4649      	mov	r1, r9
 80034b8:	f7fc ff10 	bl	80002dc <__adddf3>
 80034bc:	4b1d      	ldr	r3, [pc, #116]	; (8003534 <maintask_run+0x33c>)
 80034be:	2200      	movs	r2, #0
 80034c0:	f7fd f8c2 	bl	8000648 <__aeabi_dmul>
 80034c4:	f7fd fbb8 	bl	8000c38 <__aeabi_d2f>
 80034c8:	60f0      	str	r0, [r6, #12]
  speed_control();
 80034ca:	f7ff fb63 	bl	8002b94 <speed_control>
  output_limit();
 80034ce:	f7ff fd7d 	bl	8002fcc <output_limit>
  if (debug.latency_check_mode) {
 80034d2:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f47f aeb9 	bne.w	800324e <maintask_run+0x56>
  output.omega = (getAngleDiff(target_theta, imu.yaw_angle_rad) * OMEGA_GAIN_KP) - (getAngleDiff(imu.yaw_angle_rad, imu.pre_yaw_angle_rad) * OMEGA_GAIN_KD);
 80034dc:	ed95 0a00 	vldr	s0, [r5]
 80034e0:	eef0 0a48 	vmov.f32	s1, s16
 80034e4:	e6c6      	b.n	8003274 <maintask_run+0x7c>
      debug.latency_check_mode = false;
 80034e6:	2300      	movs	r3, #0
 80034e8:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
 80034ec:	e6b6      	b.n	800325c <maintask_run+0x64>
 80034ee:	bf00      	nop
 80034f0:	eb851eb8 	.word	0xeb851eb8
 80034f4:	3f9eb851 	.word	0x3f9eb851
 80034f8:	33333333 	.word	0x33333333
 80034fc:	bfd33333 	.word	0xbfd33333
 8003500:	eb851eb8 	.word	0xeb851eb8
 8003504:	bf9eb851 	.word	0xbf9eb851
 8003508:	2000075c 	.word	0x2000075c
 800350c:	20000620 	.word	0x20000620
 8003510:	20000874 	.word	0x20000874
 8003514:	20000af4 	.word	0x20000af4
 8003518:	20000adc 	.word	0x20000adc
 800351c:	3b03126f 	.word	0x3b03126f
 8003520:	40640000 	.word	0x40640000
 8003524:	40af4000 	.word	0x40af4000
 8003528:	200008b4 	.word	0x200008b4
 800352c:	00000000 	.word	0x00000000
 8003530:	be99999a 	.word	0xbe99999a
 8003534:	3fe00000 	.word	0x3fe00000
 8003538:	200007a4 	.word	0x200007a4
 800353c:	200007b8 	.word	0x200007b8
      if (integ.local_target_diff[i] < 0.03 && integ.local_target_diff[i] > -0.03) {
 8003540:	a344      	add	r3, pc, #272	; (adr r3, 8003654 <maintask_run+0x45c>)
 8003542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003546:	4640      	mov	r0, r8
 8003548:	4649      	mov	r1, r9
 800354a:	f7fd fb0d 	bl	8000b68 <__aeabi_dcmpgt>
 800354e:	2800      	cmp	r0, #0
 8003550:	f43f af67 	beq.w	8003422 <maintask_run+0x22a>
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 8003554:	9b01      	ldr	r3, [sp, #4]
        integ.local_target_diff[i] = 0;
 8003556:	2600      	movs	r6, #0
 8003558:	f8ca 6038 	str.w	r6, [sl, #56]	; 0x38
      if (sys.main_mode == MAIN_MODE_COMBINATION_CONTROL) {
 800355c:	2b00      	cmp	r3, #0
 800355e:	f47f af71 	bne.w	8003444 <maintask_run+0x24c>
        target.velocity[i] = ai_cmd.local_target_speed[i] * 0.5 + (integ.local_target_diff[i] * 10) * 0.5;  //ローカル統合制御あり
 8003562:	ee07 6a10 	vmov	s14, r6
 8003566:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 800356a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800356e:	ee17 0a90 	vmov	r0, s15
 8003572:	f7fd f811 	bl	8000598 <__aeabi_f2d>
 8003576:	4680      	mov	r8, r0
 8003578:	6968      	ldr	r0, [r5, #20]
 800357a:	4689      	mov	r9, r1
 800357c:	f7fd f80c 	bl	8000598 <__aeabi_f2d>
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4640      	mov	r0, r8
 8003586:	4649      	mov	r1, r9
 8003588:	f7fc fea8 	bl	80002dc <__adddf3>
 800358c:	4b2e      	ldr	r3, [pc, #184]	; (8003648 <maintask_run+0x450>)
 800358e:	2200      	movs	r2, #0
 8003590:	f7fd f85a 	bl	8000648 <__aeabi_dmul>
 8003594:	f7fd fb50 	bl	8000c38 <__aeabi_d2f>
 8003598:	e755      	b.n	8003446 <maintask_run+0x24e>
    omni_move(output.velocity[0], output.velocity[1], output.omega, OMNI_OUTPUT_LIMIT);
 800359a:	ed93 0a00 	vldr	s0, [r3]
 800359e:	edd3 0a01 	vldr	s1, [r3, #4]
 80035a2:	ed93 1a04 	vldr	s2, [r3, #16]
 80035a6:	eef3 1a04 	vmov.f32	s3, #52	; 0x41a00000  20.0
 80035aa:	f001 fec5 	bl	8005338 <omni_move>
}
 80035ae:	b003      	add	sp, #12
 80035b0:	ecbd 8b08 	vpop	{d8-d11}
 80035b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  send_accutuator_cmd_run();
 80035b8:	f7ff bd8a 	b.w	80030d0 <send_accutuator_cmd_run>
    if (decode_SW(adc_sw_data) & 0b00000001) {
 80035bc:	4b23      	ldr	r3, [pc, #140]	; (800364c <maintask_run+0x454>)
 80035be:	8818      	ldrh	r0, [r3, #0]
 80035c0:	f002 fc9e 	bl	8005f00 <decode_SW>
 80035c4:	f010 0001 	ands.w	r0, r0, #1
 80035c8:	d013      	beq.n	80035f2 <maintask_run+0x3fa>
      debug.latency_check_mode_cnt++;
 80035ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
        debug.rotation_target_theta = imu.yaw_angle;
 80035cc:	f8df b08c 	ldr.w	fp, [pc, #140]	; 800365c <maintask_run+0x464>
      debug.latency_check_mode_cnt++;
 80035d0:	3301      	adds	r3, #1
 80035d2:	6363      	str	r3, [r4, #52]	; 0x34
      if (debug.latency_check_mode_cnt > 1000) {
 80035d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035da:	f77f ae1a 	ble.w	8003212 <maintask_run+0x1a>
        debug.rotation_target_theta = imu.yaw_angle;
 80035de:	f8db 3000 	ldr.w	r3, [fp]
        debug.latency_check_mode = true;
 80035e2:	2101      	movs	r1, #1
        debug.latency_check_mode_cnt = MAIN_LOOP_CYCLE * 10;
 80035e4:	f241 3288 	movw	r2, #5000	; 0x1388
        debug.latency_check_mode = true;
 80035e8:	f884 1033 	strb.w	r1, [r4, #51]	; 0x33
        debug.latency_check_mode_cnt = MAIN_LOOP_CYCLE * 10;
 80035ec:	6362      	str	r2, [r4, #52]	; 0x34
        debug.rotation_target_theta = imu.yaw_angle;
 80035ee:	63a3      	str	r3, [r4, #56]	; 0x38
 80035f0:	e60f      	b.n	8003212 <maintask_run+0x1a>
      debug.latency_check_mode_cnt = 0;
 80035f2:	f8df b068 	ldr.w	fp, [pc, #104]	; 800365c <maintask_run+0x464>
 80035f6:	6360      	str	r0, [r4, #52]	; 0x34
 80035f8:	e60b      	b.n	8003212 <maintask_run+0x1a>
        integ.local_target_diff[i] = 0;
 80035fa:	2700      	movs	r7, #0
 80035fc:	f8ca 703c 	str.w	r7, [sl, #60]	; 0x3c
      if (integ.local_target_diff[i] < -0.3) {
 8003600:	e745      	b.n	800348e <maintask_run+0x296>
      } else if (integ.local_target_diff[i] > 0.3) {
 8003602:	a30f      	add	r3, pc, #60	; (adr r3, 8003640 <maintask_run+0x448>)
 8003604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003608:	4640      	mov	r0, r8
 800360a:	4649      	mov	r1, r9
 800360c:	f7fd faac 	bl	8000b68 <__aeabi_dcmpgt>
 8003610:	2800      	cmp	r0, #0
 8003612:	f43f af3c 	beq.w	800348e <maintask_run+0x296>
        integ.local_target_diff[i] = 0.3;
 8003616:	4f0e      	ldr	r7, [pc, #56]	; (8003650 <maintask_run+0x458>)
 8003618:	f8ca 703c 	str.w	r7, [sl, #60]	; 0x3c
 800361c:	e737      	b.n	800348e <maintask_run+0x296>
      } else if (integ.local_target_diff[i] > 0.3) {
 800361e:	a308      	add	r3, pc, #32	; (adr r3, 8003640 <maintask_run+0x448>)
 8003620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003624:	4640      	mov	r0, r8
 8003626:	4649      	mov	r1, r9
 8003628:	f7fd fa9e 	bl	8000b68 <__aeabi_dcmpgt>
 800362c:	2800      	cmp	r0, #0
 800362e:	f43f af05 	beq.w	800343c <maintask_run+0x244>
        integ.local_target_diff[i] = 0.3;
 8003632:	4e07      	ldr	r6, [pc, #28]	; (8003650 <maintask_run+0x458>)
 8003634:	f8ca 6038 	str.w	r6, [sl, #56]	; 0x38
 8003638:	e700      	b.n	800343c <maintask_run+0x244>
 800363a:	bf00      	nop
 800363c:	f3af 8000 	nop.w
 8003640:	33333333 	.word	0x33333333
 8003644:	3fd33333 	.word	0x3fd33333
 8003648:	3fe00000 	.word	0x3fe00000
 800364c:	2000061c 	.word	0x2000061c
 8003650:	3e99999a 	.word	0x3e99999a
 8003654:	eb851eb8 	.word	0xeb851eb8
 8003658:	bf9eb851 	.word	0xbf9eb851
 800365c:	200007a4 	.word	0x200007a4

08003660 <HAL_TIM_PeriodElapsedCallback>:
{
 8003660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  mouse.integral_loop_cnt++;
 8003664:	49a7      	ldr	r1, [pc, #668]	; (8003904 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 8003666:	4da8      	ldr	r5, [pc, #672]	; (8003908 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
  mouse.integral_loop_cnt++;
 8003668:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 800366a:	692a      	ldr	r2, [r5, #16]
  pre_sw_mode = sw_mode;
 800366c:	4ea7      	ldr	r6, [pc, #668]	; (800390c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800366e:	4fa8      	ldr	r7, [pc, #672]	; (8003910 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003670:	48a8      	ldr	r0, [pc, #672]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
  mouse.integral_loop_cnt++;
 8003672:	3301      	adds	r3, #1
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 8003674:	3202      	adds	r2, #2
{
 8003676:	b082      	sub	sp, #8
  mouse.integral_loop_cnt++;
 8003678:	630b      	str	r3, [r1, #48]	; 0x30
  pre_sw_mode = sw_mode;
 800367a:	7833      	ldrb	r3, [r6, #0]
 800367c:	703b      	strb	r3, [r7, #0]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 800367e:	2120      	movs	r1, #32
  sys.system_time_ms += (1000 / MAIN_LOOP_CYCLE);
 8003680:	612a      	str	r2, [r5, #16]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 8003682:	f004 f9bf 	bl	8007a04 <HAL_GPIO_ReadPin>
 8003686:	2140      	movs	r1, #64	; 0x40
 8003688:	4604      	mov	r4, r0
 800368a:	48a2      	ldr	r0, [pc, #648]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800368c:	f004 f9ba 	bl	8007a04 <HAL_GPIO_ReadPin>
 8003690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003694:	4680      	mov	r8, r0
 8003696:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800369a:	f004 f9b3 	bl	8007a04 <HAL_GPIO_ReadPin>
 800369e:	f1c4 040f 	rsb	r4, r4, #15
 80036a2:	eba4 0448 	sub.w	r4, r4, r8, lsl #1
 80036a6:	2104      	movs	r1, #4
 80036a8:	4680      	mov	r8, r0
 80036aa:	489b      	ldr	r0, [pc, #620]	; (8003918 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80036ac:	f004 f9aa 	bl	8007a04 <HAL_GPIO_ReadPin>
 80036b0:	b2e4      	uxtb	r4, r4
 80036b2:	eba4 04c8 	sub.w	r4, r4, r8, lsl #3
 80036b6:	eba4 0080 	sub.w	r0, r4, r0, lsl #2
  if (sys.error_flag) {
 80036ba:	782b      	ldrb	r3, [r5, #0]
  return 15 - (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) + (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) + (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) << 3) + (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2) << 2));
 80036bc:	b2c0      	uxtb	r0, r0
  sw_mode = getModeSwitch();
 80036be:	7030      	strb	r0, [r6, #0]
  if (sys.error_flag) {
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d05f      	beq.n	8003784 <HAL_TIM_PeriodElapsedCallback+0x124>
    target.position[i] = omni.odom[i];
 80036c4:	4895      	ldr	r0, [pc, #596]	; (800391c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80036c6:	4996      	ldr	r1, [pc, #600]	; (8003920 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80036c8:	6984      	ldr	r4, [r0, #24]
    ai_cmd.local_target_speed[i] = 0;
 80036ca:	4b96      	ldr	r3, [pc, #600]	; (8003924 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
    target.position[i] = omni.odom[i];
 80036cc:	69c0      	ldr	r0, [r0, #28]
 80036ce:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 80036d0:	2200      	movs	r2, #0
    sys.main_mode = MAIN_MODE_ERROR;
 80036d2:	2409      	movs	r4, #9
 80036d4:	732c      	strb	r4, [r5, #12]
    ai_cmd.local_target_speed[i] = 0;
 80036d6:	615a      	str	r2, [r3, #20]
    target.position[i] = omni.odom[i];
 80036d8:	6048      	str	r0, [r1, #4]
    ai_cmd.local_target_speed[i] = 0;
 80036da:	619a      	str	r2, [r3, #24]
  if (sys.system_time_ms < sys.stop_flag_request_time) {
 80036dc:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d24d      	bcs.n	8003780 <HAL_TIM_PeriodElapsedCallback+0x120>
    target.position[i] = omni.odom[i];
 80036e4:	488d      	ldr	r0, [pc, #564]	; (800391c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
    ai_cmd.local_target_speed[i] = 0;
 80036e6:	4b8f      	ldr	r3, [pc, #572]	; (8003924 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
    target.position[i] = omni.odom[i];
 80036e8:	498d      	ldr	r1, [pc, #564]	; (8003920 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80036ea:	6984      	ldr	r4, [r0, #24]
 80036ec:	69c0      	ldr	r0, [r0, #28]
 80036ee:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 80036f0:	2200      	movs	r2, #0
 80036f2:	615a      	str	r2, [r3, #20]
 80036f4:	619a      	str	r2, [r3, #24]
    target.position[i] = omni.odom[i];
 80036f6:	6048      	str	r0, [r1, #4]
    sys.stop_flag = true;
 80036f8:	2301      	movs	r3, #1
 80036fa:	706b      	strb	r3, [r5, #1]
  yawFilter();
 80036fc:	f7ff f94c 	bl	8002998 <yawFilter>
  omniOdometory();
 8003700:	f001 fbd6 	bl	8004eb0 <omniOdometory>
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003704:	4b88      	ldr	r3, [pc, #544]	; (8003928 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8003706:	4c89      	ldr	r4, [pc, #548]	; (800392c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003708:	edd3 7a07 	vldr	s15, [r3, #28]
 800370c:	edd3 6a08 	vldr	s13, [r3, #32]
 8003710:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003714:	4f86      	ldr	r7, [pc, #536]	; (8003930 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
  switch (sys.main_mode) {
 8003716:	7b2a      	ldrb	r2, [r5, #12]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003718:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800371c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8003720:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003724:	ed94 7a08 	vldr	s14, [r4, #32]
 8003728:	ee77 7aa6 	vadd.f32	s15, s15, s13
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 800372c:	edd7 6a02 	vldr	s13, [r7, #8]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003730:	ee77 7a87 	vadd.f32	s15, s15, s14
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 8003734:	ed97 7a03 	vldr	s14, [r7, #12]
  debug.true_out_total_spi += output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8003738:	edc4 7a08 	vstr	s15, [r4, #32]
  debug.true_fb_toral_spin += can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3];
 800373c:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8003740:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003744:	edd7 6a04 	vldr	s13, [r7, #16]
 8003748:	ee77 7a87 	vadd.f32	s15, s15, s14
 800374c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003750:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003754:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003758:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  debug.true_cycle_cnt++;
 800375c:	68a3      	ldr	r3, [r4, #8]
 800375e:	3301      	adds	r3, #1
 8003760:	60a3      	str	r3, [r4, #8]
  switch (sys.main_mode) {
 8003762:	2a09      	cmp	r2, #9
 8003764:	f200 8120 	bhi.w	80039a8 <HAL_TIM_PeriodElapsedCallback+0x348>
 8003768:	e8df f012 	tbh	[pc, r2, lsl #1]
 800376c:	001d001d 	.word	0x001d001d
 8003770:	0095003d 	.word	0x0095003d
 8003774:	008b0099 	.word	0x008b0099
 8003778:	011e0090 	.word	0x011e0090
 800377c:	00f400b9 	.word	0x00f400b9
    sys.stop_flag = false;
 8003780:	2300      	movs	r3, #0
 8003782:	e7ba      	b.n	80036fa <HAL_TIM_PeriodElapsedCallback+0x9a>
  } else if (sw_mode != pre_sw_mode) {  // reset
 8003784:	783b      	ldrb	r3, [r7, #0]
 8003786:	4283      	cmp	r3, r0
 8003788:	f000 8193 	beq.w	8003ab2 <HAL_TIM_PeriodElapsedCallback+0x452>
    target.position[i] = omni.odom[i];
 800378c:	4863      	ldr	r0, [pc, #396]	; (800391c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800378e:	4964      	ldr	r1, [pc, #400]	; (8003920 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003790:	6984      	ldr	r4, [r0, #24]
    ai_cmd.local_target_speed[i] = 0;
 8003792:	4b64      	ldr	r3, [pc, #400]	; (8003924 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
    target.position[i] = omni.odom[i];
 8003794:	69c0      	ldr	r0, [r0, #28]
 8003796:	600c      	str	r4, [r1, #0]
    ai_cmd.local_target_speed[i] = 0;
 8003798:	2200      	movs	r2, #0
    sys.main_mode = MAIN_MODE_NONE;
 800379a:	2407      	movs	r4, #7
 800379c:	732c      	strb	r4, [r5, #12]
    ai_cmd.local_target_speed[i] = 0;
 800379e:	615a      	str	r2, [r3, #20]
    target.position[i] = omni.odom[i];
 80037a0:	6048      	str	r0, [r1, #4]
    ai_cmd.local_target_speed[i] = 0;
 80037a2:	619a      	str	r2, [r3, #24]
  for (int i = 0; i < 2; i++) {
 80037a4:	e79a      	b.n	80036dc <HAL_TIM_PeriodElapsedCallback+0x7c>
      if (connection.connected_ai == false || sys.stop_flag) {
 80037a6:	4e63      	ldr	r6, [pc, #396]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80037a8:	7833      	ldrb	r3, [r6, #0]
 80037aa:	b10b      	cbz	r3, 80037b0 <HAL_TIM_PeriodElapsedCallback+0x150>
 80037ac:	786b      	ldrb	r3, [r5, #1]
 80037ae:	b1f3      	cbz	r3, 80037ee <HAL_TIM_PeriodElapsedCallback+0x18e>
  }
}

void maintask_stop()
{
  omni_move(0.0, 0.0, 0.0, 0.0);
 80037b0:	eddf 1a67 	vldr	s3, [pc, #412]	; 8003950 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80037b4:	eef0 0a61 	vmov.f32	s1, s3
 80037b8:	eeb0 0a61 	vmov.f32	s0, s3
 80037bc:	eeb0 1a61 	vmov.f32	s2, s3
 80037c0:	f001 fdba 	bl	8005338 <omni_move>
  actuator_motor5(0.0, 0.0);
 80037c4:	eddf 0a62 	vldr	s1, [pc, #392]	; 8003950 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80037c8:	eeb0 0a60 	vmov.f32	s0, s1
 80037cc:	f7fd fc82 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 80037d0:	2100      	movs	r1, #0
 80037d2:	2001      	movs	r0, #1
 80037d4:	f7fd fcd2 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 80037d8:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 8003950 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80037dc:	f7fd fcbe 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 80037e0:	f7fd fcaa 	bl	8001138 <actuator_dribbler_down>
}
 80037e4:	e005      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
      if (sys.stop_flag) {
 80037e6:	786b      	ldrb	r3, [r5, #1]
 80037e8:	4e52      	ldr	r6, [pc, #328]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1e0      	bne.n	80037b0 <HAL_TIM_PeriodElapsedCallback+0x150>
        maintask_run();
 80037ee:	f7ff fd03 	bl	80031f8 <maintask_run>
  if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT && can_raw.power_voltage[5] != 0.0) {
 80037f2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80037f6:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 80037fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003802:	f140 80ed 	bpl.w	80039e0 <HAL_TIM_PeriodElapsedCallback+0x380>
 8003806:	eef5 7a40 	vcmp.f32	s15, #0.0
 800380a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800380e:	f000 80e7 	beq.w	80039e0 <HAL_TIM_PeriodElapsedCallback+0x380>
    buzzer_cnt++;
 8003812:	4a49      	ldr	r2, [pc, #292]	; (8003938 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8003814:	6813      	ldr	r3, [r2, #0]
 8003816:	3301      	adds	r3, #1
    if (buzzer_cnt > 100) {
 8003818:	2b64      	cmp	r3, #100	; 0x64
 800381a:	f240 80ea 	bls.w	80039f2 <HAL_TIM_PeriodElapsedCallback+0x392>
      buzzer_cnt = 0;
 800381e:	2300      	movs	r3, #0
 8003820:	6013      	str	r3, [r2, #0]
      if (buzzer_state == false) {
 8003822:	4b46      	ldr	r3, [pc, #280]	; (800393c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8003824:	781a      	ldrb	r2, [r3, #0]
 8003826:	2a00      	cmp	r2, #0
 8003828:	f040 8130 	bne.w	8003a8c <HAL_TIM_PeriodElapsedCallback+0x42c>
        buzzer_state = true;
 800382c:	2201      	movs	r2, #1
 800382e:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_on();
 8003830:	f7fd fcf0 	bl	8001214 <actuator_buzzer_on>
  if (sys.system_time_ms - connection.latest_ai_cmd_update_time < MAIN_LOOP_CYCLE * 0.5) {  // AI コマンドタイムアウト
 8003834:	692b      	ldr	r3, [r5, #16]
 8003836:	6932      	ldr	r2, [r6, #16]
 8003838:	1a9b      	subs	r3, r3, r2
 800383a:	2bf9      	cmp	r3, #249	; 0xf9
 800383c:	f200 80e0 	bhi.w	8003a00 <HAL_TIM_PeriodElapsedCallback+0x3a0>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003840:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    connection.connected_ai = true;
 8003844:	2201      	movs	r2, #1
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8003846:	483e      	ldr	r0, [pc, #248]	; (8003940 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
    connection.connected_ai = true;
 8003848:	7032      	strb	r2, [r6, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 800384a:	f004 f8e1 	bl	8007a10 <HAL_GPIO_WritePin>
    if (connection.vision_update_cycle_cnt < MAIN_LOOP_CYCLE * 2) {
 800384e:	68b3      	ldr	r3, [r6, #8]
 8003850:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
      connection.vision_update_cycle_cnt++;
 8003854:	bf37      	itett	cc
 8003856:	3301      	addcc	r3, #1
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003858:	6929      	ldrcs	r1, [r5, #16]
 800385a:	6929      	ldrcc	r1, [r5, #16]
      connection.vision_update_cycle_cnt++;
 800385c:	60b3      	strcc	r3, [r6, #8]
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 800385e:	6973      	ldr	r3, [r6, #20]
 8003860:	1ac9      	subs	r1, r1, r3
 8003862:	2963      	cmp	r1, #99	; 0x63
 8003864:	f200 80f6 	bhi.w	8003a54 <HAL_TIM_PeriodElapsedCallback+0x3f4>
    connection.connected_cm4 = true;
 8003868:	2301      	movs	r3, #1
  cnt_time_50Hz++;
 800386a:	4a36      	ldr	r2, [pc, #216]	; (8003944 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800386c:	7073      	strb	r3, [r6, #1]
 800386e:	8813      	ldrh	r3, [r2, #0]
 8003870:	3301      	adds	r3, #1
 8003872:	b29b      	uxth	r3, r3
  if (cnt_time_50Hz > 10) {
 8003874:	2b0a      	cmp	r3, #10
 8003876:	f200 810e 	bhi.w	8003a96 <HAL_TIM_PeriodElapsedCallback+0x436>
  cnt_time_50Hz++;
 800387a:	8013      	strh	r3, [r2, #0]
}
 800387c:	b002      	add	sp, #8
 800387e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      kicker_test(false);
 8003882:	2000      	movs	r0, #0
 8003884:	f7fe ffc4 	bl	8002810 <kicker_test>
      break;
 8003888:	4e2a      	ldr	r6, [pc, #168]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800388a:	e7b2      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
      kicker_test(true);
 800388c:	2001      	movs	r0, #1
 800388e:	f7fe ffbf 	bl	8002810 <kicker_test>
      break;
 8003892:	4e28      	ldr	r6, [pc, #160]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003894:	e7ad      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
      motor_test();
 8003896:	f7fe ff4b 	bl	8002730 <motor_test>
      break;
 800389a:	4e26      	ldr	r6, [pc, #152]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800389c:	e7a9      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
  if (decode_SW(adc_sw_data) & 0b00010000) {
 800389e:	4b2a      	ldr	r3, [pc, #168]	; (8003948 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80038a0:	8818      	ldrh	r0, [r3, #0]
 80038a2:	f002 fb2d 	bl	8005f00 <decode_SW>
 80038a6:	f010 0610 	ands.w	r6, r0, #16
 80038aa:	f000 8104 	beq.w	8003ab6 <HAL_TIM_PeriodElapsedCallback+0x456>
    actuator_motor5(0.5, 1.0);
 80038ae:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80038b2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80038b6:	f7fd fc0d 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1);
 80038ba:	4821      	ldr	r0, [pc, #132]	; (8003940 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80038bc:	2201      	movs	r2, #1
 80038be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80038c2:	f004 f8a5 	bl	8007a10 <HAL_GPIO_WritePin>
  omni_move(0.0, 0.0, 0.0, 0.0);
 80038c6:	eddf 1a22 	vldr	s3, [pc, #136]	; 8003950 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 80038ca:	4e1a      	ldr	r6, [pc, #104]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80038cc:	eeb0 1a61 	vmov.f32	s2, s3
 80038d0:	eef0 0a61 	vmov.f32	s1, s3
 80038d4:	eeb0 0a61 	vmov.f32	s0, s3
 80038d8:	f001 fd2e 	bl	8005338 <omni_move>
}
 80038dc:	e789      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
  if (decode_SW(adc_sw_data) & 0b00000100) {
 80038de:	4e1a      	ldr	r6, [pc, #104]	; (8003948 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80038e0:	8830      	ldrh	r0, [r6, #0]
 80038e2:	f002 fb0d 	bl	8005f00 <decode_SW>
 80038e6:	0743      	lsls	r3, r0, #29
 80038e8:	f140 80f2 	bpl.w	8003ad0 <HAL_TIM_PeriodElapsedCallback+0x470>
    calib_start_cnt++;
 80038ec:	4a17      	ldr	r2, [pc, #92]	; (800394c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 80038ee:	6813      	ldr	r3, [r2, #0]
 80038f0:	3301      	adds	r3, #1
    if (calib_start_cnt > 1000) {
 80038f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    calib_start_cnt++;
 80038f6:	6013      	str	r3, [r2, #0]
    if (calib_start_cnt > 1000) {
 80038f8:	d970      	bls.n	80039dc <HAL_TIM_PeriodElapsedCallback+0x37c>
      actuator_motor_calib(0);
 80038fa:	2000      	movs	r0, #0
 80038fc:	f7fd fcb4 	bl	8001268 <actuator_motor_calib>
 8003900:	4e0c      	ldr	r6, [pc, #48]	; (8003934 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8003902:	e776      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
 8003904:	20000834 	.word	0x20000834
 8003908:	20000adc 	.word	0x20000adc
 800390c:	20000ad9 	.word	0x20000ad9
 8003910:	200008e0 	.word	0x200008e0
 8003914:	48000400 	.word	0x48000400
 8003918:	48000c00 	.word	0x48000c00
 800391c:	20000874 	.word	0x20000874
 8003920:	20000af4 	.word	0x20000af4
 8003924:	20000620 	.word	0x20000620
 8003928:	200008b4 	.word	0x200008b4
 800392c:	2000075c 	.word	0x2000075c
 8003930:	20000680 	.word	0x20000680
 8003934:	20000704 	.word	0x20000704
 8003938:	20000674 	.word	0x20000674
 800393c:	20000678 	.word	0x20000678
 8003940:	48000800 	.word	0x48000800
 8003944:	20000702 	.word	0x20000702
 8003948:	2000061c 	.word	0x2000061c
 800394c:	2000067c 	.word	0x2000067c
 8003950:	00000000 	.word	0x00000000
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003954:	ed5f 1a02 	vldr	s3, [pc, #-8]	; 8003950 <HAL_TIM_PeriodElapsedCallback+0x2f0>
 8003958:	4e69      	ldr	r6, [pc, #420]	; (8003b00 <HAL_TIM_PeriodElapsedCallback+0x4a0>)
 800395a:	eef0 0a61 	vmov.f32	s1, s3
 800395e:	eeb0 0a61 	vmov.f32	s0, s3
 8003962:	eeb0 1a61 	vmov.f32	s2, s3
 8003966:	f001 fce7 	bl	8005338 <omni_move>
  actuator_motor5(0.0, 0.0);
 800396a:	eddf 0a66 	vldr	s1, [pc, #408]	; 8003b04 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 800396e:	eeb0 0a60 	vmov.f32	s0, s1
 8003972:	f7fd fbaf 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003976:	2100      	movs	r1, #0
 8003978:	2001      	movs	r0, #1
 800397a:	f7fd fbff 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 800397e:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8003b04 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 8003982:	f7fd fbeb 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003986:	f7fd fbd7 	bl	8001138 <actuator_dribbler_down>

void send_can_error()
{
  uint8_t senddata_error[8];
  can1_send(0x000, senddata_error);
 800398a:	4669      	mov	r1, sp
 800398c:	2000      	movs	r0, #0
 800398e:	f7fd fe95 	bl	80016bc <can1_send>
  can2_send(0x000, senddata_error);
 8003992:	4669      	mov	r1, sp
 8003994:	2000      	movs	r0, #0
 8003996:	f7fd fee1 	bl	800175c <can2_send>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 800399a:	485b      	ldr	r0, [pc, #364]	; (8003b08 <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 800399c:	2201      	movs	r2, #1
 800399e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039a2:	f004 f835 	bl	8007a10 <HAL_GPIO_WritePin>
}
 80039a6:	e724      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
  omni_move(0.0, 0.0, 0.0, 0.0);
 80039a8:	eddf 1a56 	vldr	s3, [pc, #344]	; 8003b04 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 80039ac:	eef0 0a61 	vmov.f32	s1, s3
 80039b0:	eeb0 0a61 	vmov.f32	s0, s3
 80039b4:	eeb0 1a61 	vmov.f32	s2, s3
 80039b8:	f001 fcbe 	bl	8005338 <omni_move>
  actuator_motor5(0.0, 0.0);
 80039bc:	eddf 0a51 	vldr	s1, [pc, #324]	; 8003b04 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 80039c0:	eeb0 0a60 	vmov.f32	s0, s1
 80039c4:	f7fd fb86 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 80039c8:	2100      	movs	r1, #0
 80039ca:	2001      	movs	r0, #1
 80039cc:	f7fd fbd6 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 80039d0:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 8003b04 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 80039d4:	f7fd fbc2 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 80039d8:	f7fd fbae 	bl	8001138 <actuator_dribbler_down>
 80039dc:	4e48      	ldr	r6, [pc, #288]	; (8003b00 <HAL_TIM_PeriodElapsedCallback+0x4a0>)
}
 80039de:	e708      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
  } else if (sys.error_flag) {
 80039e0:	782b      	ldrb	r3, [r5, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d04d      	beq.n	8003a82 <HAL_TIM_PeriodElapsedCallback+0x422>
    buzzer_cnt++;
 80039e6:	4a49      	ldr	r2, [pc, #292]	; (8003b0c <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 80039e8:	6813      	ldr	r3, [r2, #0]
 80039ea:	3301      	adds	r3, #1
    if (buzzer_cnt > 20) {
 80039ec:	2b14      	cmp	r3, #20
 80039ee:	f63f af16 	bhi.w	800381e <HAL_TIM_PeriodElapsedCallback+0x1be>
    buzzer_cnt++;
 80039f2:	6013      	str	r3, [r2, #0]
  if (sys.system_time_ms - connection.latest_ai_cmd_update_time < MAIN_LOOP_CYCLE * 0.5) {  // AI コマンドタイムアウト
 80039f4:	692b      	ldr	r3, [r5, #16]
 80039f6:	6932      	ldr	r2, [r6, #16]
 80039f8:	1a9b      	subs	r3, r3, r2
 80039fa:	2bf9      	cmp	r3, #249	; 0xf9
 80039fc:	f67f af20 	bls.w	8003840 <HAL_TIM_PeriodElapsedCallback+0x1e0>
    connection.connected_ai = false;
 8003a00:	f04f 0800 	mov.w	r8, #0
    connection.cmd_rx_frq = 0;
 8003a04:	2700      	movs	r7, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003a06:	4642      	mov	r2, r8
 8003a08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a0c:	4840      	ldr	r0, [pc, #256]	; (8003b10 <HAL_TIM_PeriodElapsedCallback+0x4b0>)
    connection.connected_ai = false;
 8003a0e:	f886 8000 	strb.w	r8, [r6]
    connection.cmd_rx_frq = 0;
 8003a12:	6077      	str	r7, [r6, #4]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003a14:	f003 fffc 	bl	8007a10 <HAL_GPIO_WritePin>
void resetAiCmdData()
{
  ai_cmd.local_target_speed[0] = 0;
 8003a18:	4b3e      	ldr	r3, [pc, #248]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x4b4>)
    sys.stop_flag_request_time = sys.system_time_ms + MAIN_LOOP_CYCLE;  // 前回のタイムアウト時から1.0s間は動かさない
 8003a1a:	6929      	ldr	r1, [r5, #16]
  ai_cmd.local_target_speed[0] = 0;
 8003a1c:	615f      	str	r7, [r3, #20]
  ai_cmd.ball_local_x = 0;
  ai_cmd.ball_local_y = 0;
  ai_cmd.ball_local_radius = 0;
  ai_cmd.ball_local_FPS = 0;*/

  ai_cmd.vision_lost_flag = true;
 8003a1e:	2201      	movs	r2, #1
  ai_cmd.local_target_speed[1] = 0;
 8003a20:	619f      	str	r7, [r3, #24]
  ai_cmd.global_vision_theta = 0;
 8003a22:	605f      	str	r7, [r3, #4]
  ai_cmd.target_theta = 0;
 8003a24:	601f      	str	r7, [r3, #0]
  ai_cmd.chip_en = false;
 8003a26:	f883 8010 	strb.w	r8, [r3, #16]
  ai_cmd.allow_local_flags = 0;
 8003a2a:	f883 8034 	strb.w	r8, [r3, #52]	; 0x34
  ai_cmd.kick_power = 0;
 8003a2e:	60df      	str	r7, [r3, #12]
  ai_cmd.drible_power = 0;
 8003a30:	609f      	str	r7, [r3, #8]
  ai_cmd.global_ball_position[0] = 0;
 8003a32:	62df      	str	r7, [r3, #44]	; 0x2c
  ai_cmd.global_ball_position[1] = 0;
 8003a34:	631f      	str	r7, [r3, #48]	; 0x30
  ai_cmd.global_robot_position[0] = 0;
 8003a36:	61df      	str	r7, [r3, #28]
  ai_cmd.global_robot_position[1] = 0;
 8003a38:	621f      	str	r7, [r3, #32]
  ai_cmd.global_target_position[0] = 0;
 8003a3a:	625f      	str	r7, [r3, #36]	; 0x24
  ai_cmd.global_target_position[1] = 0;
 8003a3c:	629f      	str	r7, [r3, #40]	; 0x28
  ai_cmd.vision_lost_flag = true;
 8003a3e:	649a      	str	r2, [r3, #72]	; 0x48
    sys.stop_flag_request_time = sys.system_time_ms + MAIN_LOOP_CYCLE;  // 前回のタイムアウト時から1.0s間は動かさない
 8003a40:	f501 73fa 	add.w	r3, r1, #500	; 0x1f4
 8003a44:	616b      	str	r3, [r5, #20]
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003a46:	6973      	ldr	r3, [r6, #20]
    connection.vision_update_cycle_cnt = 0;
 8003a48:	f8c6 8008 	str.w	r8, [r6, #8]
  if (sys.system_time_ms - connection.latest_cm4_cmd_update_time < MAIN_LOOP_CYCLE * 0.2) {  // CM4 コマンドタイムアウト
 8003a4c:	1ac9      	subs	r1, r1, r3
 8003a4e:	2963      	cmp	r1, #99	; 0x63
 8003a50:	f67f af0a 	bls.w	8003868 <HAL_TIM_PeriodElapsedCallback+0x208>
  ai_cmd.local_target_speed[0] = 0;
 8003a54:	4b2f      	ldr	r3, [pc, #188]	; (8003b14 <HAL_TIM_PeriodElapsedCallback+0x4b4>)
 8003a56:	2200      	movs	r2, #0
    connection.connected_ai = false;
 8003a58:	2100      	movs	r1, #0
  ai_cmd.local_target_speed[0] = 0;
 8003a5a:	615a      	str	r2, [r3, #20]
  ai_cmd.local_target_speed[1] = 0;
 8003a5c:	619a      	str	r2, [r3, #24]
  ai_cmd.global_vision_theta = 0;
 8003a5e:	605a      	str	r2, [r3, #4]
  ai_cmd.target_theta = 0;
 8003a60:	601a      	str	r2, [r3, #0]
  ai_cmd.kick_power = 0;
 8003a62:	60da      	str	r2, [r3, #12]
  ai_cmd.drible_power = 0;
 8003a64:	609a      	str	r2, [r3, #8]
  ai_cmd.global_ball_position[0] = 0;
 8003a66:	62da      	str	r2, [r3, #44]	; 0x2c
  ai_cmd.global_ball_position[1] = 0;
 8003a68:	631a      	str	r2, [r3, #48]	; 0x30
  ai_cmd.global_robot_position[0] = 0;
 8003a6a:	61da      	str	r2, [r3, #28]
  ai_cmd.global_robot_position[1] = 0;
 8003a6c:	621a      	str	r2, [r3, #32]
  ai_cmd.global_target_position[0] = 0;
 8003a6e:	625a      	str	r2, [r3, #36]	; 0x24
  ai_cmd.global_target_position[1] = 0;
 8003a70:	629a      	str	r2, [r3, #40]	; 0x28
  ai_cmd.vision_lost_flag = true;
 8003a72:	2201      	movs	r2, #1
  ai_cmd.chip_en = false;
 8003a74:	7419      	strb	r1, [r3, #16]
  ai_cmd.allow_local_flags = 0;
 8003a76:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
  ai_cmd.vision_lost_flag = true;
 8003a7a:	649a      	str	r2, [r3, #72]	; 0x48
    connection.connected_ai = false;
 8003a7c:	7031      	strb	r1, [r6, #0]
    connection.connected_cm4 = false;
 8003a7e:	460b      	mov	r3, r1
  ai_cmd.local_vision_en_flag = false;
  ai_cmd.keeper_mode_en_flag = false;
  ai_cmd.stop_request_flag = false;  //
}
 8003a80:	e6f3      	b.n	800386a <HAL_TIM_PeriodElapsedCallback+0x20a>
  } else if (buzzer_state) {
 8003a82:	4b25      	ldr	r3, [pc, #148]	; (8003b18 <HAL_TIM_PeriodElapsedCallback+0x4b8>)
 8003a84:	781a      	ldrb	r2, [r3, #0]
 8003a86:	2a00      	cmp	r2, #0
 8003a88:	f43f aed4 	beq.w	8003834 <HAL_TIM_PeriodElapsedCallback+0x1d4>
        buzzer_state = false;
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]
        actuator_buzzer_off();
 8003a90:	f7fd fbca 	bl	8001228 <actuator_buzzer_off>
 8003a94:	e6ce      	b.n	8003834 <HAL_TIM_PeriodElapsedCallback+0x1d4>
    debug.print_flag = true;
 8003a96:	2001      	movs	r0, #1
    cnt_time_50Hz = 0;
 8003a98:	2300      	movs	r3, #0
    debug.print_flag = true;
 8003a9a:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
    cnt_time_50Hz = 0;
 8003a9e:	8013      	strh	r3, [r2, #0]
    actuator_power_ONOFF(1);
 8003aa0:	f7fd fb82 	bl	80011a8 <actuator_power_ONOFF>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003aa4:	4818      	ldr	r0, [pc, #96]	; (8003b08 <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 8003aa6:	2180      	movs	r1, #128	; 0x80
}
 8003aa8:	b002      	add	sp, #8
 8003aaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8003aae:	f003 bfb5 	b.w	8007a1c <HAL_GPIO_TogglePin>
    sys.main_mode = sw_mode;
 8003ab2:	732b      	strb	r3, [r5, #12]
 8003ab4:	e612      	b.n	80036dc <HAL_TIM_PeriodElapsedCallback+0x7c>
    actuator_motor5(0.0, 0.0);
 8003ab6:	eddf 0a13 	vldr	s1, [pc, #76]	; 8003b04 <HAL_TIM_PeriodElapsedCallback+0x4a4>
 8003aba:	eeb0 0a60 	vmov.f32	s0, s1
 8003abe:	f7fd fb09 	bl	80010d4 <actuator_motor5>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0);
 8003ac2:	4813      	ldr	r0, [pc, #76]	; (8003b10 <HAL_TIM_PeriodElapsedCallback+0x4b0>)
 8003ac4:	4632      	mov	r2, r6
 8003ac6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003aca:	f003 ffa1 	bl	8007a10 <HAL_GPIO_WritePin>
 8003ace:	e6fa      	b.n	80038c6 <HAL_TIM_PeriodElapsedCallback+0x266>
  } else if (decode_SW(adc_sw_data) & 0b00001000) {
 8003ad0:	8830      	ldrh	r0, [r6, #0]
 8003ad2:	f002 fa15 	bl	8005f00 <decode_SW>
 8003ad6:	f010 0008 	ands.w	r0, r0, #8
 8003ada:	d00c      	beq.n	8003af6 <HAL_TIM_PeriodElapsedCallback+0x496>
    calib_start_cnt++;
 8003adc:	4a0f      	ldr	r2, [pc, #60]	; (8003b1c <HAL_TIM_PeriodElapsedCallback+0x4bc>)
 8003ade:	6813      	ldr	r3, [r2, #0]
 8003ae0:	3301      	adds	r3, #1
    if (calib_start_cnt > 1000) {
 8003ae2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    calib_start_cnt++;
 8003ae6:	6013      	str	r3, [r2, #0]
    if (calib_start_cnt > 1000) {
 8003ae8:	f67f af78 	bls.w	80039dc <HAL_TIM_PeriodElapsedCallback+0x37c>
      actuator_motor_calib(1);
 8003aec:	2001      	movs	r0, #1
 8003aee:	f7fd fbbb 	bl	8001268 <actuator_motor_calib>
 8003af2:	4e03      	ldr	r6, [pc, #12]	; (8003b00 <HAL_TIM_PeriodElapsedCallback+0x4a0>)
 8003af4:	e67d      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
    calib_start_cnt = 0;
 8003af6:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <HAL_TIM_PeriodElapsedCallback+0x4bc>)
 8003af8:	4e01      	ldr	r6, [pc, #4]	; (8003b00 <HAL_TIM_PeriodElapsedCallback+0x4a0>)
 8003afa:	6018      	str	r0, [r3, #0]
 8003afc:	e679      	b.n	80037f2 <HAL_TIM_PeriodElapsedCallback+0x192>
 8003afe:	bf00      	nop
 8003b00:	20000704 	.word	0x20000704
 8003b04:	00000000 	.word	0x00000000
 8003b08:	48000400 	.word	0x48000400
 8003b0c:	20000674 	.word	0x20000674
 8003b10:	48000800 	.word	0x48000800
 8003b14:	20000620 	.word	0x20000620
 8003b18:	20000678 	.word	0x20000678
 8003b1c:	2000067c 	.word	0x2000067c

08003b20 <sendRobotInfo>:
{
 8003b20:	b510      	push	{r4, lr}
        senddata[7] = temp[3];
 8003b22:	482a      	ldr	r0, [pc, #168]	; (8003bcc <sendRobotInfo+0xac>)
        senddata[8] = temp[0];
 8003b24:	4a2a      	ldr	r2, [pc, #168]	; (8003bd0 <sendRobotInfo+0xb0>)
  ring_counter = connection.check_ver;
 8003b26:	4b2b      	ldr	r3, [pc, #172]	; (8003bd4 <sendRobotInfo+0xb4>)
 8003b28:	78c4      	ldrb	r4, [r0, #3]
 8003b2a:	f893 e003 	ldrb.w	lr, [r3, #3]
 8003b2e:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
 8003b32:	2300      	movs	r3, #0
 8003b34:	f364 0307 	bfi	r3, r4, #0, #8
 8003b38:	f361 230f 	bfi	r3, r1, #8, #8
 8003b3c:	f892 1045 	ldrb.w	r1, [r2, #69]	; 0x45
 8003b40:	4c25      	ldr	r4, [pc, #148]	; (8003bd8 <sendRobotInfo+0xb8>)
 8003b42:	f361 4317 	bfi	r3, r1, #16, #8
 8003b46:	f892 1046 	ldrb.w	r1, [r2, #70]	; 0x46
 8003b4a:	f884 e000 	strb.w	lr, [r4]
{
 8003b4e:	b084      	sub	sp, #16
 8003b50:	f361 631f 	bfi	r3, r1, #24, #8
        senddata[3] = ring_counter;
 8003b54:	f8cd 3007 	str.w	r3, [sp, #7]
        senddata[15] = kick_state / 10;
 8003b58:	4b20      	ldr	r3, [pc, #128]	; (8003bdc <sendRobotInfo+0xbc>)
 8003b5a:	4c21      	ldr	r4, [pc, #132]	; (8003be0 <sendRobotInfo+0xc0>)
 8003b5c:	881b      	ldrh	r3, [r3, #0]
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	fba4 4303 	umull	r4, r3, r4, r3
 8003b64:	f892 4047 	ldrb.w	r4, [r2, #71]	; 0x47
 8003b68:	2100      	movs	r1, #0
 8003b6a:	f364 0107 	bfi	r1, r4, #0, #8
 8003b6e:	f892 407c 	ldrb.w	r4, [r2, #124]	; 0x7c
        senddata[3] = ring_counter;
 8003b72:	f04f 0c00 	mov.w	ip, #0
 8003b76:	f364 210f 	bfi	r1, r4, #8, #8
 8003b7a:	7804      	ldrb	r4, [r0, #0]
 8003b7c:	f36e 0c07 	bfi	ip, lr, #0, #8
 8003b80:	f364 2c0f 	bfi	ip, r4, #8, #8
 8003b84:	f892 407d 	ldrb.w	r4, [r2, #125]	; 0x7d
 8003b88:	f892 207e 	ldrb.w	r2, [r2, #126]	; 0x7e
 8003b8c:	f364 4117 	bfi	r1, r4, #16, #8
 8003b90:	f362 611f 	bfi	r1, r2, #24, #8
 8003b94:	f8cd 100b 	str.w	r1, [sp, #11]
 8003b98:	7841      	ldrb	r1, [r0, #1]
 8003b9a:	7882      	ldrb	r2, [r0, #2]
    HAL_UART_Transmit(&huart2, senddata, sizeof(senddata), 0xff);
 8003b9c:	4811      	ldr	r0, [pc, #68]	; (8003be4 <sendRobotInfo+0xc4>)
        senddata[15] = kick_state / 10;
 8003b9e:	08db      	lsrs	r3, r3, #3
        senddata[3] = ring_counter;
 8003ba0:	f361 4c17 	bfi	ip, r1, #16, #8
        senddata[0] = 0xAB;
 8003ba4:	f64e 24ab 	movw	r4, #60075	; 0xeaab
        senddata[3] = ring_counter;
 8003ba8:	f362 6c1f 	bfi	ip, r2, #24, #8
        senddata[15] = kick_state / 10;
 8003bac:	f88d 300f 	strb.w	r3, [sp, #15]
        senddata[0] = 0xAB;
 8003bb0:	f8ad 4000 	strh.w	r4, [sp]
    HAL_UART_Transmit(&huart2, senddata, sizeof(senddata), 0xff);
 8003bb4:	23ff      	movs	r3, #255	; 0xff
 8003bb6:	2210      	movs	r2, #16
 8003bb8:	4669      	mov	r1, sp
        senddata[2] = i + 10;
 8003bba:	240a      	movs	r4, #10
        senddata[3] = ring_counter;
 8003bbc:	f8cd c003 	str.w	ip, [sp, #3]
        senddata[2] = i + 10;
 8003bc0:	f88d 4002 	strb.w	r4, [sp, #2]
    HAL_UART_Transmit(&huart2, senddata, sizeof(senddata), 0xff);
 8003bc4:	f006 fdd2 	bl	800a76c <HAL_UART_Transmit>
}
 8003bc8:	b004      	add	sp, #16
 8003bca:	bd10      	pop	{r4, pc}
 8003bcc:	200007a4 	.word	0x200007a4
 8003bd0:	20000680 	.word	0x20000680
 8003bd4:	20000704 	.word	0x20000704
 8003bd8:	20000ad8 	.word	0x20000ad8
 8003bdc:	200007f8 	.word	0x200007f8
 8003be0:	cccccccd 	.word	0xcccccccd
 8003be4:	20000e30 	.word	0x20000e30

08003be8 <parseRxCmd>:

void parseRxCmd()
{
 8003be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  connection.check_ver = data_from_cm4[1];
 8003bec:	4da0      	ldr	r5, [pc, #640]	; (8003e70 <parseRxCmd+0x288>)
 8003bee:	4ea1      	ldr	r6, [pc, #644]	; (8003e74 <parseRxCmd+0x28c>)

  if (connection.check_ver != connection.check_pre) {
 8003bf0:	78aa      	ldrb	r2, [r5, #2]
  connection.check_ver = data_from_cm4[1];
 8003bf2:	7873      	ldrb	r3, [r6, #1]
 8003bf4:	70eb      	strb	r3, [r5, #3]
  if (connection.check_ver != connection.check_pre) {
 8003bf6:	429a      	cmp	r2, r3
{
 8003bf8:	ed2d 8b02 	vpush	{d8}
  if (connection.check_ver != connection.check_pre) {
 8003bfc:	f000 812f 	beq.w	8003e5e <parseRxCmd+0x276>
    connection.latest_ai_cmd_update_time = sys.system_time_ms;
 8003c00:	4a9d      	ldr	r2, [pc, #628]	; (8003e78 <parseRxCmd+0x290>)

    connection.pre_vision_update_cycle_cnt = connection.vision_update_cycle_cnt;
 8003c02:	68a9      	ldr	r1, [r5, #8]
    connection.latest_ai_cmd_update_time = sys.system_time_ms;
 8003c04:	6912      	ldr	r2, [r2, #16]
    connection.vision_update_cycle_cnt = 0;

    connection.check_pre = connection.check_ver;
 8003c06:	70ab      	strb	r3, [r5, #2]
    connection.pre_vision_update_cycle_cnt = connection.vision_update_cycle_cnt;
 8003c08:	e9c5 1203 	strd	r1, r2, [r5, #12]
    connection.vision_update_cycle_cnt = 0;
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	60a9      	str	r1, [r5, #8]
  }

  float pre_update_time_ms = connection.latest_cm4_cmd_update_time;
  connection.latest_cm4_cmd_update_time = sys.system_time_ms;
  connection.cmd_rx_frq = (float)1000 / (connection.latest_cm4_cmd_update_time - pre_update_time_ms);
 8003c10:	ee07 2a90 	vmov	s15, r2
  float pre_update_time_ms = connection.latest_cm4_cmd_update_time;
 8003c14:	ed95 7a05 	vldr	s14, [r5, #20]
  connection.cmd_rx_frq = (float)1000 / (connection.latest_cm4_cmd_update_time - pre_update_time_ms);
 8003c18:	eddf 6a98 	vldr	s13, [pc, #608]	; 8003e7c <parseRxCmd+0x294>

  // aiコマンドに関係なくカメラ情報は入れる(デバッグ用)
  ai_cmd.ball_local_x = data_from_cm4[RX_BUF_SIZE_ETHER - 7] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 6];
 8003c1c:	f8b6 3039 	ldrh.w	r3, [r6, #57]	; 0x39
 8003c20:	4c97      	ldr	r4, [pc, #604]	; (8003e80 <parseRxCmd+0x298>)
  connection.latest_cm4_cmd_update_time = sys.system_time_ms;
 8003c22:	616a      	str	r2, [r5, #20]
  float pre_update_time_ms = connection.latest_cm4_cmd_update_time;
 8003c24:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  connection.cmd_rx_frq = (float)1000 / (connection.latest_cm4_cmd_update_time - pre_update_time_ms);
 8003c28:	eef8 7a67 	vcvt.f32.u32	s15, s15
  ai_cmd.ball_local_x = data_from_cm4[RX_BUF_SIZE_ETHER - 7] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 6];
 8003c2c:	ba5b      	rev16	r3, r3
  connection.cmd_rx_frq = (float)1000 / (connection.latest_cm4_cmd_update_time - pre_update_time_ms);
 8003c2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
  ai_cmd.ball_local_x = data_from_cm4[RX_BUF_SIZE_ETHER - 7] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 6];
 8003c32:	b29b      	uxth	r3, r3
  connection.cmd_rx_frq = (float)1000 / (connection.latest_cm4_cmd_update_time - pre_update_time_ms);
 8003c34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  ai_cmd.ball_local_y = data_from_cm4[RX_BUF_SIZE_ETHER - 5] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 4];
 8003c38:	f8b6 203b 	ldrh.w	r2, [r6, #59]	; 0x3b
  ai_cmd.ball_local_x = data_from_cm4[RX_BUF_SIZE_ETHER - 7] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 6];
 8003c3c:	63a3      	str	r3, [r4, #56]	; 0x38
  ai_cmd.ball_local_radius = data_from_cm4[RX_BUF_SIZE_ETHER - 3] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 2];
 8003c3e:	f8b6 303d 	ldrh.w	r3, [r6, #61]	; 0x3d
  ai_cmd.ball_local_FPS = data_from_cm4[RX_BUF_SIZE_ETHER - 1];

  // time out
  if (connection.connected_ai == 0) {
 8003c42:	f895 8000 	ldrb.w	r8, [r5]
  ai_cmd.ball_local_y = data_from_cm4[RX_BUF_SIZE_ETHER - 5] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 4];
 8003c46:	ba52      	rev16	r2, r2
  ai_cmd.ball_local_radius = data_from_cm4[RX_BUF_SIZE_ETHER - 3] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 2];
 8003c48:	ba5b      	rev16	r3, r3
 8003c4a:	b29b      	uxth	r3, r3
  ai_cmd.ball_local_y = data_from_cm4[RX_BUF_SIZE_ETHER - 5] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 4];
 8003c4c:	b292      	uxth	r2, r2
  ai_cmd.ball_local_radius = data_from_cm4[RX_BUF_SIZE_ETHER - 3] << 8 | data_from_cm4[RX_BUF_SIZE_ETHER - 2];
 8003c4e:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
  ai_cmd.ball_local_FPS = data_from_cm4[RX_BUF_SIZE_ETHER - 1];
 8003c52:	f896 303f 	ldrb.w	r3, [r6, #63]	; 0x3f
 8003c56:	6463      	str	r3, [r4, #68]	; 0x44
  connection.cmd_rx_frq = (float)1000 / (connection.latest_cm4_cmd_update_time - pre_update_time_ms);
 8003c58:	ed85 7a01 	vstr	s14, [r5, #4]
  if (connection.connected_ai == 0) {
 8003c5c:	f1b8 0f00 	cmp.w	r8, #0
 8003c60:	f000 80e6 	beq.w	8003e30 <parseRxCmd+0x248>
    resetAiCmdData();
    return;
  }

  ai_cmd.local_target_speed[0] = two_to_float(&data_from_cm4[2]) * AI_CMD_VEL_MAX_MPS;
 8003c64:	4887      	ldr	r0, [pc, #540]	; (8003e84 <parseRxCmd+0x29c>)
 8003c66:	f002 f973 	bl	8005f50 <two_to_float>
 8003c6a:	eeb1 8a0c 	vmov.f32	s16, #28	; 0x40e00000  7.0
 8003c6e:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.local_target_speed[1] = two_to_float(&data_from_cm4[4]) * AI_CMD_VEL_MAX_MPS;
 8003c72:	4885      	ldr	r0, [pc, #532]	; (8003e88 <parseRxCmd+0x2a0>)
  ai_cmd.local_target_speed[0] = two_to_float(&data_from_cm4[2]) * AI_CMD_VEL_MAX_MPS;
 8003c74:	ed84 0a05 	vstr	s0, [r4, #20]
  ai_cmd.local_target_speed[1] = two_to_float(&data_from_cm4[4]) * AI_CMD_VEL_MAX_MPS;
 8003c78:	f002 f96a 	bl	8005f50 <two_to_float>
 8003c7c:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.global_vision_theta = two_to_float(&data_from_cm4[6]) * M_PI;
 8003c80:	4882      	ldr	r0, [pc, #520]	; (8003e8c <parseRxCmd+0x2a4>)
  ai_cmd.local_target_speed[1] = two_to_float(&data_from_cm4[4]) * AI_CMD_VEL_MAX_MPS;
 8003c82:	ed84 0a06 	vstr	s0, [r4, #24]
  ai_cmd.global_vision_theta = two_to_float(&data_from_cm4[6]) * M_PI;
 8003c86:	f002 f963 	bl	8005f50 <two_to_float>
 8003c8a:	ee10 0a10 	vmov	r0, s0
 8003c8e:	f7fc fc83 	bl	8000598 <__aeabi_f2d>
 8003c92:	a375      	add	r3, pc, #468	; (adr r3, 8003e68 <parseRxCmd+0x280>)
 8003c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c98:	f7fc fcd6 	bl	8000648 <__aeabi_dmul>
 8003c9c:	f7fc ffcc 	bl	8000c38 <__aeabi_d2f>
 8003ca0:	6060      	str	r0, [r4, #4]
  ai_cmd.target_theta = two_to_float(&data_from_cm4[8]) * M_PI;
 8003ca2:	487b      	ldr	r0, [pc, #492]	; (8003e90 <parseRxCmd+0x2a8>)
 8003ca4:	f002 f954 	bl	8005f50 <two_to_float>
 8003ca8:	ee10 0a10 	vmov	r0, s0
 8003cac:	f7fc fc74 	bl	8000598 <__aeabi_f2d>
 8003cb0:	a36d      	add	r3, pc, #436	; (adr r3, 8003e68 <parseRxCmd+0x280>)
 8003cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb6:	f7fc fcc7 	bl	8000648 <__aeabi_dmul>
 8003cba:	f7fc ffbd 	bl	8000c38 <__aeabi_d2f>
  if (data_from_cm4[10] >= 101) {
 8003cbe:	7ab3      	ldrb	r3, [r6, #10]
  ai_cmd.target_theta = two_to_float(&data_from_cm4[8]) * M_PI;
 8003cc0:	6020      	str	r0, [r4, #0]
  if (data_from_cm4[10] >= 101) {
 8003cc2:	2b64      	cmp	r3, #100	; 0x64
 8003cc4:	f200 809c 	bhi.w	8003e00 <parseRxCmd+0x218>
    ai_cmd.chip_en = true;
    ai_cmd.kick_power = (float)(data_from_cm4[10] - 101) / 20;
  } else {
    ai_cmd.kick_power = (float)data_from_cm4[10] / 20;
 8003cc8:	ee07 3a90 	vmov	s15, r3
 8003ccc:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8003e94 <parseRxCmd+0x2ac>
 8003cd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
    ai_cmd.chip_en = false;
 8003cd4:	f04f 0800 	mov.w	r8, #0
    ai_cmd.kick_power = (float)data_from_cm4[10] / 20;
 8003cd8:	ee67 7a87 	vmul.f32	s15, s15, s14
  }
  ai_cmd.drible_power = (float)data_from_cm4[11] / 20;
 8003cdc:	7af3      	ldrb	r3, [r6, #11]
 8003cde:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8003e94 <parseRxCmd+0x2ac>

  ai_cmd.allow_local_flags = data_from_cm4[12];

  // integとai_cmdで分けてるだけで同じ情報の now と pre
  integ.pre_global_target_position[0] = ai_cmd.global_target_position[0];
 8003ce2:	4f6d      	ldr	r7, [pc, #436]	; (8003e98 <parseRxCmd+0x2b0>)
  ai_cmd.allow_local_flags = data_from_cm4[12];
 8003ce4:	7b32      	ldrb	r2, [r6, #12]
  integ.pre_global_target_position[1] = ai_cmd.global_target_position[1];

  // <int>[mm] -> <float>[m]
  ai_cmd.global_ball_position[0] = (float)two_to_int(&data_from_cm4[13]) / 1000;
 8003ce6:	486d      	ldr	r0, [pc, #436]	; (8003e9c <parseRxCmd+0x2b4>)
 8003ce8:	edc4 7a03 	vstr	s15, [r4, #12]
  ai_cmd.drible_power = (float)data_from_cm4[11] / 20;
 8003cec:	ee07 3a10 	vmov	s14, r3
 8003cf0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  integ.pre_global_target_position[0] = ai_cmd.global_target_position[0];
 8003cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003cf6:	623b      	str	r3, [r7, #32]
  ai_cmd.drible_power = (float)data_from_cm4[11] / 20;
 8003cf8:	ee27 7a26 	vmul.f32	s14, s14, s13
  integ.pre_global_target_position[1] = ai_cmd.global_target_position[1];
 8003cfc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  ai_cmd.drible_power = (float)data_from_cm4[11] / 20;
 8003cfe:	ed84 7a02 	vstr	s14, [r4, #8]
  ai_cmd.allow_local_flags = data_from_cm4[12];
 8003d02:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  integ.pre_global_target_position[1] = ai_cmd.global_target_position[1];
 8003d06:	627b      	str	r3, [r7, #36]	; 0x24
 8003d08:	f884 8010 	strb.w	r8, [r4, #16]
  ai_cmd.global_ball_position[0] = (float)two_to_int(&data_from_cm4[13]) / 1000;
 8003d0c:	f002 f944 	bl	8005f98 <two_to_int>
 8003d10:	ed9f 8a63 	vldr	s16, [pc, #396]	; 8003ea0 <parseRxCmd+0x2b8>
  ai_cmd.global_ball_position[1] = (float)two_to_int(&data_from_cm4[15]) / 1000;
 8003d14:	4863      	ldr	r0, [pc, #396]	; (8003ea4 <parseRxCmd+0x2bc>)
  ai_cmd.global_ball_position[0] = (float)two_to_int(&data_from_cm4[13]) / 1000;
 8003d16:	ee20 0a08 	vmul.f32	s0, s0, s16
 8003d1a:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
  ai_cmd.global_ball_position[1] = (float)two_to_int(&data_from_cm4[15]) / 1000;
 8003d1e:	f002 f93b 	bl	8005f98 <two_to_int>
 8003d22:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.global_robot_position[0] = (float)two_to_int(&data_from_cm4[17]) / 1000;
 8003d26:	4860      	ldr	r0, [pc, #384]	; (8003ea8 <parseRxCmd+0x2c0>)
  ai_cmd.global_ball_position[1] = (float)two_to_int(&data_from_cm4[15]) / 1000;
 8003d28:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
  ai_cmd.global_robot_position[0] = (float)two_to_int(&data_from_cm4[17]) / 1000;
 8003d2c:	f002 f934 	bl	8005f98 <two_to_int>
 8003d30:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.global_robot_position[1] = (float)two_to_int(&data_from_cm4[19]) / 1000;
 8003d34:	485d      	ldr	r0, [pc, #372]	; (8003eac <parseRxCmd+0x2c4>)
  ai_cmd.global_robot_position[0] = (float)two_to_int(&data_from_cm4[17]) / 1000;
 8003d36:	ed84 0a07 	vstr	s0, [r4, #28]
  ai_cmd.global_robot_position[1] = (float)two_to_int(&data_from_cm4[19]) / 1000;
 8003d3a:	f002 f92d 	bl	8005f98 <two_to_int>
 8003d3e:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.global_target_position[0] = (float)two_to_int(&data_from_cm4[21]) / 1000;
 8003d42:	485b      	ldr	r0, [pc, #364]	; (8003eb0 <parseRxCmd+0x2c8>)
  ai_cmd.global_robot_position[1] = (float)two_to_int(&data_from_cm4[19]) / 1000;
 8003d44:	ed84 0a08 	vstr	s0, [r4, #32]
  ai_cmd.global_target_position[0] = (float)two_to_int(&data_from_cm4[21]) / 1000;
 8003d48:	f002 f926 	bl	8005f98 <two_to_int>
 8003d4c:	ee20 0a08 	vmul.f32	s0, s0, s16
  ai_cmd.global_target_position[1] = (float)two_to_int(&data_from_cm4[23]) / 1000;
 8003d50:	4858      	ldr	r0, [pc, #352]	; (8003eb4 <parseRxCmd+0x2cc>)
  ai_cmd.global_target_position[0] = (float)two_to_int(&data_from_cm4[21]) / 1000;
 8003d52:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  ai_cmd.global_target_position[1] = (float)two_to_int(&data_from_cm4[23]) / 1000;
 8003d56:	f002 f91f 	bl	8005f98 <two_to_int>

  // 値がおかしい時は0にする (+-30を超えることはない)
  for (int i = 0; i < 2; i++) {
    if (ai_cmd.global_target_position[i] > 30.0 || ai_cmd.global_target_position[i] < -30) {
 8003d5a:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8003d5e:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
  ai_cmd.global_target_position[1] = (float)two_to_int(&data_from_cm4[23]) / 1000;
 8003d62:	ee20 8a08 	vmul.f32	s16, s0, s16
    if (ai_cmd.global_target_position[i] > 30.0 || ai_cmd.global_target_position[i] < -30) {
 8003d66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  ai_cmd.global_target_position[1] = (float)two_to_int(&data_from_cm4[23]) / 1000;
 8003d6e:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
    if (ai_cmd.global_target_position[i] > 30.0 || ai_cmd.global_target_position[i] < -30) {
 8003d72:	dc56      	bgt.n	8003e22 <parseRxCmd+0x23a>
 8003d74:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8003d78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d80:	d44f      	bmi.n	8003e22 <parseRxCmd+0x23a>
 8003d82:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003eb8 <parseRxCmd+0x2d0>
 8003d86:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8003d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8e:	dc41      	bgt.n	8003e14 <parseRxCmd+0x22c>
 8003d90:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8003ebc <parseRxCmd+0x2d4>
 8003d94:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8003d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d9c:	d43a      	bmi.n	8003e14 <parseRxCmd+0x22c>
    ai_cmd.dribbler_up_flag = false;
  }

  // 目標座標の移動量と更新時間から推測される区間速度
  integ.guess_target_speed[0] = (float)(ai_cmd.global_target_position[0] - integ.pre_global_target_position[0]) / connection.pre_vision_update_cycle_cnt;
  integ.guess_target_speed[1] = (float)(ai_cmd.global_target_position[1] - integ.pre_global_target_position[1]) / connection.pre_vision_update_cycle_cnt;
 8003d9e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
  integ.guess_target_speed[0] = (float)(ai_cmd.global_target_position[0] - integ.pre_global_target_position[0]) / connection.pre_vision_update_cycle_cnt;
 8003da2:	ed95 7a03 	vldr	s14, [r5, #12]
 8003da6:	ed97 6a08 	vldr	s12, [r7, #32]
  if ((ai_cmd.allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8003daa:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
  integ.guess_target_speed[1] = (float)(ai_cmd.global_target_position[1] - integ.pre_global_target_position[1]) / connection.pre_vision_update_cycle_cnt;
 8003dae:	ee38 8a66 	vsub.f32	s16, s16, s13
  integ.guess_target_speed[0] = (float)(ai_cmd.global_target_position[0] - integ.pre_global_target_position[0]) / connection.pre_vision_update_cycle_cnt;
 8003db2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003db6:	ee77 7ac6 	vsub.f32	s15, s15, s12
  if ((ai_cmd.allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8003dba:	43d9      	mvns	r1, r3
  integ.guess_target_speed[0] = (float)(ai_cmd.global_target_position[0] - integ.pre_global_target_position[0]) / connection.pre_vision_update_cycle_cnt;
 8003dbc:	eec7 6a87 	vdiv.f32	s13, s15, s14
  if ((ai_cmd.allow_local_flags & FLAG_SSL_VISION_OK) != 0) {
 8003dc0:	f001 0101 	and.w	r1, r1, #1
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f361 0207 	bfi	r2, r1, #0, #8
  if ((ai_cmd.allow_local_flags & FLAG_ENABLE_LOCAL_VISION) != 0) {
 8003dca:	f3c3 01c0 	ubfx	r1, r3, #3, #1
 8003dce:	f361 220f 	bfi	r2, r1, #8, #8
  if ((ai_cmd.allow_local_flags & FLAG_ENABLE_KEEPER_MODE) != 0) {
 8003dd2:	f3c3 0140 	ubfx	r1, r3, #1, #1
 8003dd6:	f361 4217 	bfi	r2, r1, #16, #8
  if ((ai_cmd.allow_local_flags & FLAG_STOP_REQUEST) != 0) {
 8003dda:	f3c3 0180 	ubfx	r1, r3, #2, #1
 8003dde:	f361 621f 	bfi	r2, r1, #24, #8
  if ((ai_cmd.allow_local_flags & FLAG_DRIBBLER_UP) != 0) {
 8003de2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003de6:	64a2      	str	r2, [r4, #72]	; 0x48
 8003de8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  integ.guess_target_speed[1] = (float)(ai_cmd.global_target_position[1] - integ.pre_global_target_position[1]) / connection.pre_vision_update_cycle_cnt;
 8003dec:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 8003df0:	ecbd 8b02 	vpop	{d8}
  integ.guess_target_speed[0] = (float)(ai_cmd.global_target_position[0] - integ.pre_global_target_position[0]) / connection.pre_vision_update_cycle_cnt;
 8003df4:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
  integ.guess_target_speed[1] = (float)(ai_cmd.global_target_position[1] - integ.pre_global_target_position[1]) / connection.pre_vision_update_cycle_cnt;
 8003df8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
}
 8003dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ai_cmd.kick_power = (float)(data_from_cm4[10] - 101) / 20;
 8003e00:	3b65      	subs	r3, #101	; 0x65
 8003e02:	ee07 3a90 	vmov	s15, r3
 8003e06:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003e94 <parseRxCmd+0x2ac>
 8003e0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e12:	e763      	b.n	8003cdc <parseRxCmd+0xf4>
      ai_cmd.global_target_position[i] = 0;
 8003e14:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003ec0 <parseRxCmd+0x2d8>
 8003e18:	eeb0 8a47 	vmov.f32	s16, s14
 8003e1c:	ed84 7a0a 	vstr	s14, [r4, #40]	; 0x28
 8003e20:	e7bd      	b.n	8003d9e <parseRxCmd+0x1b6>
 8003e22:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003ec0 <parseRxCmd+0x2d8>
 8003e26:	eef0 7a47 	vmov.f32	s15, s14
 8003e2a:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
 8003e2e:	e7a8      	b.n	8003d82 <parseRxCmd+0x19a>
}
 8003e30:	ecbd 8b02 	vpop	{d8}
  ai_cmd.local_target_speed[0] = 0;
 8003e34:	2300      	movs	r3, #0
  ai_cmd.vision_lost_flag = true;
 8003e36:	2201      	movs	r2, #1
  ai_cmd.local_target_speed[0] = 0;
 8003e38:	6163      	str	r3, [r4, #20]
  ai_cmd.local_target_speed[1] = 0;
 8003e3a:	61a3      	str	r3, [r4, #24]
  ai_cmd.global_vision_theta = 0;
 8003e3c:	6063      	str	r3, [r4, #4]
  ai_cmd.target_theta = 0;
 8003e3e:	6023      	str	r3, [r4, #0]
  ai_cmd.chip_en = false;
 8003e40:	f884 8010 	strb.w	r8, [r4, #16]
  ai_cmd.kick_power = 0;
 8003e44:	60e3      	str	r3, [r4, #12]
  ai_cmd.drible_power = 0;
 8003e46:	60a3      	str	r3, [r4, #8]
  ai_cmd.allow_local_flags = 0;
 8003e48:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
  ai_cmd.global_ball_position[0] = 0;
 8003e4c:	62e3      	str	r3, [r4, #44]	; 0x2c
  ai_cmd.global_ball_position[1] = 0;
 8003e4e:	6323      	str	r3, [r4, #48]	; 0x30
  ai_cmd.global_robot_position[0] = 0;
 8003e50:	61e3      	str	r3, [r4, #28]
  ai_cmd.global_robot_position[1] = 0;
 8003e52:	6223      	str	r3, [r4, #32]
  ai_cmd.global_target_position[0] = 0;
 8003e54:	6263      	str	r3, [r4, #36]	; 0x24
  ai_cmd.global_target_position[1] = 0;
 8003e56:	62a3      	str	r3, [r4, #40]	; 0x28
  ai_cmd.vision_lost_flag = true;
 8003e58:	64a2      	str	r2, [r4, #72]	; 0x48
}
 8003e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connection.latest_ai_cmd_update_time = sys.system_time_ms;
 8003e5e:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <parseRxCmd+0x290>)
 8003e60:	691a      	ldr	r2, [r3, #16]
 8003e62:	e6d5      	b.n	8003c10 <parseRxCmd+0x28>
 8003e64:	f3af 8000 	nop.w
 8003e68:	54442d18 	.word	0x54442d18
 8003e6c:	400921fb 	.word	0x400921fb
 8003e70:	20000704 	.word	0x20000704
 8003e74:	2000071c 	.word	0x2000071c
 8003e78:	20000adc 	.word	0x20000adc
 8003e7c:	447a0000 	.word	0x447a0000
 8003e80:	20000620 	.word	0x20000620
 8003e84:	2000071e 	.word	0x2000071e
 8003e88:	20000720 	.word	0x20000720
 8003e8c:	20000722 	.word	0x20000722
 8003e90:	20000724 	.word	0x20000724
 8003e94:	3d4ccccd 	.word	0x3d4ccccd
 8003e98:	200007b8 	.word	0x200007b8
 8003e9c:	20000729 	.word	0x20000729
 8003ea0:	3a83126f 	.word	0x3a83126f
 8003ea4:	2000072b 	.word	0x2000072b
 8003ea8:	2000072d 	.word	0x2000072d
 8003eac:	2000072f 	.word	0x2000072f
 8003eb0:	20000731 	.word	0x20000731
 8003eb4:	20000733 	.word	0x20000733
 8003eb8:	46ea5fff 	.word	0x46ea5fff
 8003ebc:	c6ea5fff 	.word	0xc6ea5fff
 8003ec0:	00000000 	.word	0x00000000

08003ec4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 8003ec4:	b538      	push	{r3, r4, r5, lr}
  static int32_t uart_rx_cmd_idx = 0;
  uint8_t rx_data_tmp;

  if (huart->Instance == USART2) {
 8003ec6:	4a1d      	ldr	r2, [pc, #116]	; (8003f3c <HAL_UART_RxCpltCallback+0x78>)
 8003ec8:	6803      	ldr	r3, [r0, #0]
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d004      	beq.n	8003ed8 <HAL_UART_RxCpltCallback+0x14>
      parseRxCmd();
      sendRobotInfo();
    }
  }

  if (huart->Instance == hlpuart1.Instance) {
 8003ece:	481c      	ldr	r0, [pc, #112]	; (8003f40 <HAL_UART_RxCpltCallback+0x7c>)
 8003ed0:	6802      	ldr	r2, [r0, #0]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d01d      	beq.n	8003f12 <HAL_UART_RxCpltCallback+0x4e>
    debug.print_idx++;
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
  }
}
 8003ed6:	bd38      	pop	{r3, r4, r5, pc}
    rx_data_tmp = uart2_rx_it_buffer;
 8003ed8:	491a      	ldr	r1, [pc, #104]	; (8003f44 <HAL_UART_RxCpltCallback+0x80>)
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003eda:	2201      	movs	r2, #1
 8003edc:	4604      	mov	r4, r0
 8003ede:	481a      	ldr	r0, [pc, #104]	; (8003f48 <HAL_UART_RxCpltCallback+0x84>)
    rx_data_tmp = uart2_rx_it_buffer;
 8003ee0:	780d      	ldrb	r5, [r1, #0]
    HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 8003ee2:	f005 fc41 	bl	8009768 <HAL_UART_Receive_IT>
    if (uart_rx_cmd_idx >= 0 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003ee6:	4a19      	ldr	r2, [pc, #100]	; (8003f4c <HAL_UART_RxCpltCallback+0x88>)
 8003ee8:	6813      	ldr	r3, [r2, #0]
 8003eea:	2b3f      	cmp	r3, #63	; 0x3f
 8003eec:	d81b      	bhi.n	8003f26 <HAL_UART_RxCpltCallback+0x62>
      data_from_cm4[uart_rx_cmd_idx] = rx_data_tmp;
 8003eee:	4918      	ldr	r1, [pc, #96]	; (8003f50 <HAL_UART_RxCpltCallback+0x8c>)
 8003ef0:	54cd      	strb	r5, [r1, r3]
      uart_rx_cmd_idx++;
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	6013      	str	r3, [r2, #0]
    if (uart_rx_cmd_idx == RX_BUF_SIZE_ETHER) {
 8003ef6:	2b40      	cmp	r3, #64	; 0x40
 8003ef8:	d106      	bne.n	8003f08 <HAL_UART_RxCpltCallback+0x44>
      uart_rx_cmd_idx = -1;
 8003efa:	f04f 33ff 	mov.w	r3, #4294967295
 8003efe:	6013      	str	r3, [r2, #0]
      parseRxCmd();
 8003f00:	f7ff fe72 	bl	8003be8 <parseRxCmd>
      sendRobotInfo();
 8003f04:	f7ff fe0c 	bl	8003b20 <sendRobotInfo>
  if (huart->Instance == hlpuart1.Instance) {
 8003f08:	480d      	ldr	r0, [pc, #52]	; (8003f40 <HAL_UART_RxCpltCallback+0x7c>)
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	6802      	ldr	r2, [r0, #0]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d1e1      	bne.n	8003ed6 <HAL_UART_RxCpltCallback+0x12>
    debug.print_idx++;
 8003f12:	4c10      	ldr	r4, [pc, #64]	; (8003f54 <HAL_UART_RxCpltCallback+0x90>)
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003f14:	4910      	ldr	r1, [pc, #64]	; (8003f58 <HAL_UART_RxCpltCallback+0x94>)
    debug.print_idx++;
 8003f16:	6823      	ldr	r3, [r4, #0]
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003f18:	2201      	movs	r2, #1
    debug.print_idx++;
 8003f1a:	4413      	add	r3, r2
 8003f1c:	6023      	str	r3, [r4, #0]
}
 8003f1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 8003f22:	f005 bc21 	b.w	8009768 <HAL_UART_Receive_IT>
    if (uart_rx_cmd_idx == -1 && rx_data_tmp == 254) {
 8003f26:	1c59      	adds	r1, r3, #1
 8003f28:	d104      	bne.n	8003f34 <HAL_UART_RxCpltCallback+0x70>
 8003f2a:	2dfe      	cmp	r5, #254	; 0xfe
      uart_rx_cmd_idx++;
 8003f2c:	bf04      	itt	eq
 8003f2e:	2301      	moveq	r3, #1
 8003f30:	6013      	streq	r3, [r2, #0]
    if (uart_rx_cmd_idx == RX_BUF_SIZE_ETHER) {
 8003f32:	e7e9      	b.n	8003f08 <HAL_UART_RxCpltCallback+0x44>
    if (uart_rx_cmd_idx != -1 && uart_rx_cmd_idx < RX_BUF_SIZE_ETHER) {
 8003f34:	2b3f      	cmp	r3, #63	; 0x3f
 8003f36:	dcde      	bgt.n	8003ef6 <HAL_UART_RxCpltCallback+0x32>
      uart_rx_cmd_idx++;
 8003f38:	3301      	adds	r3, #1
 8003f3a:	e7db      	b.n	8003ef4 <HAL_UART_RxCpltCallback+0x30>
 8003f3c:	40004400 	.word	0x40004400
 8003f40:	20000da0 	.word	0x20000da0
 8003f44:	20000b14 	.word	0x20000b14
 8003f48:	20000e30 	.word	0x20000e30
 8003f4c:	20000b18 	.word	0x20000b18
 8003f50:	2000071c 	.word	0x2000071c
 8003f54:	2000075c 	.word	0x2000075c
 8003f58:	200007fa 	.word	0x200007fa

08003f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f5c:	b508      	push	{r3, lr}
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003f5e:	ed9f 8a14 	vldr	s16, [pc, #80]	; 8003fb0 <Error_Handler+0x54>
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1) {
    maintask_stop(255, 0);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003f62:	4c14      	ldr	r4, [pc, #80]	; (8003fb4 <Error_Handler+0x58>)
  omni_move(0.0, 0.0, 0.0, 0.0);
 8003f64:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8003fb0 <Error_Handler+0x54>
 8003f68:	eef0 1a48 	vmov.f32	s3, s16
 8003f6c:	eeb0 0a41 	vmov.f32	s0, s2
 8003f70:	eef0 0a41 	vmov.f32	s1, s2
 8003f74:	f001 f9e0 	bl	8005338 <omni_move>
  actuator_motor5(0.0, 0.0);
 8003f78:	eef0 0a48 	vmov.f32	s1, s16
 8003f7c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8003fb0 <Error_Handler+0x54>
 8003f80:	f7fd f8a8 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 0);
 8003f84:	2100      	movs	r1, #0
 8003f86:	2001      	movs	r0, #1
 8003f88:	f7fd f8f8 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 8003f8c:	eeb0 0a48 	vmov.f32	s0, s16
 8003f90:	f7fd f8e4 	bl	800115c <actuator_kicker_voltage>
  actuator_dribbler_down();
 8003f94:	f7fd f8d0 	bl	8001138 <actuator_dribbler_down>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8003f98:	4620      	mov	r0, r4
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fa0:	f003 fd36 	bl	8007a10 <HAL_GPIO_WritePin>
    actuator_buzzer(200, 200);
 8003fa4:	21c8      	movs	r1, #200	; 0xc8
 8003fa6:	4608      	mov	r0, r1
 8003fa8:	f7fd f922 	bl	80011f0 <actuator_buzzer>
  while (1) {
 8003fac:	e7da      	b.n	8003f64 <Error_Handler+0x8>
 8003fae:	bf00      	nop
 8003fb0:	00000000 	.word	0x00000000
 8003fb4:	48000400 	.word	0x48000400

08003fb8 <SystemClock_Config>:
{
 8003fb8:	b510      	push	{r4, lr}
 8003fba:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003fbc:	2238      	movs	r2, #56	; 0x38
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	a806      	add	r0, sp, #24
 8003fc2:	f007 fd95 	bl	800baf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8003fcc:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8003fd0:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003fd2:	f003 fd2d 	bl	8007a30 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003fd6:	2001      	movs	r0, #1
 8003fd8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003fdc:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003fde:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003fe2:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003fe4:	2255      	movs	r2, #85	; 0x55
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003fe6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003fe8:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003fec:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003ff0:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003ff4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003ff6:	f003 fd99 	bl	8007b2c <HAL_RCC_OscConfig>
 8003ffa:	b970      	cbnz	r0, 800401a <SystemClock_Config+0x62>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8003ffc:	2104      	movs	r1, #4
 8003ffe:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004000:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004002:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004006:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800400a:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800400e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004010:	f004 f810 	bl	8008034 <HAL_RCC_ClockConfig>
 8004014:	b908      	cbnz	r0, 800401a <SystemClock_Config+0x62>
}
 8004016:	b014      	add	sp, #80	; 0x50
 8004018:	bd10      	pop	{r4, pc}
    Error_Handler();
 800401a:	f7ff ff9f 	bl	8003f5c <Error_Handler>
 800401e:	bf00      	nop

08004020 <main>:
{
 8004020:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004024:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8004026:	f002 f81b 	bl	8006060 <HAL_Init>
  SystemClock_Config();
 800402a:	f7ff ffc5 	bl	8003fb8 <SystemClock_Config>
  MX_GPIO_Init();
 800402e:	f7fd fde5 	bl	8001bfc <MX_GPIO_Init>
  MX_DMA_Init();
 8004032:	f7fd fc85 	bl	8001940 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8004036:	f7fd fcd5 	bl	80019e4 <MX_FDCAN1_Init>
  MX_LPUART1_UART_Init();
 800403a:	f001 fc55 	bl	80058e8 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 800403e:	f001 fca1 	bl	8005984 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8004042:	f001 fce7 	bl	8005a14 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8004046:	f001 fa53 	bl	80054f0 <MX_SPI1_Init>
  MX_TIM5_Init();
 800404a:	f001 fb7d 	bl	8005748 <MX_TIM5_Init>
  MX_TIM7_Init();
 800404e:	f001 fbe9 	bl	8005824 <MX_TIM7_Init>
  MX_ADC5_Init();
 8004052:	f7fd f9d3 	bl	80013fc <MX_ADC5_Init>
  MX_ADC3_Init();
 8004056:	f7fd f979 	bl	800134c <MX_ADC3_Init>
  MX_FDCAN2_Init();
 800405a:	f7fd fce9 	bl	8001a30 <MX_FDCAN2_Init>
  MX_ADC1_Init();
 800405e:	f7fd f91f 	bl	80012a0 <MX_ADC1_Init>
  integ.odom_log[0] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8004062:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004066:	f001 f9e1 	bl	800542c <initRingBuffer>
 800406a:	4cd3      	ldr	r4, [pc, #844]	; (80043b8 <main+0x398>)
  ai_cmd.latency_time_ms = 100;
 800406c:	4ed3      	ldr	r6, [pc, #844]	; (80043bc <main+0x39c>)
  setbuf(stdin, NULL);
 800406e:	4dd4      	ldr	r5, [pc, #848]	; (80043c0 <main+0x3a0>)
  integ.odom_log[0] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8004070:	4603      	mov	r3, r0
 8004072:	6023      	str	r3, [r4, #0]
  integ.odom_log[1] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 8004074:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004078:	f001 f9d8 	bl	800542c <initRingBuffer>
  kick_state = 0;
 800407c:	4bd1      	ldr	r3, [pc, #836]	; (80043c4 <main+0x3a4>)
  integ.odom_log[1] = initRingBuffer(SPEED_LOG_BUF_SIZE);
 800407e:	6060      	str	r0, [r4, #4]
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8004080:	2104      	movs	r1, #4
  kick_state = 0;
 8004082:	2400      	movs	r4, #0
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8004084:	48d0      	ldr	r0, [pc, #832]	; (80043c8 <main+0x3a8>)
  kick_state = 0;
 8004086:	801c      	strh	r4, [r3, #0]
  ai_cmd.latency_time_ms = 100;
 8004088:	2764      	movs	r7, #100	; 0x64
 800408a:	6537      	str	r7, [r6, #80]	; 0x50
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800408c:	f004 fff2 	bl	8009074 <HAL_TIM_PWM_Start>
  actuator_buzzer_frq(1046, 50);  //C5
 8004090:	ed9f 0ace 	vldr	s0, [pc, #824]	; 80043cc <main+0x3ac>
 8004094:	2032      	movs	r0, #50	; 0x32
 8004096:	f7fd f8cf 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 800409a:	ed9f 0acd 	vldr	s0, [pc, #820]	; 80043d0 <main+0x3b0>
 800409e:	2032      	movs	r0, #50	; 0x32
 80040a0:	f7fd f8ca 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1318, 50);  //E5
 80040a4:	ed9f 0acb 	vldr	s0, [pc, #812]	; 80043d4 <main+0x3b4>
 80040a8:	2032      	movs	r0, #50	; 0x32
 80040aa:	f7fd f8c5 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1396, 50);  //F5
 80040ae:	ed9f 0aca 	vldr	s0, [pc, #808]	; 80043d8 <main+0x3b8>
 80040b2:	2032      	movs	r0, #50	; 0x32
 80040b4:	f7fd f8c0 	bl	8001238 <actuator_buzzer_frq>
  setbuf(stdin, NULL);
 80040b8:	682b      	ldr	r3, [r5, #0]
 80040ba:	4621      	mov	r1, r4
 80040bc:	6858      	ldr	r0, [r3, #4]
 80040be:	f007 fb67 	bl	800b790 <setbuf>
  setbuf(stdout, NULL);
 80040c2:	682b      	ldr	r3, [r5, #0]
 80040c4:	4621      	mov	r1, r4
 80040c6:	6898      	ldr	r0, [r3, #8]
 80040c8:	f007 fb62 	bl	800b790 <setbuf>
  setbuf(stderr, NULL);
 80040cc:	682b      	ldr	r3, [r5, #0]
 80040ce:	4621      	mov	r1, r4
 80040d0:	68d8      	ldr	r0, [r3, #12]
 80040d2:	f007 fb5d 	bl	800b790 <setbuf>
  HAL_UART_Init(&hlpuart1);
 80040d6:	48c1      	ldr	r0, [pc, #772]	; (80043dc <main+0x3bc>)
 80040d8:	f006 fc0e 	bl	800a8f8 <HAL_UART_Init>
  HAL_UART_Init(&huart2);
 80040dc:	48c0      	ldr	r0, [pc, #768]	; (80043e0 <main+0x3c0>)
 80040de:	f006 fc0b 	bl	800a8f8 <HAL_UART_Init>
  printf("start\r\n");
 80040e2:	48c0      	ldr	r0, [pc, #768]	; (80043e4 <main+0x3c4>)
 80040e4:	f007 fb4c 	bl	800b780 <puts>
  HAL_UART_Receive_IT(&huart2, &uart2_rx_it_buffer, 1);
 80040e8:	49bf      	ldr	r1, [pc, #764]	; (80043e8 <main+0x3c8>)
 80040ea:	48bd      	ldr	r0, [pc, #756]	; (80043e0 <main+0x3c0>)
 80040ec:	2201      	movs	r2, #1
 80040ee:	f005 fb3b 	bl	8009768 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&hlpuart1, &lpuart1_rx_it_buffer, 1);
 80040f2:	49be      	ldr	r1, [pc, #760]	; (80043ec <main+0x3cc>)
 80040f4:	48b9      	ldr	r0, [pc, #740]	; (80043dc <main+0x3bc>)
 80040f6:	2201      	movs	r2, #1
 80040f8:	f005 fb36 	bl	8009768 <HAL_UART_Receive_IT>
  HAL_ADC_Start_DMA(&hadc5, &adc_sw_data, 1);
 80040fc:	49bc      	ldr	r1, [pc, #752]	; (80043f0 <main+0x3d0>)
 80040fe:	48bd      	ldr	r0, [pc, #756]	; (80043f4 <main+0x3d4>)
 8004100:	2201      	movs	r2, #1
 8004102:	f002 fc19 	bl	8006938 <HAL_ADC_Start_DMA>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8004106:	48bc      	ldr	r0, [pc, #752]	; (80043f8 <main+0x3d8>)
 8004108:	2201      	movs	r2, #1
 800410a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800410e:	f003 fc7f 	bl	8007a10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8004112:	2201      	movs	r2, #1
 8004114:	4611      	mov	r1, r2
 8004116:	48b8      	ldr	r0, [pc, #736]	; (80043f8 <main+0x3d8>)
 8004118:	f003 fc7a 	bl	8007a10 <HAL_GPIO_WritePin>
  ICM20602_init();
 800411c:	f7fd fe0a 	bl	8001d34 <ICM20602_init>
  ICM20602_init();
 8004120:	f7fd fe08 	bl	8001d34 <ICM20602_init>
  ICM20602_IMU_calibration2();
 8004124:	f7fe f950 	bl	80023c8 <ICM20602_IMU_calibration2>
  ICM20602_clearAngle();
 8004128:	f7fd fefa 	bl	8001f20 <ICM20602_clearAngle>
  printf("\n\rcomplete imu init\r\n");
 800412c:	48b3      	ldr	r0, [pc, #716]	; (80043fc <main+0x3dc>)
 800412e:	f007 fb27 	bl	800b780 <puts>
  can1_init_ibis(&hfdcan1);
 8004132:	48b3      	ldr	r0, [pc, #716]	; (8004400 <main+0x3e0>)
 8004134:	f7fd fa94 	bl	8001660 <can1_init_ibis>
  can2_init_ibis(&hfdcan2);
 8004138:	48b2      	ldr	r0, [pc, #712]	; (8004404 <main+0x3e4>)
 800413a:	f7fd fae1 	bl	8001700 <can2_init_ibis>
  printf("\n\rstart can1\r\n");
 800413e:	48b2      	ldr	r0, [pc, #712]	; (8004408 <main+0x3e8>)
 8004140:	f007 fb1e 	bl	800b780 <puts>
  HAL_FDCAN_Start(&hfdcan1);
 8004144:	48ae      	ldr	r0, [pc, #696]	; (8004400 <main+0x3e0>)
 8004146:	f003 f90f 	bl	8007368 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 800414a:	48ad      	ldr	r0, [pc, #692]	; (8004400 <main+0x3e0>)
 800414c:	4622      	mov	r2, r4
 800414e:	2101      	movs	r1, #1
 8004150:	f003 fa12 	bl	8007578 <HAL_FDCAN_ActivateNotification>
 8004154:	2800      	cmp	r0, #0
 8004156:	f040 8127 	bne.w	80043a8 <main+0x388>
  printf("\n\rstart can2\r\n");
 800415a:	4604      	mov	r4, r0
 800415c:	48ab      	ldr	r0, [pc, #684]	; (800440c <main+0x3ec>)
 800415e:	f007 fb0f 	bl	800b780 <puts>
  HAL_FDCAN_Start(&hfdcan2);
 8004162:	48a8      	ldr	r0, [pc, #672]	; (8004404 <main+0x3e4>)
 8004164:	f003 f900 	bl	8007368 <HAL_FDCAN_Start>
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8004168:	4622      	mov	r2, r4
 800416a:	48a6      	ldr	r0, [pc, #664]	; (8004404 <main+0x3e4>)
 800416c:	2101      	movs	r1, #1
 800416e:	f003 fa03 	bl	8007578 <HAL_FDCAN_ActivateNotification>
 8004172:	4604      	mov	r4, r0
 8004174:	2800      	cmp	r0, #0
 8004176:	f040 8117 	bne.w	80043a8 <main+0x388>
  actuator_power_ONOFF(0);
 800417a:	f7fd f815 	bl	80011a8 <actuator_power_ONOFF>
  HAL_Delay(20);
 800417e:	2014      	movs	r0, #20
 8004180:	f001 ff8a 	bl	8006098 <HAL_Delay>
  actuator_motor1(0.0, 0.0);
 8004184:	eddf 0aa2 	vldr	s1, [pc, #648]	; 8004410 <main+0x3f0>
  sys.system_time_ms = 0;
 8004188:	f8df 92b8 	ldr.w	r9, [pc, #696]	; 8004444 <main+0x424>
      if (fabs(debug.true_yaw_speed - debug.true_fb_toral_spin) > 100 && fabs(ai_cmd.target_theta - imu.yaw_angle) > 5) {
 800418c:	ed9f 8aa1 	vldr	s16, [pc, #644]	; 8004414 <main+0x3f4>
          p("TPx %+4.1f TPy %+4.1f TW %+6.1f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1], ai_cmd.target_theta * 180 / M_PI);
 8004190:	eddf 8aa1 	vldr	s17, [pc, #644]	; 8004418 <main+0x3f8>
 8004194:	f8df a2b0 	ldr.w	sl, [pc, #688]	; 8004448 <main+0x428>
 8004198:	4da0      	ldr	r5, [pc, #640]	; (800441c <main+0x3fc>)
 800419a:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 800444c <main+0x42c>
 800419e:	f8df 82b0 	ldr.w	r8, [pc, #688]	; 8004450 <main+0x430>
  actuator_motor1(0.0, 0.0);
 80041a2:	eeb0 0a60 	vmov.f32	s0, s1
 80041a6:	f7fc ff15 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(0.0, 0.0);
 80041aa:	eddf 0a99 	vldr	s1, [pc, #612]	; 8004410 <main+0x3f0>
 80041ae:	eeb0 0a60 	vmov.f32	s0, s1
 80041b2:	f7fc ff2f 	bl	8001014 <actuator_motor2>
  actuator_motor3(0.0, 0.0);
 80041b6:	eddf 0a96 	vldr	s1, [pc, #600]	; 8004410 <main+0x3f0>
 80041ba:	eeb0 0a60 	vmov.f32	s0, s1
 80041be:	f7fc ff49 	bl	8001054 <actuator_motor3>
  actuator_motor4(0.0, 0.0);
 80041c2:	eddf 0a93 	vldr	s1, [pc, #588]	; 8004410 <main+0x3f0>
 80041c6:	eeb0 0a60 	vmov.f32	s0, s1
 80041ca:	f7fc ff63 	bl	8001094 <actuator_motor4>
  actuator_motor5(0.0, 0.0);
 80041ce:	eddf 0a90 	vldr	s1, [pc, #576]	; 8004410 <main+0x3f0>
 80041d2:	eeb0 0a60 	vmov.f32	s0, s1
 80041d6:	f7fc ff7d 	bl	80010d4 <actuator_motor5>
  actuator_kicker(1, 1);
 80041da:	2101      	movs	r1, #1
 80041dc:	4608      	mov	r0, r1
 80041de:	f7fc ffcd 	bl	800117c <actuator_kicker>
  actuator_kicker_voltage(0.0);
 80041e2:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 8004410 <main+0x3f0>
 80041e6:	f7fc ffb9 	bl	800115c <actuator_kicker_voltage>
  actuator_power_param(1, 15.0);  // min voltage
 80041ea:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 80041ee:	2001      	movs	r0, #1
 80041f0:	f7fc ffee 	bl	80011d0 <actuator_power_param>
  actuator_power_param(2, 35.0);  // max voltage
 80041f4:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 8004420 <main+0x400>
 80041f8:	2002      	movs	r0, #2
 80041fa:	f7fc ffe9 	bl	80011d0 <actuator_power_param>
  actuator_power_param(3, 50.0);  // max can_raw.current
 80041fe:	ed9f 0a89 	vldr	s0, [pc, #548]	; 8004424 <main+0x404>
 8004202:	2003      	movs	r0, #3
 8004204:	f7fc ffe4 	bl	80011d0 <actuator_power_param>
  actuator_power_param(4, 90.0);  // max temp(fet)
 8004208:	ed9f 0a87 	vldr	s0, [pc, #540]	; 8004428 <main+0x408>
 800420c:	2004      	movs	r0, #4
 800420e:	f7fc ffdf 	bl	80011d0 <actuator_power_param>
  actuator_power_param(5, 90.0);  // max temp(solenoid)
 8004212:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8004428 <main+0x408>
 8004216:	2005      	movs	r0, #5
 8004218:	f7fc ffda 	bl	80011d0 <actuator_power_param>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 800421c:	4622      	mov	r2, r4
 800421e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004222:	4875      	ldr	r0, [pc, #468]	; (80043f8 <main+0x3d8>)
 8004224:	f003 fbf4 	bl	8007a10 <HAL_GPIO_WritePin>
  actuator_power_ONOFF(1);
 8004228:	2001      	movs	r0, #1
 800422a:	f7fc ffbd 	bl	80011a8 <actuator_power_ONOFF>
  actuator_buzzer_frq(1046, 50);  //C5
 800422e:	ed9f 0a67 	vldr	s0, [pc, #412]	; 80043cc <main+0x3ac>
 8004232:	2032      	movs	r0, #50	; 0x32
 8004234:	f7fd f800 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 8004238:	ed9f 0a65 	vldr	s0, [pc, #404]	; 80043d0 <main+0x3b0>
 800423c:	2032      	movs	r0, #50	; 0x32
 800423e:	f7fc fffb 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1046, 50);  //C5
 8004242:	ed9f 0a62 	vldr	s0, [pc, #392]	; 80043cc <main+0x3ac>
 8004246:	2032      	movs	r0, #50	; 0x32
 8004248:	f7fc fff6 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1174, 50);  //D5
 800424c:	ed9f 0a60 	vldr	s0, [pc, #384]	; 80043d0 <main+0x3b0>
 8004250:	2032      	movs	r0, #50	; 0x32
 8004252:	f7fc fff1 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1318, 50);  //E5
 8004256:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 80043d4 <main+0x3b4>
 800425a:	2032      	movs	r0, #50	; 0x32
 800425c:	f7fc ffec 	bl	8001238 <actuator_buzzer_frq>
  actuator_buzzer_frq(1396, 50);  //F5
 8004260:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 80043d8 <main+0x3b8>
 8004264:	2032      	movs	r0, #50	; 0x32
 8004266:	f7fc ffe7 	bl	8001238 <actuator_buzzer_frq>
  actuator_power_ONOFF(1);
 800426a:	2001      	movs	r0, #1
 800426c:	f7fc ff9c 	bl	80011a8 <actuator_power_ONOFF>
  sys.stop_flag_request_time = 1000;  // !!注意!! TIM7の割り込みがはじまってから1000ms間停止
 8004270:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  HAL_Delay(100);
 8004274:	4638      	mov	r0, r7
  sys.stop_flag_request_time = 1000;  // !!注意!! TIM7の割り込みがはじまってから1000ms間停止
 8004276:	e9c9 4304 	strd	r4, r3, [r9, #16]
  HAL_Delay(100);
 800427a:	f001 ff0d 	bl	8006098 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim7);
 800427e:	486b      	ldr	r0, [pc, #428]	; (800442c <main+0x40c>)
 8004280:	4c6b      	ldr	r4, [pc, #428]	; (8004430 <main+0x410>)
 8004282:	4f6c      	ldr	r7, [pc, #432]	; (8004434 <main+0x414>)
 8004284:	f004 fe1a 	bl	8008ebc <HAL_TIM_Base_Start_IT>
  HAL_Delay(500);
 8004288:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800428c:	f001 ff04 	bl	8006098 <HAL_Delay>
    debug.main_loop_cnt++;
 8004290:	6863      	ldr	r3, [r4, #4]
 8004292:	3301      	adds	r3, #1
 8004294:	6063      	str	r3, [r4, #4]
    if (debug.print_flag) {
 8004296:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800429a:	2b00      	cmp	r3, #0
 800429c:	d0f8      	beq.n	8004290 <main+0x270>
      debug.print_flag = false;
 800429e:	2300      	movs	r3, #0
      printf_buffer[0] = 0;
 80042a0:	703b      	strb	r3, [r7, #0]
      p("\e[0m");
 80042a2:	4865      	ldr	r0, [pc, #404]	; (8004438 <main+0x418>)
      debug.print_flag = false;
 80042a4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
      p("\e[0m");
 80042a8:	f7fe fa2a 	bl	8002700 <p>
      p("yaw=%+6.1f ", imu.yaw_angle);
 80042ac:	f8da 0000 	ldr.w	r0, [sl]
 80042b0:	f7fc f972 	bl	8000598 <__aeabi_f2d>
 80042b4:	4602      	mov	r2, r0
 80042b6:	460b      	mov	r3, r1
 80042b8:	4860      	ldr	r0, [pc, #384]	; (800443c <main+0x41c>)
 80042ba:	f7fe fa21 	bl	8002700 <p>
      if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT) {
 80042be:	edd5 7a11 	vldr	s15, [r5, #68]	; 0x44
 80042c2:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 80042c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        p("\e[33mBatt=%3.1f\e[37m ", can_raw.power_voltage[5]);
 80042ce:	ee17 0a90 	vmov	r0, s15
      if (can_raw.power_voltage[5] < LOW_VOLTAGE_LIMIT) {
 80042d2:	f140 8443 	bpl.w	8004b5c <main+0xb3c>
        p("\e[33mBatt=%3.1f\e[37m ", can_raw.power_voltage[5]);
 80042d6:	f7fc f95f 	bl	8000598 <__aeabi_f2d>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4858      	ldr	r0, [pc, #352]	; (8004440 <main+0x420>)
 80042e0:	f7fe fa0e 	bl	8002700 <p>
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 80042e4:	eddb 7a07 	vldr	s15, [fp, #28]
 80042e8:	ed9b 6a08 	vldr	s12, [fp, #32]
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 80042ec:	edd5 6a03 	vldr	s13, [r5, #12]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 80042f0:	eddb 5a09 	vldr	s11, [fp, #36]	; 0x24
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 80042f4:	ed95 7a02 	vldr	s14, [r5, #8]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 80042f8:	ee77 7a86 	vadd.f32	s15, s15, s12
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 80042fc:	ee37 7a26 	vadd.f32	s14, s14, s13
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004300:	ed9b 6a0a 	vldr	s12, [fp, #40]	; 0x28
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004304:	edd5 6a04 	vldr	s13, [r5, #16]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004308:	ee77 7aa5 	vadd.f32	s15, s15, s11
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 800430c:	ee37 7a26 	vadd.f32	s14, s14, s13
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004310:	ee77 7a86 	vadd.f32	s15, s15, s12
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 8004314:	edd5 6a05 	vldr	s13, [r5, #20]
      debug.out_total_spin = output.motor_voltage[0] + output.motor_voltage[1] + output.motor_voltage[2] + output.motor_voltage[3];
 8004318:	edc4 7a05 	vstr	s15, [r4, #20]
      debug.fb_total_spin = (can_raw.motor_feedback[0] + can_raw.motor_feedback[1] + can_raw.motor_feedback[2] + can_raw.motor_feedback[3]) / 1.5;
 800431c:	ee77 7a26 	vadd.f32	s15, s14, s13
 8004320:	ee17 0a90 	vmov	r0, s15
 8004324:	f7fc f938 	bl	8000598 <__aeabi_f2d>
 8004328:	a321      	add	r3, pc, #132	; (adr r3, 80043b0 <main+0x390>)
 800432a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432e:	f7fc f98b 	bl	8000648 <__aeabi_dmul>
 8004332:	f7fc fc81 	bl	8000c38 <__aeabi_d2f>
 8004336:	61a0      	str	r0, [r4, #24]
      debug.true_yaw_speed = imu.yaw_angle - debug.pre_yaw_angle;
 8004338:	edd4 7a07 	vldr	s15, [r4, #28]
 800433c:	ed9a 7a00 	vldr	s14, [sl]
 8004340:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004344:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
      if (fabs(debug.true_yaw_speed - debug.true_fb_toral_spin) > 100 && fabs(ai_cmd.target_theta - imu.yaw_angle) > 5) {
 8004348:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 800434c:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
 8004350:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004354:	eef0 7ae7 	vabs.f32	s15, s15
 8004358:	eef4 7ac8 	vcmpe.f32	s15, s16
 800435c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004360:	dd0c      	ble.n	800437c <main+0x35c>
 8004362:	edd6 7a00 	vldr	s15, [r6]
 8004366:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800436a:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800436e:	eef0 7ae7 	vabs.f32	s15, s15
 8004372:	eef4 7ae6 	vcmpe.f32	s15, s13
 8004376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437a:	dc02      	bgt.n	8004382 <main+0x362>
        debug.acc_step_down_flag = false;
 800437c:	2300      	movs	r3, #0
 800437e:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
      if (sys.main_mode == MAIN_MODE_ERROR) {
 8004382:	f899 300c 	ldrb.w	r3, [r9, #12]
 8004386:	2b09      	cmp	r3, #9
 8004388:	f000 83f1 	beq.w	8004b6e <main+0xb4e>
      switch (debug.print_idx) {
 800438c:	6823      	ldr	r3, [r4, #0]
 800438e:	2b07      	cmp	r3, #7
 8004390:	f200 8479 	bhi.w	8004c86 <main+0xc66>
 8004394:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004398:	0290033c 	.word	0x0290033c
 800439c:	022f0270 	.word	0x022f0270
 80043a0:	01180186 	.word	0x01180186
 80043a4:	005e00a5 	.word	0x005e00a5
    Error_Handler();
 80043a8:	f7ff fdd8 	bl	8003f5c <Error_Handler>
 80043ac:	f3af 8000 	nop.w
 80043b0:	55555555 	.word	0x55555555
 80043b4:	3fe55555 	.word	0x3fe55555
 80043b8:	200007b8 	.word	0x200007b8
 80043bc:	20000620 	.word	0x20000620
 80043c0:	2000006c 	.word	0x2000006c
 80043c4:	200007f8 	.word	0x200007f8
 80043c8:	20000b84 	.word	0x20000b84
 80043cc:	4482c000 	.word	0x4482c000
 80043d0:	4492c000 	.word	0x4492c000
 80043d4:	44a4c000 	.word	0x44a4c000
 80043d8:	44ae8000 	.word	0x44ae8000
 80043dc:	20000da0 	.word	0x20000da0
 80043e0:	20000e30 	.word	0x20000e30
 80043e4:	0800ee04 	.word	0x0800ee04
 80043e8:	20000b14 	.word	0x20000b14
 80043ec:	200007fa 	.word	0x200007fa
 80043f0:	2000061c 	.word	0x2000061c
 80043f4:	200002e8 	.word	0x200002e8
 80043f8:	48000800 	.word	0x48000800
 80043fc:	0800ee0c 	.word	0x0800ee0c
 8004400:	2000049c 	.word	0x2000049c
 8004404:	20000500 	.word	0x20000500
 8004408:	0800ee24 	.word	0x0800ee24
 800440c:	0800ee34 	.word	0x0800ee34
 8004410:	00000000 	.word	0x00000000
 8004414:	42c80000 	.word	0x42c80000
 8004418:	43340000 	.word	0x43340000
 800441c:	20000680 	.word	0x20000680
 8004420:	420c0000 	.word	0x420c0000
 8004424:	42480000 	.word	0x42480000
 8004428:	42b40000 	.word	0x42b40000
 800442c:	20000bd0 	.word	0x20000bd0
 8004430:	2000075c 	.word	0x2000075c
 8004434:	200008e4 	.word	0x200008e4
 8004438:	0800ee44 	.word	0x0800ee44
 800443c:	0800ee4c 	.word	0x0800ee4c
 8004440:	0800ee58 	.word	0x0800ee58
 8004444:	20000adc 	.word	0x20000adc
 8004448:	200007a4 	.word	0x200007a4
 800444c:	200008b4 	.word	0x200008b4
 8004450:	20000834 	.word	0x20000834
          p("LATENCY ");
 8004454:	4880      	ldr	r0, [pc, #512]	; (8004658 <main+0x638>)
 8004456:	f7fe f953 	bl	8002700 <p>
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(adc_sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 800445a:	4b80      	ldr	r3, [pc, #512]	; (800465c <main+0x63c>)
 800445c:	8818      	ldrh	r0, [r3, #0]
 800445e:	f001 fd4f 	bl	8005f00 <decode_SW>
 8004462:	f894 3033 	ldrb.w	r3, [r4, #51]	; 0x33
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 8004466:	edda 0a02 	vldr	s1, [sl, #8]
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(adc_sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 800446a:	b2da      	uxtb	r2, r3
 800446c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800446e:	ed94 9a0e 	vldr	s18, [r4, #56]	; 0x38
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 8004472:	ed94 0a0e 	vldr	s0, [r4, #56]	; 0x38
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(adc_sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 8004476:	920b      	str	r2, [sp, #44]	; 0x2c
 8004478:	9308      	str	r3, [sp, #32]
 800447a:	ee09 0a90 	vmov	s19, r0
            getAngleDiff(debug.rotation_target_theta, imu.yaw_angle_rad));
 800447e:	f001 fc67 	bl	8005d50 <getAngleDiff>
 8004482:	ee10 0a10 	vmov	r0, s0
          p("SW0x%4x EN%d cnt %4d target %+5.2f diff %+5.2f", decode_SW(adc_sw_data), debug.latency_check_mode, debug.latency_check_mode_cnt, debug.rotation_target_theta,
 8004486:	f7fc f887 	bl	8000598 <__aeabi_f2d>
 800448a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800448e:	ee19 0a10 	vmov	r0, s18
 8004492:	f7fc f881 	bl	8000598 <__aeabi_f2d>
 8004496:	9b08      	ldr	r3, [sp, #32]
 8004498:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800449a:	e9cd 0100 	strd	r0, r1, [sp]
 800449e:	ee19 1a90 	vmov	r1, s19
 80044a2:	486f      	ldr	r0, [pc, #444]	; (8004660 <main+0x640>)
 80044a4:	f7fe f92c 	bl	8002700 <p>
      if (debug.main_loop_cnt < 100000) {
 80044a8:	6862      	ldr	r2, [r4, #4]
 80044aa:	4b6e      	ldr	r3, [pc, #440]	; (8004664 <main+0x644>)
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d803      	bhi.n	80044b8 <main+0x498>
        p("loop %6d", debug.main_loop_cnt);
 80044b0:	6861      	ldr	r1, [r4, #4]
 80044b2:	486d      	ldr	r0, [pc, #436]	; (8004668 <main+0x648>)
 80044b4:	f7fe f924 	bl	8002700 <p>
      p("\n");
 80044b8:	486c      	ldr	r0, [pc, #432]	; (800466c <main+0x64c>)
 80044ba:	f7fe f921 	bl	8002700 <p>
      HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t *)printf_buffer, strlen(printf_buffer));
 80044be:	4638      	mov	r0, r7
 80044c0:	f7fb fefe 	bl	80002c0 <strlen>
 80044c4:	4639      	mov	r1, r7
 80044c6:	b282      	uxth	r2, r0
 80044c8:	4869      	ldr	r0, [pc, #420]	; (8004670 <main+0x650>)
 80044ca:	f005 fa19 	bl	8009900 <HAL_UART_Transmit_DMA>
      debug.true_fb_toral_spin = 0;
 80044ce:	2300      	movs	r3, #0
      debug.main_loop_cnt = 0;
 80044d0:	2200      	movs	r2, #0
      debug.pre_yaw_angle = imu.yaw_angle;
 80044d2:	f8da 1000 	ldr.w	r1, [sl]
      debug.main_loop_cnt = 0;
 80044d6:	6062      	str	r2, [r4, #4]
      debug.pre_yaw_angle = imu.yaw_angle;
 80044d8:	61e1      	str	r1, [r4, #28]
      debug.true_cycle_cnt = 0;
 80044da:	60a2      	str	r2, [r4, #8]
      debug.true_fb_toral_spin = 0;
 80044dc:	6263      	str	r3, [r4, #36]	; 0x24
      debug.true_out_total_spi = 0;
 80044de:	6223      	str	r3, [r4, #32]
 80044e0:	e6d6      	b.n	8004290 <main+0x270>
          p("CMD-ALL ");
 80044e2:	4864      	ldr	r0, [pc, #400]	; (8004674 <main+0x654>)
 80044e4:	f7fe f90c 	bl	8002700 <p>
          p("AIcmd Vx %+4.1f Vy %+4.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1]);
 80044e8:	6970      	ldr	r0, [r6, #20]
 80044ea:	f7fc f855 	bl	8000598 <__aeabi_f2d>
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	69b0      	ldr	r0, [r6, #24]
 80044f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80044f8:	f7fc f84e 	bl	8000598 <__aeabi_f2d>
 80044fc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004500:	e9cd 0100 	strd	r0, r1, [sp]
 8004504:	485c      	ldr	r0, [pc, #368]	; (8004678 <main+0x658>)
 8004506:	f7fe f8fb 	bl	8002700 <p>
          p("TPx %+4.1f TPy %+4.1f TW %+6.1f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1], ai_cmd.target_theta * 180 / M_PI);
 800450a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 800450c:	f7fc f844 	bl	8000598 <__aeabi_f2d>
 8004510:	edd6 7a00 	vldr	s15, [r6]
 8004514:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004518:	ec41 0b19 	vmov	d9, r0, r1
 800451c:	ee17 0a90 	vmov	r0, s15
 8004520:	f7fc f83a 	bl	8000598 <__aeabi_f2d>
 8004524:	a34a      	add	r3, pc, #296	; (adr r3, 8004650 <main+0x630>)
 8004526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452a:	f7fc f88d 	bl	8000648 <__aeabi_dmul>
 800452e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004532:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004534:	f7fc f830 	bl	8000598 <__aeabi_f2d>
 8004538:	ec53 2b19 	vmov	r2, r3, d9
 800453c:	e9cd 0100 	strd	r0, r1, [sp]
 8004540:	484e      	ldr	r0, [pc, #312]	; (800467c <main+0x65c>)
 8004542:	f7fe f8dd 	bl	8002700 <p>
          p("Vision Gbrl-robot X %+6.2f Y %+6.2f Theta %+6.1f ", ai_cmd.global_robot_position[0], ai_cmd.global_robot_position[1], ai_cmd.global_vision_theta);
 8004546:	69f0      	ldr	r0, [r6, #28]
 8004548:	f7fc f826 	bl	8000598 <__aeabi_f2d>
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	6870      	ldr	r0, [r6, #4]
 8004552:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004556:	f7fc f81f 	bl	8000598 <__aeabi_f2d>
 800455a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800455e:	6a30      	ldr	r0, [r6, #32]
 8004560:	f7fc f81a 	bl	8000598 <__aeabi_f2d>
 8004564:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004568:	e9cd 0100 	strd	r0, r1, [sp]
 800456c:	4844      	ldr	r0, [pc, #272]	; (8004680 <main+0x660>)
 800456e:	f7fe f8c7 	bl	8002700 <p>
          p("Gbrl-ball X %+6.2f Y %+6.2f ", ai_cmd.global_ball_position[0], ai_cmd.global_ball_position[1]);
 8004572:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004574:	f7fc f810 	bl	8000598 <__aeabi_f2d>
 8004578:	4602      	mov	r2, r0
 800457a:	460b      	mov	r3, r1
 800457c:	6b30      	ldr	r0, [r6, #48]	; 0x30
 800457e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004582:	f7fc f809 	bl	8000598 <__aeabi_f2d>
 8004586:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800458a:	e9cd 0100 	strd	r0, r1, [sp]
 800458e:	483d      	ldr	r0, [pc, #244]	; (8004684 <main+0x664>)
 8004590:	f7fe f8b6 	bl	8002700 <p>
          p("lost %d stop %d kic %3.2f chp %d dri %3.2f kpr %d lcl %d ", ai_cmd.vision_lost_flag, ai_cmd.stop_request_flag, ai_cmd.kick_power, ai_cmd.chip_en, ai_cmd.drible_power,
 8004594:	f896 3049 	ldrb.w	r3, [r6, #73]	; 0x49
 8004598:	9307      	str	r3, [sp, #28]
 800459a:	68b0      	ldr	r0, [r6, #8]
 800459c:	f896 304a 	ldrb.w	r3, [r6, #74]	; 0x4a
 80045a0:	9306      	str	r3, [sp, #24]
 80045a2:	f7fb fff9 	bl	8000598 <__aeabi_f2d>
 80045a6:	7c33      	ldrb	r3, [r6, #16]
 80045a8:	9302      	str	r3, [sp, #8]
 80045aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80045ae:	68f0      	ldr	r0, [r6, #12]
 80045b0:	f7fb fff2 	bl	8000598 <__aeabi_f2d>
 80045b4:	f896 204b 	ldrb.w	r2, [r6, #75]	; 0x4b
 80045b8:	e9cd 0100 	strd	r0, r1, [sp]
 80045bc:	f896 1048 	ldrb.w	r1, [r6, #72]	; 0x48
 80045c0:	4831      	ldr	r0, [pc, #196]	; (8004688 <main+0x668>)
 80045c2:	f7fe f89d 	bl	8002700 <p>
          break;
 80045c6:	e76f      	b.n	80044a8 <main+0x488>
          p("ODOM ");
 80045c8:	4830      	ldr	r0, [pc, #192]	; (800468c <main+0x66c>)
          p("omni X %+8.2f Y %+8.2f ", omni.odom[0] * 1000, omni.odom[1] * 1000);
 80045ca:	ed9f 9a31 	vldr	s18, [pc, #196]	; 8004690 <main+0x670>
          p("ODOM ");
 80045ce:	f7fe f897 	bl	8002700 <p>
          p("ENC angle %+4.1f %+4.1f %+4.1f %+4.1f ", motor.enc_angle[0], motor.enc_angle[1], motor.enc_angle[2], motor.enc_angle[3]);
 80045d2:	4b30      	ldr	r3, [pc, #192]	; (8004694 <main+0x674>)
 80045d4:	6818      	ldr	r0, [r3, #0]
 80045d6:	f7fb ffdf 	bl	8000598 <__aeabi_f2d>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80045e2:	4b2c      	ldr	r3, [pc, #176]	; (8004694 <main+0x674>)
 80045e4:	68d8      	ldr	r0, [r3, #12]
 80045e6:	f7fb ffd7 	bl	8000598 <__aeabi_f2d>
 80045ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80045ee:	4b29      	ldr	r3, [pc, #164]	; (8004694 <main+0x674>)
 80045f0:	6898      	ldr	r0, [r3, #8]
 80045f2:	f7fb ffd1 	bl	8000598 <__aeabi_f2d>
 80045f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045fa:	4b26      	ldr	r3, [pc, #152]	; (8004694 <main+0x674>)
 80045fc:	6858      	ldr	r0, [r3, #4]
 80045fe:	f7fb ffcb 	bl	8000598 <__aeabi_f2d>
 8004602:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004606:	e9cd 0100 	strd	r0, r1, [sp]
 800460a:	4823      	ldr	r0, [pc, #140]	; (8004698 <main+0x678>)
 800460c:	f7fe f878 	bl	8002700 <p>
          p("omni X %+8.2f Y %+8.2f ", omni.odom[0] * 1000, omni.odom[1] * 1000);
 8004610:	4b22      	ldr	r3, [pc, #136]	; (800469c <main+0x67c>)
 8004612:	edd3 7a06 	vldr	s15, [r3, #24]
 8004616:	ee67 7a89 	vmul.f32	s15, s15, s18
 800461a:	ee17 0a90 	vmov	r0, s15
 800461e:	f7fb ffbb 	bl	8000598 <__aeabi_f2d>
 8004622:	4b1e      	ldr	r3, [pc, #120]	; (800469c <main+0x67c>)
 8004624:	edd3 7a07 	vldr	s15, [r3, #28]
 8004628:	ee67 7a89 	vmul.f32	s15, s15, s18
 800462c:	4602      	mov	r2, r0
 800462e:	460b      	mov	r3, r1
 8004630:	ee17 0a90 	vmov	r0, s15
 8004634:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004638:	f7fb ffae 	bl	8000598 <__aeabi_f2d>
 800463c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004640:	e9cd 0100 	strd	r0, r1, [sp]
 8004644:	4816      	ldr	r0, [pc, #88]	; (80046a0 <main+0x680>)
 8004646:	f7fe f85b 	bl	8002700 <p>
          break;
 800464a:	e72d      	b.n	80044a8 <main+0x488>
 800464c:	f3af 8000 	nop.w
 8004650:	6dc9c883 	.word	0x6dc9c883
 8004654:	3fd45f30 	.word	0x3fd45f30
 8004658:	0800f384 	.word	0x0800f384
 800465c:	2000061c 	.word	0x2000061c
 8004660:	0800f390 	.word	0x0800f390
 8004664:	0001869f 	.word	0x0001869f
 8004668:	0800f3c0 	.word	0x0800f3c0
 800466c:	0800f3cc 	.word	0x0800f3cc
 8004670:	20000da0 	.word	0x20000da0
 8004674:	0800f2a8 	.word	0x0800f2a8
 8004678:	0800f2b4 	.word	0x0800f2b4
 800467c:	0800f2d0 	.word	0x0800f2d0
 8004680:	0800f2f4 	.word	0x0800f2f4
 8004684:	0800f328 	.word	0x0800f328
 8004688:	0800f348 	.word	0x0800f348
 800468c:	0800f260 	.word	0x0800f260
 8004690:	447a0000 	.word	0x447a0000
 8004694:	200007fc 	.word	0x200007fc
 8004698:	0800f268 	.word	0x0800f268
 800469c:	20000874 	.word	0x20000874
 80046a0:	0800f290 	.word	0x0800f290
          p("MOUSE ");
 80046a4:	48c0      	ldr	r0, [pc, #768]	; (80049a8 <main+0x988>)
          p("raw_odom X %+8.3f Y %+8.3f ", -mouse.raw_odom[0] * 1000, -mouse.raw_odom[1] * 1000);
 80046a6:	ed9f 9ac1 	vldr	s18, [pc, #772]	; 80049ac <main+0x98c>
          p("Error X %+8.2f Y %+8.2f ", (omni.odom[0] + mouse.odom[0]) * 1000, (omni.odom[1] + mouse.odom[1]) * 1000);
 80046aa:	eddf 9ac1 	vldr	s19, [pc, #772]	; 80049b0 <main+0x990>
          p("MOUSE ");
 80046ae:	f7fe f827 	bl	8002700 <p>
          p("raw_odom X %+8.3f Y %+8.3f ", -mouse.raw_odom[0] * 1000, -mouse.raw_odom[1] * 1000);
 80046b2:	edd8 7a02 	vldr	s15, [r8, #8]
 80046b6:	ee67 7a89 	vmul.f32	s15, s15, s18
 80046ba:	ee17 0a90 	vmov	r0, s15
 80046be:	f7fb ff6b 	bl	8000598 <__aeabi_f2d>
 80046c2:	edd8 7a03 	vldr	s15, [r8, #12]
 80046c6:	ee67 7a89 	vmul.f32	s15, s15, s18
 80046ca:	4602      	mov	r2, r0
 80046cc:	460b      	mov	r3, r1
 80046ce:	ee17 0a90 	vmov	r0, s15
 80046d2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80046d6:	f7fb ff5f 	bl	8000598 <__aeabi_f2d>
 80046da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046de:	e9cd 0100 	strd	r0, r1, [sp]
 80046e2:	48b4      	ldr	r0, [pc, #720]	; (80049b4 <main+0x994>)
 80046e4:	f7fe f80c 	bl	8002700 <p>
          p("mouse floor X %+8.3f Y %+8.3f ", -mouse.floor_odom[0] * 1000, -mouse.floor_odom[1] * 1000);
 80046e8:	edd8 7a04 	vldr	s15, [r8, #16]
 80046ec:	ee67 7a89 	vmul.f32	s15, s15, s18
 80046f0:	ee17 0a90 	vmov	r0, s15
 80046f4:	f7fb ff50 	bl	8000598 <__aeabi_f2d>
 80046f8:	edd8 7a05 	vldr	s15, [r8, #20]
 80046fc:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004700:	4602      	mov	r2, r0
 8004702:	460b      	mov	r3, r1
 8004704:	ee17 0a90 	vmov	r0, s15
 8004708:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800470c:	f7fb ff44 	bl	8000598 <__aeabi_f2d>
 8004710:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004714:	e9cd 0100 	strd	r0, r1, [sp]
 8004718:	48a7      	ldr	r0, [pc, #668]	; (80049b8 <main+0x998>)
 800471a:	f7fd fff1 	bl	8002700 <p>
          p("mouse X %+8.2f Y %+8.2f ", -mouse.odom[0] * 1000, -mouse.odom[1] * 1000);
 800471e:	edd8 7a06 	vldr	s15, [r8, #24]
 8004722:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004726:	ee17 0a90 	vmov	r0, s15
 800472a:	f7fb ff35 	bl	8000598 <__aeabi_f2d>
 800472e:	edd8 7a07 	vldr	s15, [r8, #28]
 8004732:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	ee17 0a90 	vmov	r0, s15
 800473e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004742:	f7fb ff29 	bl	8000598 <__aeabi_f2d>
 8004746:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800474a:	e9cd 0100 	strd	r0, r1, [sp]
 800474e:	489b      	ldr	r0, [pc, #620]	; (80049bc <main+0x99c>)
 8004750:	f7fd ffd6 	bl	8002700 <p>
          p("Error X %+8.2f Y %+8.2f ", (omni.odom[0] + mouse.odom[0]) * 1000, (omni.odom[1] + mouse.odom[1]) * 1000);
 8004754:	4b9a      	ldr	r3, [pc, #616]	; (80049c0 <main+0x9a0>)
 8004756:	ed98 7a06 	vldr	s14, [r8, #24]
 800475a:	edd3 7a06 	vldr	s15, [r3, #24]
 800475e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004762:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8004766:	ee17 0a90 	vmov	r0, s15
 800476a:	f7fb ff15 	bl	8000598 <__aeabi_f2d>
 800476e:	4b94      	ldr	r3, [pc, #592]	; (80049c0 <main+0x9a0>)
 8004770:	ed98 7a07 	vldr	s14, [r8, #28]
 8004774:	edd3 7a07 	vldr	s15, [r3, #28]
 8004778:	ee77 7a87 	vadd.f32	s15, s15, s14
 800477c:	4602      	mov	r2, r0
 800477e:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8004782:	460b      	mov	r3, r1
 8004784:	ee17 0a90 	vmov	r0, s15
 8004788:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800478c:	f7fb ff04 	bl	8000598 <__aeabi_f2d>
 8004790:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004794:	e9cd 0100 	strd	r0, r1, [sp]
 8004798:	488a      	ldr	r0, [pc, #552]	; (80049c4 <main+0x9a4>)
 800479a:	f7fd ffb1 	bl	8002700 <p>
          p("diff X %+8.2f Y %+8.2f ", mouse.raw_diff[0] * 1000, mouse.raw_diff[1] * 1000);
 800479e:	edd8 7a09 	vldr	s15, [r8, #36]	; 0x24
 80047a2:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80047a6:	ee17 0a90 	vmov	r0, s15
 80047aa:	f7fb fef5 	bl	8000598 <__aeabi_f2d>
 80047ae:	edd8 7a0a 	vldr	s15, [r8, #40]	; 0x28
 80047b2:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80047b6:	4602      	mov	r2, r0
 80047b8:	460b      	mov	r3, r1
 80047ba:	ee17 0a90 	vmov	r0, s15
 80047be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80047c2:	f7fb fee9 	bl	8000598 <__aeabi_f2d>
 80047c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80047ca:	e9cd 0100 	strd	r0, r1, [sp]
 80047ce:	487e      	ldr	r0, [pc, #504]	; (80049c8 <main+0x9a8>)
 80047d0:	f7fd ff96 	bl	8002700 <p>
          p("mouseRaw X %+8.1f Y %+8.1f ", mouse.raw[0], mouse.raw[1]);
 80047d4:	f9b8 2022 	ldrsh.w	r2, [r8, #34]	; 0x22
 80047d8:	f9b8 1020 	ldrsh.w	r1, [r8, #32]
 80047dc:	487b      	ldr	r0, [pc, #492]	; (80049cc <main+0x9ac>)
 80047de:	f7fd ff8f 	bl	8002700 <p>
          p("raw X %+4d Y %+4d Q %6d", mouse.raw[0], mouse.raw[1], mouse.quality);
 80047e2:	f8b8 302c 	ldrh.w	r3, [r8, #44]	; 0x2c
 80047e6:	f9b8 2022 	ldrsh.w	r2, [r8, #34]	; 0x22
 80047ea:	f9b8 1020 	ldrsh.w	r1, [r8, #32]
 80047ee:	4878      	ldr	r0, [pc, #480]	; (80049d0 <main+0x9b0>)
 80047f0:	f7fd ff86 	bl	8002700 <p>
          break;
 80047f4:	e658      	b.n	80044a8 <main+0x488>
          p("KICKER ");
 80047f6:	4877      	ldr	r0, [pc, #476]	; (80049d4 <main+0x9b4>)
 80047f8:	f7fd ff82 	bl	8002700 <p>
          p("Batt(Pw) %3.1f Cap=%3.0f BattC %+6.1f Batt(Sub) %3.1f / ", can_raw.power_voltage[5], can_raw.power_voltage[6], can_raw.current[4], can_raw.power_voltage[4]);
 80047fc:	6c68      	ldr	r0, [r5, #68]	; 0x44
 80047fe:	f7fb fecb 	bl	8000598 <__aeabi_f2d>
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8004808:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800480c:	f7fb fec4 	bl	8000598 <__aeabi_f2d>
 8004810:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004814:	6fa8      	ldr	r0, [r5, #120]	; 0x78
 8004816:	f7fb febf 	bl	8000598 <__aeabi_f2d>
 800481a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800481e:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 8004820:	f7fb feba 	bl	8000598 <__aeabi_f2d>
 8004824:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004828:	e9cd 0100 	strd	r0, r1, [sp]
 800482c:	486a      	ldr	r0, [pc, #424]	; (80049d8 <main+0x9b8>)
 800482e:	f7fd ff67 	bl	8002700 <p>
          p("FET=%5.1f L1=%5.1f L2=%5.1f / ", can_raw.temperature[4], can_raw.temperature[5], can_raw.temperature[6]);
 8004832:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 8004834:	f7fb feb0 	bl	8000598 <__aeabi_f2d>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	6e68      	ldr	r0, [r5, #100]	; 0x64
 800483e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004842:	f7fb fea9 	bl	8000598 <__aeabi_f2d>
 8004846:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800484a:	6e28      	ldr	r0, [r5, #96]	; 0x60
 800484c:	f7fb fea4 	bl	8000598 <__aeabi_f2d>
 8004850:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004854:	e9cd 0100 	strd	r0, r1, [sp]
 8004858:	4860      	ldr	r0, [pc, #384]	; (80049dc <main+0x9bc>)
 800485a:	f7fd ff51 	bl	8002700 <p>
          p("ball_sensor %d %d / ESC Spd %+5.0f ", can_raw.ball_detection[0], can_raw.ball_detection[1], can_raw.motor_feedback_velocity[4]);
 800485e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8004860:	f7fb fe9a 	bl	8000598 <__aeabi_f2d>
 8004864:	e9cd 0100 	strd	r0, r1, [sp]
 8004868:	485d      	ldr	r0, [pc, #372]	; (80049e0 <main+0x9c0>)
 800486a:	f895 207d 	ldrb.w	r2, [r5, #125]	; 0x7d
 800486e:	f895 107c 	ldrb.w	r1, [r5, #124]	; 0x7c
 8004872:	f7fd ff45 	bl	8002700 <p>
          break;
 8004876:	e617      	b.n	80044a8 <main+0x488>
          p("DRIBBLER ");
 8004878:	485a      	ldr	r0, [pc, #360]	; (80049e4 <main+0x9c4>)
 800487a:	f7fd ff41 	bl	8002700 <p>
          p("Batt(Sub) %3.1f / ", can_raw.power_voltage[4]);
 800487e:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8004880:	f7fb fe8a 	bl	8000598 <__aeabi_f2d>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4857      	ldr	r0, [pc, #348]	; (80049e8 <main+0x9c8>)
 800488a:	f7fd ff39 	bl	8002700 <p>
          p("ball_sensor %d %d / ESC Spd %+5.0f / ", can_raw.ball_detection[0], can_raw.ball_detection[1], can_raw.motor_feedback_velocity[4]);
 800488e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8004890:	f7fb fe82 	bl	8000598 <__aeabi_f2d>
 8004894:	e9cd 0100 	strd	r0, r1, [sp]
 8004898:	4854      	ldr	r0, [pc, #336]	; (80049ec <main+0x9cc>)
 800489a:	f895 207d 	ldrb.w	r2, [r5, #125]	; 0x7d
 800489e:	f895 107c 	ldrb.w	r1, [r5, #124]	; 0x7c
 80048a2:	f7fd ff2d 	bl	8002700 <p>
          p("local_vision x=%3d y=%3d radius=%3d FPS=%3d ", ai_cmd.ball_local_x, ai_cmd.ball_local_y, ai_cmd.ball_local_radius, ai_cmd.ball_local_FPS);
 80048a6:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80048a8:	9300      	str	r3, [sp, #0]
 80048aa:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 80048ac:	4850      	ldr	r0, [pc, #320]	; (80049f0 <main+0x9d0>)
 80048ae:	e9d6 230f 	ldrd	r2, r3, [r6, #60]	; 0x3c
 80048b2:	f7fd ff25 	bl	8002700 <p>
          break;
 80048b6:	e5f7      	b.n	80044a8 <main+0x488>
          p("MOTOR ");
 80048b8:	484e      	ldr	r0, [pc, #312]	; (80049f4 <main+0x9d4>)
 80048ba:	f7fd ff21 	bl	8002700 <p>
          p("SW %2d ", decode_SW(adc_sw_data));
 80048be:	4b4e      	ldr	r3, [pc, #312]	; (80049f8 <main+0x9d8>)
 80048c0:	8818      	ldrh	r0, [r3, #0]
 80048c2:	f001 fb1d 	bl	8005f00 <decode_SW>
 80048c6:	4601      	mov	r1, r0
 80048c8:	484c      	ldr	r0, [pc, #304]	; (80049fc <main+0x9dc>)
 80048ca:	f7fd ff19 	bl	8002700 <p>
          p("Spd M0=%+6.1f M1=%+6.1f M2=%+6.1f M3=%+6.1f / ", can_raw.motor_feedback[0], can_raw.motor_feedback[1], can_raw.motor_feedback[2], can_raw.motor_feedback[3]);
 80048ce:	68a8      	ldr	r0, [r5, #8]
 80048d0:	f7fb fe62 	bl	8000598 <__aeabi_f2d>
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	6968      	ldr	r0, [r5, #20]
 80048da:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80048de:	f7fb fe5b 	bl	8000598 <__aeabi_f2d>
 80048e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048e6:	6928      	ldr	r0, [r5, #16]
 80048e8:	f7fb fe56 	bl	8000598 <__aeabi_f2d>
 80048ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048f0:	68e8      	ldr	r0, [r5, #12]
 80048f2:	f7fb fe51 	bl	8000598 <__aeabi_f2d>
 80048f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80048fa:	e9cd 0100 	strd	r0, r1, [sp]
 80048fe:	4840      	ldr	r0, [pc, #256]	; (8004a00 <main+0x9e0>)
 8004900:	f7fd fefe 	bl	8002700 <p>
          p("Pw v0=%5.1f v1=%5.1f v2=%5.1f v3=%5.1f / ", can_raw.power_voltage[0], can_raw.power_voltage[1], can_raw.power_voltage[2], can_raw.power_voltage[3]);
 8004904:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8004906:	f7fb fe47 	bl	8000598 <__aeabi_f2d>
 800490a:	4602      	mov	r2, r0
 800490c:	460b      	mov	r3, r1
 800490e:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 8004910:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004914:	f7fb fe40 	bl	8000598 <__aeabi_f2d>
 8004918:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800491c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 800491e:	f7fb fe3b 	bl	8000598 <__aeabi_f2d>
 8004922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004926:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8004928:	f7fb fe36 	bl	8000598 <__aeabi_f2d>
 800492c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004930:	e9cd 0100 	strd	r0, r1, [sp]
 8004934:	4833      	ldr	r0, [pc, #204]	; (8004a04 <main+0x9e4>)
 8004936:	f7fd fee3 	bl	8002700 <p>
          p("Im i0=%+5.1f i1=%+5.1f i2=%+5.1f i3=%+5.1f / ", can_raw.current[0], can_raw.current[1], can_raw.current[2], can_raw.current[3]);
 800493a:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 800493c:	f7fb fe2c 	bl	8000598 <__aeabi_f2d>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	6f68      	ldr	r0, [r5, #116]	; 0x74
 8004946:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800494a:	f7fb fe25 	bl	8000598 <__aeabi_f2d>
 800494e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004952:	6f28      	ldr	r0, [r5, #112]	; 0x70
 8004954:	f7fb fe20 	bl	8000598 <__aeabi_f2d>
 8004958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800495c:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 800495e:	f7fb fe1b 	bl	8000598 <__aeabi_f2d>
 8004962:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004966:	e9cd 0100 	strd	r0, r1, [sp]
 800496a:	4827      	ldr	r0, [pc, #156]	; (8004a08 <main+0x9e8>)
 800496c:	f7fd fec8 	bl	8002700 <p>
          p("Temp m0=%3.0f m1=%3.0f m2=%3.0f m3=%3.0f ", can_raw.temperature[0], can_raw.temperature[1], can_raw.temperature[2], can_raw.temperature[3]);
 8004970:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8004972:	f7fb fe11 	bl	8000598 <__aeabi_f2d>
 8004976:	4602      	mov	r2, r0
 8004978:	460b      	mov	r3, r1
 800497a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800497c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004980:	f7fb fe0a 	bl	8000598 <__aeabi_f2d>
 8004984:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004988:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800498a:	f7fb fe05 	bl	8000598 <__aeabi_f2d>
 800498e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004992:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8004994:	f7fb fe00 	bl	8000598 <__aeabi_f2d>
 8004998:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800499c:	e9cd 0100 	strd	r0, r1, [sp]
 80049a0:	481a      	ldr	r0, [pc, #104]	; (8004a0c <main+0x9ec>)
 80049a2:	f7fd fead 	bl	8002700 <p>
          break;
 80049a6:	e57f      	b.n	80044a8 <main+0x488>
 80049a8:	0800f198 	.word	0x0800f198
 80049ac:	c47a0000 	.word	0xc47a0000
 80049b0:	447a0000 	.word	0x447a0000
 80049b4:	0800f1a0 	.word	0x0800f1a0
 80049b8:	0800f1bc 	.word	0x0800f1bc
 80049bc:	0800f1dc 	.word	0x0800f1dc
 80049c0:	20000874 	.word	0x20000874
 80049c4:	0800f1f8 	.word	0x0800f1f8
 80049c8:	0800f214 	.word	0x0800f214
 80049cc:	0800f22c 	.word	0x0800f22c
 80049d0:	0800f248 	.word	0x0800f248
 80049d4:	0800f110 	.word	0x0800f110
 80049d8:	0800f118 	.word	0x0800f118
 80049dc:	0800f154 	.word	0x0800f154
 80049e0:	0800f174 	.word	0x0800f174
 80049e4:	0800f098 	.word	0x0800f098
 80049e8:	0800f0a4 	.word	0x0800f0a4
 80049ec:	0800f0b8 	.word	0x0800f0b8
 80049f0:	0800f0e0 	.word	0x0800f0e0
 80049f4:	0800efd0 	.word	0x0800efd0
 80049f8:	2000061c 	.word	0x2000061c
 80049fc:	0800efd8 	.word	0x0800efd8
 8004a00:	0800efe0 	.word	0x0800efe0
 8004a04:	0800f010 	.word	0x0800f010
 8004a08:	0800f03c 	.word	0x0800f03c
 8004a0c:	0800f06c 	.word	0x0800f06c
          p("CMD ");
 8004a10:	48a3      	ldr	r0, [pc, #652]	; (8004ca0 <main+0xc80>)
 8004a12:	f7fd fe75 	bl	8002700 <p>
          if (connection.connected_ai) {
 8004a16:	4ba3      	ldr	r3, [pc, #652]	; (8004ca4 <main+0xc84>)
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f040 80c1 	bne.w	8004ba2 <main+0xb82>
          } else if (connection.connected_cm4) {
 8004a20:	4aa0      	ldr	r2, [pc, #640]	; (8004ca4 <main+0xc84>)
 8004a22:	7853      	ldrb	r3, [r2, #1]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f000 80b0 	beq.w	8004b8a <main+0xb6a>
            p("\e[33m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004a2a:	6850      	ldr	r0, [r2, #4]
 8004a2c:	f7fb fdb4 	bl	8000598 <__aeabi_f2d>
 8004a30:	460b      	mov	r3, r1
 8004a32:	499c      	ldr	r1, [pc, #624]	; (8004ca4 <main+0xc84>)
 8004a34:	4602      	mov	r2, r0
 8004a36:	78c9      	ldrb	r1, [r1, #3]
 8004a38:	489b      	ldr	r0, [pc, #620]	; (8004ca8 <main+0xc88>)
 8004a3a:	f7fd fe61 	bl	8002700 <p>
          p("AIcmd Vx %+4.1f Vy %+4.1f Tw %+6.1f ", ai_cmd.local_target_speed[0], ai_cmd.local_target_speed[1], ai_cmd.target_theta * 180 / M_PI);
 8004a3e:	6970      	ldr	r0, [r6, #20]
 8004a40:	f7fb fdaa 	bl	8000598 <__aeabi_f2d>
 8004a44:	edd6 7a00 	vldr	s15, [r6]
 8004a48:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004a4c:	ec41 0b19 	vmov	d9, r0, r1
 8004a50:	ee17 0a90 	vmov	r0, s15
 8004a54:	f7fb fda0 	bl	8000598 <__aeabi_f2d>
 8004a58:	a38d      	add	r3, pc, #564	; (adr r3, 8004c90 <main+0xc70>)
 8004a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a5e:	f7fb fdf3 	bl	8000648 <__aeabi_dmul>
 8004a62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a66:	69b0      	ldr	r0, [r6, #24]
 8004a68:	f7fb fd96 	bl	8000598 <__aeabi_f2d>
 8004a6c:	ec53 2b19 	vmov	r2, r3, d9
 8004a70:	e9cd 0100 	strd	r0, r1, [sp]
 8004a74:	488d      	ldr	r0, [pc, #564]	; (8004cac <main+0xc8c>)
 8004a76:	f7fd fe43 	bl	8002700 <p>
          if (sys.main_mode != MAIN_MODE_CMD_DEBUG_MODE) {
 8004a7a:	f899 300c 	ldrb.w	r3, [r9, #12]
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	f000 809f 	beq.w	8004bc2 <main+0xba2>
            if (ai_cmd.vision_lost_flag) {  // SSL-Vision (Robot)
 8004a84:	f896 3048 	ldrb.w	r3, [r6, #72]	; 0x48
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f040 8096 	bne.w	8004bba <main+0xb9a>
            p("Vision X %+6.1f Y %+6.1f W %+4.1f ", ai_cmd.global_robot_position[0] * 1000, ai_cmd.global_robot_position[1] * 1000, ai_cmd.global_vision_theta);
 8004a8e:	edd6 7a07 	vldr	s15, [r6, #28]
 8004a92:	ed9f 9a87 	vldr	s18, [pc, #540]	; 8004cb0 <main+0xc90>
 8004a96:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004a9a:	ee17 0a90 	vmov	r0, s15
 8004a9e:	f7fb fd7b 	bl	8000598 <__aeabi_f2d>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	6870      	ldr	r0, [r6, #4]
 8004aa8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004aac:	f7fb fd74 	bl	8000598 <__aeabi_f2d>
 8004ab0:	edd6 7a08 	vldr	s15, [r6, #32]
 8004ab4:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004ab8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004abc:	ee17 0a90 	vmov	r0, s15
 8004ac0:	f7fb fd6a 	bl	8000598 <__aeabi_f2d>
 8004ac4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ac8:	e9cd 0100 	strd	r0, r1, [sp]
 8004acc:	4879      	ldr	r0, [pc, #484]	; (8004cb4 <main+0xc94>)
 8004ace:	f7fd fe17 	bl	8002700 <p>
            p("AIcmd X %+6.2f Y %+6.2f ", ai_cmd.global_target_position[0], ai_cmd.global_target_position[1]);
 8004ad2:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8004ad4:	f7fb fd60 	bl	8000598 <__aeabi_f2d>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004ade:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004ae2:	f7fb fd59 	bl	8000598 <__aeabi_f2d>
 8004ae6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004aea:	e9cd 0100 	strd	r0, r1, [sp]
 8004aee:	4872      	ldr	r0, [pc, #456]	; (8004cb8 <main+0xc98>)
 8004af0:	f7fd fe06 	bl	8002700 <p>
            p("Wdidd %+5.1f", (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180 / M_PI));
 8004af4:	ed9a 7a00 	vldr	s14, [sl]
 8004af8:	eddf 7a70 	vldr	s15, [pc, #448]	; 8004cbc <main+0xc9c>
 8004afc:	edd6 0a01 	vldr	s1, [r6, #4]
 8004b00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b04:	edcd 0a08 	vstr	s1, [sp, #32]
 8004b08:	ee17 0a90 	vmov	r0, s15
 8004b0c:	f7fb fd44 	bl	8000598 <__aeabi_f2d>
 8004b10:	a361      	add	r3, pc, #388	; (adr r3, 8004c98 <main+0xc78>)
 8004b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b16:	f7fb fd97 	bl	8000648 <__aeabi_dmul>
 8004b1a:	f7fc f88d 	bl	8000c38 <__aeabi_d2f>
 8004b1e:	eddd 0a08 	vldr	s1, [sp, #32]
 8004b22:	ee00 0a10 	vmov	s0, r0
 8004b26:	f001 f913 	bl	8005d50 <getAngleDiff>
 8004b2a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004b2e:	ee17 0a90 	vmov	r0, s15
 8004b32:	f7fb fd31 	bl	8000598 <__aeabi_f2d>
 8004b36:	a356      	add	r3, pc, #344	; (adr r3, 8004c90 <main+0xc70>)
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	f7fb fd84 	bl	8000648 <__aeabi_dmul>
 8004b40:	4602      	mov	r2, r0
 8004b42:	460b      	mov	r3, r1
 8004b44:	485e      	ldr	r0, [pc, #376]	; (8004cc0 <main+0xca0>)
 8004b46:	f7fd fddb 	bl	8002700 <p>
            p("\e[37m ");  // end color
 8004b4a:	485e      	ldr	r0, [pc, #376]	; (8004cc4 <main+0xca4>)
 8004b4c:	f7fd fdd8 	bl	8002700 <p>
            p("update %d ", debug.theta_override_flag);
 8004b50:	f894 1032 	ldrb.w	r1, [r4, #50]	; 0x32
 8004b54:	485c      	ldr	r0, [pc, #368]	; (8004cc8 <main+0xca8>)
 8004b56:	f7fd fdd3 	bl	8002700 <p>
 8004b5a:	e4a5      	b.n	80044a8 <main+0x488>
        p("Batt=%3.1f ", can_raw.power_voltage[5]);
 8004b5c:	f7fb fd1c 	bl	8000598 <__aeabi_f2d>
 8004b60:	4602      	mov	r2, r0
 8004b62:	460b      	mov	r3, r1
 8004b64:	4859      	ldr	r0, [pc, #356]	; (8004ccc <main+0xcac>)
 8004b66:	f7fd fdcb 	bl	8002700 <p>
 8004b6a:	f7ff bbbb 	b.w	80042e4 <main+0x2c4>
        p("\e[31m error : ID %5d / Info %5d / Value %+8.3f \e[31m", sys.error_id, sys.error_info, sys.error_value);
 8004b6e:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8004b72:	f7fb fd11 	bl	8000598 <__aeabi_f2d>
 8004b76:	f8b9 2004 	ldrh.w	r2, [r9, #4]
 8004b7a:	e9cd 0100 	strd	r0, r1, [sp]
 8004b7e:	f8b9 1002 	ldrh.w	r1, [r9, #2]
 8004b82:	4853      	ldr	r0, [pc, #332]	; (8004cd0 <main+0xcb0>)
 8004b84:	f7fd fdbc 	bl	8002700 <p>
 8004b88:	e400      	b.n	800438c <main+0x36c>
            p("\e[31m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004b8a:	4b46      	ldr	r3, [pc, #280]	; (8004ca4 <main+0xc84>)
 8004b8c:	6858      	ldr	r0, [r3, #4]
 8004b8e:	f7fb fd03 	bl	8000598 <__aeabi_f2d>
 8004b92:	460b      	mov	r3, r1
 8004b94:	4943      	ldr	r1, [pc, #268]	; (8004ca4 <main+0xc84>)
 8004b96:	4602      	mov	r2, r0
 8004b98:	78c9      	ldrb	r1, [r1, #3]
 8004b9a:	484e      	ldr	r0, [pc, #312]	; (8004cd4 <main+0xcb4>)
 8004b9c:	f7fd fdb0 	bl	8002700 <p>
 8004ba0:	e74d      	b.n	8004a3e <main+0xa1e>
            p("\e[32m%3d,%3.0f\e[37m ", connection.check_ver, connection.cmd_rx_frq);
 8004ba2:	4b40      	ldr	r3, [pc, #256]	; (8004ca4 <main+0xc84>)
 8004ba4:	6858      	ldr	r0, [r3, #4]
 8004ba6:	f7fb fcf7 	bl	8000598 <__aeabi_f2d>
 8004baa:	460b      	mov	r3, r1
 8004bac:	493d      	ldr	r1, [pc, #244]	; (8004ca4 <main+0xc84>)
 8004bae:	4602      	mov	r2, r0
 8004bb0:	78c9      	ldrb	r1, [r1, #3]
 8004bb2:	4849      	ldr	r0, [pc, #292]	; (8004cd8 <main+0xcb8>)
 8004bb4:	f7fd fda4 	bl	8002700 <p>
 8004bb8:	e741      	b.n	8004a3e <main+0xa1e>
              p("\e[33m");
 8004bba:	4848      	ldr	r0, [pc, #288]	; (8004cdc <main+0xcbc>)
 8004bbc:	f7fd fda0 	bl	8002700 <p>
 8004bc0:	e765      	b.n	8004a8e <main+0xa6e>
            p("omni X %+8.3f Y %+8.3f ", omni.odom[0] * 1000, omni.odom[1] * 1000);
 8004bc2:	4b47      	ldr	r3, [pc, #284]	; (8004ce0 <main+0xcc0>)
 8004bc4:	ed9f 9a3a 	vldr	s18, [pc, #232]	; 8004cb0 <main+0xc90>
 8004bc8:	edd3 7a06 	vldr	s15, [r3, #24]
 8004bcc:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004bd0:	ee17 0a90 	vmov	r0, s15
 8004bd4:	f7fb fce0 	bl	8000598 <__aeabi_f2d>
 8004bd8:	4b41      	ldr	r3, [pc, #260]	; (8004ce0 <main+0xcc0>)
 8004bda:	edd3 7a07 	vldr	s15, [r3, #28]
 8004bde:	ee67 7a89 	vmul.f32	s15, s15, s18
 8004be2:	4602      	mov	r2, r0
 8004be4:	460b      	mov	r3, r1
 8004be6:	ee17 0a90 	vmov	r0, s15
 8004bea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004bee:	f7fb fcd3 	bl	8000598 <__aeabi_f2d>
 8004bf2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004bf6:	e9cd 0100 	strd	r0, r1, [sp]
 8004bfa:	483a      	ldr	r0, [pc, #232]	; (8004ce4 <main+0xcc4>)
 8004bfc:	f7fd fd80 	bl	8002700 <p>
            p("Wdidd %+5.1f", (getAngleDiff(imu.yaw_angle * PI / 180.0, ai_cmd.global_vision_theta) * 180 / M_PI));
 8004c00:	ed9a 7a00 	vldr	s14, [sl]
 8004c04:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8004cbc <main+0xc9c>
 8004c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0c:	ee17 0a90 	vmov	r0, s15
 8004c10:	f7fb fcc2 	bl	8000598 <__aeabi_f2d>
 8004c14:	a320      	add	r3, pc, #128	; (adr r3, 8004c98 <main+0xc78>)
 8004c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1a:	f7fb fd15 	bl	8000648 <__aeabi_dmul>
 8004c1e:	f7fc f80b 	bl	8000c38 <__aeabi_d2f>
 8004c22:	edd6 0a01 	vldr	s1, [r6, #4]
 8004c26:	ee00 0a10 	vmov	s0, r0
 8004c2a:	f001 f891 	bl	8005d50 <getAngleDiff>
 8004c2e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004c32:	ee17 0a90 	vmov	r0, s15
 8004c36:	f7fb fcaf 	bl	8000598 <__aeabi_f2d>
 8004c3a:	a315      	add	r3, pc, #84	; (adr r3, 8004c90 <main+0xc70>)
 8004c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c40:	f7fb fd02 	bl	8000648 <__aeabi_dmul>
 8004c44:	4602      	mov	r2, r0
 8004c46:	460b      	mov	r3, r1
 8004c48:	481d      	ldr	r0, [pc, #116]	; (8004cc0 <main+0xca0>)
 8004c4a:	f7fd fd59 	bl	8002700 <p>
            p("Temp %3.0f %3.0f %3.0f %3.0f", can_raw.temperature[0], can_raw.temperature[1], can_raw.temperature[2], can_raw.temperature[3]);
 8004c4e:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8004c50:	f7fb fca2 	bl	8000598 <__aeabi_f2d>
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004c5a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004c5e:	f7fb fc9b 	bl	8000598 <__aeabi_f2d>
 8004c62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c66:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8004c68:	f7fb fc96 	bl	8000598 <__aeabi_f2d>
 8004c6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c70:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8004c72:	f7fb fc91 	bl	8000598 <__aeabi_f2d>
 8004c76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c7a:	e9cd 0100 	strd	r0, r1, [sp]
 8004c7e:	481a      	ldr	r0, [pc, #104]	; (8004ce8 <main+0xcc8>)
 8004c80:	f7fd fd3e 	bl	8002700 <p>
 8004c84:	e410      	b.n	80044a8 <main+0x488>
          debug.print_idx = 0;
 8004c86:	2300      	movs	r3, #0
 8004c88:	6023      	str	r3, [r4, #0]
          break;
 8004c8a:	e40d      	b.n	80044a8 <main+0x488>
 8004c8c:	f3af 8000 	nop.w
 8004c90:	6dc9c883 	.word	0x6dc9c883
 8004c94:	3fd45f30 	.word	0x3fd45f30
 8004c98:	16c16c17 	.word	0x16c16c17
 8004c9c:	3f76c16c 	.word	0x3f76c16c
 8004ca0:	0800eeb4 	.word	0x0800eeb4
 8004ca4:	20000704 	.word	0x20000704
 8004ca8:	0800eed4 	.word	0x0800eed4
 8004cac:	0800ef04 	.word	0x0800ef04
 8004cb0:	447a0000 	.word	0x447a0000
 8004cb4:	0800ef34 	.word	0x0800ef34
 8004cb8:	0800ef58 	.word	0x0800ef58
 8004cbc:	40490fdb 	.word	0x40490fdb
 8004cc0:	0800ef74 	.word	0x0800ef74
 8004cc4:	0800ef84 	.word	0x0800ef84
 8004cc8:	0800ef8c 	.word	0x0800ef8c
 8004ccc:	0800ee70 	.word	0x0800ee70
 8004cd0:	0800ee7c 	.word	0x0800ee7c
 8004cd4:	0800eeec 	.word	0x0800eeec
 8004cd8:	0800eebc 	.word	0x0800eebc
 8004cdc:	0800ef2c 	.word	0x0800ef2c
 8004ce0:	20000874 	.word	0x20000874
 8004ce4:	0800ef98 	.word	0x0800ef98
 8004ce8:	0800efb0 	.word	0x0800efb0
 8004cec:	00000000 	.word	0x00000000

08004cf0 <mouseOdometory>:

#include "management.h"
#include "ring_buffer.h"

void mouseOdometory()
{
 8004cf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004cf4:	4c68      	ldr	r4, [pc, #416]	; (8004e98 <mouseOdometory+0x1a8>)
 8004cf6:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8004e9c <mouseOdometory+0x1ac>
 8004cfa:	f9b4 3020 	ldrsh.w	r3, [r4, #32]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;

  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004cfe:	edd4 6a02 	vldr	s13, [r4, #8]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004d02:	ee07 3a90 	vmov	s15, r3
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004d06:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
{
 8004d0a:	ed2d 8b04 	vpush	{d8-d9}
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004d0e:	ee08 3a10 	vmov	s16, r3
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004d12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004d16:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004d1a:	ee67 7a87 	vmul.f32	s15, s15, s14
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004d1e:	ee28 8a07 	vmul.f32	s16, s16, s14
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004d22:	ed94 7a03 	vldr	s14, [r4, #12]
  mouse.raw_diff[0] = (float)mouse.raw[0] / 500;
 8004d26:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004d2a:	ee37 7a08 	vadd.f32	s14, s14, s16
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004d2e:	ee76 6aa7 	vadd.f32	s13, s13, s15

  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004d32:	ee17 0a90 	vmov	r0, s15
  mouse.raw_odom[0] += mouse.raw_diff[0];
 8004d36:	edc4 6a02 	vstr	s13, [r4, #8]
  mouse.raw_odom[1] += mouse.raw_diff[1];
 8004d3a:	ed84 7a03 	vstr	s14, [r4, #12]
  mouse.raw_diff[1] = (float)mouse.raw[1] / 500;
 8004d3e:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004d42:	f7fb fc29 	bl	8000598 <__aeabi_f2d>
 8004d46:	4b56      	ldr	r3, [pc, #344]	; (8004ea0 <mouseOdometory+0x1b0>)
 8004d48:	689d      	ldr	r5, [r3, #8]
 8004d4a:	4606      	mov	r6, r0
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	460f      	mov	r7, r1
 8004d50:	f7fb fc22 	bl	8000598 <__aeabi_f2d>
 8004d54:	ec41 0b10 	vmov	d0, r0, r1
 8004d58:	ec41 0b19 	vmov	d9, r0, r1
 8004d5c:	f008 fea4 	bl	800daa8 <cos>
 8004d60:	ee18 0a10 	vmov	r0, s16
 8004d64:	ec5b ab10 	vmov	sl, fp, d0
 8004d68:	f7fb fc16 	bl	8000598 <__aeabi_f2d>
 8004d6c:	eeb0 0a49 	vmov.f32	s0, s18
 8004d70:	eef0 0a69 	vmov.f32	s1, s19
 8004d74:	ec41 0b18 	vmov	d8, r0, r1
 8004d78:	f008 feea 	bl	800db50 <sin>
 8004d7c:	4652      	mov	r2, sl
 8004d7e:	465b      	mov	r3, fp
 8004d80:	4630      	mov	r0, r6
 8004d82:	4639      	mov	r1, r7
 8004d84:	eeb0 9a40 	vmov.f32	s18, s0
 8004d88:	eef0 9a60 	vmov.f32	s19, s1
 8004d8c:	f7fb fc5c 	bl	8000648 <__aeabi_dmul>
 8004d90:	ec53 2b19 	vmov	r2, r3, d9
 8004d94:	4680      	mov	r8, r0
 8004d96:	4689      	mov	r9, r1
 8004d98:	ec51 0b18 	vmov	r0, r1, d8
 8004d9c:	f7fb fc54 	bl	8000648 <__aeabi_dmul>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4640      	mov	r0, r8
 8004da6:	4649      	mov	r1, r9
 8004da8:	f7fb fa96 	bl	80002d8 <__aeabi_dsub>
 8004dac:	4b3d      	ldr	r3, [pc, #244]	; (8004ea4 <mouseOdometory+0x1b4>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	f7fb fc4a 	bl	8000648 <__aeabi_dmul>
 8004db4:	4680      	mov	r8, r0
 8004db6:	6920      	ldr	r0, [r4, #16]
 8004db8:	4689      	mov	r9, r1
 8004dba:	f7fb fbed 	bl	8000598 <__aeabi_f2d>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	f7fb fa89 	bl	80002dc <__adddf3>
 8004dca:	f7fb ff35 	bl	8000c38 <__aeabi_d2f>
 8004dce:	4603      	mov	r3, r0
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004dd0:	4639      	mov	r1, r7
 8004dd2:	4630      	mov	r0, r6
  mouse.floor_odom[0] += ((float)mouse.raw_diff[0] * cos(imu.yaw_angle_rad) - (float)mouse.raw_diff[1] * sin(imu.yaw_angle_rad)) / 2;
 8004dd4:	6123      	str	r3, [r4, #16]
 8004dd6:	461e      	mov	r6, r3
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004dd8:	ec53 2b19 	vmov	r2, r3, d9
 8004ddc:	f7fb fc34 	bl	8000648 <__aeabi_dmul>
 8004de0:	ec53 2b18 	vmov	r2, r3, d8
 8004de4:	4680      	mov	r8, r0
 8004de6:	4689      	mov	r9, r1
 8004de8:	4650      	mov	r0, sl
 8004dea:	4659      	mov	r1, fp
 8004dec:	f7fb fc2c 	bl	8000648 <__aeabi_dmul>
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4640      	mov	r0, r8
 8004df6:	4649      	mov	r1, r9
 8004df8:	f7fb fa70 	bl	80002dc <__adddf3>
 8004dfc:	4b29      	ldr	r3, [pc, #164]	; (8004ea4 <mouseOdometory+0x1b4>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f7fb fc22 	bl	8000648 <__aeabi_dmul>
 8004e04:	4680      	mov	r8, r0
 8004e06:	6960      	ldr	r0, [r4, #20]
 8004e08:	4689      	mov	r9, r1
 8004e0a:	f7fb fbc5 	bl	8000598 <__aeabi_f2d>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	460b      	mov	r3, r1
 8004e12:	4640      	mov	r0, r8
 8004e14:	4649      	mov	r1, r9
 8004e16:	f7fb fa61 	bl	80002dc <__adddf3>
 8004e1a:	f7fb ff0d 	bl	8000c38 <__aeabi_d2f>

  // 旋回ぶん補正 X方向は誤差に埋もれてしまう。パラメーター調整を省略するために無効化
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8004e1e:	4652      	mov	r2, sl
 8004e20:	465b      	mov	r3, fp
  mouse.floor_odom[1] += ((float)mouse.raw_diff[0] * sin(imu.yaw_angle_rad) + (float)mouse.raw_diff[1] * cos(imu.yaw_angle_rad)) / 2;
 8004e22:	4680      	mov	r8, r0
 8004e24:	6160      	str	r0, [r4, #20]
  mouse.odom[0] = mouse.floor_odom[0] - (0.066 * cos(imu.yaw_angle_rad) - 0.066);
 8004e26:	4920      	ldr	r1, [pc, #128]	; (8004ea8 <mouseOdometory+0x1b8>)
 8004e28:	2000      	movs	r0, #0
 8004e2a:	f7fb fa55 	bl	80002d8 <__aeabi_dsub>
 8004e2e:	a318      	add	r3, pc, #96	; (adr r3, 8004e90 <mouseOdometory+0x1a0>)
 8004e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e34:	f7fb fc08 	bl	8000648 <__aeabi_dmul>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	4630      	mov	r0, r6
 8004e3c:	460f      	mov	r7, r1
 8004e3e:	4616      	mov	r6, r2
 8004e40:	f7fb fbaa 	bl	8000598 <__aeabi_f2d>
 8004e44:	4602      	mov	r2, r0
 8004e46:	460b      	mov	r3, r1
 8004e48:	4630      	mov	r0, r6
 8004e4a:	4639      	mov	r1, r7
 8004e4c:	f7fb fa46 	bl	80002dc <__adddf3>
 8004e50:	f7fb fef2 	bl	8000c38 <__aeabi_d2f>
 8004e54:	61a0      	str	r0, [r4, #24]
  //  +(0.009 * sin(imu.yaw_angle_rad));
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8004e56:	4640      	mov	r0, r8
 8004e58:	f7fb fb9e 	bl	8000598 <__aeabi_f2d>
 8004e5c:	a30c      	add	r3, pc, #48	; (adr r3, 8004e90 <mouseOdometory+0x1a0>)
 8004e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e62:	4606      	mov	r6, r0
 8004e64:	460f      	mov	r7, r1
 8004e66:	ec51 0b19 	vmov	r0, r1, d9
 8004e6a:	f7fb fbed 	bl	8000648 <__aeabi_dmul>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	460b      	mov	r3, r1
 8004e72:	4630      	mov	r0, r6
 8004e74:	4639      	mov	r1, r7
 8004e76:	f7fb fa2f 	bl	80002d8 <__aeabi_dsub>
 8004e7a:	f7fb fedd 	bl	8000c38 <__aeabi_d2f>
  //  +(0.009 * cos(imu.yaw_angle_rad) - 0.009);

  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
}
 8004e7e:	ecbd 8b04 	vpop	{d8-d9}
  mouse.pre_yaw_angle_rad = imu.yaw_angle_rad;
 8004e82:	63a5      	str	r5, [r4, #56]	; 0x38
  mouse.odom[1] = mouse.floor_odom[1] - (0.066 * sin(imu.yaw_angle_rad));
 8004e84:	61e0      	str	r0, [r4, #28]
}
 8004e86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e8a:	bf00      	nop
 8004e8c:	f3af 8000 	nop.w
 8004e90:	4189374c 	.word	0x4189374c
 8004e94:	3fb0e560 	.word	0x3fb0e560
 8004e98:	20000834 	.word	0x20000834
 8004e9c:	3b03126f 	.word	0x3b03126f
 8004ea0:	200007a4 	.word	0x200007a4
 8004ea4:	3fe00000 	.word	0x3fe00000
 8004ea8:	3ff00000 	.word	0x3ff00000
 8004eac:	00000000 	.word	0x00000000

08004eb0 <omniOdometory>:

void omniOdometory()
{
 8004eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eb4:	ed2d 8b0a 	vpush	{d8-d12}
 8004eb8:	4ee9      	ldr	r6, [pc, #932]	; (8005260 <omniOdometory+0x3b0>)
 8004eba:	b087      	sub	sp, #28
 8004ebc:	4634      	mov	r4, r6
 8004ebe:	f106 0510 	add.w	r5, r6, #16

  for (int i = 0; i < 4; i++) {
    if (isnan(motor.enc_angle[i])) {
      motor.enc_angle[i] = 0;
    }
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8004ec2:	ecb4 0a01 	vldmia	r4!, {s0}
 8004ec6:	edd4 0a04 	vldr	s1, [r4, #16]
 8004eca:	f000 ff41 	bl	8005d50 <getAngleDiff>
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8004ece:	f854 3c04 	ldr.w	r3, [r4, #-4]
    motor.angle_diff[i] = getAngleDiff(motor.enc_angle[i], motor.pre_enc_angle[i]);
 8004ed2:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
  for (int i = 0; i < 4; i++) {
 8004ed6:	42ac      	cmp	r4, r5
    motor.pre_enc_angle[i] = motor.enc_angle[i];
 8004ed8:	6123      	str	r3, [r4, #16]
  for (int i = 0; i < 4; i++) {
 8004eda:	d1f2      	bne.n	8004ec2 <omniOdometory+0x12>
  }

  // float robot_rotation_adj;
  // robot_rotation_adj = normalizeAngle(imu.yaw_angle_rad - imu.pre_yaw_angle_rad) * OMNI_ROTATION_LENGTH;  // mm

  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004edc:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004ede:	f8df a3a4 	ldr.w	sl, [pc, #932]	; 8005284 <omniOdometory+0x3d4>
  // vision座標だけ更新されているが、vision_update_cycle_cntが0になっていない場合に、1cycleだけpositionが飛ぶ

  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
  for (int i = 0; i < 2; i++) {
    enqueue(integ.odom_log[i], omni.odom_speed[i]);
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 8004ee2:	ed9f 9ae0 	vldr	s18, [pc, #896]	; 8005264 <omniOdometory+0x3b4>
 8004ee6:	f8df b3a0 	ldr.w	fp, [pc, #928]	; 8005288 <omniOdometory+0x3d8>
  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004eea:	f7fb fb55 	bl	8000598 <__aeabi_f2d>
 8004eee:	a3d4      	add	r3, pc, #848	; (adr r3, 8005240 <omniOdometory+0x390>)
 8004ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef4:	f7fb fba8 	bl	8000648 <__aeabi_dmul>
 8004ef8:	f7fb fe9e 	bl	8000c38 <__aeabi_d2f>
 8004efc:	4605      	mov	r5, r0
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004efe:	6b30      	ldr	r0, [r6, #48]	; 0x30
  omni.travel_distance[0] = motor.angle_diff[1] * OMNI_DIAMETER;
 8004f00:	f8ca 5000 	str.w	r5, [sl]
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004f04:	f7fb fb48 	bl	8000598 <__aeabi_f2d>
 8004f08:	a3cd      	add	r3, pc, #820	; (adr r3, 8005240 <omniOdometory+0x390>)
 8004f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0e:	f7fb fb9b 	bl	8000648 <__aeabi_dmul>
 8004f12:	f7fb fe91 	bl	8000c38 <__aeabi_d2f>
 8004f16:	4604      	mov	r4, r0
  omni.odom_raw[0] += omni.travel_distance[0] * cos(imu.yaw_angle_rad) + omni.travel_distance[1] * sin(imu.yaw_angle_rad);
 8004f18:	4628      	mov	r0, r5
  omni.travel_distance[1] = motor.angle_diff[2] * OMNI_DIAMETER;
 8004f1a:	f8ca 4004 	str.w	r4, [sl, #4]
  omni.odom_raw[0] += omni.travel_distance[0] * cos(imu.yaw_angle_rad) + omni.travel_distance[1] * sin(imu.yaw_angle_rad);
 8004f1e:	f7fb fb3b 	bl	8000598 <__aeabi_f2d>
 8004f22:	4bd1      	ldr	r3, [pc, #836]	; (8005268 <omniOdometory+0x3b8>)
 8004f24:	edd3 7a02 	vldr	s15, [r3, #8]
 8004f28:	4680      	mov	r8, r0
 8004f2a:	ee17 0a90 	vmov	r0, s15
 8004f2e:	edcd 7a00 	vstr	s15, [sp]
 8004f32:	4689      	mov	r9, r1
 8004f34:	f7fb fb30 	bl	8000598 <__aeabi_f2d>
 8004f38:	ec41 0b10 	vmov	d0, r0, r1
 8004f3c:	ec41 0b18 	vmov	d8, r0, r1
 8004f40:	f008 fdb2 	bl	800daa8 <cos>
 8004f44:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 8004f48:	9305      	str	r3, [sp, #20]
 8004f4a:	4bc8      	ldr	r3, [pc, #800]	; (800526c <omniOdometory+0x3bc>)
 8004f4c:	eeb0 ca40 	vmov.f32	s24, s0
 8004f50:	eef0 ca60 	vmov.f32	s25, s1
 8004f54:	f103 021c 	add.w	r2, r3, #28
 8004f58:	4620      	mov	r0, r4
 8004f5a:	9204      	str	r2, [sp, #16]
 8004f5c:	f7fb fb1c 	bl	8000598 <__aeabi_f2d>
 8004f60:	eeb0 0a48 	vmov.f32	s0, s16
 8004f64:	eef0 0a68 	vmov.f32	s1, s17
 8004f68:	4606      	mov	r6, r0
 8004f6a:	460f      	mov	r7, r1
 8004f6c:	f008 fdf0 	bl	800db50 <sin>
 8004f70:	ec53 2b1c 	vmov	r2, r3, d12
 8004f74:	eeb0 ba40 	vmov.f32	s22, s0
 8004f78:	eef0 ba60 	vmov.f32	s23, s1
 8004f7c:	4640      	mov	r0, r8
 8004f7e:	4649      	mov	r1, r9
 8004f80:	f7fb fb62 	bl	8000648 <__aeabi_dmul>
 8004f84:	ec53 2b1b 	vmov	r2, r3, d11
 8004f88:	4604      	mov	r4, r0
 8004f8a:	460d      	mov	r5, r1
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	4639      	mov	r1, r7
 8004f90:	f7fb fb5a 	bl	8000648 <__aeabi_dmul>
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	4620      	mov	r0, r4
 8004f9a:	4629      	mov	r1, r5
 8004f9c:	f7fb f99e 	bl	80002dc <__adddf3>
 8004fa0:	4604      	mov	r4, r0
 8004fa2:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 8004fa6:	460d      	mov	r5, r1
 8004fa8:	f7fb faf6 	bl	8000598 <__aeabi_f2d>
 8004fac:	4602      	mov	r2, r0
 8004fae:	460b      	mov	r3, r1
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	4629      	mov	r1, r5
 8004fb4:	f7fb f992 	bl	80002dc <__adddf3>
 8004fb8:	f7fb fe3e 	bl	8000c38 <__aeabi_d2f>
 8004fbc:	9003      	str	r0, [sp, #12]
 8004fbe:	f8ca 0028 	str.w	r0, [sl, #40]	; 0x28
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 8004fc2:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8004fc6:	f7fb fae7 	bl	8000598 <__aeabi_f2d>
 8004fca:	ec53 2b1b 	vmov	r2, r3, d11
 8004fce:	4604      	mov	r4, r0
 8004fd0:	460d      	mov	r5, r1
 8004fd2:	4640      	mov	r0, r8
 8004fd4:	4649      	mov	r1, r9
 8004fd6:	f7fb fb37 	bl	8000648 <__aeabi_dmul>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	460b      	mov	r3, r1
 8004fde:	4620      	mov	r0, r4
 8004fe0:	4629      	mov	r1, r5
 8004fe2:	f7fb f97b 	bl	80002dc <__adddf3>
 8004fe6:	4632      	mov	r2, r6
 8004fe8:	463b      	mov	r3, r7
 8004fea:	4604      	mov	r4, r0
 8004fec:	460d      	mov	r5, r1
 8004fee:	ec51 0b1c 	vmov	r0, r1, d12
 8004ff2:	f7fb fb29 	bl	8000648 <__aeabi_dmul>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	4629      	mov	r1, r5
 8004ffe:	f7fb f96b 	bl	80002d8 <__aeabi_dsub>
 8005002:	f7fb fe19 	bl	8000c38 <__aeabi_d2f>
  omni.pre_odom[1] = omni.odom[1];
 8005006:	edda 8a07 	vldr	s17, [sl, #28]
  omni.pre_odom[0] = omni.odom[0];
 800500a:	ed9a aa06 	vldr	s20, [sl, #24]
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 800500e:	4604      	mov	r4, r0
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 8005010:	9803      	ldr	r0, [sp, #12]
  omni.odom_raw[1] += omni.travel_distance[0] * sin(imu.yaw_angle_rad) - omni.travel_distance[1] * cos(imu.yaw_angle_rad);
 8005012:	f8ca 402c 	str.w	r4, [sl, #44]	; 0x2c
  omni.pre_odom[0] = omni.odom[0];
 8005016:	ed8a aa08 	vstr	s20, [sl, #32]
  omni.pre_odom[1] = omni.odom[1];
 800501a:	edca 8a09 	vstr	s17, [sl, #36]	; 0x24
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 800501e:	f7fb fabb 	bl	8000598 <__aeabi_f2d>
 8005022:	4606      	mov	r6, r0
 8005024:	4620      	mov	r0, r4
 8005026:	460f      	mov	r7, r1
 8005028:	f7fb fab6 	bl	8000598 <__aeabi_f2d>
 800502c:	a386      	add	r3, pc, #536	; (adr r3, 8005248 <omniOdometory+0x398>)
 800502e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005032:	4680      	mov	r8, r0
 8005034:	4689      	mov	r9, r1
 8005036:	4630      	mov	r0, r6
 8005038:	4639      	mov	r1, r7
 800503a:	f7fb fb05 	bl	8000648 <__aeabi_dmul>
 800503e:	a384      	add	r3, pc, #528	; (adr r3, 8005250 <omniOdometory+0x3a0>)
 8005040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005044:	4604      	mov	r4, r0
 8005046:	460d      	mov	r5, r1
 8005048:	4640      	mov	r0, r8
 800504a:	4649      	mov	r1, r9
 800504c:	f7fb fafc 	bl	8000648 <__aeabi_dmul>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4620      	mov	r0, r4
 8005056:	4629      	mov	r1, r5
 8005058:	f7fb f93e 	bl	80002d8 <__aeabi_dsub>
 800505c:	4b84      	ldr	r3, [pc, #528]	; (8005270 <omniOdometory+0x3c0>)
 800505e:	2200      	movs	r2, #0
 8005060:	f7fb faf2 	bl	8000648 <__aeabi_dmul>
 8005064:	4b83      	ldr	r3, [pc, #524]	; (8005274 <omniOdometory+0x3c4>)
 8005066:	4604      	mov	r4, r0
 8005068:	460d      	mov	r5, r1
 800506a:	2200      	movs	r2, #0
 800506c:	ec51 0b1c 	vmov	r0, r1, d12
 8005070:	f7fb f932 	bl	80002d8 <__aeabi_dsub>
 8005074:	a378      	add	r3, pc, #480	; (adr r3, 8005258 <omniOdometory+0x3a8>)
 8005076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800507a:	f7fb fae5 	bl	8000648 <__aeabi_dmul>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	4620      	mov	r0, r4
 8005084:	4629      	mov	r1, r5
 8005086:	f7fb f929 	bl	80002dc <__adddf3>
 800508a:	f7fb fdd5 	bl	8000c38 <__aeabi_d2f>
 800508e:	ee08 0a10 	vmov	s16, r0
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 8005092:	a36f      	add	r3, pc, #444	; (adr r3, 8005250 <omniOdometory+0x3a0>)
 8005094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005098:	4630      	mov	r0, r6
 800509a:	4639      	mov	r1, r7
  omni.odom[0] = ((omni.odom_raw[0] * cos(M_PI * 3 / 4) - omni.odom_raw[1] * sin(M_PI * 3 / 4)) / 2) + (0.107 * cos(imu.yaw_angle_rad) - 0.107);
 800509c:	ed8a 8a06 	vstr	s16, [sl, #24]
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 80050a0:	f7fb fad2 	bl	8000648 <__aeabi_dmul>
 80050a4:	a368      	add	r3, pc, #416	; (adr r3, 8005248 <omniOdometory+0x398>)
 80050a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050aa:	4604      	mov	r4, r0
 80050ac:	460d      	mov	r5, r1
 80050ae:	4640      	mov	r0, r8
 80050b0:	4649      	mov	r1, r9
 80050b2:	f7fb fac9 	bl	8000648 <__aeabi_dmul>
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	4620      	mov	r0, r4
 80050bc:	4629      	mov	r1, r5
 80050be:	f7fb f90d 	bl	80002dc <__adddf3>
 80050c2:	4b6b      	ldr	r3, [pc, #428]	; (8005270 <omniOdometory+0x3c0>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	f7fb fabf 	bl	8000648 <__aeabi_dmul>
 80050ca:	a363      	add	r3, pc, #396	; (adr r3, 8005258 <omniOdometory+0x3a8>)
 80050cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d0:	4604      	mov	r4, r0
 80050d2:	460d      	mov	r5, r1
 80050d4:	ec51 0b1b 	vmov	r0, r1, d11
 80050d8:	f7fb fab6 	bl	8000648 <__aeabi_dmul>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	4620      	mov	r0, r4
 80050e2:	4629      	mov	r1, r5
 80050e4:	f7fb f8fa 	bl	80002dc <__adddf3>
 80050e8:	f7fb fda6 	bl	8000c38 <__aeabi_d2f>
 80050ec:	ee07 0a10 	vmov	s14, r0
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 80050f0:	eddf 6a61 	vldr	s13, [pc, #388]	; 8005278 <omniOdometory+0x3c8>
  omni.odom[1] = ((omni.odom_raw[0] * sin(M_PI * 3 / 4) + omni.odom_raw[1] * cos(M_PI * 3 / 4)) / 2) + (0.107 * sin(imu.yaw_angle_rad));
 80050f4:	f8ca 001c 	str.w	r0, [sl, #28]
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 80050f8:	ee78 7a4a 	vsub.f32	s15, s16, s20
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 80050fc:	ee37 8a68 	vsub.f32	s16, s14, s17
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 8005100:	ee67 7aa6 	vmul.f32	s15, s15, s13
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 8005104:	ee28 8a26 	vmul.f32	s16, s16, s13
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 8005108:	ee17 0a90 	vmov	r0, s15
  omni.odom_speed[0] = (omni.odom[0] - omni.pre_odom[0]) * MAIN_LOOP_CYCLE;
 800510c:	edca 7a0c 	vstr	s15, [sl, #48]	; 0x30
  omni.odom_speed[1] = (omni.odom[1] - omni.pre_odom[1]) * MAIN_LOOP_CYCLE;
 8005110:	ed8a 8a0d 	vstr	s16, [sl, #52]	; 0x34
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 8005114:	f7fb fa40 	bl	8000598 <__aeabi_f2d>
 8005118:	460f      	mov	r7, r1
 800511a:	9900      	ldr	r1, [sp, #0]
 800511c:	4606      	mov	r6, r0
 800511e:	f081 4000 	eor.w	r0, r1, #2147483648	; 0x80000000
 8005122:	f7fb fa39 	bl	8000598 <__aeabi_f2d>
 8005126:	ec41 0b10 	vmov	d0, r0, r1
 800512a:	ec41 0b1a 	vmov	d10, r0, r1
 800512e:	f008 fcbb 	bl	800daa8 <cos>
 8005132:	ee18 0a10 	vmov	r0, s16
 8005136:	eeb0 8a40 	vmov.f32	s16, s0
 800513a:	eef0 8a60 	vmov.f32	s17, s1
 800513e:	f7fb fa2b 	bl	8000598 <__aeabi_f2d>
 8005142:	ec53 2b18 	vmov	r2, r3, d8
 8005146:	4604      	mov	r4, r0
 8005148:	460d      	mov	r5, r1
 800514a:	4630      	mov	r0, r6
 800514c:	4639      	mov	r1, r7
 800514e:	f7fb fa7b 	bl	8000648 <__aeabi_dmul>
 8005152:	4622      	mov	r2, r4
 8005154:	462b      	mov	r3, r5
 8005156:	4680      	mov	r8, r0
 8005158:	4689      	mov	r9, r1
 800515a:	ec51 0b1b 	vmov	r0, r1, d11
 800515e:	f7fb fa73 	bl	8000648 <__aeabi_dmul>
 8005162:	4602      	mov	r2, r0
 8005164:	460b      	mov	r3, r1
 8005166:	4640      	mov	r0, r8
 8005168:	4649      	mov	r1, r9
 800516a:	f7fb f8b7 	bl	80002dc <__adddf3>
 800516e:	f7fb fd63 	bl	8000c38 <__aeabi_d2f>
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 8005172:	eeb0 0a4a 	vmov.f32	s0, s20
 8005176:	eef0 0a6a 	vmov.f32	s1, s21
  omni.local_odom_speed[0] = omni.odom_speed[0] * cos(-imu.yaw_angle_rad) - omni.odom_speed[1] * sin(-imu.yaw_angle_rad);
 800517a:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 800517e:	f008 fce7 	bl	800db50 <sin>
 8005182:	4630      	mov	r0, r6
 8005184:	ec53 2b10 	vmov	r2, r3, d0
 8005188:	4639      	mov	r1, r7
 800518a:	f7fb fa5d 	bl	8000648 <__aeabi_dmul>
 800518e:	4622      	mov	r2, r4
 8005190:	462b      	mov	r3, r5
 8005192:	4604      	mov	r4, r0
 8005194:	460d      	mov	r5, r1
 8005196:	ec51 0b18 	vmov	r0, r1, d8
 800519a:	f7fb fa55 	bl	8000648 <__aeabi_dmul>
 800519e:	460b      	mov	r3, r1
 80051a0:	4602      	mov	r2, r0
 80051a2:	4629      	mov	r1, r5
 80051a4:	4620      	mov	r0, r4
 80051a6:	f7fb f899 	bl	80002dc <__adddf3>
 80051aa:	f7fb fd45 	bl	8000c38 <__aeabi_d2f>
  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
 80051ae:	4b2f      	ldr	r3, [pc, #188]	; (800526c <omniOdometory+0x3bc>)
  omni.local_odom_speed[1] = omni.odom_speed[0] * sin(-imu.yaw_angle_rad) + omni.odom_speed[1] * cos(-imu.yaw_angle_rad);
 80051b0:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
  float latency_cycle = ai_cmd.latency_time_ms / (1000 / MAIN_LOOP_CYCLE);
 80051b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051b6:	085b      	lsrs	r3, r3, #1
 80051b8:	ee07 3a90 	vmov	s15, r3
 80051bc:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80051c0:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
    enqueue(integ.odom_log[i], omni.odom_speed[i]);
 80051c4:	ecb5 0a01 	vldmia	r5!, {s0}
 80051c8:	f8db 0000 	ldr.w	r0, [fp]
 80051cc:	f000 f942 	bl	8005454 <enqueue>
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 80051d0:	4b2a      	ldr	r3, [pc, #168]	; (800527c <omniOdometory+0x3cc>)
 80051d2:	f85b 0b04 	ldr.w	r0, [fp], #4
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	ee07 3a90 	vmov	s15, r3
 80051de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051e2:	ee77 7a88 	vadd.f32	s15, s15, s16
 80051e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051ea:	ee17 1a90 	vmov	r1, s15
 80051ee:	f000 f95b 	bl	80054a8 <sumNewestN>
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 80051f2:	ecf4 7a01 	vldmia	r4!, {s15}
  for (int i = 0; i < 2; i++) {
 80051f6:	4b22      	ldr	r3, [pc, #136]	; (8005280 <omniOdometory+0x3d0>)
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 80051f8:	ed94 7a01 	vldr	s14, [r4, #4]
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 80051fc:	ee20 0a09 	vmul.f32	s0, s0, s18
  for (int i = 0; i < 2; i++) {
 8005200:	459b      	cmp	fp, r3
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 8005202:	ee70 7a27 	vadd.f32	s15, s0, s15
    integ.global_odom_vision_diff[i] = sumNewestN(integ.odom_log[i], latency_cycle + connection.vision_update_cycle_cnt) / MAIN_LOOP_CYCLE;
 8005206:	ed8b 0a01 	vstr	s0, [fp, #4]
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 800520a:	ee37 7a67 	vsub.f32	s14, s14, s15
    integ.vision_based_position[i] = ai_cmd.global_robot_position[i] + integ.global_odom_vision_diff[i];
 800520e:	edcb 7a03 	vstr	s15, [fp, #12]
    integ.position_diff[i] = ai_cmd.global_target_position[i] - integ.vision_based_position[i];
 8005212:	ed8b 7a05 	vstr	s14, [fp, #20]
  for (int i = 0; i < 2; i++) {
 8005216:	d1d5      	bne.n	80051c4 <omniOdometory+0x314>
  }

  float target_diff[2], move_diff[2];
  for (int i = 0; i < 2; i++) {
    target_diff[i] = ai_cmd.global_robot_position[i] - ai_cmd.global_target_position[i];  // Visionが更新された時点での現在地とtargetの距離
 8005218:	4c14      	ldr	r4, [pc, #80]	; (800526c <omniOdometory+0x3bc>)
 800521a:	ed94 7a07 	vldr	s14, [r4, #28]
 800521e:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
    move_diff[i] = ai_cmd.global_robot_position[i] - integ.vision_based_position[i];  // Visionとtargetが更新されてからの移動量
  }

  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));  
 8005222:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005226:	ee17 0a90 	vmov	r0, s15
 800522a:	f7fb f9b5 	bl	8000598 <__aeabi_f2d>
    target_diff[i] = ai_cmd.global_robot_position[i] - ai_cmd.global_target_position[i];  // Visionが更新された時点での現在地とtargetの距離
 800522e:	ed94 7a08 	vldr	s14, [r4, #32]
 8005232:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));  
 8005236:	ee77 7a67 	vsub.f32	s15, s14, s15
 800523a:	4602      	mov	r2, r0
 800523c:	e026      	b.n	800528c <omniOdometory+0x3dc>
 800523e:	bf00      	nop
 8005240:	3126e979 	.word	0x3126e979
 8005244:	3facac08 	.word	0x3facac08
 8005248:	667f3bcc 	.word	0x667f3bcc
 800524c:	bfe6a09e 	.word	0xbfe6a09e
 8005250:	667f3bcd 	.word	0x667f3bcd
 8005254:	3fe6a09e 	.word	0x3fe6a09e
 8005258:	1cac0831 	.word	0x1cac0831
 800525c:	3fbb645a 	.word	0x3fbb645a
 8005260:	200007fc 	.word	0x200007fc
 8005264:	3b03126f 	.word	0x3b03126f
 8005268:	200007a4 	.word	0x200007a4
 800526c:	20000620 	.word	0x20000620
 8005270:	3fe00000 	.word	0x3fe00000
 8005274:	3ff00000 	.word	0x3ff00000
 8005278:	43fa0000 	.word	0x43fa0000
 800527c:	20000704 	.word	0x20000704
 8005280:	200007c0 	.word	0x200007c0
 8005284:	20000874 	.word	0x20000874
 8005288:	200007b8 	.word	0x200007b8
 800528c:	460b      	mov	r3, r1
 800528e:	ee17 0a90 	vmov	r0, s15
 8005292:	e9cd 2300 	strd	r2, r3, [sp]
 8005296:	f7fb f97f 	bl	8000598 <__aeabi_f2d>
 800529a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800529e:	4606      	mov	r6, r0
 80052a0:	460f      	mov	r7, r1
 80052a2:	4610      	mov	r0, r2
 80052a4:	4619      	mov	r1, r3
 80052a6:	f7fb f9cf 	bl	8000648 <__aeabi_dmul>
 80052aa:	4632      	mov	r2, r6
 80052ac:	4604      	mov	r4, r0
 80052ae:	460d      	mov	r5, r1
 80052b0:	463b      	mov	r3, r7
 80052b2:	4630      	mov	r0, r6
 80052b4:	4639      	mov	r1, r7
 80052b6:	f7fb f9c7 	bl	8000648 <__aeabi_dmul>
 80052ba:	4602      	mov	r2, r0
 80052bc:	460b      	mov	r3, r1
 80052be:	4620      	mov	r0, r4
 80052c0:	4629      	mov	r1, r5
 80052c2:	f7fb f80b 	bl	80002dc <__adddf3>
 80052c6:	ec41 0b10 	vmov	d0, r0, r1
 80052ca:	f008 fbc1 	bl	800da50 <sqrt>
 80052ce:	ec51 0b10 	vmov	r0, r1, d0
 80052d2:	f7fb fcb1 	bl	8000c38 <__aeabi_d2f>
  integ.move_dist = sqrt(pow(integ.position_diff[0], 2) + pow(integ.position_diff[1], 2)); 
 80052d6:	4c16      	ldr	r4, [pc, #88]	; (8005330 <omniOdometory+0x480>)
  integ.targed_dist_diff = sqrt(pow(target_diff[0], 2) + pow(target_diff[1], 2));  
 80052d8:	4603      	mov	r3, r0
 80052da:	6363      	str	r3, [r4, #52]	; 0x34
  integ.move_dist = sqrt(pow(integ.position_diff[0], 2) + pow(integ.position_diff[1], 2)); 
 80052dc:	69a0      	ldr	r0, [r4, #24]
 80052de:	f7fb f95b 	bl	8000598 <__aeabi_f2d>
 80052e2:	4606      	mov	r6, r0
 80052e4:	69e0      	ldr	r0, [r4, #28]
 80052e6:	460f      	mov	r7, r1
 80052e8:	f7fb f956 	bl	8000598 <__aeabi_f2d>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	f7fb f9aa 	bl	8000648 <__aeabi_dmul>
 80052f4:	4632      	mov	r2, r6
 80052f6:	4604      	mov	r4, r0
 80052f8:	460d      	mov	r5, r1
 80052fa:	463b      	mov	r3, r7
 80052fc:	4630      	mov	r0, r6
 80052fe:	4639      	mov	r1, r7
 8005300:	f7fb f9a2 	bl	8000648 <__aeabi_dmul>
 8005304:	4602      	mov	r2, r0
 8005306:	460b      	mov	r3, r1
 8005308:	4620      	mov	r0, r4
 800530a:	4629      	mov	r1, r5
 800530c:	f7fa ffe6 	bl	80002dc <__adddf3>
 8005310:	ec41 0b10 	vmov	d0, r0, r1
 8005314:	f008 fb9c 	bl	800da50 <sqrt>
 8005318:	ec51 0b10 	vmov	r0, r1, d0
 800531c:	f7fb fc8c 	bl	8000c38 <__aeabi_d2f>
 8005320:	4c03      	ldr	r4, [pc, #12]	; (8005330 <omniOdometory+0x480>)
 8005322:	6320      	str	r0, [r4, #48]	; 0x30
 8005324:	b007      	add	sp, #28
 8005326:	ecbd 8b0a 	vpop	{d8-d12}
 800532a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800532e:	bf00      	nop
 8005330:	200007b8 	.word	0x200007b8
 8005334:	00000000 	.word	0x00000000

08005338 <omni_move>:

const float sinM4 = sin(150 * M_PI / 180);
const float cosM4 = cos(150 * M_PI / 180);

void omni_move(float vel_y_robot, float vel_x_robot, float omega_roboot, float duty_limit)
{
 8005338:	b510      	push	{r4, lr}
 800533a:	ee11 0a10 	vmov	r0, s2
 800533e:	ed2d 8b04 	vpush	{d8-d9}
 8005342:	eef0 8a61 	vmov.f32	s17, s3
 8005346:	eeb0 8a60 	vmov.f32	s16, s1
 800534a:	eeb0 9a40 	vmov.f32	s18, s0
  float rotation_omega_motor;

  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 800534e:	f7fb f923 	bl	8000598 <__aeabi_f2d>
 8005352:	a334      	add	r3, pc, #208	; (adr r3, 8005424 <omni_move+0xec>)
 8005354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005358:	f7fb f976 	bl	8000648 <__aeabi_dmul>
 800535c:	f7fb fc6c 	bl	8000c38 <__aeabi_d2f>

  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 8005360:	4b2b      	ldr	r3, [pc, #172]	; (8005410 <omni_move+0xd8>)
 8005362:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8005414 <omni_move+0xdc>
 8005366:	ed93 7a00 	vldr	s14, [r3]
 800536a:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8005418 <omni_move+0xe0>
 800536e:	4c2b      	ldr	r4, [pc, #172]	; (800541c <omni_move+0xe4>)
 8005370:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005374:	eec6 5a87 	vdiv.f32	s11, s13, s14
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8005378:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8005420 <omni_move+0xe8>
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 800537c:	ee69 7a27 	vmul.f32	s15, s18, s15
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 8005380:	ee29 7a07 	vmul.f32	s14, s18, s14
 8005384:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8005388:	eeb0 6a67 	vmov.f32	s12, s15
 800538c:	eea8 7a24 	vfma.f32	s14, s16, s9
 8005390:	eea8 6a05 	vfma.f32	s12, s16, s10
 8005394:	eed8 7a05 	vfnms.f32	s15, s16, s10
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 8005398:	ee38 0a09 	vadd.f32	s0, s16, s18
 800539c:	ee05 0a10 	vmov	s10, r0
  rotation_omega_motor = ROBOT_RADIUS * omega_roboot;
 80053a0:	ee06 0a90 	vmov	s13, r0
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80053a4:	eea0 5a24 	vfma.f32	s10, s0, s9
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80053a8:	ee36 6a86 	vadd.f32	s12, s13, s12
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80053ac:	ee36 7a87 	vadd.f32	s14, s13, s14
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80053b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80053b4:	ee27 7a25 	vmul.f32	s14, s14, s11
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80053b8:	ee66 6a25 	vmul.f32	s13, s12, s11
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80053bc:	ee67 7aa5 	vmul.f32	s15, s15, s11
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80053c0:	ee25 6a25 	vmul.f32	s12, s10, s11
  output.motor_voltage[0] = ((vel_x_robot * sinM1) + (vel_y_robot * cosM1) + rotation_omega_motor) / rotation_length_omni;
 80053c4:	edc4 6a07 	vstr	s13, [r4, #28]
  output.motor_voltage[1] = ((vel_x_robot * sinM2) + (vel_y_robot * cosM2) + rotation_omega_motor) / rotation_length_omni;
 80053c8:	ed84 7a08 	vstr	s14, [r4, #32]
  output.motor_voltage[2] = ((vel_x_robot * sinM3) + (vel_y_robot * cosM3) + rotation_omega_motor) / rotation_length_omni;
 80053cc:	ed84 6a09 	vstr	s12, [r4, #36]	; 0x24
  output.motor_voltage[3] = ((vel_x_robot * sinM4) + (vel_y_robot * cosM4) + rotation_omega_motor) / rotation_length_omni;
 80053d0:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28

  actuator_motor1(output.motor_voltage[0], duty_limit);
 80053d4:	ed94 0a07 	vldr	s0, [r4, #28]
 80053d8:	eef0 0a68 	vmov.f32	s1, s17
 80053dc:	f7fb fdfa 	bl	8000fd4 <actuator_motor1>
  actuator_motor2(output.motor_voltage[1], duty_limit);
 80053e0:	ed94 0a08 	vldr	s0, [r4, #32]
 80053e4:	eef0 0a68 	vmov.f32	s1, s17
 80053e8:	f7fb fe14 	bl	8001014 <actuator_motor2>
  actuator_motor3(output.motor_voltage[2], duty_limit);
 80053ec:	ed94 0a09 	vldr	s0, [r4, #36]	; 0x24
 80053f0:	eef0 0a68 	vmov.f32	s1, s17
 80053f4:	f7fb fe2e 	bl	8001054 <actuator_motor3>
  actuator_motor4(output.motor_voltage[3], duty_limit);
 80053f8:	eef0 0a68 	vmov.f32	s1, s17
}
 80053fc:	ecbd 8b04 	vpop	{d8-d9}
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005400:	ed94 0a0a 	vldr	s0, [r4, #40]	; 0x28
}
 8005404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  actuator_motor4(output.motor_voltage[3], duty_limit);
 8005408:	f7fb be44 	b.w	8001094 <actuator_motor4>
 800540c:	f3af 8000 	nop.w
 8005410:	20000004 	.word	0x20000004
 8005414:	3f5db3d7 	.word	0x3f5db3d7
 8005418:	bf3504f3 	.word	0xbf3504f3
 800541c:	200008b4 	.word	0x200008b4
 8005420:	3f3504f3 	.word	0x3f3504f3
 8005424:	47ae147b 	.word	0x47ae147b
 8005428:	3fb47ae1 	.word	0x3fb47ae1

0800542c <initRingBuffer>:



// リングバッファの初期化
RingBuffer * initRingBuffer(int size)
{
 800542c:	b538      	push	{r3, r4, r5, lr}
 800542e:	4605      	mov	r5, r0
  RingBuffer * rb = (RingBuffer *)malloc(sizeof(RingBuffer));
 8005430:	2014      	movs	r0, #20
 8005432:	f005 fb75 	bl	800ab20 <malloc>
 8005436:	4604      	mov	r4, r0
  rb->buffer = (float *)malloc(size * sizeof(float));
 8005438:	00a8      	lsls	r0, r5, #2
 800543a:	f005 fb71 	bl	800ab20 <malloc>
  rb->size = size;
  rb->front = 0;
 800543e:	2300      	movs	r3, #0
  rb->rear = -1;
 8005440:	f04f 32ff 	mov.w	r2, #4294967295
  rb->size = size;
 8005444:	e9c4 0500 	strd	r0, r5, [r4]
  rb->rear = -1;
 8005448:	e9c4 3202 	strd	r3, r2, [r4, #8]
  rb->count = 0;
 800544c:	6123      	str	r3, [r4, #16]
  return rb;
}
 800544e:	4620      	mov	r0, r4
 8005450:	bd38      	pop	{r3, r4, r5, pc}
 8005452:	bf00      	nop

08005454 <enqueue>:

// リングバッファに要素を追加
void enqueue(RingBuffer * rb, float data)
{
  if (rb->count < rb->size) {
 8005454:	6901      	ldr	r1, [r0, #16]
 8005456:	6843      	ldr	r3, [r0, #4]
 8005458:	4299      	cmp	r1, r3
 800545a:	da0e      	bge.n	800547a <enqueue+0x26>
    rb->rear = (rb->rear + 1) % rb->size;
 800545c:	68c2      	ldr	r2, [r0, #12]
 800545e:	3201      	adds	r2, #1
 8005460:	fb92 fcf3 	sdiv	ip, r2, r3
 8005464:	fb03 231c 	mls	r3, r3, ip, r2
    rb->buffer[rb->rear] = data;
 8005468:	6802      	ldr	r2, [r0, #0]
    rb->rear = (rb->rear + 1) % rb->size;
 800546a:	60c3      	str	r3, [r0, #12]
    rb->count++;
 800546c:	3101      	adds	r1, #1
    rb->buffer[rb->rear] = data;
 800546e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005472:	ed82 0a00 	vstr	s0, [r2]
    rb->count++;
 8005476:	6101      	str	r1, [r0, #16]
 8005478:	4770      	bx	lr
  } else {
    // バッファがいっぱいの場合は古いデータを上書き
    rb->rear = (rb->rear + 1) % rb->size;
    rb->front = (rb->front + 1) % rb->size;
 800547a:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
{
 800547e:	b410      	push	{r4}
    rb->rear = (rb->rear + 1) % rb->size;
 8005480:	3201      	adds	r2, #1
    rb->buffer[rb->rear] = data;
 8005482:	6804      	ldr	r4, [r0, #0]
    rb->rear = (rb->rear + 1) % rb->size;
 8005484:	fb92 fcf3 	sdiv	ip, r2, r3
    rb->front = (rb->front + 1) % rb->size;
 8005488:	3101      	adds	r1, #1
    rb->rear = (rb->rear + 1) % rb->size;
 800548a:	fb03 221c 	mls	r2, r3, ip, r2
 800548e:	60c2      	str	r2, [r0, #12]
    rb->front = (rb->front + 1) % rb->size;
 8005490:	fb91 fcf3 	sdiv	ip, r1, r3
    rb->buffer[rb->rear] = data;
 8005494:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    rb->front = (rb->front + 1) % rb->size;
 8005498:	fb03 111c 	mls	r1, r3, ip, r1
 800549c:	6081      	str	r1, [r0, #8]
  }
}
 800549e:	f85d 4b04 	ldr.w	r4, [sp], #4
    rb->buffer[rb->rear] = data;
 80054a2:	ed82 0a00 	vstr	s0, [r2]
}
 80054a6:	4770      	bx	lr

080054a8 <sumNewestN>:
}

// リングバッファ上のデータを新しい順にn個加算した結果を取得
float sumNewestN(RingBuffer * rb, int n)
{
  if (n <= 0 || n > rb->count) {
 80054a8:	2900      	cmp	r1, #0
 80054aa:	dd1b      	ble.n	80054e4 <sumNewestN+0x3c>
 80054ac:	6903      	ldr	r3, [r0, #16]
 80054ae:	428b      	cmp	r3, r1
 80054b0:	db18      	blt.n	80054e4 <sumNewestN+0x3c>
{
 80054b2:	b410      	push	{r4}
    // 無効なnの値の場合はエラーとして0.0を返す
    return 0.0;
  }

  int index = rb->rear;
 80054b4:	68c3      	ldr	r3, [r0, #12]
  float sum = 0.0;
 80054b6:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80054ec <sumNewestN+0x44>
  for (int i = 0; i < n; i++) {
    sum += rb->buffer[index];
    index = (index - 1 + rb->size) % rb->size;
 80054ba:	e9d0 4000 	ldrd	r4, r0, [r0]
  for (int i = 0; i < n; i++) {
 80054be:	2200      	movs	r2, #0
    sum += rb->buffer[index];
 80054c0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
 80054c4:	eddc 7a00 	vldr	s15, [ip]
    index = (index - 1 + rb->size) % rb->size;
 80054c8:	3b01      	subs	r3, #1
  for (int i = 0; i < n; i++) {
 80054ca:	3201      	adds	r2, #1
    index = (index - 1 + rb->size) % rb->size;
 80054cc:	4403      	add	r3, r0
  for (int i = 0; i < n; i++) {
 80054ce:	4291      	cmp	r1, r2
    index = (index - 1 + rb->size) % rb->size;
 80054d0:	fb93 fcf0 	sdiv	ip, r3, r0
    sum += rb->buffer[index];
 80054d4:	ee30 0a27 	vadd.f32	s0, s0, s15
    index = (index - 1 + rb->size) % rb->size;
 80054d8:	fb00 331c 	mls	r3, r0, ip, r3
  for (int i = 0; i < n; i++) {
 80054dc:	d1f0      	bne.n	80054c0 <sumNewestN+0x18>
  }
  return sum;
}
 80054de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054e2:	4770      	bx	lr
    return 0.0;
 80054e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80054ec <sumNewestN+0x44>
}
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	00000000 	.word	0x00000000

080054f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80054f0:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80054f2:	4811      	ldr	r0, [pc, #68]	; (8005538 <MX_SPI1_Init+0x48>)
 80054f4:	4c11      	ldr	r4, [pc, #68]	; (800553c <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80054f6:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80054fa:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80054fc:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005500:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005504:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005508:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800550c:	2420      	movs	r4, #32
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800550e:	6182      	str	r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8005510:	2107      	movs	r1, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005512:	2208      	movs	r2, #8
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005514:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005518:	e9c0 4307 	strd	r4, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800551c:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005520:	e9c0 130b 	strd	r1, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005524:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005526:	f003 f949 	bl	80087bc <HAL_SPI_Init>
 800552a:	b900      	cbnz	r0, 800552e <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800552c:	bd10      	pop	{r4, pc}
 800552e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005532:	f7fe bd13 	b.w	8003f5c <Error_Handler>
 8005536:	bf00      	nop
 8005538:	20000b20 	.word	0x20000b20
 800553c:	40013000 	.word	0x40013000

08005540 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005540:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8005542:	4a1b      	ldr	r2, [pc, #108]	; (80055b0 <HAL_SPI_MspInit+0x70>)
 8005544:	6801      	ldr	r1, [r0, #0]
{
 8005546:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005548:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 800554a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800554c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005550:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005554:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 8005556:	d002      	beq.n	800555e <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005558:	b009      	add	sp, #36	; 0x24
 800555a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800555e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005562:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005566:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80055a8 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 800556a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800556c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005570:	661a      	str	r2, [r3, #96]	; 0x60
 8005572:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005574:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005578:	9200      	str	r2, [sp, #0]
 800557a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800557c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	64da      	str	r2, [r3, #76]	; 0x4c
 8005584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800558c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800558e:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005590:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005594:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005598:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800559a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800559c:	f002 f938 	bl	8007810 <HAL_GPIO_Init>
}
 80055a0:	b009      	add	sp, #36	; 0x24
 80055a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80055a6:	bf00      	nop
 80055a8:	000000e0 	.word	0x000000e0
 80055ac:	00000002 	.word	0x00000002
 80055b0:	40013000 	.word	0x40013000

080055b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055b4:	4b0b      	ldr	r3, [pc, #44]	; (80055e4 <HAL_MspInit+0x30>)
 80055b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055b8:	f042 0201 	orr.w	r2, r2, #1
 80055bc:	661a      	str	r2, [r3, #96]	; 0x60
 80055be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80055c0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055c2:	f002 0201 	and.w	r2, r2, #1
 80055c6:	9200      	str	r2, [sp, #0]
 80055c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80055cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80055d0:	659a      	str	r2, [r3, #88]	; 0x58
 80055d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055d8:	9301      	str	r3, [sp, #4]
 80055da:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80055dc:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 80055de:	f002 ba9d 	b.w	8007b1c <HAL_PWREx_DisableUCPDDeadBattery>
 80055e2:	bf00      	nop
 80055e4:	40021000 	.word	0x40021000

080055e8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop

080055ec <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055ec:	e7fe      	b.n	80055ec <HardFault_Handler>
 80055ee:	bf00      	nop

080055f0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055f0:	e7fe      	b.n	80055f0 <MemManage_Handler>
 80055f2:	bf00      	nop

080055f4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055f4:	e7fe      	b.n	80055f4 <BusFault_Handler>
 80055f6:	bf00      	nop

080055f8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055f8:	e7fe      	b.n	80055f8 <UsageFault_Handler>
 80055fa:	bf00      	nop

080055fc <SVC_Handler>:
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop

08005600 <DebugMon_Handler>:
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop

08005604 <PendSV_Handler>:
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop

08005608 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005608:	f000 bd3a 	b.w	8006080 <HAL_IncTick>

0800560c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800560c:	4801      	ldr	r0, [pc, #4]	; (8005614 <DMA1_Channel2_IRQHandler+0x8>)
 800560e:	f001 bcad 	b.w	8006f6c <HAL_DMA_IRQHandler>
 8005612:	bf00      	nop
 8005614:	20000d3c 	.word	0x20000d3c

08005618 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005618:	4801      	ldr	r0, [pc, #4]	; (8005620 <DMA1_Channel3_IRQHandler+0x8>)
 800561a:	f001 bca7 	b.w	8006f6c <HAL_DMA_IRQHandler>
 800561e:	bf00      	nop
 8005620:	200003b4 	.word	0x200003b4

08005624 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8005624:	4801      	ldr	r0, [pc, #4]	; (800562c <DMA1_Channel4_IRQHandler+0x8>)
 8005626:	f001 bca1 	b.w	8006f6c <HAL_DMA_IRQHandler>
 800562a:	bf00      	nop
 800562c:	20000414 	.word	0x20000414

08005630 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005630:	4801      	ldr	r0, [pc, #4]	; (8005638 <DMA1_Channel5_IRQHandler+0x8>)
 8005632:	f001 bc9b 	b.w	8006f6c <HAL_DMA_IRQHandler>
 8005636:	bf00      	nop
 8005638:	20000354 	.word	0x20000354

0800563c <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800563c:	4801      	ldr	r0, [pc, #4]	; (8005644 <DMA1_Channel6_IRQHandler+0x8>)
 800563e:	f001 bc95 	b.w	8006f6c <HAL_DMA_IRQHandler>
 8005642:	bf00      	nop
 8005644:	20000c1c 	.word	0x20000c1c

08005648 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8005648:	4801      	ldr	r0, [pc, #4]	; (8005650 <DMA1_Channel7_IRQHandler+0x8>)
 800564a:	f001 bc8f 	b.w	8006f6c <HAL_DMA_IRQHandler>
 800564e:	bf00      	nop
 8005650:	20000c7c 	.word	0x20000c7c

08005654 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8005654:	4801      	ldr	r0, [pc, #4]	; (800565c <FDCAN1_IT0_IRQHandler+0x8>)
 8005656:	f002 b817 	b.w	8007688 <HAL_FDCAN_IRQHandler>
 800565a:	bf00      	nop
 800565c:	2000049c 	.word	0x2000049c

08005660 <FDCAN1_IT1_IRQHandler>:
 8005660:	4801      	ldr	r0, [pc, #4]	; (8005668 <FDCAN1_IT1_IRQHandler+0x8>)
 8005662:	f002 b811 	b.w	8007688 <HAL_FDCAN_IRQHandler>
 8005666:	bf00      	nop
 8005668:	2000049c 	.word	0x2000049c

0800566c <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800566c:	4801      	ldr	r0, [pc, #4]	; (8005674 <USART2_IRQHandler+0x8>)
 800566e:	f004 ba43 	b.w	8009af8 <HAL_UART_IRQHandler>
 8005672:	bf00      	nop
 8005674:	20000e30 	.word	0x20000e30

08005678 <TIM7_DAC_IRQHandler>:
void TIM7_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005678:	4801      	ldr	r0, [pc, #4]	; (8005680 <TIM7_DAC_IRQHandler+0x8>)
 800567a:	f003 bdb5 	b.w	80091e8 <HAL_TIM_IRQHandler>
 800567e:	bf00      	nop
 8005680:	20000bd0 	.word	0x20000bd0

08005684 <FDCAN2_IT0_IRQHandler>:
void FDCAN2_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8005684:	4801      	ldr	r0, [pc, #4]	; (800568c <FDCAN2_IT0_IRQHandler+0x8>)
 8005686:	f001 bfff 	b.w	8007688 <HAL_FDCAN_IRQHandler>
 800568a:	bf00      	nop
 800568c:	20000500 	.word	0x20000500

08005690 <FDCAN2_IT1_IRQHandler>:
 8005690:	4801      	ldr	r0, [pc, #4]	; (8005698 <FDCAN2_IT1_IRQHandler+0x8>)
 8005692:	f001 bff9 	b.w	8007688 <HAL_FDCAN_IRQHandler>
 8005696:	bf00      	nop
 8005698:	20000500 	.word	0x20000500

0800569c <LPUART1_IRQHandler>:
void LPUART1_IRQHandler(void)
{
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800569c:	4801      	ldr	r0, [pc, #4]	; (80056a4 <LPUART1_IRQHandler+0x8>)
 800569e:	f004 ba2b 	b.w	8009af8 <HAL_UART_IRQHandler>
 80056a2:	bf00      	nop
 80056a4:	20000da0 	.word	0x20000da0

080056a8 <DMA1_Channel8_IRQHandler>:
void DMA1_Channel8_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel8_IRQn 0 */

  /* USER CODE END DMA1_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80056a8:	4801      	ldr	r0, [pc, #4]	; (80056b0 <DMA1_Channel8_IRQHandler+0x8>)
 80056aa:	f001 bc5f 	b.w	8006f6c <HAL_DMA_IRQHandler>
 80056ae:	bf00      	nop
 80056b0:	20000cdc 	.word	0x20000cdc

080056b4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80056b4:	2001      	movs	r0, #1
 80056b6:	4770      	bx	lr

080056b8 <_kill>:

int _kill(int pid, int sig)
{
 80056b8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80056ba:	f006 fa7b 	bl	800bbb4 <__errno>
 80056be:	2316      	movs	r3, #22
 80056c0:	6003      	str	r3, [r0, #0]
	return -1;
}
 80056c2:	f04f 30ff 	mov.w	r0, #4294967295
 80056c6:	bd08      	pop	{r3, pc}

080056c8 <_exit>:

void _exit (int status)
{
 80056c8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80056ca:	f006 fa73 	bl	800bbb4 <__errno>
 80056ce:	2316      	movs	r3, #22
 80056d0:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80056d2:	e7fe      	b.n	80056d2 <_exit+0xa>

080056d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80056d4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056d6:	1e16      	subs	r6, r2, #0
 80056d8:	dd07      	ble.n	80056ea <_read+0x16>
 80056da:	460c      	mov	r4, r1
 80056dc:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80056de:	f3af 8000 	nop.w
 80056e2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056e6:	42a5      	cmp	r5, r4
 80056e8:	d1f9      	bne.n	80056de <_read+0xa>
	}

return len;
}
 80056ea:	4630      	mov	r0, r6
 80056ec:	bd70      	pop	{r4, r5, r6, pc}
 80056ee:	bf00      	nop

080056f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056f0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056f2:	1e16      	subs	r6, r2, #0
 80056f4:	dd07      	ble.n	8005706 <_write+0x16>
 80056f6:	460c      	mov	r4, r1
 80056f8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80056fa:	f814 0b01 	ldrb.w	r0, [r4], #1
 80056fe:	f7fc ffed 	bl	80026dc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005702:	42ac      	cmp	r4, r5
 8005704:	d1f9      	bne.n	80056fa <_write+0xa>
	}
	return len;
}
 8005706:	4630      	mov	r0, r6
 8005708:	bd70      	pop	{r4, r5, r6, pc}
 800570a:	bf00      	nop

0800570c <_close>:

int _close(int file)
{
	return -1;
}
 800570c:	f04f 30ff 	mov.w	r0, #4294967295
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop

08005714 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005714:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005718:	604b      	str	r3, [r1, #4]
	return 0;
}
 800571a:	2000      	movs	r0, #0
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop

08005720 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005720:	2001      	movs	r0, #1
 8005722:	4770      	bx	lr

08005724 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005724:	2000      	movs	r0, #0
 8005726:	4770      	bx	lr

08005728 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005728:	4b05      	ldr	r3, [pc, #20]	; (8005740 <SystemInit+0x18>)
 800572a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800572e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005732:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005736:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800573a:	6099      	str	r1, [r3, #8]
#endif
}
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	e000ed00 	.word	0xe000ed00
 8005744:	00000000 	.word	0x00000000

08005748 <MX_TIM5_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005748:	b510      	push	{r4, lr}
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800574a:	4c33      	ldr	r4, [pc, #204]	; (8005818 <MX_TIM5_Init+0xd0>)
 800574c:	4a33      	ldr	r2, [pc, #204]	; (800581c <MX_TIM5_Init+0xd4>)
 800574e:	6022      	str	r2, [r4, #0]
{
 8005750:	b092      	sub	sp, #72	; 0x48
  htim5.Init.Prescaler = 170;
 8005752:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005754:	2300      	movs	r3, #0
  htim5.Init.Prescaler = 170;
 8005756:	6062      	str	r2, [r4, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 500;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005758:	4620      	mov	r0, r4
  htim5.Init.Period = 500;
 800575a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800575e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005762:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8005766:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800576a:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  htim5.Init.Period = 500;
 800576e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005772:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005774:	9310      	str	r3, [sp, #64]	; 0x40
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005776:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005778:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800577a:	f003 fbe1 	bl	8008f40 <HAL_TIM_PWM_Init>
 800577e:	bb00      	cbnz	r0, 80057c2 <MX_TIM5_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005780:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005782:	4825      	ldr	r0, [pc, #148]	; (8005818 <MX_TIM5_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005784:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005786:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005788:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800578a:	f003 ff83 	bl	8009694 <HAL_TIMEx_MasterConfigSynchronization>
 800578e:	b9f0      	cbnz	r0, 80057ce <MX_TIM5_Init+0x86>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005790:	ed9f 7b1d 	vldr	d7, [pc, #116]	; 8005808 <MX_TIM5_Init+0xc0>
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005794:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005796:	4820      	ldr	r0, [pc, #128]	; (8005818 <MX_TIM5_Init+0xd0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005798:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800579a:	2204      	movs	r2, #4
 800579c:	a90a      	add	r1, sp, #40	; 0x28
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800579e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80057a2:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80057a4:	f003 fe6c 	bl	8009480 <HAL_TIM_PWM_ConfigChannel>
 80057a8:	b970      	cbnz	r0, 80057c8 <MX_TIM5_Init+0x80>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM5)
 80057aa:	4a1c      	ldr	r2, [pc, #112]	; (800581c <MX_TIM5_Init+0xd4>)
 80057ac:	6821      	ldr	r1, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057ae:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM5)
 80057b0:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057b2:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80057b6:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80057ba:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM5)
 80057bc:	d00a      	beq.n	80057d4 <MX_TIM5_Init+0x8c>
}
 80057be:	b012      	add	sp, #72	; 0x48
 80057c0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80057c2:	f7fe fbcb 	bl	8003f5c <Error_Handler>
 80057c6:	e7db      	b.n	8005780 <MX_TIM5_Init+0x38>
    Error_Handler();
 80057c8:	f7fe fbc8 	bl	8003f5c <Error_Handler>
 80057cc:	e7ed      	b.n	80057aa <MX_TIM5_Init+0x62>
    Error_Handler();
 80057ce:	f7fe fbc5 	bl	8003f5c <Error_Handler>
 80057d2:	e7dd      	b.n	8005790 <MX_TIM5_Init+0x48>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80057d8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**TIM5 GPIO Configuration
    PC12     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 80057dc:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8005810 <MX_TIM5_Init+0xc8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 80057e2:	480f      	ldr	r0, [pc, #60]	; (8005820 <MX_TIM5_Init+0xd8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057e4:	f042 0204 	orr.w	r2, r2, #4
 80057e8:	64da      	str	r2, [r3, #76]	; 0x4c
 80057ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 80057f2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 80057f4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = TIM5_CH2_Buzzer_Pin;
 80057f6:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057fa:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 80057fc:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(TIM5_CH2_Buzzer_GPIO_Port, &GPIO_InitStruct);
 80057fe:	f002 f807 	bl	8007810 <HAL_GPIO_Init>
}
 8005802:	b012      	add	sp, #72	; 0x48
 8005804:	bd10      	pop	{r4, pc}
 8005806:	bf00      	nop
 8005808:	00000060 	.word	0x00000060
 800580c:	00000000 	.word	0x00000000
 8005810:	00001000 	.word	0x00001000
 8005814:	00000002 	.word	0x00000002
 8005818:	20000b84 	.word	0x20000b84
 800581c:	40000c00 	.word	0x40000c00
 8005820:	48000800 	.word	0x48000800

08005824 <MX_TIM7_Init>:
{
 8005824:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8005826:	4812      	ldr	r0, [pc, #72]	; (8005870 <MX_TIM7_Init+0x4c>)
 8005828:	4912      	ldr	r1, [pc, #72]	; (8005874 <MX_TIM7_Init+0x50>)
{
 800582a:	b085      	sub	sp, #20
  htim7.Init.Prescaler = 170;
 800582c:	22aa      	movs	r2, #170	; 0xaa
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800582e:	2300      	movs	r3, #0
  htim7.Init.Prescaler = 170;
 8005830:	e9c0 1200 	strd	r1, r2, [r0]
  htim7.Init.Period = 2000;
 8005834:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005838:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim7.Init.Period = 2000;
 800583c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005840:	9303      	str	r3, [sp, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005842:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005844:	f003 faa0 	bl	8008d88 <HAL_TIM_Base_Init>
 8005848:	b950      	cbnz	r0, 8005860 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800584a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800584c:	4808      	ldr	r0, [pc, #32]	; (8005870 <MX_TIM7_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800584e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005850:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005852:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005854:	f003 ff1e 	bl	8009694 <HAL_TIMEx_MasterConfigSynchronization>
 8005858:	b928      	cbnz	r0, 8005866 <MX_TIM7_Init+0x42>
}
 800585a:	b005      	add	sp, #20
 800585c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005860:	f7fe fb7c 	bl	8003f5c <Error_Handler>
 8005864:	e7f1      	b.n	800584a <MX_TIM7_Init+0x26>
    Error_Handler();
 8005866:	f7fe fb79 	bl	8003f5c <Error_Handler>
}
 800586a:	b005      	add	sp, #20
 800586c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005870:	20000bd0 	.word	0x20000bd0
 8005874:	40001400 	.word	0x40001400

08005878 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM5)
 8005878:	4b09      	ldr	r3, [pc, #36]	; (80058a0 <HAL_TIM_PWM_MspInit+0x28>)
 800587a:	6802      	ldr	r2, [r0, #0]
 800587c:	429a      	cmp	r2, r3
 800587e:	d000      	beq.n	8005882 <HAL_TIM_PWM_MspInit+0xa>
 8005880:	4770      	bx	lr
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005882:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
{
 8005886:	b082      	sub	sp, #8
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005888:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800588a:	f042 0208 	orr.w	r2, r2, #8
 800588e:	659a      	str	r2, [r3, #88]	; 0x58
 8005890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005892:	f003 0308 	and.w	r3, r3, #8
 8005896:	9301      	str	r3, [sp, #4]
 8005898:	9b01      	ldr	r3, [sp, #4]
}
 800589a:	b002      	add	sp, #8
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	40000c00 	.word	0x40000c00

080058a4 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM7)
 80058a4:	4b0e      	ldr	r3, [pc, #56]	; (80058e0 <HAL_TIM_Base_MspInit+0x3c>)
 80058a6:	6802      	ldr	r2, [r0, #0]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d000      	beq.n	80058ae <HAL_TIM_Base_MspInit+0xa>
 80058ac:	4770      	bx	lr
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058ae:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
{
 80058b2:	b500      	push	{lr}
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058b4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80058b6:	f041 0120 	orr.w	r1, r1, #32
 80058ba:	6599      	str	r1, [r3, #88]	; 0x58
 80058bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
{
 80058be:	b083      	sub	sp, #12
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 80058c6:	2037      	movs	r0, #55	; 0x37
 80058c8:	2200      	movs	r2, #0
 80058ca:	2108      	movs	r1, #8
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058cc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 8, 0);
 80058ce:	f001 f97f 	bl	8006bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80058d2:	2037      	movs	r0, #55	; 0x37
}
 80058d4:	b003      	add	sp, #12
 80058d6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80058da:	f001 b9b7 	b.w	8006c4c <HAL_NVIC_EnableIRQ>
 80058de:	bf00      	nop
 80058e0:	40001400 	.word	0x40001400
 80058e4:	00000000 	.word	0x00000000

080058e8 <MX_LPUART1_UART_Init>:
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80058e8:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8005970 <MX_LPUART1_UART_Init+0x88>
  hlpuart1.Instance = LPUART1;
 80058ec:	4822      	ldr	r0, [pc, #136]	; (8005978 <MX_LPUART1_UART_Init+0x90>)
 80058ee:	4923      	ldr	r1, [pc, #140]	; (800597c <MX_LPUART1_UART_Init+0x94>)
  hlpuart1.Init.BaudRate = 2000000;
 80058f0:	4a23      	ldr	r2, [pc, #140]	; (8005980 <MX_LPUART1_UART_Init+0x98>)
{
 80058f2:	b510      	push	{r4, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80058f4:	2300      	movs	r3, #0
  hlpuart1.Init.BaudRate = 2000000;
 80058f6:	e9c0 1200 	strd	r1, r2, [r0]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80058fa:	240c      	movs	r4, #12
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80058fc:	2120      	movs	r1, #32
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80058fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005902:	ed80 7b08 	vstr	d7, [r0, #32]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005906:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800590a:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800590e:	6183      	str	r3, [r0, #24]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8005910:	6281      	str	r1, [r0, #40]	; 0x28
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8005912:	6402      	str	r2, [r0, #64]	; 0x40
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005914:	f004 fff0 	bl	800a8f8 <HAL_UART_Init>
 8005918:	b970      	cbnz	r0, 8005938 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800591a:	4817      	ldr	r0, [pc, #92]	; (8005978 <MX_LPUART1_UART_Init+0x90>)
 800591c:	2100      	movs	r1, #0
 800591e:	f005 f87b 	bl	800aa18 <HAL_UARTEx_SetTxFifoThreshold>
 8005922:	b988      	cbnz	r0, 8005948 <MX_LPUART1_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005924:	4814      	ldr	r0, [pc, #80]	; (8005978 <MX_LPUART1_UART_Init+0x90>)
 8005926:	2100      	movs	r1, #0
 8005928:	f005 f8b8 	bl	800aa9c <HAL_UARTEx_SetRxFifoThreshold>
 800592c:	b9a0      	cbnz	r0, 8005958 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800592e:	4812      	ldr	r0, [pc, #72]	; (8005978 <MX_LPUART1_UART_Init+0x90>)
 8005930:	f005 f854 	bl	800a9dc <HAL_UARTEx_DisableFifoMode>
 8005934:	b9b8      	cbnz	r0, 8005966 <MX_LPUART1_UART_Init+0x7e>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005936:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005938:	f7fe fb10 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800593c:	480e      	ldr	r0, [pc, #56]	; (8005978 <MX_LPUART1_UART_Init+0x90>)
 800593e:	2100      	movs	r1, #0
 8005940:	f005 f86a 	bl	800aa18 <HAL_UARTEx_SetTxFifoThreshold>
 8005944:	2800      	cmp	r0, #0
 8005946:	d0ed      	beq.n	8005924 <MX_LPUART1_UART_Init+0x3c>
    Error_Handler();
 8005948:	f7fe fb08 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800594c:	480a      	ldr	r0, [pc, #40]	; (8005978 <MX_LPUART1_UART_Init+0x90>)
 800594e:	2100      	movs	r1, #0
 8005950:	f005 f8a4 	bl	800aa9c <HAL_UARTEx_SetRxFifoThreshold>
 8005954:	2800      	cmp	r0, #0
 8005956:	d0ea      	beq.n	800592e <MX_LPUART1_UART_Init+0x46>
    Error_Handler();
 8005958:	f7fe fb00 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800595c:	4806      	ldr	r0, [pc, #24]	; (8005978 <MX_LPUART1_UART_Init+0x90>)
 800595e:	f005 f83d 	bl	800a9dc <HAL_UARTEx_DisableFifoMode>
 8005962:	2800      	cmp	r0, #0
 8005964:	d0e7      	beq.n	8005936 <MX_LPUART1_UART_Init+0x4e>
}
 8005966:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800596a:	f7fe baf7 	b.w	8003f5c <Error_Handler>
 800596e:	bf00      	nop
	...
 8005978:	20000da0 	.word	0x20000da0
 800597c:	40008000 	.word	0x40008000
 8005980:	001e8480 	.word	0x001e8480

08005984 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005984:	4821      	ldr	r0, [pc, #132]	; (8005a0c <MX_USART2_UART_Init+0x88>)
 8005986:	4922      	ldr	r1, [pc, #136]	; (8005a10 <MX_USART2_UART_Init+0x8c>)
  huart2.Init.BaudRate = 921600;
 8005988:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
{
 800598c:	b510      	push	{r4, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800598e:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 921600;
 8005990:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005994:	240c      	movs	r4, #12
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005996:	2108      	movs	r1, #8
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005998:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  huart2.Init.StopBits = UART_STOPBITS_1;
 800599c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80059a0:	e9c0 3404 	strd	r3, r4, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80059a4:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80059a8:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80059ac:	6281      	str	r1, [r0, #40]	; 0x28
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80059ae:	6382      	str	r2, [r0, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80059b0:	f004 ffa2 	bl	800a8f8 <HAL_UART_Init>
 80059b4:	b970      	cbnz	r0, 80059d4 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80059b6:	4815      	ldr	r0, [pc, #84]	; (8005a0c <MX_USART2_UART_Init+0x88>)
 80059b8:	2100      	movs	r1, #0
 80059ba:	f005 f82d 	bl	800aa18 <HAL_UARTEx_SetTxFifoThreshold>
 80059be:	b988      	cbnz	r0, 80059e4 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80059c0:	4812      	ldr	r0, [pc, #72]	; (8005a0c <MX_USART2_UART_Init+0x88>)
 80059c2:	2100      	movs	r1, #0
 80059c4:	f005 f86a 	bl	800aa9c <HAL_UARTEx_SetRxFifoThreshold>
 80059c8:	b9a0      	cbnz	r0, 80059f4 <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80059ca:	4810      	ldr	r0, [pc, #64]	; (8005a0c <MX_USART2_UART_Init+0x88>)
 80059cc:	f005 f806 	bl	800a9dc <HAL_UARTEx_DisableFifoMode>
 80059d0:	b9b8      	cbnz	r0, 8005a02 <MX_USART2_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80059d2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80059d4:	f7fe fac2 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80059d8:	480c      	ldr	r0, [pc, #48]	; (8005a0c <MX_USART2_UART_Init+0x88>)
 80059da:	2100      	movs	r1, #0
 80059dc:	f005 f81c 	bl	800aa18 <HAL_UARTEx_SetTxFifoThreshold>
 80059e0:	2800      	cmp	r0, #0
 80059e2:	d0ed      	beq.n	80059c0 <MX_USART2_UART_Init+0x3c>
    Error_Handler();
 80059e4:	f7fe faba 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80059e8:	4808      	ldr	r0, [pc, #32]	; (8005a0c <MX_USART2_UART_Init+0x88>)
 80059ea:	2100      	movs	r1, #0
 80059ec:	f005 f856 	bl	800aa9c <HAL_UARTEx_SetRxFifoThreshold>
 80059f0:	2800      	cmp	r0, #0
 80059f2:	d0ea      	beq.n	80059ca <MX_USART2_UART_Init+0x46>
    Error_Handler();
 80059f4:	f7fe fab2 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80059f8:	4804      	ldr	r0, [pc, #16]	; (8005a0c <MX_USART2_UART_Init+0x88>)
 80059fa:	f004 ffef 	bl	800a9dc <HAL_UARTEx_DisableFifoMode>
 80059fe:	2800      	cmp	r0, #0
 8005a00:	d0e7      	beq.n	80059d2 <MX_USART2_UART_Init+0x4e>
}
 8005a02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005a06:	f7fe baa9 	b.w	8003f5c <Error_Handler>
 8005a0a:	bf00      	nop
 8005a0c:	20000e30 	.word	0x20000e30
 8005a10:	40004400 	.word	0x40004400

08005a14 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005a14:	b510      	push	{r4, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005a16:	481f      	ldr	r0, [pc, #124]	; (8005a94 <MX_USART3_UART_Init+0x80>)
 8005a18:	4c1f      	ldr	r4, [pc, #124]	; (8005a98 <MX_USART3_UART_Init+0x84>)
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005a1a:	2300      	movs	r3, #0
  huart3.Init.BaudRate = 115200;
 8005a1c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005a20:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8005a22:	e9c0 4100 	strd	r4, r1, [r0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005a26:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005a2a:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a2e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005a32:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a36:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005a38:	f004 ff5e 	bl	800a8f8 <HAL_UART_Init>
 8005a3c:	b970      	cbnz	r0, 8005a5c <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a3e:	4815      	ldr	r0, [pc, #84]	; (8005a94 <MX_USART3_UART_Init+0x80>)
 8005a40:	2100      	movs	r1, #0
 8005a42:	f004 ffe9 	bl	800aa18 <HAL_UARTEx_SetTxFifoThreshold>
 8005a46:	b988      	cbnz	r0, 8005a6c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a48:	4812      	ldr	r0, [pc, #72]	; (8005a94 <MX_USART3_UART_Init+0x80>)
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	f005 f826 	bl	800aa9c <HAL_UARTEx_SetRxFifoThreshold>
 8005a50:	b9a0      	cbnz	r0, 8005a7c <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005a52:	4810      	ldr	r0, [pc, #64]	; (8005a94 <MX_USART3_UART_Init+0x80>)
 8005a54:	f004 ffc2 	bl	800a9dc <HAL_UARTEx_DisableFifoMode>
 8005a58:	b9b8      	cbnz	r0, 8005a8a <MX_USART3_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005a5a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005a5c:	f7fe fa7e 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a60:	480c      	ldr	r0, [pc, #48]	; (8005a94 <MX_USART3_UART_Init+0x80>)
 8005a62:	2100      	movs	r1, #0
 8005a64:	f004 ffd8 	bl	800aa18 <HAL_UARTEx_SetTxFifoThreshold>
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d0ed      	beq.n	8005a48 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 8005a6c:	f7fe fa76 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a70:	4808      	ldr	r0, [pc, #32]	; (8005a94 <MX_USART3_UART_Init+0x80>)
 8005a72:	2100      	movs	r1, #0
 8005a74:	f005 f812 	bl	800aa9c <HAL_UARTEx_SetRxFifoThreshold>
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	d0ea      	beq.n	8005a52 <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 8005a7c:	f7fe fa6e 	bl	8003f5c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005a80:	4804      	ldr	r0, [pc, #16]	; (8005a94 <MX_USART3_UART_Init+0x80>)
 8005a82:	f004 ffab 	bl	800a9dc <HAL_UARTEx_DisableFifoMode>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	d0e7      	beq.n	8005a5a <MX_USART3_UART_Init+0x46>
}
 8005a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005a8e:	f7fe ba65 	b.w	8003f5c <Error_Handler>
 8005a92:	bf00      	nop
 8005a94:	20000ec0 	.word	0x20000ec0
 8005a98:	40004800 	.word	0x40004800

08005a9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a9c:	b570      	push	{r4, r5, r6, lr}
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	b0a0      	sub	sp, #128	; 0x80

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005aa2:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005aa4:	2254      	movs	r2, #84	; 0x54
 8005aa6:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005aa8:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8005aac:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8005ab0:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ab2:	f006 f81d 	bl	800baf0 <memset>
  if(uartHandle->Instance==LPUART1)
 8005ab6:	6823      	ldr	r3, [r4, #0]
 8005ab8:	4a93      	ldr	r2, [pc, #588]	; (8005d08 <HAL_UART_MspInit+0x26c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d008      	beq.n	8005ad0 <HAL_UART_MspInit+0x34>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8005abe:	4a93      	ldr	r2, [pc, #588]	; (8005d0c <HAL_UART_MspInit+0x270>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d067      	beq.n	8005b94 <HAL_UART_MspInit+0xf8>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8005ac4:	4a92      	ldr	r2, [pc, #584]	; (8005d10 <HAL_UART_MspInit+0x274>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	f000 80ba 	beq.w	8005c40 <HAL_UART_MspInit+0x1a4>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005acc:	b020      	add	sp, #128	; 0x80
 8005ace:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005ad0:	2320      	movs	r3, #32
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ad2:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005ad4:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005ad6:	f002 fbd5 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 8005ada:	2800      	cmp	r0, #0
 8005adc:	f040 8104 	bne.w	8005ce8 <HAL_UART_MspInit+0x24c>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005ae0:	4b8c      	ldr	r3, [pc, #560]	; (8005d14 <HAL_UART_MspInit+0x278>)
    hdma_lpuart1_rx.Instance = DMA1_Channel6;
 8005ae2:	4e8d      	ldr	r6, [pc, #564]	; (8005d18 <HAL_UART_MspInit+0x27c>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005ae4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ae6:	f042 0201 	orr.w	r2, r2, #1
 8005aea:	65da      	str	r2, [r3, #92]	; 0x5c
 8005aec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005aee:	f002 0201 	and.w	r2, r2, #1
 8005af2:	9200      	str	r2, [sp, #0]
 8005af4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005af6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005af8:	f042 0201 	orr.w	r2, r2, #1
 8005afc:	64da      	str	r2, [r3, #76]	; 0x4c
 8005afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005b06:	220c      	movs	r2, #12
 8005b08:	2302      	movs	r3, #2
 8005b0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b0e:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b10:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005b12:	2300      	movs	r3, #0
 8005b14:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b18:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8005b1a:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8005b20:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b22:	f001 fe75 	bl	8007810 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005b26:	497d      	ldr	r1, [pc, #500]	; (8005d1c <HAL_UART_MspInit+0x280>)
 8005b28:	2222      	movs	r2, #34	; 0x22
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b2a:	2300      	movs	r3, #0
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005b2c:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005b30:	4630      	mov	r0, r6
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b32:	2180      	movs	r1, #128	; 0x80
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8005b34:	2220      	movs	r2, #32
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b36:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b3a:	e9c6 1304 	strd	r1, r3, [r6, #16]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8005b3e:	e9c6 3206 	strd	r3, r2, [r6, #24]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005b42:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005b44:	f001 f8aa 	bl	8006c9c <HAL_DMA_Init>
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	f040 80ca 	bne.w	8005ce2 <HAL_UART_MspInit+0x246>
    hdma_lpuart1_tx.Instance = DMA1_Channel7;
 8005b4e:	4d74      	ldr	r5, [pc, #464]	; (8005d20 <HAL_UART_MspInit+0x284>)
 8005b50:	4974      	ldr	r1, [pc, #464]	; (8005d24 <HAL_UART_MspInit+0x288>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005b52:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005b54:	2223      	movs	r2, #35	; 0x23
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b56:	2300      	movs	r3, #0
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8005b58:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005b5c:	4628      	mov	r0, r5
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b5e:	2110      	movs	r1, #16
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b60:	2280      	movs	r2, #128	; 0x80
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b62:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b66:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005b6a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005b6e:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b70:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8005b72:	f001 f893 	bl	8006c9c <HAL_DMA_Init>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	f040 80b0 	bne.w	8005cdc <HAL_UART_MspInit+0x240>
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	210d      	movs	r1, #13
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005b80:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005b82:	205b      	movs	r0, #91	; 0x5b
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8005b84:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 13, 0);
 8005b86:	f001 f823 	bl	8006bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005b8a:	205b      	movs	r0, #91	; 0x5b
 8005b8c:	f001 f85e 	bl	8006c4c <HAL_NVIC_EnableIRQ>
}
 8005b90:	b020      	add	sp, #128	; 0x80
 8005b92:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005b94:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b96:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005b98:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005b9a:	f002 fb73 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	f040 80a5 	bne.w	8005cee <HAL_UART_MspInit+0x252>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005ba4:	4b5b      	ldr	r3, [pc, #364]	; (8005d14 <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005ba6:	4860      	ldr	r0, [pc, #384]	; (8005d28 <HAL_UART_MspInit+0x28c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005ba8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_tx.Instance = DMA1_Channel8;
 8005baa:	4d60      	ldr	r5, [pc, #384]	; (8005d2c <HAL_UART_MspInit+0x290>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005bb0:	659a      	str	r2, [r3, #88]	; 0x58
 8005bb2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005bb4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005bb8:	9202      	str	r2, [sp, #8]
 8005bba:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bbc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bbe:	f042 0202 	orr.w	r2, r2, #2
 8005bc2:	64da      	str	r2, [r3, #76]	; 0x4c
 8005bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005bcc:	2208      	movs	r2, #8
 8005bce:	2302      	movs	r3, #2
 8005bd0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005bd4:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005bd6:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bd8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005bda:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005bdc:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005bde:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_TX_ETH_Pin;
 8005be0:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_TX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005be4:	f001 fe14 	bl	8007810 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005be8:	2210      	movs	r2, #16
 8005bea:	2302      	movs	r3, #2
 8005bec:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005bf0:	484d      	ldr	r0, [pc, #308]	; (8005d28 <HAL_UART_MspInit+0x28c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005bf2:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005bf8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART2_RX_ETH_Pin;
 8005bfa:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART2_RX_ETH_GPIO_Port, &GPIO_InitStruct);
 8005bfe:	f001 fe07 	bl	8007810 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005c02:	494b      	ldr	r1, [pc, #300]	; (8005d30 <HAL_UART_MspInit+0x294>)
 8005c04:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c06:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005c08:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005c0c:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005c0e:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005c10:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c12:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c16:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005c1a:	e9c5 3307 	strd	r3, r3, [r5, #28]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005c1e:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005c20:	f001 f83c 	bl	8006c9c <HAL_DMA_Init>
 8005c24:	2800      	cmp	r0, #0
 8005c26:	d165      	bne.n	8005cf4 <HAL_UART_MspInit+0x258>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005c28:	2200      	movs	r2, #0
 8005c2a:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005c2c:	67a5      	str	r5, [r4, #120]	; 0x78
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005c2e:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005c30:	62ac      	str	r4, [r5, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005c32:	f000 ffcd 	bl	8006bd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005c36:	2026      	movs	r0, #38	; 0x26
 8005c38:	f001 f808 	bl	8006c4c <HAL_NVIC_EnableIRQ>
}
 8005c3c:	b020      	add	sp, #128	; 0x80
 8005c3e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005c40:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c42:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005c44:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c46:	f002 fb1d 	bl	8008284 <HAL_RCCEx_PeriphCLKConfig>
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	d158      	bne.n	8005d00 <HAL_UART_MspInit+0x264>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c4e:	4b31      	ldr	r3, [pc, #196]	; (8005d14 <HAL_UART_MspInit+0x278>)
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005c50:	4838      	ldr	r0, [pc, #224]	; (8005d34 <HAL_UART_MspInit+0x298>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c52:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart3_rx.Instance = DMA1_Channel2;
 8005c54:	4d38      	ldr	r5, [pc, #224]	; (8005d38 <HAL_UART_MspInit+0x29c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c56:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005c5a:	659a      	str	r2, [r3, #88]	; 0x58
 8005c5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c5e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8005c62:	9204      	str	r2, [sp, #16]
 8005c64:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c68:	f042 0204 	orr.w	r2, r2, #4
 8005c6c:	64da      	str	r2, [r3, #76]	; 0x4c
 8005c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c70:	f003 0304 	and.w	r3, r3, #4
 8005c74:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005c76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c7a:	2302      	movs	r3, #2
 8005c7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c80:	2607      	movs	r6, #7
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005c82:	2200      	movs	r2, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c84:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c86:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005c88:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005c8a:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_TX_SBC_Pin;
 8005c8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_TX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005c90:	f001 fdbe 	bl	8007810 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8005c94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c98:	2302      	movs	r3, #2
 8005c9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005c9e:	4825      	ldr	r0, [pc, #148]	; (8005d34 <HAL_UART_MspInit+0x298>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005ca0:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	2300      	movs	r3, #0
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005ca6:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = UART3_RX_SBC_Pin;
 8005ca8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(UART3_RX_SBC_GPIO_Port, &GPIO_InitStruct);
 8005cac:	f001 fdb0 	bl	8007810 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005cb0:	4922      	ldr	r1, [pc, #136]	; (8005d3c <HAL_UART_MspInit+0x2a0>)
 8005cb2:	221c      	movs	r2, #28
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005cb4:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005cb6:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005cba:	4628      	mov	r0, r5
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005cbc:	2180      	movs	r1, #128	; 0x80
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005cbe:	2220      	movs	r2, #32
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cc0:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005cc4:	e9c5 1304 	strd	r1, r3, [r5, #16]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8005cc8:	e9c5 3206 	strd	r3, r2, [r5, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005ccc:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005cce:	f000 ffe5 	bl	8006c9c <HAL_DMA_Init>
 8005cd2:	b990      	cbnz	r0, 8005cfa <HAL_UART_MspInit+0x25e>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005cd4:	67e5      	str	r5, [r4, #124]	; 0x7c
 8005cd6:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8005cd8:	b020      	add	sp, #128	; 0x80
 8005cda:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8005cdc:	f7fe f93e 	bl	8003f5c <Error_Handler>
 8005ce0:	e74c      	b.n	8005b7c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8005ce2:	f7fe f93b 	bl	8003f5c <Error_Handler>
 8005ce6:	e732      	b.n	8005b4e <HAL_UART_MspInit+0xb2>
      Error_Handler();
 8005ce8:	f7fe f938 	bl	8003f5c <Error_Handler>
 8005cec:	e6f8      	b.n	8005ae0 <HAL_UART_MspInit+0x44>
      Error_Handler();
 8005cee:	f7fe f935 	bl	8003f5c <Error_Handler>
 8005cf2:	e757      	b.n	8005ba4 <HAL_UART_MspInit+0x108>
      Error_Handler();
 8005cf4:	f7fe f932 	bl	8003f5c <Error_Handler>
 8005cf8:	e796      	b.n	8005c28 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8005cfa:	f7fe f92f 	bl	8003f5c <Error_Handler>
 8005cfe:	e7e9      	b.n	8005cd4 <HAL_UART_MspInit+0x238>
      Error_Handler();
 8005d00:	f7fe f92c 	bl	8003f5c <Error_Handler>
 8005d04:	e7a3      	b.n	8005c4e <HAL_UART_MspInit+0x1b2>
 8005d06:	bf00      	nop
 8005d08:	40008000 	.word	0x40008000
 8005d0c:	40004400 	.word	0x40004400
 8005d10:	40004800 	.word	0x40004800
 8005d14:	40021000 	.word	0x40021000
 8005d18:	20000c1c 	.word	0x20000c1c
 8005d1c:	4002006c 	.word	0x4002006c
 8005d20:	20000c7c 	.word	0x20000c7c
 8005d24:	40020080 	.word	0x40020080
 8005d28:	48000400 	.word	0x48000400
 8005d2c:	20000cdc 	.word	0x20000cdc
 8005d30:	40020094 	.word	0x40020094
 8005d34:	48000800 	.word	0x48000800
 8005d38:	20000d3c 	.word	0x20000d3c
 8005d3c:	4002001c 	.word	0x4002001c

08005d40 <uchar4_to_float>:
  Float_char4 tmp;
  tmp.char4_value[0] = value[0];
  tmp.char4_value[1] = value[1];
  tmp.char4_value[2] = value[2];
  tmp.char4_value[3] = value[3];
  return tmp.float_value;
 8005d40:	6803      	ldr	r3, [r0, #0]
 8005d42:	ee00 3a10 	vmov	s0, r3
}
 8005d46:	4770      	bx	lr

08005d48 <float_to_uchar4>:

void float_to_uchar4(unsigned char * value, float float_value)
{
  Float_char4 tmp;
  tmp.float_value = float_value;
  value[0] = tmp.char4_value[0];
 8005d48:	ee10 3a10 	vmov	r3, s0
 8005d4c:	6003      	str	r3, [r0, #0]
  value[1] = tmp.char4_value[1];
  value[2] = tmp.char4_value[2];
  value[3] = tmp.char4_value[3];
}
 8005d4e:	4770      	bx	lr

08005d50 <getAngleDiff>:
  }
  return angle_rad;
}

float getAngleDiff(float angle_rad1, float angle_rad2)
{
 8005d50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (angle_rad > M_PI) {
 8005d54:	ee10 0a10 	vmov	r0, s0
{
 8005d58:	ed2d 8b04 	vpush	{d8-d9}
 8005d5c:	eeb0 8a40 	vmov.f32	s16, s0
 8005d60:	eef0 8a60 	vmov.f32	s17, s1
  while (angle_rad > M_PI) {
 8005d64:	f7fa fc18 	bl	8000598 <__aeabi_f2d>
 8005d68:	a35f      	add	r3, pc, #380	; (adr r3, 8005ee8 <getAngleDiff+0x198>)
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	4606      	mov	r6, r0
 8005d70:	460f      	mov	r7, r1
 8005d72:	f7fa fef9 	bl	8000b68 <__aeabi_dcmpgt>
 8005d76:	b1d0      	cbz	r0, 8005dae <getAngleDiff+0x5e>
    angle_rad -= 2.0f * M_PI;
 8005d78:	f20f 1974 	addw	r9, pc, #372	; 0x174
 8005d7c:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8005d80:	a559      	add	r5, pc, #356	; (adr r5, 8005ee8 <getAngleDiff+0x198>)
 8005d82:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad -= 2.0f * M_PI;
 8005d86:	4642      	mov	r2, r8
 8005d88:	464b      	mov	r3, r9
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	4639      	mov	r1, r7
 8005d8e:	f7fa faa3 	bl	80002d8 <__aeabi_dsub>
 8005d92:	f7fa ff51 	bl	8000c38 <__aeabi_d2f>
 8005d96:	ee08 0a10 	vmov	s16, r0
  while (angle_rad > M_PI) {
 8005d9a:	f7fa fbfd 	bl	8000598 <__aeabi_f2d>
 8005d9e:	4622      	mov	r2, r4
 8005da0:	462b      	mov	r3, r5
 8005da2:	4606      	mov	r6, r0
 8005da4:	460f      	mov	r7, r1
 8005da6:	f7fa fedf 	bl	8000b68 <__aeabi_dcmpgt>
 8005daa:	2800      	cmp	r0, #0
 8005dac:	d1eb      	bne.n	8005d86 <getAngleDiff+0x36>
  while (angle_rad < -M_PI) {
 8005dae:	a352      	add	r3, pc, #328	; (adr r3, 8005ef8 <getAngleDiff+0x1a8>)
 8005db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db4:	4630      	mov	r0, r6
 8005db6:	4639      	mov	r1, r7
 8005db8:	f7fa feb8 	bl	8000b2c <__aeabi_dcmplt>
 8005dbc:	b1d0      	cbz	r0, 8005df4 <getAngleDiff+0xa4>
    angle_rad += 2.0f * M_PI;
 8005dbe:	f20f 1930 	addw	r9, pc, #304	; 0x130
 8005dc2:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 8005dc6:	a54c      	add	r5, pc, #304	; (adr r5, 8005ef8 <getAngleDiff+0x1a8>)
 8005dc8:	e9d5 4500 	ldrd	r4, r5, [r5]
    angle_rad += 2.0f * M_PI;
 8005dcc:	4642      	mov	r2, r8
 8005dce:	464b      	mov	r3, r9
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	4639      	mov	r1, r7
 8005dd4:	f7fa fa82 	bl	80002dc <__adddf3>
 8005dd8:	f7fa ff2e 	bl	8000c38 <__aeabi_d2f>
 8005ddc:	ee08 0a10 	vmov	s16, r0
  while (angle_rad < -M_PI) {
 8005de0:	f7fa fbda 	bl	8000598 <__aeabi_f2d>
 8005de4:	4622      	mov	r2, r4
 8005de6:	462b      	mov	r3, r5
 8005de8:	4606      	mov	r6, r0
 8005dea:	460f      	mov	r7, r1
 8005dec:	f7fa fe9e 	bl	8000b2c <__aeabi_dcmplt>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	d1eb      	bne.n	8005dcc <getAngleDiff+0x7c>
  while (angle_rad > M_PI) {
 8005df4:	ee18 0a90 	vmov	r0, s17
 8005df8:	f7fa fbce 	bl	8000598 <__aeabi_f2d>
 8005dfc:	a33a      	add	r3, pc, #232	; (adr r3, 8005ee8 <getAngleDiff+0x198>)
 8005dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e02:	4604      	mov	r4, r0
 8005e04:	460d      	mov	r5, r1
 8005e06:	f7fa feaf 	bl	8000b68 <__aeabi_dcmpgt>
 8005e0a:	b1d8      	cbz	r0, 8005e44 <getAngleDiff+0xf4>
    angle_rad -= 2.0f * M_PI;
 8005e0c:	f20f 09e0 	addw	r9, pc, #224	; 0xe0
 8005e10:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad > M_PI) {
 8005e14:	f20f 0bd0 	addw	fp, pc, #208	; 0xd0
 8005e18:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad -= 2.0f * M_PI;
 8005e1c:	4642      	mov	r2, r8
 8005e1e:	464b      	mov	r3, r9
 8005e20:	4620      	mov	r0, r4
 8005e22:	4629      	mov	r1, r5
 8005e24:	f7fa fa58 	bl	80002d8 <__aeabi_dsub>
 8005e28:	f7fa ff06 	bl	8000c38 <__aeabi_d2f>
 8005e2c:	ee08 0a90 	vmov	s17, r0
  while (angle_rad > M_PI) {
 8005e30:	f7fa fbb2 	bl	8000598 <__aeabi_f2d>
 8005e34:	4652      	mov	r2, sl
 8005e36:	465b      	mov	r3, fp
 8005e38:	4604      	mov	r4, r0
 8005e3a:	460d      	mov	r5, r1
 8005e3c:	f7fa fe94 	bl	8000b68 <__aeabi_dcmpgt>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d1eb      	bne.n	8005e1c <getAngleDiff+0xcc>
  while (angle_rad < -M_PI) {
 8005e44:	a32c      	add	r3, pc, #176	; (adr r3, 8005ef8 <getAngleDiff+0x1a8>)
 8005e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	4629      	mov	r1, r5
 8005e4e:	f7fa fe6d 	bl	8000b2c <__aeabi_dcmplt>
 8005e52:	b1d8      	cbz	r0, 8005e8c <getAngleDiff+0x13c>
    angle_rad += 2.0f * M_PI;
 8005e54:	f20f 0998 	addw	r9, pc, #152	; 0x98
 8005e58:	e9d9 8900 	ldrd	r8, r9, [r9]
  while (angle_rad < -M_PI) {
 8005e5c:	f20f 0b98 	addw	fp, pc, #152	; 0x98
 8005e60:	e9db ab00 	ldrd	sl, fp, [fp]
    angle_rad += 2.0f * M_PI;
 8005e64:	4642      	mov	r2, r8
 8005e66:	464b      	mov	r3, r9
 8005e68:	4620      	mov	r0, r4
 8005e6a:	4629      	mov	r1, r5
 8005e6c:	f7fa fa36 	bl	80002dc <__adddf3>
 8005e70:	f7fa fee2 	bl	8000c38 <__aeabi_d2f>
 8005e74:	ee08 0a90 	vmov	s17, r0
  while (angle_rad < -M_PI) {
 8005e78:	f7fa fb8e 	bl	8000598 <__aeabi_f2d>
 8005e7c:	4652      	mov	r2, sl
 8005e7e:	465b      	mov	r3, fp
 8005e80:	4604      	mov	r4, r0
 8005e82:	460d      	mov	r5, r1
 8005e84:	f7fa fe52 	bl	8000b2c <__aeabi_dcmplt>
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	d1eb      	bne.n	8005e64 <getAngleDiff+0x114>
  angle_rad1 = normalizeAngle(angle_rad1);
  angle_rad2 = normalizeAngle(angle_rad2);
  if (fabs(angle_rad1 - angle_rad2) > M_PI) {
 8005e8c:	ee38 9a68 	vsub.f32	s18, s16, s17
 8005e90:	eef0 7ac9 	vabs.f32	s15, s18
 8005e94:	ee17 0a90 	vmov	r0, s15
 8005e98:	f7fa fb7e 	bl	8000598 <__aeabi_f2d>
 8005e9c:	a312      	add	r3, pc, #72	; (adr r3, 8005ee8 <getAngleDiff+0x198>)
 8005e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea2:	f7fa fe61 	bl	8000b68 <__aeabi_dcmpgt>
 8005ea6:	b198      	cbz	r0, 8005ed0 <getAngleDiff+0x180>
    if (angle_rad1 > angle_rad2) {
 8005ea8:	eef4 8ac8 	vcmpe.f32	s17, s16
 8005eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8005eb0:	a30f      	add	r3, pc, #60	; (adr r3, 8005ef0 <getAngleDiff+0x1a0>)
 8005eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb6:	4630      	mov	r0, r6
 8005eb8:	4639      	mov	r1, r7
    if (angle_rad1 > angle_rad2) {
 8005eba:	d40f      	bmi.n	8005edc <getAngleDiff+0x18c>
    } else {
      return (angle_rad1 + 2 * M_PI) - angle_rad2;
 8005ebc:	f7fa fa0e 	bl	80002dc <__adddf3>
 8005ec0:	4622      	mov	r2, r4
 8005ec2:	462b      	mov	r3, r5
 8005ec4:	f7fa fa08 	bl	80002d8 <__aeabi_dsub>
 8005ec8:	f7fa feb6 	bl	8000c38 <__aeabi_d2f>
 8005ecc:	ee09 0a10 	vmov	s18, r0
    }
  } else {
    return angle_rad1 - angle_rad2;
  }
}
 8005ed0:	eeb0 0a49 	vmov.f32	s0, s18
 8005ed4:	ecbd 8b04 	vpop	{d8-d9}
 8005ed8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return angle_rad1 - (angle_rad2 + 2 * M_PI);
 8005edc:	f7fa f9fc 	bl	80002d8 <__aeabi_dsub>
 8005ee0:	e7ee      	b.n	8005ec0 <getAngleDiff+0x170>
 8005ee2:	bf00      	nop
 8005ee4:	f3af 8000 	nop.w
 8005ee8:	54442d18 	.word	0x54442d18
 8005eec:	400921fb 	.word	0x400921fb
 8005ef0:	54442d18 	.word	0x54442d18
 8005ef4:	401921fb 	.word	0x401921fb
 8005ef8:	54442d18 	.word	0x54442d18
 8005efc:	c00921fb 	.word	0xc00921fb

08005f00 <decode_SW>:

uint8_t decode_SW(uint16_t sw_raw_data)
{
  int data;
  sw_raw_data = sw_raw_data & 0xFFFF;
  if (sw_raw_data < 100) {
 8005f00:	2863      	cmp	r0, #99	; 0x63
 8005f02:	d906      	bls.n	8005f12 <decode_SW+0x12>
    data = 0b00010000;  // C
  } else if (sw_raw_data < 500 && sw_raw_data > 100) {
 8005f04:	f1a0 0365 	sub.w	r3, r0, #101	; 0x65
 8005f08:	f5b3 7fc7 	cmp.w	r3, #398	; 0x18e
 8005f0c:	d803      	bhi.n	8005f16 <decode_SW+0x16>
 8005f0e:	2002      	movs	r0, #2
 8005f10:	4770      	bx	lr
 8005f12:	2010      	movs	r0, #16
 8005f14:	4770      	bx	lr
    data = 0b00000010;  // B
  } else if (sw_raw_data < 2000 && sw_raw_data > 500) {
 8005f16:	f46f 72fa 	mvn.w	r2, #500	; 0x1f4
 8005f1a:	1883      	adds	r3, r0, r2
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	f240 52da 	movw	r2, #1498	; 0x5da
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d910      	bls.n	8005f48 <decode_SW+0x48>
    data = 0b00000100;  // R
  } else if (sw_raw_data < 3000 && sw_raw_data > 2000) {
 8005f26:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
 8005f2a:	18c3      	adds	r3, r0, r3
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	f240 32e6 	movw	r2, #998	; 0x3e6
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d90a      	bls.n	8005f4c <decode_SW+0x4c>
    data = 0b00000001;  // F
  } else if (sw_raw_data < 4000 && sw_raw_data > 3000) {
 8005f36:	f6a0 30b9 	subw	r0, r0, #3001	; 0xbb9
 8005f3a:	b280      	uxth	r0, r0
 8005f3c:	4290      	cmp	r0, r2
 8005f3e:	bf8c      	ite	hi
 8005f40:	2000      	movhi	r0, #0
 8005f42:	2001      	movls	r0, #1
    data = 0b00001000;  // L
  } else {
    data = 0b00000000;
  }
  return data;
 8005f44:	00c0      	lsls	r0, r0, #3
 8005f46:	4770      	bx	lr
 8005f48:	2004      	movs	r0, #4
 8005f4a:	4770      	bx	lr
 8005f4c:	2001      	movs	r0, #1
}
 8005f4e:	4770      	bx	lr

08005f50 <two_to_float>:

float two_to_float(uint8_t data[2]) { return (float)((data[0] << 8 | data[1]) - 32767.0) / 32767.0; }
 8005f50:	b508      	push	{r3, lr}
 8005f52:	8800      	ldrh	r0, [r0, #0]
 8005f54:	ba40      	rev16	r0, r0
 8005f56:	b280      	uxth	r0, r0
 8005f58:	f7fa fb0c 	bl	8000574 <__aeabi_i2d>
 8005f5c:	a30a      	add	r3, pc, #40	; (adr r3, 8005f88 <two_to_float+0x38>)
 8005f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f62:	f7fa f9b9 	bl	80002d8 <__aeabi_dsub>
 8005f66:	f7fa fe67 	bl	8000c38 <__aeabi_d2f>
 8005f6a:	f7fa fb15 	bl	8000598 <__aeabi_f2d>
 8005f6e:	a308      	add	r3, pc, #32	; (adr r3, 8005f90 <two_to_float+0x40>)
 8005f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f74:	f7fa fb68 	bl	8000648 <__aeabi_dmul>
 8005f78:	f7fa fe5e 	bl	8000c38 <__aeabi_d2f>
 8005f7c:	ee00 0a10 	vmov	s0, r0
 8005f80:	bd08      	pop	{r3, pc}
 8005f82:	bf00      	nop
 8005f84:	f3af 8000 	nop.w
 8005f88:	00000000 	.word	0x00000000
 8005f8c:	40dfffc0 	.word	0x40dfffc0
 8005f90:	00400080 	.word	0x00400080
 8005f94:	3f000020 	.word	0x3f000020

08005f98 <two_to_int>:
float two_to_int(uint8_t data[2]) { return ((data[0] << 8 | data[1]) - 32767.0); }
 8005f98:	b508      	push	{r3, lr}
 8005f9a:	8800      	ldrh	r0, [r0, #0]
 8005f9c:	ba40      	rev16	r0, r0
 8005f9e:	b280      	uxth	r0, r0
 8005fa0:	f7fa fae8 	bl	8000574 <__aeabi_i2d>
 8005fa4:	a304      	add	r3, pc, #16	; (adr r3, 8005fb8 <two_to_int+0x20>)
 8005fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005faa:	f7fa f995 	bl	80002d8 <__aeabi_dsub>
 8005fae:	f7fa fe43 	bl	8000c38 <__aeabi_d2f>
 8005fb2:	ee00 0a10 	vmov	s0, r0
 8005fb6:	bd08      	pop	{r3, pc}
 8005fb8:	00000000 	.word	0x00000000
 8005fbc:	40dfffc0 	.word	0x40dfffc0

08005fc0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005fc0:	480d      	ldr	r0, [pc, #52]	; (8005ff8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005fc2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005fc4:	480d      	ldr	r0, [pc, #52]	; (8005ffc <LoopForever+0x6>)
  ldr r1, =_edata
 8005fc6:	490e      	ldr	r1, [pc, #56]	; (8006000 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005fc8:	4a0e      	ldr	r2, [pc, #56]	; (8006004 <LoopForever+0xe>)
  movs r3, #0
 8005fca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005fcc:	e002      	b.n	8005fd4 <LoopCopyDataInit>

08005fce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005fce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005fd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005fd2:	3304      	adds	r3, #4

08005fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005fd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005fd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005fd8:	d3f9      	bcc.n	8005fce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005fda:	4a0b      	ldr	r2, [pc, #44]	; (8006008 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005fdc:	4c0b      	ldr	r4, [pc, #44]	; (800600c <LoopForever+0x16>)
  movs r3, #0
 8005fde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005fe0:	e001      	b.n	8005fe6 <LoopFillZerobss>

08005fe2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005fe2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005fe4:	3204      	adds	r2, #4

08005fe6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005fe6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005fe8:	d3fb      	bcc.n	8005fe2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005fea:	f7ff fb9d 	bl	8005728 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005fee:	f005 fde7 	bl	800bbc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005ff2:	f7fe f815 	bl	8004020 <main>

08005ff6 <LoopForever>:

LoopForever:
    b LoopForever
 8005ff6:	e7fe      	b.n	8005ff6 <LoopForever>
  ldr   r0, =_estack
 8005ff8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005ffc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006000:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8006004:	0800f990 	.word	0x0800f990
  ldr r2, =_sbss
 8006008:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800600c:	200010a4 	.word	0x200010a4

08006010 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006010:	e7fe      	b.n	8006010 <ADC1_2_IRQHandler>
	...

08006014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006014:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8006016:	4b0f      	ldr	r3, [pc, #60]	; (8006054 <HAL_InitTick+0x40>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	b90b      	cbnz	r3, 8006020 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800601c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800601e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006020:	490d      	ldr	r1, [pc, #52]	; (8006058 <HAL_InitTick+0x44>)
 8006022:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006026:	4605      	mov	r5, r0
 8006028:	fbb2 f3f3 	udiv	r3, r2, r3
 800602c:	6808      	ldr	r0, [r1, #0]
 800602e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006032:	f000 fe19 	bl	8006c68 <HAL_SYSTICK_Config>
 8006036:	4604      	mov	r4, r0
 8006038:	2800      	cmp	r0, #0
 800603a:	d1ef      	bne.n	800601c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800603c:	2d0f      	cmp	r5, #15
 800603e:	d8ed      	bhi.n	800601c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006040:	4602      	mov	r2, r0
 8006042:	4629      	mov	r1, r5
 8006044:	f04f 30ff 	mov.w	r0, #4294967295
 8006048:	f000 fdc2 	bl	8006bd0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800604c:	4b03      	ldr	r3, [pc, #12]	; (800605c <HAL_InitTick+0x48>)
 800604e:	4620      	mov	r0, r4
 8006050:	601d      	str	r5, [r3, #0]
}
 8006052:	bd38      	pop	{r3, r4, r5, pc}
 8006054:	2000000c 	.word	0x2000000c
 8006058:	20000008 	.word	0x20000008
 800605c:	20000010 	.word	0x20000010

08006060 <HAL_Init>:
{
 8006060:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006062:	2003      	movs	r0, #3
 8006064:	f000 fda2 	bl	8006bac <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006068:	2000      	movs	r0, #0
 800606a:	f7ff ffd3 	bl	8006014 <HAL_InitTick>
 800606e:	b110      	cbz	r0, 8006076 <HAL_Init+0x16>
    status = HAL_ERROR;
 8006070:	2401      	movs	r4, #1
}
 8006072:	4620      	mov	r0, r4
 8006074:	bd10      	pop	{r4, pc}
 8006076:	4604      	mov	r4, r0
    HAL_MspInit();
 8006078:	f7ff fa9c 	bl	80055b4 <HAL_MspInit>
}
 800607c:	4620      	mov	r0, r4
 800607e:	bd10      	pop	{r4, pc}

08006080 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8006080:	4a03      	ldr	r2, [pc, #12]	; (8006090 <HAL_IncTick+0x10>)
 8006082:	4904      	ldr	r1, [pc, #16]	; (8006094 <HAL_IncTick+0x14>)
 8006084:	6813      	ldr	r3, [r2, #0]
 8006086:	6809      	ldr	r1, [r1, #0]
 8006088:	440b      	add	r3, r1
 800608a:	6013      	str	r3, [r2, #0]
}
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	20000f50 	.word	0x20000f50
 8006094:	2000000c 	.word	0x2000000c

08006098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006098:	b538      	push	{r3, r4, r5, lr}
 800609a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800609c:	f7fc fb18 	bl	80026d0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80060a0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80060a2:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80060a4:	d002      	beq.n	80060ac <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80060a6:	4b04      	ldr	r3, [pc, #16]	; (80060b8 <HAL_Delay+0x20>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80060ac:	f7fc fb10 	bl	80026d0 <HAL_GetTick>
 80060b0:	1b43      	subs	r3, r0, r5
 80060b2:	42a3      	cmp	r3, r4
 80060b4:	d3fa      	bcc.n	80060ac <HAL_Delay+0x14>
  {
  }
}
 80060b6:	bd38      	pop	{r3, r4, r5, pc}
 80060b8:	2000000c 	.word	0x2000000c

080060bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80060bc:	b530      	push	{r4, r5, lr}
 80060be:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80060c0:	2300      	movs	r3, #0
 80060c2:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80060c4:	2800      	cmp	r0, #0
 80060c6:	f000 80d4 	beq.w	8006272 <HAL_ADC_Init+0x1b6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80060ca:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80060cc:	4604      	mov	r4, r0
 80060ce:	2d00      	cmp	r5, #0
 80060d0:	f000 809d 	beq.w	800620e <HAL_ADC_Init+0x152>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80060d4:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80060d6:	6893      	ldr	r3, [r2, #8]
 80060d8:	009d      	lsls	r5, r3, #2
 80060da:	d505      	bpl.n	80060e8 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80060dc:	6893      	ldr	r3, [r2, #8]
 80060de:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80060e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80060e6:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80060e8:	6893      	ldr	r3, [r2, #8]
 80060ea:	00d8      	lsls	r0, r3, #3
 80060ec:	d419      	bmi.n	8006122 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80060ee:	4b7e      	ldr	r3, [pc, #504]	; (80062e8 <HAL_ADC_Init+0x22c>)
 80060f0:	487e      	ldr	r0, [pc, #504]	; (80062ec <HAL_ADC_Init+0x230>)
 80060f2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80060f4:	6891      	ldr	r1, [r2, #8]
 80060f6:	099b      	lsrs	r3, r3, #6
 80060f8:	fba0 0303 	umull	r0, r3, r0, r3
 80060fc:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8006100:	099b      	lsrs	r3, r3, #6
 8006102:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8006106:	3301      	adds	r3, #1
 8006108:	005b      	lsls	r3, r3, #1
 800610a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800610e:	6091      	str	r1, [r2, #8]
 8006110:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8006112:	9b01      	ldr	r3, [sp, #4]
 8006114:	b12b      	cbz	r3, 8006122 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8006116:	9b01      	ldr	r3, [sp, #4]
 8006118:	3b01      	subs	r3, #1
 800611a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800611c:	9b01      	ldr	r3, [sp, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1f9      	bne.n	8006116 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006122:	6893      	ldr	r3, [r2, #8]
 8006124:	00d9      	lsls	r1, r3, #3
 8006126:	d464      	bmi.n	80061f2 <HAL_ADC_Init+0x136>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006128:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800612a:	f043 0310 	orr.w	r3, r3, #16
 800612e:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006130:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006132:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006134:	4303      	orrs	r3, r0
 8006136:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006138:	6893      	ldr	r3, [r2, #8]
 800613a:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800613e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006140:	d15e      	bne.n	8006200 <HAL_ADC_Init+0x144>
 8006142:	06db      	lsls	r3, r3, #27
 8006144:	d45c      	bmi.n	8006200 <HAL_ADC_Init+0x144>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006146:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006148:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800614c:	f043 0302 	orr.w	r3, r3, #2
 8006150:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006152:	6893      	ldr	r3, [r2, #8]
 8006154:	07dd      	lsls	r5, r3, #31
 8006156:	d419      	bmi.n	800618c <HAL_ADC_Init+0xd0>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006158:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800615c:	4b64      	ldr	r3, [pc, #400]	; (80062f0 <HAL_ADC_Init+0x234>)
 800615e:	f000 80a0 	beq.w	80062a2 <HAL_ADC_Init+0x1e6>
 8006162:	429a      	cmp	r2, r3
 8006164:	f000 80a5 	beq.w	80062b2 <HAL_ADC_Init+0x1f6>
 8006168:	4962      	ldr	r1, [pc, #392]	; (80062f4 <HAL_ADC_Init+0x238>)
 800616a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800616e:	6889      	ldr	r1, [r1, #8]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	430b      	orrs	r3, r1
 8006174:	4960      	ldr	r1, [pc, #384]	; (80062f8 <HAL_ADC_Init+0x23c>)
 8006176:	6889      	ldr	r1, [r1, #8]
 8006178:	430b      	orrs	r3, r1
 800617a:	07d9      	lsls	r1, r3, #31
 800617c:	d406      	bmi.n	800618c <HAL_ADC_Init+0xd0>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800617e:	495f      	ldr	r1, [pc, #380]	; (80062fc <HAL_ADC_Init+0x240>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006180:	688b      	ldr	r3, [r1, #8]
 8006182:	6865      	ldr	r5, [r4, #4]
 8006184:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8006188:	432b      	orrs	r3, r5
 800618a:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 800618c:	68e5      	ldr	r5, [r4, #12]
 800618e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006190:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8006194:	432b      	orrs	r3, r5
 8006196:	68a5      	ldr	r5, [r4, #8]
 8006198:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800619a:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800619c:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 800619e:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80061a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80061a6:	d05f      	beq.n	8006268 <HAL_ADC_Init+0x1ac>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80061a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80061aa:	b121      	cbz	r1, 80061b6 <HAL_ADC_Init+0xfa>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80061ac:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80061ae:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80061b2:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80061b4:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80061b6:	68d5      	ldr	r5, [r2, #12]
 80061b8:	4951      	ldr	r1, [pc, #324]	; (8006300 <HAL_ADC_Init+0x244>)
 80061ba:	4029      	ands	r1, r5
 80061bc:	4319      	orrs	r1, r3
 80061be:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80061c0:	6913      	ldr	r3, [r2, #16]
 80061c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061c4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80061c8:	430b      	orrs	r3, r1
 80061ca:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80061cc:	6893      	ldr	r3, [r2, #8]
 80061ce:	075b      	lsls	r3, r3, #29
 80061d0:	d523      	bpl.n	800621a <HAL_ADC_Init+0x15e>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80061d2:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80061d4:	6963      	ldr	r3, [r4, #20]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d04e      	beq.n	8006278 <HAL_ADC_Init+0x1bc>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80061da:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80061dc:	f023 030f 	bic.w	r3, r3, #15
 80061e0:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80061e2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80061e4:	f023 0303 	bic.w	r3, r3, #3
 80061e8:	f043 0301 	orr.w	r3, r3, #1
 80061ec:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80061ee:	b003      	add	sp, #12
 80061f0:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80061f2:	6893      	ldr	r3, [r2, #8]
 80061f4:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061f8:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80061fc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80061fe:	d0a0      	beq.n	8006142 <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006200:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8006202:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006204:	f043 0310 	orr.w	r3, r3, #16
 8006208:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800620a:	b003      	add	sp, #12
 800620c:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800620e:	f7fb f93f 	bl	8001490 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006212:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8006214:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8006218:	e75c      	b.n	80060d4 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800621a:	6893      	ldr	r3, [r2, #8]
 800621c:	071d      	lsls	r5, r3, #28
 800621e:	d4d9      	bmi.n	80061d4 <HAL_ADC_Init+0x118>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006220:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006222:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006226:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006228:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800622c:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800622e:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006232:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006236:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8006238:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800623a:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800623c:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 800623e:	bb19      	cbnz	r1, 8006288 <HAL_ADC_Init+0x1cc>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006240:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006244:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006246:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800624a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800624e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006252:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8006256:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800625a:	2b01      	cmp	r3, #1
 800625c:	d032      	beq.n	80062c4 <HAL_ADC_Init+0x208>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800625e:	6913      	ldr	r3, [r2, #16]
 8006260:	f023 0301 	bic.w	r3, r3, #1
 8006264:	6113      	str	r3, [r2, #16]
 8006266:	e7b5      	b.n	80061d4 <HAL_ADC_Init+0x118>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006268:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800626a:	3901      	subs	r1, #1
 800626c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8006270:	e79a      	b.n	80061a8 <HAL_ADC_Init+0xec>
    return HAL_ERROR;
 8006272:	2001      	movs	r0, #1
}
 8006274:	b003      	add	sp, #12
 8006276:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006278:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800627a:	6a23      	ldr	r3, [r4, #32]
 800627c:	f021 010f 	bic.w	r1, r1, #15
 8006280:	3b01      	subs	r3, #1
 8006282:	430b      	orrs	r3, r1
 8006284:	6313      	str	r3, [r2, #48]	; 0x30
 8006286:	e7ac      	b.n	80061e2 <HAL_ADC_Init+0x126>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800628c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800628e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006292:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006296:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800629a:	430b      	orrs	r3, r1
 800629c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80062a0:	e7d9      	b.n	8006256 <HAL_ADC_Init+0x19a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80062a2:	6891      	ldr	r1, [r2, #8]
 80062a4:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062a6:	430b      	orrs	r3, r1
 80062a8:	07db      	lsls	r3, r3, #31
 80062aa:	f53f af6f 	bmi.w	800618c <HAL_ADC_Init+0xd0>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062ae:	4915      	ldr	r1, [pc, #84]	; (8006304 <HAL_ADC_Init+0x248>)
 80062b0:	e766      	b.n	8006180 <HAL_ADC_Init+0xc4>
 80062b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	6891      	ldr	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062ba:	430b      	orrs	r3, r1
 80062bc:	07d9      	lsls	r1, r3, #31
 80062be:	f53f af65 	bmi.w	800618c <HAL_ADC_Init+0xd0>
 80062c2:	e7f4      	b.n	80062ae <HAL_ADC_Init+0x1f2>
        MODIFY_REG(hadc->Instance->CFGR2,
 80062c4:	6911      	ldr	r1, [r2, #16]
 80062c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80062c8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80062ca:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80062ce:	f021 0104 	bic.w	r1, r1, #4
 80062d2:	432b      	orrs	r3, r5
 80062d4:	430b      	orrs	r3, r1
 80062d6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80062d8:	430b      	orrs	r3, r1
 80062da:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80062dc:	430b      	orrs	r3, r1
 80062de:	f043 0301 	orr.w	r3, r3, #1
 80062e2:	6113      	str	r3, [r2, #16]
 80062e4:	e776      	b.n	80061d4 <HAL_ADC_Init+0x118>
 80062e6:	bf00      	nop
 80062e8:	20000008 	.word	0x20000008
 80062ec:	053e2d63 	.word	0x053e2d63
 80062f0:	50000100 	.word	0x50000100
 80062f4:	50000400 	.word	0x50000400
 80062f8:	50000600 	.word	0x50000600
 80062fc:	50000700 	.word	0x50000700
 8006300:	fff04007 	.word	0xfff04007
 8006304:	50000300 	.word	0x50000300

08006308 <HAL_ADC_ConvCpltCallback>:
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop

0800630c <HAL_ADC_ConvHalfCpltCallback>:
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop

08006310 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006310:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006312:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8006314:	f7ff fffa 	bl	800630c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006318:	bd08      	pop	{r3, pc}
 800631a:	bf00      	nop

0800631c <HAL_ADC_ErrorCallback>:
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop

08006320 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006320:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006322:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006324:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8006328:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800632a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800632c:	d11d      	bne.n	800636a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800632e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006334:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006336:	680a      	ldr	r2, [r1, #0]
 8006338:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800633c:	68ca      	ldr	r2, [r1, #12]
 800633e:	d01b      	beq.n	8006378 <ADC_DMAConvCplt+0x58>
 8006340:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8006344:	d10d      	bne.n	8006362 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006346:	68ca      	ldr	r2, [r1, #12]
 8006348:	0494      	lsls	r4, r2, #18
 800634a:	d40a      	bmi.n	8006362 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800634c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800634e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006352:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006354:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006356:	04d1      	lsls	r1, r2, #19
 8006358:	d403      	bmi.n	8006362 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800635a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800635c:	f042 0201 	orr.w	r2, r2, #1
 8006360:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8006362:	4618      	mov	r0, r3
 8006364:	f7ff ffd0 	bl	8006308 <HAL_ADC_ConvCpltCallback>
}
 8006368:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800636a:	06d2      	lsls	r2, r2, #27
 800636c:	d40a      	bmi.n	8006384 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800636e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006376:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006378:	0790      	lsls	r0, r2, #30
 800637a:	d5e7      	bpl.n	800634c <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff ffc3 	bl	8006308 <HAL_ADC_ConvCpltCallback>
 8006382:	e7f1      	b.n	8006368 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8006384:	4618      	mov	r0, r3
 8006386:	f7ff ffc9 	bl	800631c <HAL_ADC_ErrorCallback>
}
 800638a:	bd10      	pop	{r4, pc}

0800638c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800638c:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 800638e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006390:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8006392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006396:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006398:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800639a:	f043 0304 	orr.w	r3, r3, #4
 800639e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80063a0:	f7ff ffbc 	bl	800631c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80063a4:	bd08      	pop	{r3, pc}
 80063a6:	bf00      	nop

080063a8 <HAL_ADC_ConfigChannel>:
{
 80063a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80063aa:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 80063ae:	b083      	sub	sp, #12
 80063b0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80063b2:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80063b4:	f04f 0000 	mov.w	r0, #0
 80063b8:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80063ba:	f000 8174 	beq.w	80066a6 <HAL_ADC_ConfigChannel+0x2fe>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80063be:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80063c0:	2001      	movs	r0, #1
 80063c2:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80063c6:	6894      	ldr	r4, [r2, #8]
 80063c8:	0766      	lsls	r6, r4, #29
 80063ca:	d45e      	bmi.n	800648a <HAL_ADC_ConfigChannel+0xe2>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80063cc:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80063ce:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 80063d2:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80063d6:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 80063da:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80063dc:	f102 0430 	add.w	r4, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80063e0:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80063e4:	f854 500e 	ldr.w	r5, [r4, lr]
 80063e8:	261f      	movs	r6, #31
 80063ea:	fa00 f00c 	lsl.w	r0, r0, ip
 80063ee:	fa06 fc0c 	lsl.w	ip, r6, ip
 80063f2:	ea25 0c0c 	bic.w	ip, r5, ip
 80063f6:	ea40 000c 	orr.w	r0, r0, ip
 80063fa:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80063fe:	6890      	ldr	r0, [r2, #8]
 8006400:	0745      	lsls	r5, r0, #29
 8006402:	d572      	bpl.n	80064ea <HAL_ADC_ConfigChannel+0x142>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006404:	6890      	ldr	r0, [r2, #8]
 8006406:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006408:	6894      	ldr	r4, [r2, #8]
 800640a:	f014 0f01 	tst.w	r4, #1
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800640e:	4604      	mov	r4, r0
 8006410:	d10c      	bne.n	800642c <HAL_ADC_ConfigChannel+0x84>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8006412:	4dbd      	ldr	r5, [pc, #756]	; (8006708 <HAL_ADC_ConfigChannel+0x360>)
 8006414:	68ce      	ldr	r6, [r1, #12]
 8006416:	42ae      	cmp	r6, r5
 8006418:	f000 80eb 	beq.w	80065f2 <HAL_ADC_ConfigChannel+0x24a>
    CLEAR_BIT(ADCx->DIFSEL,
 800641c:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8006420:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8006424:	ea21 0100 	bic.w	r1, r1, r0
 8006428:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800642c:	49b7      	ldr	r1, [pc, #732]	; (800670c <HAL_ADC_ConfigChannel+0x364>)
 800642e:	420c      	tst	r4, r1
 8006430:	d059      	beq.n	80064e6 <HAL_ADC_ConfigChannel+0x13e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006432:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006436:	f000 8134 	beq.w	80066a2 <HAL_ADC_ConfigChannel+0x2fa>
 800643a:	4db5      	ldr	r5, [pc, #724]	; (8006710 <HAL_ADC_ConfigChannel+0x368>)
 800643c:	49b5      	ldr	r1, [pc, #724]	; (8006714 <HAL_ADC_ConfigChannel+0x36c>)
 800643e:	48b6      	ldr	r0, [pc, #728]	; (8006718 <HAL_ADC_ConfigChannel+0x370>)
 8006440:	42aa      	cmp	r2, r5
 8006442:	bf18      	it	ne
 8006444:	4601      	movne	r1, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006446:	6888      	ldr	r0, [r1, #8]
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006448:	49b4      	ldr	r1, [pc, #720]	; (800671c <HAL_ADC_ConfigChannel+0x374>)
 800644a:	428c      	cmp	r4, r1
 800644c:	f000 75e0 	and.w	r5, r0, #29360128	; 0x1c00000
 8006450:	d024      	beq.n	800649c <HAL_ADC_ConfigChannel+0xf4>
 8006452:	49b3      	ldr	r1, [pc, #716]	; (8006720 <HAL_ADC_ConfigChannel+0x378>)
 8006454:	428c      	cmp	r4, r1
 8006456:	d021      	beq.n	800649c <HAL_ADC_ConfigChannel+0xf4>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006458:	49b2      	ldr	r1, [pc, #712]	; (8006724 <HAL_ADC_ConfigChannel+0x37c>)
 800645a:	428c      	cmp	r4, r1
 800645c:	f040 8139 	bne.w	80066d2 <HAL_ADC_ConfigChannel+0x32a>
 8006460:	01c4      	lsls	r4, r0, #7
 8006462:	d440      	bmi.n	80064e6 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006464:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006468:	f000 8215 	beq.w	8006896 <HAL_ADC_ConfigChannel+0x4ee>
 800646c:	4ca8      	ldr	r4, [pc, #672]	; (8006710 <HAL_ADC_ConfigChannel+0x368>)
 800646e:	49a9      	ldr	r1, [pc, #676]	; (8006714 <HAL_ADC_ConfigChannel+0x36c>)
 8006470:	48a9      	ldr	r0, [pc, #676]	; (8006718 <HAL_ADC_ConfigChannel+0x370>)
 8006472:	42a2      	cmp	r2, r4
 8006474:	bf18      	it	ne
 8006476:	4601      	movne	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006478:	688a      	ldr	r2, [r1, #8]
 800647a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800647e:	432a      	orrs	r2, r5
 8006480:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006484:	2000      	movs	r0, #0
 8006486:	608a      	str	r2, [r1, #8]
}
 8006488:	e003      	b.n	8006492 <HAL_ADC_ConfigChannel+0xea>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800648a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800648c:	f042 0220 	orr.w	r2, r2, #32
 8006490:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006492:	2200      	movs	r2, #0
 8006494:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006498:	b003      	add	sp, #12
 800649a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800649c:	0201      	lsls	r1, r0, #8
 800649e:	d422      	bmi.n	80064e6 <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064a0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80064a4:	f000 8113 	beq.w	80066ce <HAL_ADC_ConfigChannel+0x326>
 80064a8:	499f      	ldr	r1, [pc, #636]	; (8006728 <HAL_ADC_ConfigChannel+0x380>)
 80064aa:	428a      	cmp	r2, r1
 80064ac:	d11b      	bne.n	80064e6 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064ae:	489a      	ldr	r0, [pc, #616]	; (8006718 <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80064b0:	4a9e      	ldr	r2, [pc, #632]	; (800672c <HAL_ADC_ConfigChannel+0x384>)
 80064b2:	4c9f      	ldr	r4, [pc, #636]	; (8006730 <HAL_ADC_ConfigChannel+0x388>)
 80064b4:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80064b6:	6881      	ldr	r1, [r0, #8]
 80064b8:	0992      	lsrs	r2, r2, #6
 80064ba:	fba4 4202 	umull	r4, r2, r4, r2
 80064be:	0992      	lsrs	r2, r2, #6
 80064c0:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80064c4:	3201      	adds	r2, #1
 80064c6:	4329      	orrs	r1, r5
 80064c8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80064cc:	0092      	lsls	r2, r2, #2
 80064ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80064d2:	6081      	str	r1, [r0, #8]
 80064d4:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80064d6:	9a01      	ldr	r2, [sp, #4]
 80064d8:	b12a      	cbz	r2, 80064e6 <HAL_ADC_ConfigChannel+0x13e>
            wait_loop_index--;
 80064da:	9a01      	ldr	r2, [sp, #4]
 80064dc:	3a01      	subs	r2, #1
 80064de:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80064e0:	9a01      	ldr	r2, [sp, #4]
 80064e2:	2a00      	cmp	r2, #0
 80064e4:	d1f9      	bne.n	80064da <HAL_ADC_ConfigChannel+0x132>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064e6:	2000      	movs	r0, #0
 80064e8:	e7d3      	b.n	8006492 <HAL_ADC_ConfigChannel+0xea>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80064ea:	6890      	ldr	r0, [r2, #8]
 80064ec:	0700      	lsls	r0, r0, #28
 80064ee:	d47e      	bmi.n	80065ee <HAL_ADC_ConfigChannel+0x246>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80064f0:	6888      	ldr	r0, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80064f2:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80064f4:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80064f8:	f000 8120 	beq.w	800673c <HAL_ADC_ConfigChannel+0x394>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80064fc:	0dee      	lsrs	r6, r5, #23
 80064fe:	f102 0c14 	add.w	ip, r2, #20
 8006502:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8006506:	f3c5 5504 	ubfx	r5, r5, #20, #5
 800650a:	f85c 4006 	ldr.w	r4, [ip, r6]
 800650e:	2707      	movs	r7, #7
 8006510:	40a8      	lsls	r0, r5
 8006512:	fa07 f505 	lsl.w	r5, r7, r5
 8006516:	ea24 0405 	bic.w	r4, r4, r5
 800651a:	4320      	orrs	r0, r4
 800651c:	f84c 0006 	str.w	r0, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006520:	6950      	ldr	r0, [r2, #20]
 8006522:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006526:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006528:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800652c:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800652e:	68d0      	ldr	r0, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006530:	d02d      	beq.n	800658e <HAL_ADC_ConfigChannel+0x1e6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006532:	f102 0460 	add.w	r4, r2, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006536:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 800653a:	0040      	lsls	r0, r0, #1
  MODIFY_REG(*preg,
 800653c:	f854 c025 	ldr.w	ip, [r4, r5, lsl #2]
 8006540:	4f7c      	ldr	r7, [pc, #496]	; (8006734 <HAL_ADC_ConfigChannel+0x38c>)
 8006542:	4086      	lsls	r6, r0
 8006544:	6808      	ldr	r0, [r1, #0]
 8006546:	ea0c 0707 	and.w	r7, ip, r7
 800654a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800654e:	4338      	orrs	r0, r7
 8006550:	4330      	orrs	r0, r6
 8006552:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8006556:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800655a:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 800655c:	698e      	ldr	r6, [r1, #24]
 800655e:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006562:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8006566:	4330      	orrs	r0, r6
 8006568:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800656c:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800656e:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8006570:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8006574:	f1a5 0501 	sub.w	r5, r5, #1
 8006578:	fab5 f585 	clz	r5, r5
 800657c:	096d      	lsrs	r5, r5, #5
 800657e:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8006582:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8006586:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 800658a:	6808      	ldr	r0, [r1, #0]
}
 800658c:	e73c      	b.n	8006408 <HAL_ADC_ConfigChannel+0x60>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800658e:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006590:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8006592:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8006594:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006598:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800659c:	2d00      	cmp	r5, #0
 800659e:	f040 80df 	bne.w	8006760 <HAL_ADC_ConfigChannel+0x3b8>
 80065a2:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80065a6:	42ac      	cmp	r4, r5
 80065a8:	f000 813d 	beq.w	8006826 <HAL_ADC_ConfigChannel+0x47e>
 80065ac:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80065ae:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80065b0:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80065b4:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80065b8:	f102 0764 	add.w	r7, r2, #100	; 0x64
 80065bc:	42ae      	cmp	r6, r5
 80065be:	f000 8158 	beq.w	8006872 <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80065c2:	68a6      	ldr	r6, [r4, #8]
 80065c4:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80065c6:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80065ca:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80065ce:	42ae      	cmp	r6, r5
 80065d0:	f000 813d 	beq.w	800684e <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80065d4:	68e6      	ldr	r6, [r4, #12]
 80065d6:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80065d8:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80065dc:	f3c6 6484 	ubfx	r4, r6, #26, #5
 80065e0:	42a5      	cmp	r5, r4
 80065e2:	f47f af11 	bne.w	8006408 <HAL_ADC_ConfigChannel+0x60>
  MODIFY_REG(*preg,
 80065e6:	6838      	ldr	r0, [r7, #0]
 80065e8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80065ec:	6038      	str	r0, [r7, #0]
 80065ee:	6808      	ldr	r0, [r1, #0]
}
 80065f0:	e70a      	b.n	8006408 <HAL_ADC_ConfigChannel+0x60>
    SET_BIT(ADCx->DIFSEL,
 80065f2:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80065f6:	f3c0 0512 	ubfx	r5, r0, #0, #19
 80065fa:	432c      	orrs	r4, r5
 80065fc:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006600:	2d00      	cmp	r5, #0
 8006602:	d053      	beq.n	80066ac <HAL_ADC_ConfigChannel+0x304>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006604:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006608:	2c00      	cmp	r4, #0
 800660a:	f000 80e8 	beq.w	80067de <HAL_ADC_ConfigChannel+0x436>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800660e:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006612:	3401      	adds	r4, #1
 8006614:	f004 041f 	and.w	r4, r4, #31
 8006618:	2c09      	cmp	r4, #9
 800661a:	f240 80e0 	bls.w	80067de <HAL_ADC_ConfigChannel+0x436>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800661e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8006622:	2c00      	cmp	r4, #0
 8006624:	f000 813d 	beq.w	80068a2 <HAL_ADC_ConfigChannel+0x4fa>
  return __builtin_clz(value);
 8006628:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800662c:	3401      	adds	r4, #1
 800662e:	06a4      	lsls	r4, r4, #26
 8006630:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006634:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006638:	2d00      	cmp	r5, #0
 800663a:	f000 8130 	beq.w	800689e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800663e:	fab5 f585 	clz	r5, r5
 8006642:	3501      	adds	r5, #1
 8006644:	f005 051f 	and.w	r5, r5, #31
 8006648:	2601      	movs	r6, #1
 800664a:	fa06 f505 	lsl.w	r5, r6, r5
 800664e:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006650:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006654:	2800      	cmp	r0, #0
 8006656:	f000 8120 	beq.w	800689a <HAL_ADC_ConfigChannel+0x4f2>
  return __builtin_clz(value);
 800665a:	fab0 f080 	clz	r0, r0
 800665e:	1c45      	adds	r5, r0, #1
 8006660:	f005 051f 	and.w	r5, r5, #31
 8006664:	2003      	movs	r0, #3
 8006666:	f06f 061d 	mvn.w	r6, #29
 800666a:	fb10 6005 	smlabb	r0, r0, r5, r6
 800666e:	0500      	lsls	r0, r0, #20
 8006670:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006674:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006676:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8006678:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800667a:	f005 0504 	and.w	r5, r5, #4
 800667e:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8006682:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8006686:	fa04 fc00 	lsl.w	ip, r4, r0
 800668a:	f04f 0e07 	mov.w	lr, #7
 800668e:	5974      	ldr	r4, [r6, r5]
 8006690:	fa0e f000 	lsl.w	r0, lr, r0
 8006694:	ea24 0000 	bic.w	r0, r4, r0
 8006698:	ea40 000c 	orr.w	r0, r0, ip
 800669c:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800669e:	680c      	ldr	r4, [r1, #0]
}
 80066a0:	e6c4      	b.n	800642c <HAL_ADC_ConfigChannel+0x84>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066a2:	491c      	ldr	r1, [pc, #112]	; (8006714 <HAL_ADC_ConfigChannel+0x36c>)
 80066a4:	e6cf      	b.n	8006446 <HAL_ADC_ConfigChannel+0x9e>
  __HAL_LOCK(hadc);
 80066a6:	2002      	movs	r0, #2
}
 80066a8:	b003      	add	sp, #12
 80066aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80066ac:	0e80      	lsrs	r0, r0, #26
 80066ae:	3001      	adds	r0, #1
 80066b0:	f000 051f 	and.w	r5, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80066b4:	2d09      	cmp	r5, #9
 80066b6:	f200 8084 	bhi.w	80067c2 <HAL_ADC_ConfigChannel+0x41a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80066ba:	0684      	lsls	r4, r0, #26
 80066bc:	2001      	movs	r0, #1
 80066be:	40a8      	lsls	r0, r5
 80066c0:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80066c4:	4304      	orrs	r4, r0
 80066c6:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 80066ca:	0500      	lsls	r0, r0, #20
 80066cc:	e7d2      	b.n	8006674 <HAL_ADC_ConfigChannel+0x2cc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066ce:	4811      	ldr	r0, [pc, #68]	; (8006714 <HAL_ADC_ConfigChannel+0x36c>)
 80066d0:	e6ee      	b.n	80064b0 <HAL_ADC_ConfigChannel+0x108>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80066d2:	4919      	ldr	r1, [pc, #100]	; (8006738 <HAL_ADC_ConfigChannel+0x390>)
 80066d4:	428c      	cmp	r4, r1
 80066d6:	f47f af06 	bne.w	80064e6 <HAL_ADC_ConfigChannel+0x13e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80066da:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80066de:	f47f af02 	bne.w	80064e6 <HAL_ADC_ConfigChannel+0x13e>
        if (ADC_VREFINT_INSTANCE(hadc))
 80066e2:	490b      	ldr	r1, [pc, #44]	; (8006710 <HAL_ADC_ConfigChannel+0x368>)
 80066e4:	428a      	cmp	r2, r1
 80066e6:	f43f aefe 	beq.w	80064e6 <HAL_ADC_ConfigChannel+0x13e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066ea:	4c0b      	ldr	r4, [pc, #44]	; (8006718 <HAL_ADC_ConfigChannel+0x370>)
 80066ec:	f501 7100 	add.w	r1, r1, #512	; 0x200
 80066f0:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80066f4:	bf18      	it	ne
 80066f6:	4621      	movne	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80066f8:	688a      	ldr	r2, [r1, #8]
 80066fa:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80066fe:	432a      	orrs	r2, r5
 8006700:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006704:	608a      	str	r2, [r1, #8]
}
 8006706:	e6c4      	b.n	8006492 <HAL_ADC_ConfigChannel+0xea>
 8006708:	407f0000 	.word	0x407f0000
 800670c:	80080000 	.word	0x80080000
 8006710:	50000100 	.word	0x50000100
 8006714:	50000300 	.word	0x50000300
 8006718:	50000700 	.word	0x50000700
 800671c:	c3210000 	.word	0xc3210000
 8006720:	90c00010 	.word	0x90c00010
 8006724:	c7520000 	.word	0xc7520000
 8006728:	50000600 	.word	0x50000600
 800672c:	20000008 	.word	0x20000008
 8006730:	053e2d63 	.word	0x053e2d63
 8006734:	03fff000 	.word	0x03fff000
 8006738:	cb840000 	.word	0xcb840000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800673c:	0de8      	lsrs	r0, r5, #23
 800673e:	f000 0004 	and.w	r0, r0, #4
 8006742:	f102 0414 	add.w	r4, r2, #20
  MODIFY_REG(*preg,
 8006746:	f3c5 5504 	ubfx	r5, r5, #20, #5
 800674a:	2607      	movs	r6, #7
 800674c:	40ae      	lsls	r6, r5
 800674e:	5825      	ldr	r5, [r4, r0]
 8006750:	ea25 0506 	bic.w	r5, r5, r6
 8006754:	5025      	str	r5, [r4, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006756:	6950      	ldr	r0, [r2, #20]
 8006758:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800675c:	6150      	str	r0, [r2, #20]
}
 800675e:	e6e3      	b.n	8006528 <HAL_ADC_ConfigChannel+0x180>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006760:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006764:	b11d      	cbz	r5, 800676e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8006766:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800676a:	42ac      	cmp	r4, r5
 800676c:	d05b      	beq.n	8006826 <HAL_ADC_ConfigChannel+0x47e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800676e:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8006770:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006772:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006776:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800677a:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800677e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8006782:	b11d      	cbz	r5, 800678c <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 8006784:	fab5 f585 	clz	r5, r5
 8006788:	42ae      	cmp	r6, r5
 800678a:	d072      	beq.n	8006872 <HAL_ADC_ConfigChannel+0x4ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800678c:	68a5      	ldr	r5, [r4, #8]
 800678e:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006790:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006794:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006798:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800679c:	b11d      	cbz	r5, 80067a6 <HAL_ADC_ConfigChannel+0x3fe>
  return __builtin_clz(value);
 800679e:	fab5 f585 	clz	r5, r5
 80067a2:	42ae      	cmp	r6, r5
 80067a4:	d053      	beq.n	800684e <HAL_ADC_ConfigChannel+0x4a6>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80067a6:	68e5      	ldr	r5, [r4, #12]
 80067a8:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067aa:	f104 070c 	add.w	r7, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80067ae:	f3c5 6484 	ubfx	r4, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067b2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80067b6:	2d00      	cmp	r5, #0
 80067b8:	f43f ae26 	beq.w	8006408 <HAL_ADC_ConfigChannel+0x60>
  return __builtin_clz(value);
 80067bc:	fab5 f585 	clz	r5, r5
 80067c0:	e70e      	b.n	80065e0 <HAL_ADC_ConfigChannel+0x238>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80067c2:	0684      	lsls	r4, r0, #26
 80067c4:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 80067c8:	381e      	subs	r0, #30
 80067ca:	2601      	movs	r6, #1
 80067cc:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80067d0:	0500      	lsls	r0, r0, #20
 80067d2:	fa06 f505 	lsl.w	r5, r6, r5
 80067d6:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80067da:	432c      	orrs	r4, r5
 80067dc:	e74a      	b.n	8006674 <HAL_ADC_ConfigChannel+0x2cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067de:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80067e2:	2c00      	cmp	r4, #0
 80067e4:	d065      	beq.n	80068b2 <HAL_ADC_ConfigChannel+0x50a>
  return __builtin_clz(value);
 80067e6:	fab4 f484 	clz	r4, r4
 80067ea:	3401      	adds	r4, #1
 80067ec:	06a4      	lsls	r4, r4, #26
 80067ee:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067f2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80067f6:	2d00      	cmp	r5, #0
 80067f8:	d059      	beq.n	80068ae <HAL_ADC_ConfigChannel+0x506>
  return __builtin_clz(value);
 80067fa:	fab5 f585 	clz	r5, r5
 80067fe:	3501      	adds	r5, #1
 8006800:	f005 051f 	and.w	r5, r5, #31
 8006804:	2601      	movs	r6, #1
 8006806:	fa06 f505 	lsl.w	r5, r6, r5
 800680a:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800680c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006810:	2800      	cmp	r0, #0
 8006812:	d049      	beq.n	80068a8 <HAL_ADC_ConfigChannel+0x500>
  return __builtin_clz(value);
 8006814:	fab0 f080 	clz	r0, r0
 8006818:	3001      	adds	r0, #1
 800681a:	f000 001f 	and.w	r0, r0, #31
 800681e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8006822:	0500      	lsls	r0, r0, #20
 8006824:	e726      	b.n	8006674 <HAL_ADC_ConfigChannel+0x2cc>
  MODIFY_REG(*preg,
 8006826:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8006828:	4614      	mov	r4, r2
 800682a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800682e:	f844 0f60 	str.w	r0, [r4, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006832:	6e50      	ldr	r0, [r2, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006834:	6808      	ldr	r0, [r1, #0]
 8006836:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8006838:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800683c:	f102 0764 	add.w	r7, r2, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006840:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006844:	2d00      	cmp	r5, #0
 8006846:	d19a      	bne.n	800677e <HAL_ADC_ConfigChannel+0x3d6>
 8006848:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800684c:	e6b6      	b.n	80065bc <HAL_ADC_ConfigChannel+0x214>
  MODIFY_REG(*preg,
 800684e:	6838      	ldr	r0, [r7, #0]
 8006850:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006854:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006856:	68e0      	ldr	r0, [r4, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006858:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800685a:	f104 070c 	add.w	r7, r4, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800685e:	68e4      	ldr	r4, [r4, #12]
 8006860:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006864:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006868:	2d00      	cmp	r5, #0
 800686a:	d1a2      	bne.n	80067b2 <HAL_ADC_ConfigChannel+0x40a>
 800686c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006870:	e6b6      	b.n	80065e0 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(*preg,
 8006872:	6838      	ldr	r0, [r7, #0]
 8006874:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006878:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800687a:	68a0      	ldr	r0, [r4, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800687c:	6808      	ldr	r0, [r1, #0]
 800687e:	68a6      	ldr	r6, [r4, #8]
 8006880:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006884:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006888:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800688c:	2d00      	cmp	r5, #0
 800688e:	d183      	bne.n	8006798 <HAL_ADC_ConfigChannel+0x3f0>
 8006890:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006894:	e69b      	b.n	80065ce <HAL_ADC_ConfigChannel+0x226>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006896:	4908      	ldr	r1, [pc, #32]	; (80068b8 <HAL_ADC_ConfigChannel+0x510>)
 8006898:	e5ee      	b.n	8006478 <HAL_ADC_ConfigChannel+0xd0>
 800689a:	4808      	ldr	r0, [pc, #32]	; (80068bc <HAL_ADC_ConfigChannel+0x514>)
 800689c:	e6ea      	b.n	8006674 <HAL_ADC_ConfigChannel+0x2cc>
 800689e:	2502      	movs	r5, #2
 80068a0:	e6d5      	b.n	800664e <HAL_ADC_ConfigChannel+0x2a6>
 80068a2:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 80068a6:	e6c5      	b.n	8006634 <HAL_ADC_ConfigChannel+0x28c>
 80068a8:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80068ac:	e6e2      	b.n	8006674 <HAL_ADC_ConfigChannel+0x2cc>
 80068ae:	2502      	movs	r5, #2
 80068b0:	e7ab      	b.n	800680a <HAL_ADC_ConfigChannel+0x462>
 80068b2:	f04f 6480 	mov.w	r4, #67108864	; 0x4000000
 80068b6:	e79c      	b.n	80067f2 <HAL_ADC_ConfigChannel+0x44a>
 80068b8:	50000300 	.word	0x50000300
 80068bc:	fe500000 	.word	0xfe500000

080068c0 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80068c0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80068c2:	689a      	ldr	r2, [r3, #8]
 80068c4:	07d2      	lsls	r2, r2, #31
 80068c6:	d501      	bpl.n	80068cc <ADC_Enable+0xc>
  return HAL_OK;
 80068c8:	2000      	movs	r0, #0
}
 80068ca:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80068cc:	6899      	ldr	r1, [r3, #8]
 80068ce:	4a18      	ldr	r2, [pc, #96]	; (8006930 <ADC_Enable+0x70>)
 80068d0:	4211      	tst	r1, r2
{
 80068d2:	b570      	push	{r4, r5, r6, lr}
 80068d4:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80068d6:	d008      	beq.n	80068ea <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068d8:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 80068da:	f043 0310 	orr.w	r3, r3, #16
 80068de:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068e0:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 80068e2:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068e4:	4303      	orrs	r3, r0
 80068e6:	6633      	str	r3, [r6, #96]	; 0x60
}
 80068e8:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 80068ea:	689a      	ldr	r2, [r3, #8]
 80068ec:	4d11      	ldr	r5, [pc, #68]	; (8006934 <ADC_Enable+0x74>)
 80068ee:	402a      	ands	r2, r5
 80068f0:	f042 0201 	orr.w	r2, r2, #1
 80068f4:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80068f6:	f7fb feeb 	bl	80026d0 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068fa:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80068fc:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	07d0      	lsls	r0, r2, #31
 8006902:	d413      	bmi.n	800692c <ADC_Enable+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006904:	689a      	ldr	r2, [r3, #8]
 8006906:	07d1      	lsls	r1, r2, #31
 8006908:	d404      	bmi.n	8006914 <ADC_Enable+0x54>
  MODIFY_REG(ADCx->CR,
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	402a      	ands	r2, r5
 800690e:	f042 0201 	orr.w	r2, r2, #1
 8006912:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006914:	f7fb fedc 	bl	80026d0 <HAL_GetTick>
 8006918:	1b03      	subs	r3, r0, r4
 800691a:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800691c:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800691e:	d9ee      	bls.n	80068fe <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	07d2      	lsls	r2, r2, #31
 8006924:	d5d8      	bpl.n	80068d8 <ADC_Enable+0x18>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	07d0      	lsls	r0, r2, #31
 800692a:	d5eb      	bpl.n	8006904 <ADC_Enable+0x44>
  return HAL_OK;
 800692c:	2000      	movs	r0, #0
}
 800692e:	bd70      	pop	{r4, r5, r6, pc}
 8006930:	8000003f 	.word	0x8000003f
 8006934:	7fffffc0 	.word	0x7fffffc0

08006938 <HAL_ADC_Start_DMA>:
{
 8006938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800693c:	6805      	ldr	r5, [r0, #0]
 800693e:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
{
 8006942:	4604      	mov	r4, r0
 8006944:	460e      	mov	r6, r1
 8006946:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006948:	d022      	beq.n	8006990 <HAL_ADC_Start_DMA+0x58>
 800694a:	4a39      	ldr	r2, [pc, #228]	; (8006a30 <HAL_ADC_Start_DMA+0xf8>)
 800694c:	4839      	ldr	r0, [pc, #228]	; (8006a34 <HAL_ADC_Start_DMA+0xfc>)
 800694e:	4b3a      	ldr	r3, [pc, #232]	; (8006a38 <HAL_ADC_Start_DMA+0x100>)
 8006950:	4295      	cmp	r5, r2
 8006952:	bf08      	it	eq
 8006954:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006956:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006958:	68ab      	ldr	r3, [r5, #8]
 800695a:	075b      	lsls	r3, r3, #29
 800695c:	d415      	bmi.n	800698a <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 800695e:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8006962:	2b01      	cmp	r3, #1
 8006964:	d011      	beq.n	800698a <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006966:	4b35      	ldr	r3, [pc, #212]	; (8006a3c <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 8006968:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800696a:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800696c:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8006970:	f884 0058 	strb.w	r0, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006974:	d00e      	beq.n	8006994 <HAL_ADC_Start_DMA+0x5c>
 8006976:	f240 2321 	movw	r3, #545	; 0x221
 800697a:	fa23 f308 	lsr.w	r3, r3, r8
 800697e:	4003      	ands	r3, r0
 8006980:	d108      	bne.n	8006994 <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 8006982:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8006986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmp_hal_status = HAL_BUSY;
 800698a:	2002      	movs	r0, #2
}
 800698c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006990:	4829      	ldr	r0, [pc, #164]	; (8006a38 <HAL_ADC_Start_DMA+0x100>)
 8006992:	e7e0      	b.n	8006956 <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 8006994:	4620      	mov	r0, r4
 8006996:	f7ff ff93 	bl	80068c0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 800699a:	2800      	cmp	r0, #0
 800699c:	d13f      	bne.n	8006a1e <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 800699e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80069a0:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80069a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80069a6:	f023 0301 	bic.w	r3, r3, #1
 80069aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069ae:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80069b0:	4b1f      	ldr	r3, [pc, #124]	; (8006a30 <HAL_ADC_Start_DMA+0xf8>)
 80069b2:	4299      	cmp	r1, r3
 80069b4:	d038      	beq.n	8006a28 <HAL_ADC_Start_DMA+0xf0>
 80069b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069ba:	4299      	cmp	r1, r3
 80069bc:	d034      	beq.n	8006a28 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80069be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80069c0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80069c4:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80069c6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80069c8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80069ca:	4d1d      	ldr	r5, [pc, #116]	; (8006a40 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80069cc:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80069d0:	bf1c      	itt	ne
 80069d2:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 80069d4:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80069d8:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80069da:	62c5      	str	r5, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80069dc:	4d19      	ldr	r5, [pc, #100]	; (8006a44 <HAL_ADC_Start_DMA+0x10c>)
 80069de:	6305      	str	r5, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80069e0:	4d19      	ldr	r5, [pc, #100]	; (8006a48 <HAL_ADC_Start_DMA+0x110>)
 80069e2:	6345      	str	r5, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80069e4:	251c      	movs	r5, #28
 80069e6:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 80069e8:	2500      	movs	r5, #0
 80069ea:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80069ee:	684d      	ldr	r5, [r1, #4]
 80069f0:	f045 0510 	orr.w	r5, r5, #16
 80069f4:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80069f6:	68cd      	ldr	r5, [r1, #12]
 80069f8:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80069fc:	463b      	mov	r3, r7
 80069fe:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006a00:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006a02:	3140      	adds	r1, #64	; 0x40
 8006a04:	f000 f9e0 	bl	8006dc8 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006a08:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8006a0a:	6893      	ldr	r3, [r2, #8]
 8006a0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006a14:	f043 0304 	orr.w	r3, r3, #4
 8006a18:	6093      	str	r3, [r2, #8]
}
 8006a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8006a1e:	2300      	movs	r3, #0
 8006a20:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8006a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006a28:	f1b8 0f00 	cmp.w	r8, #0
 8006a2c:	d1cb      	bne.n	80069c6 <HAL_ADC_Start_DMA+0x8e>
 8006a2e:	e7c6      	b.n	80069be <HAL_ADC_Start_DMA+0x86>
 8006a30:	50000100 	.word	0x50000100
 8006a34:	50000700 	.word	0x50000700
 8006a38:	50000300 	.word	0x50000300
 8006a3c:	50000600 	.word	0x50000600
 8006a40:	08006321 	.word	0x08006321
 8006a44:	08006311 	.word	0x08006311
 8006a48:	0800638d 	.word	0x0800638d

08006a4c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006a4c:	b470      	push	{r4, r5, r6}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006a4e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006a52:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8006a54:	2a01      	cmp	r2, #1
{
 8006a56:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 8006a58:	d056      	beq.n	8006b08 <HAL_ADCEx_MultiModeConfigChannel+0xbc>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006a5a:	6802      	ldr	r2, [r0, #0]
 8006a5c:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006a5e:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8006a60:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006a62:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006a66:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8006a68:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006a6c:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006a6e:	d00b      	beq.n	8006a88 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8006a70:	4d48      	ldr	r5, [pc, #288]	; (8006b94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006a72:	42aa      	cmp	r2, r5
 8006a74:	d046      	beq.n	8006b04 <HAL_ADCEx_MultiModeConfigChannel+0xb8>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a76:	6dda      	ldr	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006a78:	f883 4058 	strb.w	r4, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a7c:	f042 0220 	orr.w	r2, r2, #32
 8006a80:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006a82:	b01d      	add	sp, #116	; 0x74
 8006a84:	bc70      	pop	{r4, r5, r6}
 8006a86:	4770      	bx	lr
 8006a88:	4843      	ldr	r0, [pc, #268]	; (8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006a8a:	6880      	ldr	r0, [r0, #8]
 8006a8c:	0740      	lsls	r0, r0, #29
 8006a8e:	d50b      	bpl.n	8006aa8 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8006a90:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a92:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006a94:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8006a98:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a9a:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006aa2:	b01d      	add	sp, #116	; 0x74
 8006aa4:	bc70      	pop	{r4, r5, r6}
 8006aa6:	4770      	bx	lr
 8006aa8:	6890      	ldr	r0, [r2, #8]
 8006aaa:	0744      	lsls	r4, r0, #29
 8006aac:	d4f1      	bmi.n	8006a92 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006aae:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8006ab2:	d02d      	beq.n	8006b10 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 8006ab4:	4838      	ldr	r0, [pc, #224]	; (8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006ab6:	4282      	cmp	r2, r0
 8006ab8:	d02a      	beq.n	8006b10 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006aba:	2e00      	cmp	r6, #0
 8006abc:	d058      	beq.n	8006b70 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006abe:	4837      	ldr	r0, [pc, #220]	; (8006b9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006ac0:	684c      	ldr	r4, [r1, #4]
 8006ac2:	6882      	ldr	r2, [r0, #8]
 8006ac4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006ac8:	4322      	orrs	r2, r4
 8006aca:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8006ace:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8006ad2:	6082      	str	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ad4:	4a2f      	ldr	r2, [pc, #188]	; (8006b94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006ad6:	6894      	ldr	r4, [r2, #8]
 8006ad8:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006adc:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ade:	4322      	orrs	r2, r4
 8006ae0:	4c2f      	ldr	r4, [pc, #188]	; (8006ba0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006ae2:	68a4      	ldr	r4, [r4, #8]
 8006ae4:	4322      	orrs	r2, r4
 8006ae6:	43d2      	mvns	r2, r2
 8006ae8:	f002 0201 	and.w	r2, r2, #1
 8006aec:	b142      	cbz	r2, 8006b00 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        MODIFY_REG(tmpADC_Common->CCR,
 8006aee:	6884      	ldr	r4, [r0, #8]
 8006af0:	688a      	ldr	r2, [r1, #8]
 8006af2:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8006af6:	4332      	orrs	r2, r6
 8006af8:	f021 010f 	bic.w	r1, r1, #15
 8006afc:	430a      	orrs	r2, r1
 8006afe:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b00:	2000      	movs	r0, #0
 8006b02:	e7cb      	b.n	8006a9c <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8006b04:	4827      	ldr	r0, [pc, #156]	; (8006ba4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8006b06:	e7c0      	b.n	8006a8a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8006b08:	2002      	movs	r0, #2
}
 8006b0a:	b01d      	add	sp, #116	; 0x74
 8006b0c:	bc70      	pop	{r4, r5, r6}
 8006b0e:	4770      	bx	lr
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b10:	b1ae      	cbz	r6, 8006b3e <HAL_ADCEx_MultiModeConfigChannel+0xf2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006b12:	4825      	ldr	r0, [pc, #148]	; (8006ba8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006b14:	684c      	ldr	r4, [r1, #4]
 8006b16:	6882      	ldr	r2, [r0, #8]
 8006b18:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006b1c:	4322      	orrs	r2, r4
 8006b1e:	f893 4038 	ldrb.w	r4, [r3, #56]	; 0x38
 8006b22:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8006b26:	6082      	str	r2, [r0, #8]
 8006b28:	4a1b      	ldr	r2, [pc, #108]	; (8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006b2a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006b2e:	6880      	ldr	r0, [r0, #8]
 8006b30:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b32:	4302      	orrs	r2, r0
 8006b34:	43d2      	mvns	r2, r2
 8006b36:	481c      	ldr	r0, [pc, #112]	; (8006ba8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006b38:	f002 0201 	and.w	r2, r2, #1
 8006b3c:	e7d6      	b.n	8006aec <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006b3e:	491a      	ldr	r1, [pc, #104]	; (8006ba8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006b40:	688a      	ldr	r2, [r1, #8]
 8006b42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006b46:	608a      	str	r2, [r1, #8]
 8006b48:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006b4c:	4a12      	ldr	r2, [pc, #72]	; (8006b98 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8006b4e:	6880      	ldr	r0, [r0, #8]
 8006b50:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b52:	4915      	ldr	r1, [pc, #84]	; (8006ba8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8006b54:	4302      	orrs	r2, r0
 8006b56:	43d2      	mvns	r2, r2
 8006b58:	f002 0201 	and.w	r2, r2, #1
 8006b5c:	2a00      	cmp	r2, #0
 8006b5e:	d0cf      	beq.n	8006b00 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006b60:	688a      	ldr	r2, [r1, #8]
 8006b62:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8006b66:	f022 020f 	bic.w	r2, r2, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b6a:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006b6c:	608a      	str	r2, [r1, #8]
 8006b6e:	e795      	b.n	8006a9c <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006b70:	490a      	ldr	r1, [pc, #40]	; (8006b9c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8006b72:	4808      	ldr	r0, [pc, #32]	; (8006b94 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8006b74:	688a      	ldr	r2, [r1, #8]
 8006b76:	4c0b      	ldr	r4, [pc, #44]	; (8006ba4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8006b78:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006b7c:	608a      	str	r2, [r1, #8]
 8006b7e:	6880      	ldr	r0, [r0, #8]
 8006b80:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b82:	4302      	orrs	r2, r0
 8006b84:	4806      	ldr	r0, [pc, #24]	; (8006ba0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8006b86:	6880      	ldr	r0, [r0, #8]
 8006b88:	4302      	orrs	r2, r0
 8006b8a:	43d2      	mvns	r2, r2
 8006b8c:	f002 0201 	and.w	r2, r2, #1
 8006b90:	e7e4      	b.n	8006b5c <HAL_ADCEx_MultiModeConfigChannel+0x110>
 8006b92:	bf00      	nop
 8006b94:	50000400 	.word	0x50000400
 8006b98:	50000100 	.word	0x50000100
 8006b9c:	50000700 	.word	0x50000700
 8006ba0:	50000600 	.word	0x50000600
 8006ba4:	50000500 	.word	0x50000500
 8006ba8:	50000300 	.word	0x50000300

08006bac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006bac:	4907      	ldr	r1, [pc, #28]	; (8006bcc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8006bae:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006bb0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006bb2:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006bb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006bba:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006bbc:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006bbe:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006bc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8006bc6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	e000ed00 	.word	0xe000ed00

08006bd0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006bd0:	4b1c      	ldr	r3, [pc, #112]	; (8006c44 <HAL_NVIC_SetPriority+0x74>)
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bd8:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bda:	f1c3 0e07 	rsb	lr, r3, #7
 8006bde:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006be2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006be6:	bf28      	it	cs
 8006be8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006bec:	f1bc 0f06 	cmp.w	ip, #6
 8006bf0:	d91b      	bls.n	8006c2a <HAL_NVIC_SetPriority+0x5a>
 8006bf2:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006bf4:	f04f 3cff 	mov.w	ip, #4294967295
 8006bf8:	fa0c fc03 	lsl.w	ip, ip, r3
 8006bfc:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c00:	f04f 3cff 	mov.w	ip, #4294967295
 8006c04:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006c08:	ea21 010c 	bic.w	r1, r1, ip
 8006c0c:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8006c0e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c10:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006c14:	db0c      	blt.n	8006c30 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c16:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8006c1a:	0109      	lsls	r1, r1, #4
 8006c1c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8006c20:	b2c9      	uxtb	r1, r1
 8006c22:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006c26:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c2a:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c2c:	4613      	mov	r3, r2
 8006c2e:	e7e7      	b.n	8006c00 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c30:	4b05      	ldr	r3, [pc, #20]	; (8006c48 <HAL_NVIC_SetPriority+0x78>)
 8006c32:	f000 000f 	and.w	r0, r0, #15
 8006c36:	0109      	lsls	r1, r1, #4
 8006c38:	4403      	add	r3, r0
 8006c3a:	b2c9      	uxtb	r1, r1
 8006c3c:	7619      	strb	r1, [r3, #24]
 8006c3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c42:	bf00      	nop
 8006c44:	e000ed00 	.word	0xe000ed00
 8006c48:	e000ecfc 	.word	0xe000ecfc

08006c4c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	db07      	blt.n	8006c60 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c50:	4a04      	ldr	r2, [pc, #16]	; (8006c64 <HAL_NVIC_EnableIRQ+0x18>)
 8006c52:	0941      	lsrs	r1, r0, #5
 8006c54:	2301      	movs	r3, #1
 8006c56:	f000 001f 	and.w	r0, r0, #31
 8006c5a:	4083      	lsls	r3, r0
 8006c5c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	e000e100 	.word	0xe000e100

08006c68 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c68:	3801      	subs	r0, #1
 8006c6a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006c6e:	d210      	bcs.n	8006c92 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006c70:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c72:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c76:	4c08      	ldr	r4, [pc, #32]	; (8006c98 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c78:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c7a:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8006c7e:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c82:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c84:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006c86:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c88:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8006c8a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c8e:	6119      	str	r1, [r3, #16]
 8006c90:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006c92:	2001      	movs	r0, #1
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	e000ed00 	.word	0xe000ed00

08006c9c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d078      	beq.n	8006d92 <HAL_DMA_Init+0xf6>
{
 8006ca0:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006ca2:	4b3d      	ldr	r3, [pc, #244]	; (8006d98 <HAL_DMA_Init+0xfc>)
 8006ca4:	6804      	ldr	r4, [r0, #0]
 8006ca6:	429c      	cmp	r4, r3
 8006ca8:	d95f      	bls.n	8006d6a <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006caa:	4a3c      	ldr	r2, [pc, #240]	; (8006d9c <HAL_DMA_Init+0x100>)
 8006cac:	4b3c      	ldr	r3, [pc, #240]	; (8006da0 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 8006cae:	493d      	ldr	r1, [pc, #244]	; (8006da4 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006cb0:	4422      	add	r2, r4
 8006cb2:	fba3 3202 	umull	r3, r2, r3, r2
 8006cb6:	0912      	lsrs	r2, r2, #4
 8006cb8:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006cba:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006cbc:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8006cbe:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8006cc2:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006cc4:	4e36      	ldr	r6, [pc, #216]	; (8006da0 <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006cc6:	4f34      	ldr	r7, [pc, #208]	; (8006d98 <HAL_DMA_Init+0xfc>)
 8006cc8:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ccc:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 8006cce:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cd0:	430b      	orrs	r3, r1
 8006cd2:	6941      	ldr	r1, [r0, #20]
 8006cd4:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cd6:	6981      	ldr	r1, [r0, #24]
 8006cd8:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 8006cda:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006cdc:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006ce0:	69c1      	ldr	r1, [r0, #28]
 8006ce2:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006ce4:	b2e1      	uxtb	r1, r4
 8006ce6:	3908      	subs	r1, #8
 8006ce8:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cec:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006cee:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8006cf2:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8006cf4:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 8006cf8:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006cfa:	4e2b      	ldr	r6, [pc, #172]	; (8006da8 <HAL_DMA_Init+0x10c>)
 8006cfc:	4b2b      	ldr	r3, [pc, #172]	; (8006dac <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006cfe:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006d02:	42bc      	cmp	r4, r7
 8006d04:	bf98      	it	ls
 8006d06:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006d08:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006d0c:	4c28      	ldr	r4, [pc, #160]	; (8006db0 <HAL_DMA_Init+0x114>)
 8006d0e:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006d10:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006d14:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006d16:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006d1a:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006d1c:	6484      	str	r4, [r0, #72]	; 0x48
 8006d1e:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006d22:	d02b      	beq.n	8006d7c <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006d24:	6845      	ldr	r5, [r0, #4]
 8006d26:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006d28:	3d01      	subs	r5, #1
 8006d2a:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006d2c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d30:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006d34:	d828      	bhi.n	8006d88 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006d36:	4b1f      	ldr	r3, [pc, #124]	; (8006db4 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006d38:	4d1f      	ldr	r5, [pc, #124]	; (8006db8 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d3a:	4a20      	ldr	r2, [pc, #128]	; (8006dbc <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006d3c:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006d3e:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006d40:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006d42:	f004 041f 	and.w	r4, r4, #31
 8006d46:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006d4a:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006d4c:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006d50:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006d52:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d54:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d56:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8006d58:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d5a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8006d5c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8006d60:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8006d64:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8006d66:	4618      	mov	r0, r3
}
 8006d68:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006d6a:	4a15      	ldr	r2, [pc, #84]	; (8006dc0 <HAL_DMA_Init+0x124>)
 8006d6c:	4b0c      	ldr	r3, [pc, #48]	; (8006da0 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 8006d6e:	4915      	ldr	r1, [pc, #84]	; (8006dc4 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006d70:	4422      	add	r2, r4
 8006d72:	fba3 3202 	umull	r3, r2, r3, r2
 8006d76:	0912      	lsrs	r2, r2, #4
 8006d78:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8006d7a:	e79e      	b.n	8006cba <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006d7c:	2400      	movs	r4, #0
 8006d7e:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006d80:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d84:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 8006d88:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8006d8a:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006d8e:	65c3      	str	r3, [r0, #92]	; 0x5c
 8006d90:	e7e1      	b.n	8006d56 <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 8006d92:	2001      	movs	r0, #1
}
 8006d94:	4770      	bx	lr
 8006d96:	bf00      	nop
 8006d98:	40020407 	.word	0x40020407
 8006d9c:	bffdfbf8 	.word	0xbffdfbf8
 8006da0:	cccccccd 	.word	0xcccccccd
 8006da4:	40020400 	.word	0x40020400
 8006da8:	40020800 	.word	0x40020800
 8006dac:	40020820 	.word	0x40020820
 8006db0:	40020880 	.word	0x40020880
 8006db4:	1000823f 	.word	0x1000823f
 8006db8:	40020940 	.word	0x40020940
 8006dbc:	40020900 	.word	0x40020900
 8006dc0:	bffdfff8 	.word	0xbffdfff8
 8006dc4:	40020000 	.word	0x40020000

08006dc8 <HAL_DMA_Start_IT>:
{
 8006dc8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8006dca:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8006dce:	2c01      	cmp	r4, #1
 8006dd0:	d051      	beq.n	8006e76 <HAL_DMA_Start_IT+0xae>
 8006dd2:	2401      	movs	r4, #1
 8006dd4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8006dd8:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8006ddc:	2c01      	cmp	r4, #1
 8006dde:	d005      	beq.n	8006dec <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8006de0:	2300      	movs	r3, #0
 8006de2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8006de6:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8006de8:	2002      	movs	r0, #2
}
 8006dea:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8006dec:	2402      	movs	r4, #2
 8006dee:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006df2:	2400      	movs	r4, #0
 8006df4:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8006df6:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006df8:	6cc6      	ldr	r6, [r0, #76]	; 0x4c
    __HAL_DMA_DISABLE(hdma);
 8006dfa:	6825      	ldr	r5, [r4, #0]
 8006dfc:	f025 0501 	bic.w	r5, r5, #1
 8006e00:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e02:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	; 0x50
 8006e06:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8006e08:	b115      	cbz	r5, 8006e10 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e0a:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	; 0x58
 8006e0e:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e10:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8006e12:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8006e14:	f006 0c1f 	and.w	ip, r6, #31
 8006e18:	2601      	movs	r6, #1
 8006e1a:	fa06 f60c 	lsl.w	r6, r6, ip
 8006e1e:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8006e20:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e22:	6883      	ldr	r3, [r0, #8]
 8006e24:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8006e26:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->Instance->CPAR = DstAddress;
 8006e28:	bf0b      	itete	eq
 8006e2a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8006e2c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8006e2e:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8006e30:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8006e32:	b1bb      	cbz	r3, 8006e64 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e34:	6823      	ldr	r3, [r4, #0]
 8006e36:	f043 030e 	orr.w	r3, r3, #14
 8006e3a:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006e3c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	03d2      	lsls	r2, r2, #15
 8006e42:	d503      	bpl.n	8006e4c <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e4a:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8006e4c:	b11d      	cbz	r5, 8006e56 <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006e4e:	682b      	ldr	r3, [r5, #0]
 8006e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e54:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8006e5c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8006e5e:	6023      	str	r3, [r4, #0]
}
 8006e60:	bcf0      	pop	{r4, r5, r6, r7}
 8006e62:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	f023 0304 	bic.w	r3, r3, #4
 8006e6a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006e6c:	6823      	ldr	r3, [r4, #0]
 8006e6e:	f043 030a 	orr.w	r3, r3, #10
 8006e72:	6023      	str	r3, [r4, #0]
 8006e74:	e7e2      	b.n	8006e3c <HAL_DMA_Start_IT+0x74>
  __HAL_LOCK(hdma);
 8006e76:	2002      	movs	r0, #2
}
 8006e78:	bcf0      	pop	{r4, r5, r6, r7}
 8006e7a:	4770      	bx	lr

08006e7c <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e7c:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8006e80:	2a02      	cmp	r2, #2
{
 8006e82:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e84:	d009      	beq.n	8006e9a <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e86:	2204      	movs	r2, #4
 8006e88:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8006e8a:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8006e8c:	2200      	movs	r2, #0
    status = HAL_ERROR;
 8006e8e:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8006e90:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8006e94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8006e98:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e9a:	6802      	ldr	r2, [r0, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e9c:	6c59      	ldr	r1, [r3, #68]	; 0x44
{
 8006e9e:	b430      	push	{r4, r5}
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006ea0:	6c84      	ldr	r4, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ea2:	6810      	ldr	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ea4:	6c1d      	ldr	r5, [r3, #64]	; 0x40
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ea6:	f020 000e 	bic.w	r0, r0, #14
 8006eaa:	6010      	str	r0, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006eac:	6820      	ldr	r0, [r4, #0]
 8006eae:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8006eb2:	6020      	str	r0, [r4, #0]
     __HAL_DMA_DISABLE(hdma);
 8006eb4:	6810      	ldr	r0, [r2, #0]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006eb6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
     __HAL_DMA_DISABLE(hdma);
 8006eb8:	f020 0001 	bic.w	r0, r0, #1
 8006ebc:	6010      	str	r0, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ebe:	f001 011f 	and.w	r1, r1, #31
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	408a      	lsls	r2, r1
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ec6:	e9d3 1014 	ldrd	r1, r0, [r3, #80]	; 0x50
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006eca:	606a      	str	r2, [r5, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ecc:	6061      	str	r1, [r4, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8006ece:	b138      	cbz	r0, 8006ee0 <HAL_DMA_Abort+0x64>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006ed0:	6802      	ldr	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ed2:	e9d3 1416 	ldrd	r1, r4, [r3, #88]	; 0x58
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006ed6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006eda:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006edc:	604c      	str	r4, [r1, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ede:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8006ee0:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdma);
 8006ee2:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_READY;
 8006ee4:	f883 1025 	strb.w	r1, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8006ee8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8006eec:	bc30      	pop	{r4, r5}
 8006eee:	4770      	bx	lr

08006ef0 <HAL_DMA_Abort_IT>:
{
 8006ef0:	b538      	push	{r3, r4, r5, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006ef2:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d009      	beq.n	8006f0e <HAL_DMA_Abort_IT+0x1e>
    hdma->State = HAL_DMA_STATE_READY;
 8006efa:	2301      	movs	r3, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006efc:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8006efe:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f00:	63c1      	str	r1, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8006f02:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8006f06:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    status = HAL_ERROR;
 8006f0a:	4618      	mov	r0, r3
}
 8006f0c:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f0e:	6803      	ldr	r3, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006f10:	6c84      	ldr	r4, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f12:	6819      	ldr	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006f16:	6c05      	ldr	r5, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f18:	f021 010e 	bic.w	r1, r1, #14
 8006f1c:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8006f1e:	6819      	ldr	r1, [r3, #0]
 8006f20:	f021 0101 	bic.w	r1, r1, #1
 8006f24:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006f26:	6823      	ldr	r3, [r4, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f28:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006f2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f2e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f30:	f002 021f 	and.w	r2, r2, #31
 8006f34:	2301      	movs	r3, #1
 8006f36:	4093      	lsls	r3, r2
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f38:	e9d0 4214 	ldrd	r4, r2, [r0, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f3c:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f3e:	604c      	str	r4, [r1, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8006f40:	b132      	cbz	r2, 8006f50 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006f42:	6813      	ldr	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f44:	e9d0 1416 	ldrd	r1, r4, [r0, #88]	; 0x58
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f4c:	6013      	str	r3, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f4e:	604c      	str	r4, [r1, #4]
    if (hdma->XferAbortCallback != NULL)
 8006f50:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8006f52:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8006f54:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8006f56:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8006f5a:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8006f5e:	b113      	cbz	r3, 8006f66 <HAL_DMA_Abort_IT+0x76>
      hdma->XferAbortCallback(hdma);
 8006f60:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8006f62:	4620      	mov	r0, r4
}
 8006f64:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8006f66:	4618      	mov	r0, r3
}
 8006f68:	bd38      	pop	{r3, r4, r5, pc}
 8006f6a:	bf00      	nop

08006f6c <HAL_DMA_IRQHandler>:
{
 8006f6c:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006f6e:	6c43      	ldr	r3, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006f70:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8006f72:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006f74:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8006f76:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006f78:	f003 031f 	and.w	r3, r3, #31
 8006f7c:	2204      	movs	r2, #4
 8006f7e:	409a      	lsls	r2, r3
 8006f80:	420a      	tst	r2, r1
 8006f82:	d00e      	beq.n	8006fa2 <HAL_DMA_IRQHandler+0x36>
 8006f84:	f014 0f04 	tst.w	r4, #4
 8006f88:	d00b      	beq.n	8006fa2 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f8a:	682b      	ldr	r3, [r5, #0]
 8006f8c:	069b      	lsls	r3, r3, #26
 8006f8e:	d403      	bmi.n	8006f98 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006f90:	682b      	ldr	r3, [r5, #0]
 8006f92:	f023 0304 	bic.w	r3, r3, #4
 8006f96:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8006f98:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f9a:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8006f9c:	b1cb      	cbz	r3, 8006fd2 <HAL_DMA_IRQHandler+0x66>
}
 8006f9e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8006fa0:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006fa2:	2202      	movs	r2, #2
 8006fa4:	409a      	lsls	r2, r3
 8006fa6:	420a      	tst	r2, r1
 8006fa8:	d015      	beq.n	8006fd6 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8006faa:	f014 0f02 	tst.w	r4, #2
 8006fae:	d012      	beq.n	8006fd6 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006fb0:	682b      	ldr	r3, [r5, #0]
 8006fb2:	0699      	lsls	r1, r3, #26
 8006fb4:	d406      	bmi.n	8006fc4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006fb6:	682b      	ldr	r3, [r5, #0]
 8006fb8:	f023 030a 	bic.w	r3, r3, #10
 8006fbc:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferCpltCallback != NULL)
 8006fc4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006fc6:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8006fc8:	2100      	movs	r1, #0
 8006fca:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1e5      	bne.n	8006f9e <HAL_DMA_IRQHandler+0x32>
}
 8006fd2:	bc70      	pop	{r4, r5, r6}
 8006fd4:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006fd6:	2208      	movs	r2, #8
 8006fd8:	409a      	lsls	r2, r3
 8006fda:	420a      	tst	r2, r1
 8006fdc:	d0f9      	beq.n	8006fd2 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8006fde:	0722      	lsls	r2, r4, #28
 8006fe0:	d5f7      	bpl.n	8006fd2 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fe2:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8006fe4:	6b41      	ldr	r1, [r0, #52]	; 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fe6:	f022 020e 	bic.w	r2, r2, #14
 8006fea:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006fec:	2201      	movs	r2, #1
 8006fee:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8006ff2:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ff4:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006ff6:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8006ff8:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8006ffc:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    if (hdma->XferErrorCallback != NULL)
 8007000:	2900      	cmp	r1, #0
 8007002:	d0e6      	beq.n	8006fd2 <HAL_DMA_IRQHandler+0x66>
}
 8007004:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8007006:	4708      	bx	r1

08007008 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007008:	2800      	cmp	r0, #0
 800700a:	f000 814c 	beq.w	80072a6 <HAL_FDCAN_Init+0x29e>
{
 800700e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007012:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8007016:	4604      	mov	r4, r0
 8007018:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800701c:	2b00      	cmp	r3, #0
 800701e:	d073      	beq.n	8007108 <HAL_FDCAN_Init+0x100>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007020:	6822      	ldr	r2, [r4, #0]
 8007022:	6993      	ldr	r3, [r2, #24]
 8007024:	f023 0310 	bic.w	r3, r3, #16
 8007028:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800702a:	f7fb fb51 	bl	80026d0 <HAL_GetTick>
 800702e:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007030:	e004      	b.n	800703c <HAL_FDCAN_Init+0x34>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007032:	f7fb fb4d 	bl	80026d0 <HAL_GetTick>
 8007036:	1b43      	subs	r3, r0, r5
 8007038:	2b0a      	cmp	r3, #10
 800703a:	d85b      	bhi.n	80070f4 <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	699a      	ldr	r2, [r3, #24]
 8007040:	0711      	lsls	r1, r2, #28
 8007042:	d4f6      	bmi.n	8007032 <HAL_FDCAN_Init+0x2a>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007044:	699a      	ldr	r2, [r3, #24]
 8007046:	f042 0201 	orr.w	r2, r2, #1
 800704a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800704c:	f7fb fb40 	bl	80026d0 <HAL_GetTick>
 8007050:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007052:	e004      	b.n	800705e <HAL_FDCAN_Init+0x56>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007054:	f7fb fb3c 	bl	80026d0 <HAL_GetTick>
 8007058:	1b40      	subs	r0, r0, r5
 800705a:	280a      	cmp	r0, #10
 800705c:	d84a      	bhi.n	80070f4 <HAL_FDCAN_Init+0xec>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	699a      	ldr	r2, [r3, #24]
 8007062:	07d2      	lsls	r2, r2, #31
 8007064:	d5f6      	bpl.n	8007054 <HAL_FDCAN_Init+0x4c>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007066:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007068:	4998      	ldr	r1, [pc, #608]	; (80072cc <HAL_FDCAN_Init+0x2c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800706a:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 800706e:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007070:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8007072:	f000 8113 	beq.w	800729c <HAL_FDCAN_Init+0x294>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007076:	7c22      	ldrb	r2, [r4, #16]
 8007078:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800707a:	699a      	ldr	r2, [r3, #24]
 800707c:	bf0c      	ite	eq
 800707e:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007082:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8007086:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007088:	7c62      	ldrb	r2, [r4, #17]
 800708a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800708c:	699a      	ldr	r2, [r3, #24]
 800708e:	bf0c      	ite	eq
 8007090:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007094:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8007098:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800709a:	7ca2      	ldrb	r2, [r4, #18]
 800709c:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800709e:	699a      	ldr	r2, [r3, #24]
 80070a0:	bf0c      	ite	eq
 80070a2:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80070a6:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 80070aa:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80070ac:	699a      	ldr	r2, [r3, #24]
 80070ae:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80070b0:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80070b2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80070b6:	4302      	orrs	r2, r0
 80070b8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80070ba:	699a      	ldr	r2, [r3, #24]
 80070bc:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80070c0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80070c2:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80070c4:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80070c6:	f022 0210 	bic.w	r2, r2, #16
 80070ca:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80070cc:	d021      	beq.n	8007112 <HAL_FDCAN_Init+0x10a>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80070ce:	b321      	cbz	r1, 800711a <HAL_FDCAN_Init+0x112>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80070d0:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80070d2:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80070d4:	f000 80f5 	beq.w	80072c2 <HAL_FDCAN_Init+0x2ba>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80070d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070dc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80070de:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80070e0:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80070e2:	f042 0210 	orr.w	r2, r2, #16
 80070e6:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80070e8:	d117      	bne.n	800711a <HAL_FDCAN_Init+0x112>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80070ea:	699a      	ldr	r2, [r3, #24]
 80070ec:	f042 0220 	orr.w	r2, r2, #32
 80070f0:	619a      	str	r2, [r3, #24]
 80070f2:	e012      	b.n	800711a <HAL_FDCAN_Init+0x112>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80070f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80070f6:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80070f8:	f043 0301 	orr.w	r3, r3, #1
 80070fc:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80070fe:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8007102:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8007104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8007108:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 800710c:	f7fa fcb8 	bl	8001a80 <HAL_FDCAN_MspInit>
 8007110:	e786      	b.n	8007020 <HAL_FDCAN_Init+0x18>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007112:	699a      	ldr	r2, [r3, #24]
 8007114:	f042 0204 	orr.w	r2, r2, #4
 8007118:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800711a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800711e:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007120:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007122:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007124:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007128:	6a21      	ldr	r1, [r4, #32]
 800712a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800712c:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800712e:	6961      	ldr	r1, [r4, #20]
 8007130:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007132:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007136:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800713a:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800713c:	d10e      	bne.n	800715c <HAL_FDCAN_Init+0x154>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800713e:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007142:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007144:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007146:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007148:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800714a:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800714c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8007150:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007152:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007154:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007156:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800715a:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800715c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007160:	6be0      	ldr	r0, [r4, #60]	; 0x3c
{
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8007162:	495b      	ldr	r1, [pc, #364]	; (80072d0 <HAL_FDCAN_Init+0x2c8>)
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007164:	4302      	orrs	r2, r0
  if (hfdcan->Instance == FDCAN2)
 8007166:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007168:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  if (hfdcan->Instance == FDCAN2)
 800716c:	f000 809d 	beq.w	80072aa <HAL_FDCAN_Init+0x2a2>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8007170:	4a58      	ldr	r2, [pc, #352]	; (80072d4 <HAL_FDCAN_Init+0x2cc>)
 8007172:	4e59      	ldr	r6, [pc, #356]	; (80072d8 <HAL_FDCAN_Init+0x2d0>)
 8007174:	4f59      	ldr	r7, [pc, #356]	; (80072dc <HAL_FDCAN_Init+0x2d4>)
 8007176:	4d5a      	ldr	r5, [pc, #360]	; (80072e0 <HAL_FDCAN_Init+0x2d8>)
 8007178:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800717c:	428b      	cmp	r3, r1
 800717e:	bf18      	it	ne
 8007180:	4691      	movne	r9, r2
 8007182:	f501 517d 	add.w	r1, r1, #16192	; 0x3f40
 8007186:	f1a2 0218 	sub.w	r2, r2, #24
 800718a:	f101 0110 	add.w	r1, r1, #16
 800718e:	bf18      	it	ne
 8007190:	4616      	movne	r6, r2
 8007192:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 8007196:	bf14      	ite	ne
 8007198:	4617      	movne	r7, r2
 800719a:	468e      	moveq	lr, r1
 800719c:	f1a2 02d8 	sub.w	r2, r2, #216	; 0xd8
 80071a0:	f1a1 0140 	sub.w	r1, r1, #64	; 0x40
 80071a4:	bf14      	ite	ne
 80071a6:	4696      	movne	lr, r2
 80071a8:	4688      	moveq	r8, r1
 80071aa:	f1a2 0240 	sub.w	r2, r2, #64	; 0x40
 80071ae:	f501 7138 	add.w	r1, r1, #736	; 0x2e0
 80071b2:	bf14      	ite	ne
 80071b4:	4690      	movne	r8, r2
 80071b6:	468c      	moveq	ip, r1
 80071b8:	f502 7238 	add.w	r2, r2, #736	; 0x2e0
 80071bc:	f5a1 611f 	sub.w	r1, r1, #2544	; 0x9f0
 80071c0:	bf14      	ite	ne
 80071c2:	4694      	movne	ip, r2
 80071c4:	46a9      	moveq	r9, r5
 80071c6:	f502 7254 	add.w	r2, r2, #848	; 0x350
 80071ca:	bf18      	it	ne
 80071cc:	460a      	movne	r2, r1

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80071ce:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 80071d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80071d4:	6422      	str	r2, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80071d6:	f420 10f8 	bic.w	r0, r0, #2031616	; 0x1f0000
 80071da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80071de:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80071e2:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 80071e6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80071e8:	f8c4 8044 	str.w	r8, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80071ec:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 80071f0:	ea40 6005 	orr.w	r0, r0, r5, lsl #24
 80071f4:	f10c 31ff 	add.w	r1, ip, #4294967295
 80071f8:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80071fc:	1a89      	subs	r1, r1, r2
 80071fe:	1c53      	adds	r3, r2, #1
 8007200:	4563      	cmp	r3, ip
 8007202:	ea4f 0391 	mov.w	r3, r1, lsr #2
 8007206:	f103 0301 	add.w	r3, r3, #1
 800720a:	bf98      	it	ls
 800720c:	461d      	movls	r5, r3

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800720e:	e9c4 e712 	strd	lr, r7, [r4, #72]	; 0x48

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8007212:	e9c4 6914 	strd	r6, r9, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007216:	bf88      	it	hi
 8007218:	2501      	movhi	r5, #1
 800721a:	f3c2 0380 	ubfx	r3, r2, #2, #1
 800721e:	d81a      	bhi.n	8007256 <HAL_FDCAN_Init+0x24e>
 8007220:	2917      	cmp	r1, #23
 8007222:	bf8c      	ite	hi
 8007224:	2100      	movhi	r1, #0
 8007226:	2101      	movls	r1, #1
 8007228:	b9a9      	cbnz	r1, 8007256 <HAL_FDCAN_Init+0x24e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800722a:	4616      	mov	r6, r2
 800722c:	b10b      	cbz	r3, 8007232 <HAL_FDCAN_Init+0x22a>
 800722e:	f846 1b04 	str.w	r1, [r6], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007232:	1aed      	subs	r5, r5, r3
 8007234:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007238:	086a      	lsrs	r2, r5, #1
 800723a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800723e:	2000      	movs	r0, #0
 8007240:	2100      	movs	r1, #0
 8007242:	e8e3 0102 	strd	r0, r1, [r3], #8
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007246:	429a      	cmp	r2, r3
 8007248:	d1fb      	bne.n	8007242 <HAL_FDCAN_Init+0x23a>
 800724a:	f025 0301 	bic.w	r3, r5, #1
 800724e:	429d      	cmp	r5, r3
 8007250:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 8007254:	d01a      	beq.n	800728c <HAL_FDCAN_Init+0x284>
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007256:	4611      	mov	r1, r2
 8007258:	2300      	movs	r3, #0
 800725a:	f841 3b04 	str.w	r3, [r1], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800725e:	458c      	cmp	ip, r1
 8007260:	d914      	bls.n	800728c <HAL_FDCAN_Init+0x284>
 8007262:	f102 0108 	add.w	r1, r2, #8
 8007266:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007268:	6053      	str	r3, [r2, #4]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800726a:	d90f      	bls.n	800728c <HAL_FDCAN_Init+0x284>
 800726c:	f102 010c 	add.w	r1, r2, #12
 8007270:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007272:	6093      	str	r3, [r2, #8]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007274:	d90a      	bls.n	800728c <HAL_FDCAN_Init+0x284>
 8007276:	f102 0110 	add.w	r1, r2, #16
 800727a:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800727c:	60d3      	str	r3, [r2, #12]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800727e:	d905      	bls.n	800728c <HAL_FDCAN_Init+0x284>
 8007280:	f102 0114 	add.w	r1, r2, #20
 8007284:	458c      	cmp	ip, r1
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8007286:	6113      	str	r3, [r2, #16]
 8007288:	bf88      	it	hi
 800728a:	6153      	strhi	r3, [r2, #20]
  hfdcan->LatestTxFifoQRequest = 0U;
 800728c:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800728e:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007290:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007292:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 8007296:	65a0      	str	r0, [r4, #88]	; 0x58
}
 8007298:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800729c:	4a11      	ldr	r2, [pc, #68]	; (80072e4 <HAL_FDCAN_Init+0x2dc>)
 800729e:	6861      	ldr	r1, [r4, #4]
 80072a0:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 80072a4:	e6e7      	b.n	8007076 <HAL_FDCAN_Init+0x6e>
    return HAL_ERROR;
 80072a6:	2001      	movs	r0, #1
}
 80072a8:	4770      	bx	lr
 80072aa:	f8df 9048 	ldr.w	r9, [pc, #72]	; 80072f4 <HAL_FDCAN_Init+0x2ec>
 80072ae:	4e0e      	ldr	r6, [pc, #56]	; (80072e8 <HAL_FDCAN_Init+0x2e0>)
 80072b0:	4f0e      	ldr	r7, [pc, #56]	; (80072ec <HAL_FDCAN_Init+0x2e4>)
 80072b2:	f8df e044 	ldr.w	lr, [pc, #68]	; 80072f8 <HAL_FDCAN_Init+0x2f0>
 80072b6:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80072fc <HAL_FDCAN_Init+0x2f4>
 80072ba:	f8df c044 	ldr.w	ip, [pc, #68]	; 8007300 <HAL_FDCAN_Init+0x2f8>
    SramCanInstanceBase += SRAMCAN_SIZE;
 80072be:	4a0c      	ldr	r2, [pc, #48]	; (80072f0 <HAL_FDCAN_Init+0x2e8>)
 80072c0:	e785      	b.n	80071ce <HAL_FDCAN_Init+0x1c6>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80072c2:	f042 0220 	orr.w	r2, r2, #32
 80072c6:	619a      	str	r2, [r3, #24]
 80072c8:	e727      	b.n	800711a <HAL_FDCAN_Init+0x112>
 80072ca:	bf00      	nop
 80072cc:	40006400 	.word	0x40006400
 80072d0:	40006800 	.word	0x40006800
 80072d4:	4000a678 	.word	0x4000a678
 80072d8:	4000ad00 	.word	0x4000ad00
 80072dc:	4000ac28 	.word	0x4000ac28
 80072e0:	4000ad18 	.word	0x4000ad18
 80072e4:	40006000 	.word	0x40006000
 80072e8:	4000a9b0 	.word	0x4000a9b0
 80072ec:	4000a8d8 	.word	0x4000a8d8
 80072f0:	4000a750 	.word	0x4000a750
 80072f4:	4000a9c8 	.word	0x4000a9c8
 80072f8:	4000a800 	.word	0x4000a800
 80072fc:	4000a7c0 	.word	0x4000a7c0
 8007300:	4000aaa0 	.word	0x4000aaa0

08007304 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007304:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007308:	3a01      	subs	r2, #1
 800730a:	2a01      	cmp	r2, #1
{
 800730c:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800730e:	d905      	bls.n	800731c <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007310:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007312:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8007316:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007318:	661a      	str	r2, [r3, #96]	; 0x60
}
 800731a:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800731c:	6808      	ldr	r0, [r1, #0]
{
 800731e:	b430      	push	{r4, r5}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007320:	b978      	cbnz	r0, 8007342 <HAL_FDCAN_ConfigFilter+0x3e>
                         (sFilterConfig->FilterConfig << 27U) |
 8007322:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 8007326:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007328:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      *FilterAddress = FilterElementW1;
 800732c:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800732e:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007330:	684d      	ldr	r5, [r1, #4]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007332:	4313      	orrs	r3, r2
                         (sFilterConfig->FilterID1 << 16U)    |
 8007334:	690a      	ldr	r2, [r1, #16]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      *FilterAddress = FilterElementW1;
 800733a:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
}
 800733e:	bc30      	pop	{r4, r5}
 8007340:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007342:	6c58      	ldr	r0, [r3, #68]	; 0x44
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007344:	688a      	ldr	r2, [r1, #8]
 8007346:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007348:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800734a:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800734e:	e9d1 5203 	ldrd	r5, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007352:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007356:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
      *FilterAddress = FilterElementW1;
 800735a:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 800735e:	2000      	movs	r0, #0
}
 8007360:	bc30      	pop	{r4, r5}
      *FilterAddress = FilterElementW2;
 8007362:	f8cc 3004 	str.w	r3, [ip, #4]
}
 8007366:	4770      	bx	lr

08007368 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007368:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 800736c:	2a01      	cmp	r2, #1
{
 800736e:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007370:	d005      	beq.n	800737e <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007372:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007374:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 8007378:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800737a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800737c:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800737e:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007380:	2202      	movs	r2, #2
 8007382:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007386:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007388:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800738a:	f022 0201 	bic.w	r2, r2, #1
 800738e:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 8007390:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007392:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop

08007398 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8007398:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800739a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800739e:	2b02      	cmp	r3, #2
{
 80073a0:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80073a2:	d10c      	bne.n	80073be <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80073a4:	6805      	ldr	r5, [r0, #0]
 80073a6:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 80073aa:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 80073ae:	d00d      	beq.n	80073cc <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80073b0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80073b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 80073b6:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80073b8:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 80073bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80073be:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80073c0:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 80073c4:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80073c6:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 80073ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80073cc:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80073d0:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80073d2:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d139      	bne.n	800744e <HAL_FDCAN_AddMessageToTxFifoQ+0xb6>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 80073da:	688b      	ldr	r3, [r1, #8]
 80073dc:	690f      	ldr	r7, [r1, #16]
 80073de:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 80073e0:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80073e2:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80073e6:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 80073ea:	4303      	orrs	r3, r0
 80073ec:	6948      	ldr	r0, [r1, #20]
 80073ee:	6a0c      	ldr	r4, [r1, #32]
 80073f0:	4303      	orrs	r3, r0
 80073f2:	68c8      	ldr	r0, [r1, #12]
 80073f4:	4303      	orrs	r3, r0
 80073f6:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80073fa:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 80073fe:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007402:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007406:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800740a:	4c15      	ldr	r4, [pc, #84]	; (8007460 <HAL_FDCAN_AddMessageToTxFifoQ+0xc8>)
  *TxAddress = TxElementW2;
 800740c:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800740e:	89cb      	ldrh	r3, [r1, #14]
 8007410:	5ce3      	ldrb	r3, [r4, r3]
 8007412:	b1a3      	cbz	r3, 800743e <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007414:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007416:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007418:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800741a:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 800741e:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007420:	433b      	orrs	r3, r7
 8007422:	7857      	ldrb	r7, [r2, #1]
 8007424:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007428:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800742c:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007430:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8007432:	89cb      	ldrh	r3, [r1, #14]
 8007434:	5ce3      	ldrb	r3, [r4, r3]
 8007436:	459c      	cmp	ip, r3
 8007438:	f102 0204 	add.w	r2, r2, #4
 800743c:	d3ea      	bcc.n	8007414 <HAL_FDCAN_AddMessageToTxFifoQ+0x7c>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800743e:	2301      	movs	r3, #1
 8007440:	40b3      	lsls	r3, r6
 8007442:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 8007446:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007448:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 800744c:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 800744e:	690b      	ldr	r3, [r1, #16]
 8007450:	6808      	ldr	r0, [r1, #0]
 8007452:	ea43 0700 	orr.w	r7, r3, r0
 8007456:	688b      	ldr	r3, [r1, #8]
 8007458:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800745a:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 800745e:	e7c2      	b.n	80073e6 <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 8007460:	0800f3e8 	.word	0x0800f3e8

08007464 <HAL_FDCAN_GetRxMessage>:
{
 8007464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007466:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007468:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 800746c:	2802      	cmp	r0, #2
 800746e:	d10d      	bne.n	800748c <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007470:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007472:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007476:	d00f      	beq.n	8007498 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007478:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 800747c:	0700      	lsls	r0, r0, #28
 800747e:	d160      	bne.n	8007542 <HAL_FDCAN_GetRxMessage+0xde>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007480:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 8007486:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007488:	6623      	str	r3, [r4, #96]	; 0x60
}
 800748a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800748c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800748e:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8007492:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007494:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007496:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007498:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 800749c:	0705      	lsls	r5, r0, #28
 800749e:	d0ef      	beq.n	8007480 <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80074a0:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80074a4:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80074a6:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80074aa:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 80074ae:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80074b2:	6828      	ldr	r0, [r5, #0]
 80074b4:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 80074b8:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80074ba:	2800      	cmp	r0, #0
 80074bc:	d150      	bne.n	8007560 <HAL_FDCAN_GetRxMessage+0xfc>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80074be:	6828      	ldr	r0, [r5, #0]
 80074c0:	f3c0 408a 	ubfx	r0, r0, #18, #11
 80074c4:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80074c6:	6828      	ldr	r0, [r5, #0]
 80074c8:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 80074cc:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80074ce:	6828      	ldr	r0, [r5, #0]
 80074d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80074d4:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80074d6:	88a8      	ldrh	r0, [r5, #4]
 80074d8:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80074da:	6868      	ldr	r0, [r5, #4]
 80074dc:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 80074e0:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80074e2:	686e      	ldr	r6, [r5, #4]
 80074e4:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 80074e8:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80074ea:	686e      	ldr	r6, [r5, #4]
 80074ec:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 80074f0:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80074f2:	79ee      	ldrb	r6, [r5, #7]
 80074f4:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80074f8:	0c00      	lsrs	r0, r0, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80074fa:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80074fc:	4e1a      	ldr	r6, [pc, #104]	; (8007568 <HAL_FDCAN_GetRxMessage+0x104>)
 80074fe:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007502:	6868      	ldr	r0, [r5, #4]
 8007504:	0fc0      	lsrs	r0, r0, #31
 8007506:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007508:	f1be 0f00 	cmp.w	lr, #0
 800750c:	d011      	beq.n	8007532 <HAL_FDCAN_GetRxMessage+0xce>
 800750e:	3b01      	subs	r3, #1
 8007510:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8007514:	46f4      	mov	ip, lr
 8007516:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 800751a:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800751e:	89d0      	ldrh	r0, [r2, #14]
 8007520:	f1ac 0c06 	sub.w	ip, ip, #6
 8007524:	5c30      	ldrb	r0, [r6, r0]
 8007526:	ebac 0c05 	sub.w	ip, ip, r5
 800752a:	4560      	cmp	r0, ip
 800752c:	d8f2      	bhi.n	8007514 <HAL_FDCAN_GetRxMessage+0xb0>
 800752e:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007532:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 8007534:	bf0c      	ite	eq
 8007536:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 800753a:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 800753e:	2000      	movs	r0, #0
}
 8007540:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007542:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007546:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007548:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800754c:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8007550:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007554:	6828      	ldr	r0, [r5, #0]
 8007556:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 800755a:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800755c:	2800      	cmp	r0, #0
 800755e:	d0ae      	beq.n	80074be <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007560:	6828      	ldr	r0, [r5, #0]
 8007562:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8007566:	e7ad      	b.n	80074c4 <HAL_FDCAN_GetRxMessage+0x60>
 8007568:	0800f3e8 	.word	0x0800f3e8

0800756c <HAL_FDCAN_GetTxFifoFreeLevel>:
  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800756c:	6803      	ldr	r3, [r0, #0]
 800756e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
}
 8007572:	f000 0007 	and.w	r0, r0, #7
 8007576:	4770      	bx	lr

08007578 <HAL_FDCAN_ActivateNotification>:
{
 8007578:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800757a:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800757e:	3801      	subs	r0, #1
 8007580:	2801      	cmp	r0, #1
 8007582:	d905      	bls.n	8007590 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007584:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007586:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 800758a:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800758c:	661a      	str	r2, [r3, #96]	; 0x60
}
 800758e:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007590:	681b      	ldr	r3, [r3, #0]
{
 8007592:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007594:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007598:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800759a:	d03d      	beq.n	8007618 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800759c:	07c4      	lsls	r4, r0, #31
 800759e:	d43b      	bmi.n	8007618 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80075a0:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 80075a2:	f044 0401 	orr.w	r4, r4, #1
 80075a6:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80075a8:	b1cd      	cbz	r5, 80075de <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80075aa:	07c5      	lsls	r5, r0, #31
 80075ac:	d517      	bpl.n	80075de <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80075ae:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 80075b0:	f040 0002 	orr.w	r0, r0, #2
 80075b4:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80075b6:	060c      	lsls	r4, r1, #24
 80075b8:	d504      	bpl.n	80075c4 <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80075ba:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 80075be:	4310      	orrs	r0, r2
 80075c0:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80075c4:	05c8      	lsls	r0, r1, #23
 80075c6:	d504      	bpl.n	80075d2 <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80075c8:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80075cc:	4302      	orrs	r2, r0
 80075ce:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80075d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075d4:	430a      	orrs	r2, r1
    return HAL_OK;
 80075d6:	2000      	movs	r0, #0
}
 80075d8:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80075da:	655a      	str	r2, [r3, #84]	; 0x54
}
 80075dc:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80075de:	f011 0f38 	tst.w	r1, #56	; 0x38
 80075e2:	d001      	beq.n	80075e8 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80075e4:	0784      	lsls	r4, r0, #30
 80075e6:	d4e2      	bmi.n	80075ae <HAL_FDCAN_ActivateNotification+0x36>
 80075e8:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 80075ec:	d131      	bne.n	8007652 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80075ee:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 80075f2:	d001      	beq.n	80075f8 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80075f4:	0704      	lsls	r4, r0, #28
 80075f6:	d4da      	bmi.n	80075ae <HAL_FDCAN_ActivateNotification+0x36>
 80075f8:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 80075fc:	d001      	beq.n	8007602 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80075fe:	06c5      	lsls	r5, r0, #27
 8007600:	d4d5      	bmi.n	80075ae <HAL_FDCAN_ActivateNotification+0x36>
 8007602:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007606:	d001      	beq.n	800760c <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007608:	0684      	lsls	r4, r0, #26
 800760a:	d4d0      	bmi.n	80075ae <HAL_FDCAN_ActivateNotification+0x36>
 800760c:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007610:	d0d1      	beq.n	80075b6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8007612:	0645      	lsls	r5, r0, #25
 8007614:	d5cf      	bpl.n	80075b6 <HAL_FDCAN_ActivateNotification+0x3e>
 8007616:	e7ca      	b.n	80075ae <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007618:	f011 0f38 	tst.w	r1, #56	; 0x38
 800761c:	d001      	beq.n	8007622 <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800761e:	0784      	lsls	r4, r0, #30
 8007620:	d5be      	bpl.n	80075a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007622:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007626:	d117      	bne.n	8007658 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007628:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 800762c:	d001      	beq.n	8007632 <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800762e:	0704      	lsls	r4, r0, #28
 8007630:	d5b6      	bpl.n	80075a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007632:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007636:	d001      	beq.n	800763c <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007638:	06c4      	lsls	r4, r0, #27
 800763a:	d5b1      	bpl.n	80075a0 <HAL_FDCAN_ActivateNotification+0x28>
 800763c:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8007640:	d001      	beq.n	8007646 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007642:	0684      	lsls	r4, r0, #26
 8007644:	d5ac      	bpl.n	80075a0 <HAL_FDCAN_ActivateNotification+0x28>
 8007646:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 800764a:	d0ad      	beq.n	80075a8 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800764c:	0644      	lsls	r4, r0, #25
 800764e:	d4ab      	bmi.n	80075a8 <HAL_FDCAN_ActivateNotification+0x30>
 8007650:	e7a6      	b.n	80075a0 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007652:	0745      	lsls	r5, r0, #29
 8007654:	d4ab      	bmi.n	80075ae <HAL_FDCAN_ActivateNotification+0x36>
 8007656:	e7ca      	b.n	80075ee <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007658:	0744      	lsls	r4, r0, #29
 800765a:	d5a1      	bpl.n	80075a0 <HAL_FDCAN_ActivateNotification+0x28>
 800765c:	e7e4      	b.n	8007628 <HAL_FDCAN_ActivateNotification+0xb0>
 800765e:	bf00      	nop

08007660 <HAL_FDCAN_TxEventFifoCallback>:
}
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop

08007664 <HAL_FDCAN_RxFifo1Callback>:
 8007664:	4770      	bx	lr
 8007666:	bf00      	nop

08007668 <HAL_FDCAN_TxFifoEmptyCallback>:
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop

0800766c <HAL_FDCAN_TxBufferCompleteCallback>:
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop

08007670 <HAL_FDCAN_TxBufferAbortCallback>:
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop

08007674 <HAL_FDCAN_TimestampWraparoundCallback>:
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop

08007678 <HAL_FDCAN_TimeoutOccurredCallback>:
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop

0800767c <HAL_FDCAN_HighPriorityMessageCallback>:
 800767c:	4770      	bx	lr
 800767e:	bf00      	nop

08007680 <HAL_FDCAN_ErrorCallback>:
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop

08007684 <HAL_FDCAN_ErrorStatusCallback>:
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop

08007688 <HAL_FDCAN_IRQHandler>:
{
 8007688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800768c:	6803      	ldr	r3, [r0, #0]
 800768e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007690:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007692:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007696:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007698:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800769a:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 800769c:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 80076a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80076a2:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 80076a4:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 80076a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80076a8:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 80076aa:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 80076ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076ae:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80076b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80076b2:	0652      	lsls	r2, r2, #25
{
 80076b4:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 80076b6:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 80076ba:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 80076be:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 80076c2:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 80076c6:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80076ca:	d502      	bpl.n	80076d2 <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 80076cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076ce:	0651      	lsls	r1, r2, #25
 80076d0:	d473      	bmi.n	80077ba <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80076d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80076d4:	05d2      	lsls	r2, r2, #23
 80076d6:	d502      	bpl.n	80076de <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80076d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076da:	05d0      	lsls	r0, r2, #23
 80076dc:	d45d      	bmi.n	800779a <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 80076de:	f1b9 0f00 	cmp.w	r9, #0
 80076e2:	d14a      	bne.n	800777a <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 80076e4:	f1b8 0f00 	cmp.w	r8, #0
 80076e8:	d137      	bne.n	800775a <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 80076ea:	2f00      	cmp	r7, #0
 80076ec:	d13e      	bne.n	800776c <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80076ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80076f0:	0591      	lsls	r1, r2, #22
 80076f2:	d502      	bpl.n	80076fa <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80076f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076f6:	0592      	lsls	r2, r2, #22
 80076f8:	d475      	bmi.n	80077e6 <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80076fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80076fc:	0617      	lsls	r7, r2, #24
 80076fe:	d502      	bpl.n	8007706 <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8007700:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007702:	0610      	lsls	r0, r2, #24
 8007704:	d477      	bmi.n	80077f6 <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007706:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007708:	0491      	lsls	r1, r2, #18
 800770a:	d502      	bpl.n	8007712 <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 800770c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800770e:	0492      	lsls	r2, r2, #18
 8007710:	d459      	bmi.n	80077c6 <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007712:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007714:	0417      	lsls	r7, r2, #16
 8007716:	d502      	bpl.n	800771e <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007718:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800771a:	0410      	lsls	r0, r2, #16
 800771c:	d45b      	bmi.n	80077d6 <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800771e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007720:	0451      	lsls	r1, r2, #17
 8007722:	d509      	bpl.n	8007738 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8007724:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007726:	0452      	lsls	r2, r2, #17
 8007728:	d506      	bpl.n	8007738 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800772a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800772e:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007730:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8007732:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007736:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8007738:	b94e      	cbnz	r6, 800774e <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 800773a:	b125      	cbz	r5, 8007746 <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8007740:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007742:	432b      	orrs	r3, r5
 8007744:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007746:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007748:	bb13      	cbnz	r3, 8007790 <HAL_FDCAN_IRQHandler+0x108>
}
 800774a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800774e:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007750:	4631      	mov	r1, r6
 8007752:	4620      	mov	r0, r4
 8007754:	f7ff ff96 	bl	8007684 <HAL_FDCAN_ErrorStatusCallback>
 8007758:	e7ef      	b.n	800773a <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800775a:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800775e:	4641      	mov	r1, r8
 8007760:	4620      	mov	r0, r4
 8007762:	f7fa f81d 	bl	80017a0 <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007766:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8007768:	2f00      	cmp	r7, #0
 800776a:	d0c0      	beq.n	80076ee <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800776c:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800776e:	4639      	mov	r1, r7
 8007770:	4620      	mov	r0, r4
 8007772:	f7ff ff77 	bl	8007664 <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007776:	6823      	ldr	r3, [r4, #0]
 8007778:	e7b9      	b.n	80076ee <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800777a:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800777e:	4649      	mov	r1, r9
 8007780:	4620      	mov	r0, r4
 8007782:	f7ff ff6d 	bl	8007660 <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007786:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 8007788:	f1b8 0f00 	cmp.w	r8, #0
 800778c:	d0ad      	beq.n	80076ea <HAL_FDCAN_IRQHandler+0x62>
 800778e:	e7e4      	b.n	800775a <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007790:	4620      	mov	r0, r4
 8007792:	f7ff ff75 	bl	8007680 <HAL_FDCAN_ErrorCallback>
}
 8007796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800779a:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800779e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80077a2:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80077a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80077a8:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80077aa:	4620      	mov	r0, r4
 80077ac:	f7ff ff60 	bl	8007670 <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80077b0:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 80077b2:	f1b9 0f00 	cmp.w	r9, #0
 80077b6:	d095      	beq.n	80076e4 <HAL_FDCAN_IRQHandler+0x5c>
 80077b8:	e7df      	b.n	800777a <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80077ba:	2240      	movs	r2, #64	; 0x40
 80077bc:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80077be:	f7ff ff5d 	bl	800767c <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	e785      	b.n	80076d2 <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80077c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80077ca:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80077cc:	4620      	mov	r0, r4
 80077ce:	f7ff ff51 	bl	8007674 <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 80077d2:	6823      	ldr	r3, [r4, #0]
 80077d4:	e79d      	b.n	8007712 <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80077d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80077da:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80077dc:	4620      	mov	r0, r4
 80077de:	f7ff ff4b 	bl	8007678 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	e79b      	b.n	800771e <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80077e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077ea:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80077ec:	4620      	mov	r0, r4
 80077ee:	f7ff ff3b 	bl	8007668 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	e781      	b.n	80076fa <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80077f6:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80077fa:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80077fe:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007800:	2280      	movs	r2, #128	; 0x80
 8007802:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007804:	4620      	mov	r0, r4
 8007806:	f7ff ff31 	bl	800766c <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800780a:	6823      	ldr	r3, [r4, #0]
 800780c:	e77b      	b.n	8007706 <HAL_FDCAN_IRQHandler+0x7e>
 800780e:	bf00      	nop

08007810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007814:	680c      	ldr	r4, [r1, #0]
{
 8007816:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007818:	2c00      	cmp	r4, #0
 800781a:	d07d      	beq.n	8007918 <HAL_GPIO_Init+0x108>
 800781c:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007820:	4e71      	ldr	r6, [pc, #452]	; (80079e8 <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 8007822:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007824:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007828:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800782a:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 800782e:	ea17 0a04 	ands.w	sl, r7, r4
 8007832:	d06b      	beq.n	800790c <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007834:	f8de 1004 	ldr.w	r1, [lr, #4]
 8007838:	f001 0203 	and.w	r2, r1, #3
 800783c:	1e55      	subs	r5, r2, #1
 800783e:	2d01      	cmp	r5, #1
 8007840:	d96d      	bls.n	800791e <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007842:	2a03      	cmp	r2, #3
 8007844:	f040 80b1 	bne.w	80079aa <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007848:	fa02 f20c 	lsl.w	r2, r2, ip
 800784c:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 800784e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007850:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007852:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007854:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8007858:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800785a:	d057      	beq.n	800790c <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800785c:	4d63      	ldr	r5, [pc, #396]	; (80079ec <HAL_GPIO_Init+0x1dc>)
 800785e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8007860:	f042 0201 	orr.w	r2, r2, #1
 8007864:	662a      	str	r2, [r5, #96]	; 0x60
 8007866:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8007868:	f002 0201 	and.w	r2, r2, #1
 800786c:	9203      	str	r2, [sp, #12]
 800786e:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8007870:	f023 0203 	bic.w	r2, r3, #3
 8007874:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007878:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800787c:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8007880:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007882:	00bf      	lsls	r7, r7, #2
 8007884:	f04f 080f 	mov.w	r8, #15
 8007888:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800788c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007890:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007894:	d01a      	beq.n	80078cc <HAL_GPIO_Init+0xbc>
 8007896:	4d56      	ldr	r5, [pc, #344]	; (80079f0 <HAL_GPIO_Init+0x1e0>)
 8007898:	42a8      	cmp	r0, r5
 800789a:	f000 8092 	beq.w	80079c2 <HAL_GPIO_Init+0x1b2>
 800789e:	4d55      	ldr	r5, [pc, #340]	; (80079f4 <HAL_GPIO_Init+0x1e4>)
 80078a0:	42a8      	cmp	r0, r5
 80078a2:	f000 8093 	beq.w	80079cc <HAL_GPIO_Init+0x1bc>
 80078a6:	4d54      	ldr	r5, [pc, #336]	; (80079f8 <HAL_GPIO_Init+0x1e8>)
 80078a8:	42a8      	cmp	r0, r5
 80078aa:	f000 8083 	beq.w	80079b4 <HAL_GPIO_Init+0x1a4>
 80078ae:	4d53      	ldr	r5, [pc, #332]	; (80079fc <HAL_GPIO_Init+0x1ec>)
 80078b0:	42a8      	cmp	r0, r5
 80078b2:	f000 8092 	beq.w	80079da <HAL_GPIO_Init+0x1ca>
 80078b6:	4d52      	ldr	r5, [pc, #328]	; (8007a00 <HAL_GPIO_Init+0x1f0>)
 80078b8:	42a8      	cmp	r0, r5
 80078ba:	bf0c      	ite	eq
 80078bc:	f04f 0805 	moveq.w	r8, #5
 80078c0:	f04f 0806 	movne.w	r8, #6
 80078c4:	fa08 f707 	lsl.w	r7, r8, r7
 80078c8:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80078cc:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 80078d0:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 80078d2:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80078d6:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 80078d8:	bf54      	ite	pl
 80078da:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80078dc:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 80078e0:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 80078e2:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80078e4:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 80078e6:	bf54      	ite	pl
 80078e8:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80078ea:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 80078ee:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 80078f0:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80078f2:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 80078f4:	bf54      	ite	pl
 80078f6:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 80078f8:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 80078fc:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80078fe:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007900:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8007902:	bf54      	ite	pl
 8007904:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007906:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 800790a:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 800790c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800790e:	fa34 f203 	lsrs.w	r2, r4, r3
 8007912:	f10c 0c02 	add.w	ip, ip, #2
 8007916:	d188      	bne.n	800782a <HAL_GPIO_Init+0x1a>
  }
}
 8007918:	b005      	add	sp, #20
 800791a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800791e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007922:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007926:	f04f 0803 	mov.w	r8, #3
 800792a:	fa08 f80c 	lsl.w	r8, r8, ip
 800792e:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007932:	fa05 f50c 	lsl.w	r5, r5, ip
 8007936:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 800793a:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800793c:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8007940:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007944:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007948:	f3c1 1700 	ubfx	r7, r1, #4, #1
 800794c:	409f      	lsls	r7, r3
 800794e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8007952:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8007954:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007956:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800795a:	f8de 7008 	ldr.w	r7, [lr, #8]
 800795e:	fa07 f70c 	lsl.w	r7, r7, ip
 8007962:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007966:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8007968:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800796a:	fa02 f20c 	lsl.w	r2, r2, ip
 800796e:	f47f af6e 	bne.w	800784e <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 8007972:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8007976:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800797a:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800797e:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8007982:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007984:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007988:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800798c:	fa07 f708 	lsl.w	r7, r7, r8
 8007990:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007992:	270f      	movs	r7, #15
 8007994:	fa07 f808 	lsl.w	r8, r7, r8
 8007998:	9f00      	ldr	r7, [sp, #0]
 800799a:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800799e:	9f01      	ldr	r7, [sp, #4]
 80079a0:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 80079a4:	f8c9 7020 	str.w	r7, [r9, #32]
 80079a8:	e751      	b.n	800784e <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80079aa:	2503      	movs	r5, #3
 80079ac:	fa05 f50c 	lsl.w	r5, r5, ip
 80079b0:	43ed      	mvns	r5, r5
 80079b2:	e7cf      	b.n	8007954 <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80079b4:	f04f 0803 	mov.w	r8, #3
 80079b8:	fa08 f707 	lsl.w	r7, r8, r7
 80079bc:	ea49 0907 	orr.w	r9, r9, r7
 80079c0:	e784      	b.n	80078cc <HAL_GPIO_Init+0xbc>
 80079c2:	fa0b f707 	lsl.w	r7, fp, r7
 80079c6:	ea49 0907 	orr.w	r9, r9, r7
 80079ca:	e77f      	b.n	80078cc <HAL_GPIO_Init+0xbc>
 80079cc:	f04f 0802 	mov.w	r8, #2
 80079d0:	fa08 f707 	lsl.w	r7, r8, r7
 80079d4:	ea49 0907 	orr.w	r9, r9, r7
 80079d8:	e778      	b.n	80078cc <HAL_GPIO_Init+0xbc>
 80079da:	f04f 0804 	mov.w	r8, #4
 80079de:	fa08 f707 	lsl.w	r7, r8, r7
 80079e2:	ea49 0907 	orr.w	r9, r9, r7
 80079e6:	e771      	b.n	80078cc <HAL_GPIO_Init+0xbc>
 80079e8:	40010400 	.word	0x40010400
 80079ec:	40021000 	.word	0x40021000
 80079f0:	48000400 	.word	0x48000400
 80079f4:	48000800 	.word	0x48000800
 80079f8:	48000c00 	.word	0x48000c00
 80079fc:	48001000 	.word	0x48001000
 8007a00:	48001400 	.word	0x48001400

08007a04 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007a04:	6903      	ldr	r3, [r0, #16]
 8007a06:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007a08:	bf14      	ite	ne
 8007a0a:	2001      	movne	r0, #1
 8007a0c:	2000      	moveq	r0, #0
 8007a0e:	4770      	bx	lr

08007a10 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007a10:	b10a      	cbz	r2, 8007a16 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007a12:	6181      	str	r1, [r0, #24]
 8007a14:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007a16:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop

08007a1c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007a1c:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007a1e:	ea01 0203 	and.w	r2, r1, r3
 8007a22:	ea21 0103 	bic.w	r1, r1, r3
 8007a26:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a2a:	6181      	str	r1, [r0, #24]
}
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop

08007a30 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a30:	4a37      	ldr	r2, [pc, #220]	; (8007b10 <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007a32:	b960      	cbnz	r0, 8007a4e <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a34:	6813      	ldr	r3, [r2, #0]
 8007a36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a3e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a42:	d01d      	beq.n	8007a80 <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007a4c:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007a4e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007a52:	d007      	beq.n	8007a64 <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007a54:	6813      	ldr	r3, [r2, #0]
 8007a56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007a5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007a5e:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007a60:	6013      	str	r3, [r2, #0]
}
 8007a62:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a64:	6813      	ldr	r3, [r2, #0]
 8007a66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a6e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007a72:	d02b      	beq.n	8007acc <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8007a78:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a7a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007a7e:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007a80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007a88:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007a8a:	4822      	ldr	r0, [pc, #136]	; (8007b14 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007a8c:	4922      	ldr	r1, [pc, #136]	; (8007b18 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007a8e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007a92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007a96:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007a98:	6803      	ldr	r3, [r0, #0]
 8007a9a:	2032      	movs	r0, #50	; 0x32
 8007a9c:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aa0:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007aa2:	fba1 1303 	umull	r1, r3, r1, r3
 8007aa6:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aa8:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007aaa:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aae:	d506      	bpl.n	8007abe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007ab0:	e000      	b.n	8007ab4 <HAL_PWREx_ControlVoltageScaling+0x84>
 8007ab2:	b123      	cbz	r3, 8007abe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007ab4:	6951      	ldr	r1, [r2, #20]
 8007ab6:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007ab8:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007abc:	d4f9      	bmi.n	8007ab2 <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007abe:	4b14      	ldr	r3, [pc, #80]	; (8007b10 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8007ac0:	695b      	ldr	r3, [r3, #20]
 8007ac2:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8007ac4:	bf54      	ite	pl
 8007ac6:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8007ac8:	2003      	movmi	r0, #3
 8007aca:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ad0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ad4:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ad6:	480f      	ldr	r0, [pc, #60]	; (8007b14 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007ad8:	490f      	ldr	r1, [pc, #60]	; (8007b18 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ada:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007ade:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007ae2:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007ae4:	6803      	ldr	r3, [r0, #0]
 8007ae6:	2032      	movs	r0, #50	; 0x32
 8007ae8:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007aec:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007aee:	fba1 1303 	umull	r1, r3, r1, r3
 8007af2:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007af4:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007af6:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007afa:	d5e0      	bpl.n	8007abe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007afc:	e001      	b.n	8007b02 <HAL_PWREx_ControlVoltageScaling+0xd2>
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0dd      	beq.n	8007abe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007b02:	6951      	ldr	r1, [r2, #20]
 8007b04:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007b06:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007b0a:	d5d8      	bpl.n	8007abe <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007b0c:	e7f7      	b.n	8007afe <HAL_PWREx_ControlVoltageScaling+0xce>
 8007b0e:	bf00      	nop
 8007b10:	40007000 	.word	0x40007000
 8007b14:	20000008 	.word	0x20000008
 8007b18:	431bde83 	.word	0x431bde83

08007b1c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007b1c:	4a02      	ldr	r2, [pc, #8]	; (8007b28 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8007b1e:	6893      	ldr	r3, [r2, #8]
 8007b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007b24:	6093      	str	r3, [r2, #8]
}
 8007b26:	4770      	bx	lr
 8007b28:	40007000 	.word	0x40007000

08007b2c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	f000 81c3 	beq.w	8007eb8 <HAL_RCC_OscConfig+0x38c>
{
 8007b32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b36:	6803      	ldr	r3, [r0, #0]
 8007b38:	07d9      	lsls	r1, r3, #31
{
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b3e:	d52d      	bpl.n	8007b9c <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b40:	49a6      	ldr	r1, [pc, #664]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007b42:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007b44:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b46:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007b4a:	2a0c      	cmp	r2, #12
 8007b4c:	f000 810a 	beq.w	8007d64 <HAL_RCC_OscConfig+0x238>
 8007b50:	2a08      	cmp	r2, #8
 8007b52:	f000 810c 	beq.w	8007d6e <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b56:	6863      	ldr	r3, [r4, #4]
 8007b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b5c:	f000 8133 	beq.w	8007dc6 <HAL_RCC_OscConfig+0x29a>
 8007b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b64:	f000 819b 	beq.w	8007e9e <HAL_RCC_OscConfig+0x372>
 8007b68:	4d9c      	ldr	r5, [pc, #624]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007b6a:	682a      	ldr	r2, [r5, #0]
 8007b6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007b70:	602a      	str	r2, [r5, #0]
 8007b72:	682a      	ldr	r2, [r5, #0]
 8007b74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007b78:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f040 8128 	bne.w	8007dd0 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b80:	f7fa fda6 	bl	80026d0 <HAL_GetTick>
 8007b84:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007b86:	e005      	b.n	8007b94 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b88:	f7fa fda2 	bl	80026d0 <HAL_GetTick>
 8007b8c:	1b80      	subs	r0, r0, r6
 8007b8e:	2864      	cmp	r0, #100	; 0x64
 8007b90:	f200 8142 	bhi.w	8007e18 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007b94:	682b      	ldr	r3, [r5, #0]
 8007b96:	039f      	lsls	r7, r3, #14
 8007b98:	d4f6      	bmi.n	8007b88 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	079e      	lsls	r6, r3, #30
 8007b9e:	d528      	bpl.n	8007bf2 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ba0:	4a8e      	ldr	r2, [pc, #568]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007ba2:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ba4:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ba6:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007baa:	2b0c      	cmp	r3, #12
 8007bac:	f000 80ec 	beq.w	8007d88 <HAL_RCC_OscConfig+0x25c>
 8007bb0:	2b04      	cmp	r3, #4
 8007bb2:	f000 80ee 	beq.w	8007d92 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007bb6:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007bb8:	4d88      	ldr	r5, [pc, #544]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	f000 811d 	beq.w	8007dfa <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8007bc0:	682b      	ldr	r3, [r5, #0]
 8007bc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bc6:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bc8:	f7fa fd82 	bl	80026d0 <HAL_GetTick>
 8007bcc:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bce:	e005      	b.n	8007bdc <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bd0:	f7fa fd7e 	bl	80026d0 <HAL_GetTick>
 8007bd4:	1b80      	subs	r0, r0, r6
 8007bd6:	2802      	cmp	r0, #2
 8007bd8:	f200 811e 	bhi.w	8007e18 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bdc:	682b      	ldr	r3, [r5, #0]
 8007bde:	0558      	lsls	r0, r3, #21
 8007be0:	d5f6      	bpl.n	8007bd0 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007be2:	686b      	ldr	r3, [r5, #4]
 8007be4:	6922      	ldr	r2, [r4, #16]
 8007be6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007bea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007bee:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bf0:	6823      	ldr	r3, [r4, #0]
 8007bf2:	071a      	lsls	r2, r3, #28
 8007bf4:	d519      	bpl.n	8007c2a <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007bf6:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007bf8:	4d78      	ldr	r5, [pc, #480]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f000 809e 	beq.w	8007d3c <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8007c00:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007c04:	f043 0301 	orr.w	r3, r3, #1
 8007c08:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c0c:	f7fa fd60 	bl	80026d0 <HAL_GetTick>
 8007c10:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007c12:	e005      	b.n	8007c20 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c14:	f7fa fd5c 	bl	80026d0 <HAL_GetTick>
 8007c18:	1b80      	subs	r0, r0, r6
 8007c1a:	2802      	cmp	r0, #2
 8007c1c:	f200 80fc 	bhi.w	8007e18 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007c20:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007c24:	079f      	lsls	r7, r3, #30
 8007c26:	d5f5      	bpl.n	8007c14 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	0759      	lsls	r1, r3, #29
 8007c2c:	d541      	bpl.n	8007cb2 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007c2e:	4b6b      	ldr	r3, [pc, #428]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007c30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007c32:	00d2      	lsls	r2, r2, #3
 8007c34:	f100 80f4 	bmi.w	8007e20 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007c3a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007c3e:	659a      	str	r2, [r3, #88]	; 0x58
 8007c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c46:	9301      	str	r3, [sp, #4]
 8007c48:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007c4a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c4c:	4e64      	ldr	r6, [pc, #400]	; (8007de0 <HAL_RCC_OscConfig+0x2b4>)
 8007c4e:	6833      	ldr	r3, [r6, #0]
 8007c50:	05df      	lsls	r7, r3, #23
 8007c52:	f140 8113 	bpl.w	8007e7c <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c56:	68a3      	ldr	r3, [r4, #8]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	f000 80e3 	beq.w	8007e24 <HAL_RCC_OscConfig+0x2f8>
 8007c5e:	2b05      	cmp	r3, #5
 8007c60:	f000 8169 	beq.w	8007f36 <HAL_RCC_OscConfig+0x40a>
 8007c64:	4e5d      	ldr	r6, [pc, #372]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007c66:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8007c6a:	f022 0201 	bic.w	r2, r2, #1
 8007c6e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8007c72:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8007c76:	f022 0204 	bic.w	r2, r2, #4
 8007c7a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f040 80d7 	bne.w	8007e32 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c84:	f7fa fd24 	bl	80026d0 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c88:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007c8c:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007c8e:	e005      	b.n	8007c9c <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c90:	f7fa fd1e 	bl	80026d0 <HAL_GetTick>
 8007c94:	1bc0      	subs	r0, r0, r7
 8007c96:	4540      	cmp	r0, r8
 8007c98:	f200 80be 	bhi.w	8007e18 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007c9c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8007ca0:	079a      	lsls	r2, r3, #30
 8007ca2:	d4f5      	bmi.n	8007c90 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ca4:	b125      	cbz	r5, 8007cb0 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ca6:	4a4d      	ldr	r2, [pc, #308]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007ca8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007cb0:	6823      	ldr	r3, [r4, #0]
 8007cb2:	069b      	lsls	r3, r3, #26
 8007cb4:	d518      	bpl.n	8007ce8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007cb6:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007cb8:	4d48      	ldr	r5, [pc, #288]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f000 80ca 	beq.w	8007e54 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8007cc0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007cc4:	f043 0301 	orr.w	r3, r3, #1
 8007cc8:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ccc:	f7fa fd00 	bl	80026d0 <HAL_GetTick>
 8007cd0:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007cd2:	e005      	b.n	8007ce0 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007cd4:	f7fa fcfc 	bl	80026d0 <HAL_GetTick>
 8007cd8:	1b80      	subs	r0, r0, r6
 8007cda:	2802      	cmp	r0, #2
 8007cdc:	f200 809c 	bhi.w	8007e18 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ce0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007ce4:	079f      	lsls	r7, r3, #30
 8007ce6:	d5f5      	bpl.n	8007cd4 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007ce8:	69e0      	ldr	r0, [r4, #28]
 8007cea:	b318      	cbz	r0, 8007d34 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007cec:	4d3b      	ldr	r5, [pc, #236]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007cee:	68ab      	ldr	r3, [r5, #8]
 8007cf0:	f003 030c 	and.w	r3, r3, #12
 8007cf4:	2b0c      	cmp	r3, #12
 8007cf6:	f000 812c 	beq.w	8007f52 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cfa:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007cfc:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8007cfe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d02:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007d04:	f000 80da 	beq.w	8007ebc <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007d08:	68eb      	ldr	r3, [r5, #12]
 8007d0a:	f023 0303 	bic.w	r3, r3, #3
 8007d0e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007d10:	68eb      	ldr	r3, [r5, #12]
 8007d12:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007d16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d1a:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d1c:	f7fa fcd8 	bl	80026d0 <HAL_GetTick>
 8007d20:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d22:	e004      	b.n	8007d2e <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d24:	f7fa fcd4 	bl	80026d0 <HAL_GetTick>
 8007d28:	1b00      	subs	r0, r0, r4
 8007d2a:	2802      	cmp	r0, #2
 8007d2c:	d874      	bhi.n	8007e18 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d2e:	682b      	ldr	r3, [r5, #0]
 8007d30:	019b      	lsls	r3, r3, #6
 8007d32:	d4f7      	bmi.n	8007d24 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8007d34:	2000      	movs	r0, #0
}
 8007d36:	b002      	add	sp, #8
 8007d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8007d3c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007d40:	f023 0301 	bic.w	r3, r3, #1
 8007d44:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8007d48:	f7fa fcc2 	bl	80026d0 <HAL_GetTick>
 8007d4c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d4e:	e004      	b.n	8007d5a <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d50:	f7fa fcbe 	bl	80026d0 <HAL_GetTick>
 8007d54:	1b80      	subs	r0, r0, r6
 8007d56:	2802      	cmp	r0, #2
 8007d58:	d85e      	bhi.n	8007e18 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d5a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007d5e:	0798      	lsls	r0, r3, #30
 8007d60:	d4f6      	bmi.n	8007d50 <HAL_RCC_OscConfig+0x224>
 8007d62:	e761      	b.n	8007c28 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d64:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007d68:	2903      	cmp	r1, #3
 8007d6a:	f47f aef4 	bne.w	8007b56 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d6e:	4a1b      	ldr	r2, [pc, #108]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007d70:	6812      	ldr	r2, [r2, #0]
 8007d72:	0392      	lsls	r2, r2, #14
 8007d74:	f57f af12 	bpl.w	8007b9c <HAL_RCC_OscConfig+0x70>
 8007d78:	6862      	ldr	r2, [r4, #4]
 8007d7a:	2a00      	cmp	r2, #0
 8007d7c:	f47f af0e 	bne.w	8007b9c <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8007d80:	2001      	movs	r0, #1
}
 8007d82:	b002      	add	sp, #8
 8007d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d88:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007d8c:	2a02      	cmp	r2, #2
 8007d8e:	f47f af12 	bne.w	8007bb6 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007d92:	4b12      	ldr	r3, [pc, #72]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	055d      	lsls	r5, r3, #21
 8007d98:	d502      	bpl.n	8007da0 <HAL_RCC_OscConfig+0x274>
 8007d9a:	68e3      	ldr	r3, [r4, #12]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d0ef      	beq.n	8007d80 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007da0:	4a0e      	ldr	r2, [pc, #56]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007da2:	6920      	ldr	r0, [r4, #16]
 8007da4:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007da6:	490f      	ldr	r1, [pc, #60]	; (8007de4 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007da8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007dac:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8007db0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007db2:	6808      	ldr	r0, [r1, #0]
 8007db4:	f7fe f92e 	bl	8006014 <HAL_InitTick>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	d1e1      	bne.n	8007d80 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dbc:	6823      	ldr	r3, [r4, #0]
 8007dbe:	071a      	lsls	r2, r3, #28
 8007dc0:	f57f af33 	bpl.w	8007c2a <HAL_RCC_OscConfig+0xfe>
 8007dc4:	e717      	b.n	8007bf6 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007dc6:	4a05      	ldr	r2, [pc, #20]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
 8007dc8:	6813      	ldr	r3, [r2, #0]
 8007dca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007dce:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007dd0:	f7fa fc7e 	bl	80026d0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007dd4:	4e01      	ldr	r6, [pc, #4]	; (8007ddc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8007dd6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007dd8:	e00b      	b.n	8007df2 <HAL_RCC_OscConfig+0x2c6>
 8007dda:	bf00      	nop
 8007ddc:	40021000 	.word	0x40021000
 8007de0:	40007000 	.word	0x40007000
 8007de4:	20000010 	.word	0x20000010
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007de8:	f7fa fc72 	bl	80026d0 <HAL_GetTick>
 8007dec:	1b40      	subs	r0, r0, r5
 8007dee:	2864      	cmp	r0, #100	; 0x64
 8007df0:	d812      	bhi.n	8007e18 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007df2:	6833      	ldr	r3, [r6, #0]
 8007df4:	039b      	lsls	r3, r3, #14
 8007df6:	d5f7      	bpl.n	8007de8 <HAL_RCC_OscConfig+0x2bc>
 8007df8:	e6cf      	b.n	8007b9a <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8007dfa:	682b      	ldr	r3, [r5, #0]
 8007dfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e00:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007e02:	f7fa fc65 	bl	80026d0 <HAL_GetTick>
 8007e06:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007e08:	682b      	ldr	r3, [r5, #0]
 8007e0a:	0559      	lsls	r1, r3, #21
 8007e0c:	d5d6      	bpl.n	8007dbc <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e0e:	f7fa fc5f 	bl	80026d0 <HAL_GetTick>
 8007e12:	1b80      	subs	r0, r0, r6
 8007e14:	2802      	cmp	r0, #2
 8007e16:	d9f7      	bls.n	8007e08 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8007e18:	2003      	movs	r0, #3
}
 8007e1a:	b002      	add	sp, #8
 8007e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8007e20:	2500      	movs	r5, #0
 8007e22:	e713      	b.n	8007c4c <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e24:	4a65      	ldr	r2, [pc, #404]	; (8007fbc <HAL_RCC_OscConfig+0x490>)
 8007e26:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007e2a:	f043 0301 	orr.w	r3, r3, #1
 8007e2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8007e32:	f7fa fc4d 	bl	80026d0 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e36:	4f61      	ldr	r7, [pc, #388]	; (8007fbc <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8007e38:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e3a:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e3e:	e004      	b.n	8007e4a <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e40:	f7fa fc46 	bl	80026d0 <HAL_GetTick>
 8007e44:	1b80      	subs	r0, r0, r6
 8007e46:	4540      	cmp	r0, r8
 8007e48:	d8e6      	bhi.n	8007e18 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007e4e:	0799      	lsls	r1, r3, #30
 8007e50:	d5f6      	bpl.n	8007e40 <HAL_RCC_OscConfig+0x314>
 8007e52:	e727      	b.n	8007ca4 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8007e54:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007e58:	f023 0301 	bic.w	r3, r3, #1
 8007e5c:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8007e60:	f7fa fc36 	bl	80026d0 <HAL_GetTick>
 8007e64:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007e66:	e004      	b.n	8007e72 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007e68:	f7fa fc32 	bl	80026d0 <HAL_GetTick>
 8007e6c:	1b80      	subs	r0, r0, r6
 8007e6e:	2802      	cmp	r0, #2
 8007e70:	d8d2      	bhi.n	8007e18 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007e72:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007e76:	0798      	lsls	r0, r3, #30
 8007e78:	d4f6      	bmi.n	8007e68 <HAL_RCC_OscConfig+0x33c>
 8007e7a:	e735      	b.n	8007ce8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e7c:	6833      	ldr	r3, [r6, #0]
 8007e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e82:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8007e84:	f7fa fc24 	bl	80026d0 <HAL_GetTick>
 8007e88:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007e8a:	6833      	ldr	r3, [r6, #0]
 8007e8c:	05d8      	lsls	r0, r3, #23
 8007e8e:	f53f aee2 	bmi.w	8007c56 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e92:	f7fa fc1d 	bl	80026d0 <HAL_GetTick>
 8007e96:	1bc0      	subs	r0, r0, r7
 8007e98:	2802      	cmp	r0, #2
 8007e9a:	d9f6      	bls.n	8007e8a <HAL_RCC_OscConfig+0x35e>
 8007e9c:	e7bc      	b.n	8007e18 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e9e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007ea2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007eac:	601a      	str	r2, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007eb4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007eb6:	e78b      	b.n	8007dd0 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8007eb8:	2001      	movs	r0, #1
}
 8007eba:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8007ebc:	f7fa fc08 	bl	80026d0 <HAL_GetTick>
 8007ec0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ec2:	e004      	b.n	8007ece <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ec4:	f7fa fc04 	bl	80026d0 <HAL_GetTick>
 8007ec8:	1b80      	subs	r0, r0, r6
 8007eca:	2802      	cmp	r0, #2
 8007ecc:	d8a4      	bhi.n	8007e18 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ece:	682b      	ldr	r3, [r5, #0]
 8007ed0:	0199      	lsls	r1, r3, #6
 8007ed2:	d4f7      	bmi.n	8007ec4 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ed4:	68e9      	ldr	r1, [r5, #12]
 8007ed6:	4b3a      	ldr	r3, [pc, #232]	; (8007fc0 <HAL_RCC_OscConfig+0x494>)
 8007ed8:	6a22      	ldr	r2, [r4, #32]
 8007eda:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007edc:	4e37      	ldr	r6, [pc, #220]	; (8007fbc <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ede:	400b      	ands	r3, r1
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8007ee6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007eea:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8007eee:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8007ef2:	3801      	subs	r0, #1
 8007ef4:	0849      	lsrs	r1, r1, #1
 8007ef6:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8007efa:	3901      	subs	r1, #1
 8007efc:	0852      	lsrs	r2, r2, #1
 8007efe:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8007f02:	3a01      	subs	r2, #1
 8007f04:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8007f08:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8007f0a:	682b      	ldr	r3, [r5, #0]
 8007f0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f10:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007f12:	68eb      	ldr	r3, [r5, #12]
 8007f14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f18:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8007f1a:	f7fa fbd9 	bl	80026d0 <HAL_GetTick>
 8007f1e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007f20:	e005      	b.n	8007f2e <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f22:	f7fa fbd5 	bl	80026d0 <HAL_GetTick>
 8007f26:	1b00      	subs	r0, r0, r4
 8007f28:	2802      	cmp	r0, #2
 8007f2a:	f63f af75 	bhi.w	8007e18 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007f2e:	6833      	ldr	r3, [r6, #0]
 8007f30:	019a      	lsls	r2, r3, #6
 8007f32:	d5f6      	bpl.n	8007f22 <HAL_RCC_OscConfig+0x3f6>
 8007f34:	e6fe      	b.n	8007d34 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f36:	4b21      	ldr	r3, [pc, #132]	; (8007fbc <HAL_RCC_OscConfig+0x490>)
 8007f38:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007f3c:	f042 0204 	orr.w	r2, r2, #4
 8007f40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8007f44:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007f48:	f042 0201 	orr.w	r2, r2, #1
 8007f4c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f50:	e76f      	b.n	8007e32 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f52:	2801      	cmp	r0, #1
 8007f54:	f43f aeef 	beq.w	8007d36 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8007f58:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f5a:	6a22      	ldr	r2, [r4, #32]
 8007f5c:	f003 0103 	and.w	r1, r3, #3
 8007f60:	4291      	cmp	r1, r2
 8007f62:	f47f af0d 	bne.w	8007d80 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f66:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007f68:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007f6c:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f6e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8007f72:	f47f af05 	bne.w	8007d80 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f76:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007f78:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f7c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8007f80:	f47f aefe 	bne.w	8007d80 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f84:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007f86:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f8a:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8007f8e:	f47f aef7 	bne.w	8007d80 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f92:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007f94:	0852      	lsrs	r2, r2, #1
 8007f96:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8007f9a:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f9c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8007fa0:	f47f aeee 	bne.w	8007d80 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007fa4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8007fa6:	0852      	lsrs	r2, r2, #1
 8007fa8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8007fac:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007fae:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8007fb2:	bf14      	ite	ne
 8007fb4:	2001      	movne	r0, #1
 8007fb6:	2000      	moveq	r0, #0
 8007fb8:	e6bd      	b.n	8007d36 <HAL_RCC_OscConfig+0x20a>
 8007fba:	bf00      	nop
 8007fbc:	40021000 	.word	0x40021000
 8007fc0:	019f800c 	.word	0x019f800c

08007fc4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007fc4:	4b18      	ldr	r3, [pc, #96]	; (8008028 <HAL_RCC_GetSysClockFreq+0x64>)
 8007fc6:	689a      	ldr	r2, [r3, #8]
 8007fc8:	f002 020c 	and.w	r2, r2, #12
 8007fcc:	2a04      	cmp	r2, #4
 8007fce:	d026      	beq.n	800801e <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007fd0:	689a      	ldr	r2, [r3, #8]
 8007fd2:	f002 020c 	and.w	r2, r2, #12
 8007fd6:	2a08      	cmp	r2, #8
 8007fd8:	d023      	beq.n	8008022 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007fda:	689a      	ldr	r2, [r3, #8]
 8007fdc:	f002 020c 	and.w	r2, r2, #12
 8007fe0:	2a0c      	cmp	r2, #12
 8007fe2:	d001      	beq.n	8007fe8 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8007fe4:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8007fe6:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007fe8:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007fea:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007fec:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007fee:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8007ff2:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007ff4:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ff8:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ffc:	bf0c      	ite	eq
 8007ffe:	4b0b      	ldreq	r3, [pc, #44]	; (800802c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008000:	4b0b      	ldrne	r3, [pc, #44]	; (8008030 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008002:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008004:	fbb3 f3f2 	udiv	r3, r3, r2
 8008008:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800800c:	4b06      	ldr	r3, [pc, #24]	; (8008028 <HAL_RCC_GetSysClockFreq+0x64>)
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8008014:	3301      	adds	r3, #1
 8008016:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8008018:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800801c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800801e:	4804      	ldr	r0, [pc, #16]	; (8008030 <HAL_RCC_GetSysClockFreq+0x6c>)
 8008020:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8008022:	4802      	ldr	r0, [pc, #8]	; (800802c <HAL_RCC_GetSysClockFreq+0x68>)
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	40021000 	.word	0x40021000
 800802c:	007a1200 	.word	0x007a1200
 8008030:	00f42400 	.word	0x00f42400

08008034 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8008034:	2800      	cmp	r0, #0
 8008036:	f000 80ee 	beq.w	8008216 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800803a:	4a78      	ldr	r2, [pc, #480]	; (800821c <HAL_RCC_ClockConfig+0x1e8>)
{
 800803c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008040:	6813      	ldr	r3, [r2, #0]
 8008042:	f003 030f 	and.w	r3, r3, #15
 8008046:	428b      	cmp	r3, r1
 8008048:	460d      	mov	r5, r1
 800804a:	4604      	mov	r4, r0
 800804c:	d20c      	bcs.n	8008068 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800804e:	6813      	ldr	r3, [r2, #0]
 8008050:	f023 030f 	bic.w	r3, r3, #15
 8008054:	430b      	orrs	r3, r1
 8008056:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008058:	6813      	ldr	r3, [r2, #0]
 800805a:	f003 030f 	and.w	r3, r3, #15
 800805e:	428b      	cmp	r3, r1
 8008060:	d002      	beq.n	8008068 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8008062:	2001      	movs	r0, #1
}
 8008064:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	07df      	lsls	r7, r3, #31
 800806c:	d569      	bpl.n	8008142 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800806e:	6867      	ldr	r7, [r4, #4]
 8008070:	2f03      	cmp	r7, #3
 8008072:	f000 80a0 	beq.w	80081b6 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008076:	4b6a      	ldr	r3, [pc, #424]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008078:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800807a:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800807c:	f000 8097 	beq.w	80081ae <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008080:	055b      	lsls	r3, r3, #21
 8008082:	d5ee      	bpl.n	8008062 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008084:	f7ff ff9e 	bl	8007fc4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8008088:	4b66      	ldr	r3, [pc, #408]	; (8008224 <HAL_RCC_ClockConfig+0x1f0>)
 800808a:	4298      	cmp	r0, r3
 800808c:	f240 80c0 	bls.w	8008210 <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008090:	4a63      	ldr	r2, [pc, #396]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 8008092:	6893      	ldr	r3, [r2, #8]
 8008094:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800809c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800809e:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80080a2:	4e5f      	ldr	r6, [pc, #380]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 80080a4:	68b3      	ldr	r3, [r6, #8]
 80080a6:	f023 0303 	bic.w	r3, r3, #3
 80080aa:	433b      	orrs	r3, r7
 80080ac:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80080ae:	f7fa fb0f 	bl	80026d0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080b2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80080b6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080b8:	e004      	b.n	80080c4 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080ba:	f7fa fb09 	bl	80026d0 <HAL_GetTick>
 80080be:	1bc0      	subs	r0, r0, r7
 80080c0:	4540      	cmp	r0, r8
 80080c2:	d871      	bhi.n	80081a8 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080c4:	68b3      	ldr	r3, [r6, #8]
 80080c6:	6862      	ldr	r2, [r4, #4]
 80080c8:	f003 030c 	and.w	r3, r3, #12
 80080cc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80080d0:	d1f3      	bne.n	80080ba <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080d2:	6823      	ldr	r3, [r4, #0]
 80080d4:	079f      	lsls	r7, r3, #30
 80080d6:	d436      	bmi.n	8008146 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80080d8:	f1b9 0f00 	cmp.w	r9, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80080de:	68b3      	ldr	r3, [r6, #8]
 80080e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080e4:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80080e6:	4e4d      	ldr	r6, [pc, #308]	; (800821c <HAL_RCC_ClockConfig+0x1e8>)
 80080e8:	6833      	ldr	r3, [r6, #0]
 80080ea:	f003 030f 	and.w	r3, r3, #15
 80080ee:	42ab      	cmp	r3, r5
 80080f0:	d846      	bhi.n	8008180 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080f2:	6823      	ldr	r3, [r4, #0]
 80080f4:	075a      	lsls	r2, r3, #29
 80080f6:	d506      	bpl.n	8008106 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80080f8:	4949      	ldr	r1, [pc, #292]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 80080fa:	68e0      	ldr	r0, [r4, #12]
 80080fc:	688a      	ldr	r2, [r1, #8]
 80080fe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008102:	4302      	orrs	r2, r0
 8008104:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008106:	071b      	lsls	r3, r3, #28
 8008108:	d507      	bpl.n	800811a <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800810a:	4a45      	ldr	r2, [pc, #276]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 800810c:	6921      	ldr	r1, [r4, #16]
 800810e:	6893      	ldr	r3, [r2, #8]
 8008110:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8008114:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008118:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800811a:	f7ff ff53 	bl	8007fc4 <HAL_RCC_GetSysClockFreq>
 800811e:	4a40      	ldr	r2, [pc, #256]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 8008120:	4c41      	ldr	r4, [pc, #260]	; (8008228 <HAL_RCC_ClockConfig+0x1f4>)
 8008122:	6892      	ldr	r2, [r2, #8]
 8008124:	4941      	ldr	r1, [pc, #260]	; (800822c <HAL_RCC_ClockConfig+0x1f8>)
 8008126:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800812a:	4603      	mov	r3, r0
 800812c:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800812e:	4840      	ldr	r0, [pc, #256]	; (8008230 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008130:	f002 021f 	and.w	r2, r2, #31
 8008134:	40d3      	lsrs	r3, r2
 8008136:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8008138:	6800      	ldr	r0, [r0, #0]
}
 800813a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800813e:	f7fd bf69 	b.w	8006014 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008142:	079e      	lsls	r6, r3, #30
 8008144:	d5cf      	bpl.n	80080e6 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008146:	0758      	lsls	r0, r3, #29
 8008148:	d504      	bpl.n	8008154 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800814a:	4935      	ldr	r1, [pc, #212]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 800814c:	688a      	ldr	r2, [r1, #8]
 800814e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8008152:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008154:	0719      	lsls	r1, r3, #28
 8008156:	d506      	bpl.n	8008166 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008158:	4a31      	ldr	r2, [pc, #196]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 800815a:	6893      	ldr	r3, [r2, #8]
 800815c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008160:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008164:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008166:	4a2e      	ldr	r2, [pc, #184]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 8008168:	68a1      	ldr	r1, [r4, #8]
 800816a:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800816c:	4e2b      	ldr	r6, [pc, #172]	; (800821c <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800816e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008172:	430b      	orrs	r3, r1
 8008174:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008176:	6833      	ldr	r3, [r6, #0]
 8008178:	f003 030f 	and.w	r3, r3, #15
 800817c:	42ab      	cmp	r3, r5
 800817e:	d9b8      	bls.n	80080f2 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008180:	6833      	ldr	r3, [r6, #0]
 8008182:	f023 030f 	bic.w	r3, r3, #15
 8008186:	432b      	orrs	r3, r5
 8008188:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800818a:	f7fa faa1 	bl	80026d0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800818e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008192:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008194:	6833      	ldr	r3, [r6, #0]
 8008196:	f003 030f 	and.w	r3, r3, #15
 800819a:	42ab      	cmp	r3, r5
 800819c:	d0a9      	beq.n	80080f2 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800819e:	f7fa fa97 	bl	80026d0 <HAL_GetTick>
 80081a2:	1bc0      	subs	r0, r0, r7
 80081a4:	4540      	cmp	r0, r8
 80081a6:	d9f5      	bls.n	8008194 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80081a8:	2003      	movs	r0, #3
}
 80081aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081ae:	039a      	lsls	r2, r3, #14
 80081b0:	f53f af68 	bmi.w	8008084 <HAL_RCC_ClockConfig+0x50>
 80081b4:	e755      	b.n	8008062 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081b6:	4a1a      	ldr	r2, [pc, #104]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
 80081b8:	6811      	ldr	r1, [r2, #0]
 80081ba:	0188      	lsls	r0, r1, #6
 80081bc:	f57f af51 	bpl.w	8008062 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80081c0:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80081c2:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80081c4:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80081c6:	4e17      	ldr	r6, [pc, #92]	; (8008224 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80081c8:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80081cc:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80081ce:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80081d2:	bf0c      	ite	eq
 80081d4:	4817      	ldreq	r0, [pc, #92]	; (8008234 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80081d6:	4818      	ldrne	r0, [pc, #96]	; (8008238 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80081d8:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80081da:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80081de:	4810      	ldr	r0, [pc, #64]	; (8008220 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80081e0:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80081e4:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80081e8:	68c1      	ldr	r1, [r0, #12]
 80081ea:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80081ee:	3101      	adds	r1, #1
 80081f0:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 80081f2:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80081f6:	42b2      	cmp	r2, r6
 80081f8:	d90a      	bls.n	8008210 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80081fa:	6882      	ldr	r2, [r0, #8]
 80081fc:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8008200:	f43f af46 	beq.w	8008090 <HAL_RCC_ClockConfig+0x5c>
 8008204:	0799      	lsls	r1, r3, #30
 8008206:	d503      	bpl.n	8008210 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008208:	68a3      	ldr	r3, [r4, #8]
 800820a:	2b00      	cmp	r3, #0
 800820c:	f43f af40 	beq.w	8008090 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008210:	f04f 0900 	mov.w	r9, #0
 8008214:	e745      	b.n	80080a2 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8008216:	2001      	movs	r0, #1
}
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop
 800821c:	40022000 	.word	0x40022000
 8008220:	40021000 	.word	0x40021000
 8008224:	04c4b400 	.word	0x04c4b400
 8008228:	0800f3d0 	.word	0x0800f3d0
 800822c:	20000008 	.word	0x20000008
 8008230:	20000010 	.word	0x20000010
 8008234:	007a1200 	.word	0x007a1200
 8008238:	00f42400 	.word	0x00f42400

0800823c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800823c:	4b05      	ldr	r3, [pc, #20]	; (8008254 <HAL_RCC_GetPCLK1Freq+0x18>)
 800823e:	4a06      	ldr	r2, [pc, #24]	; (8008258 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008240:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8008242:	4906      	ldr	r1, [pc, #24]	; (800825c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008244:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008248:	6808      	ldr	r0, [r1, #0]
 800824a:	5cd3      	ldrb	r3, [r2, r3]
 800824c:	f003 031f 	and.w	r3, r3, #31
}
 8008250:	40d8      	lsrs	r0, r3
 8008252:	4770      	bx	lr
 8008254:	40021000 	.word	0x40021000
 8008258:	0800f3e0 	.word	0x0800f3e0
 800825c:	20000008 	.word	0x20000008

08008260 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008260:	4b05      	ldr	r3, [pc, #20]	; (8008278 <HAL_RCC_GetPCLK2Freq+0x18>)
 8008262:	4a06      	ldr	r2, [pc, #24]	; (800827c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008264:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8008266:	4906      	ldr	r1, [pc, #24]	; (8008280 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008268:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800826c:	6808      	ldr	r0, [r1, #0]
 800826e:	5cd3      	ldrb	r3, [r2, r3]
 8008270:	f003 031f 	and.w	r3, r3, #31
}
 8008274:	40d8      	lsrs	r0, r3
 8008276:	4770      	bx	lr
 8008278:	40021000 	.word	0x40021000
 800827c:	0800f3e0 	.word	0x0800f3e0
 8008280:	20000008 	.word	0x20000008

08008284 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008288:	6803      	ldr	r3, [r0, #0]
{
 800828a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800828c:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8008290:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008292:	d056      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008294:	4bac      	ldr	r3, [pc, #688]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008296:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008298:	00d5      	lsls	r5, r2, #3
 800829a:	f140 813e 	bpl.w	800851a <HAL_RCCEx_PeriphCLKConfig+0x296>
    FlagStatus       pwrclkchanged = RESET;
 800829e:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80082a0:	4daa      	ldr	r5, [pc, #680]	; (800854c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80082a2:	682b      	ldr	r3, [r5, #0]
 80082a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082a8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80082aa:	f7fa fa11 	bl	80026d0 <HAL_GetTick>
 80082ae:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80082b0:	e005      	b.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082b2:	f7fa fa0d 	bl	80026d0 <HAL_GetTick>
 80082b6:	1b83      	subs	r3, r0, r6
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	f200 8139 	bhi.w	8008530 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80082be:	682b      	ldr	r3, [r5, #0]
 80082c0:	05d8      	lsls	r0, r3, #23
 80082c2:	d5f6      	bpl.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80082c4:	4da0      	ldr	r5, [pc, #640]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80082c6:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80082ca:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80082ce:	d027      	beq.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80082d0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d025      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80082d6:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80082da:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80082de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082e2:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80082e6:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80082ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082ee:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80082f2:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80082f6:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80082f8:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80082fc:	f140 8148 	bpl.w	8008590 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008300:	f7fa f9e6 	bl	80026d0 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008304:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8008308:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800830a:	e005      	b.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800830c:	f7fa f9e0 	bl	80026d0 <HAL_GetTick>
 8008310:	1b80      	subs	r0, r0, r6
 8008312:	4540      	cmp	r0, r8
 8008314:	f200 810c 	bhi.w	8008530 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008318:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800831c:	079b      	lsls	r3, r3, #30
 800831e:	d5f5      	bpl.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008320:	6d23      	ldr	r3, [r4, #80]	; 0x50
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008322:	4989      	ldr	r1, [pc, #548]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008324:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8008328:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800832c:	4313      	orrs	r3, r2
 800832e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008332:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008334:	b127      	cbz	r7, 8008340 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008336:	4a84      	ldr	r2, [pc, #528]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008338:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800833a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800833e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008340:	6823      	ldr	r3, [r4, #0]
 8008342:	07dd      	lsls	r5, r3, #31
 8008344:	d508      	bpl.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008346:	4980      	ldr	r1, [pc, #512]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008348:	6865      	ldr	r5, [r4, #4]
 800834a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800834e:	f022 0203 	bic.w	r2, r2, #3
 8008352:	432a      	orrs	r2, r5
 8008354:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008358:	0799      	lsls	r1, r3, #30
 800835a:	d508      	bpl.n	800836e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800835c:	497a      	ldr	r1, [pc, #488]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800835e:	68a5      	ldr	r5, [r4, #8]
 8008360:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008364:	f022 020c 	bic.w	r2, r2, #12
 8008368:	432a      	orrs	r2, r5
 800836a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800836e:	075a      	lsls	r2, r3, #29
 8008370:	d508      	bpl.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008372:	4975      	ldr	r1, [pc, #468]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008374:	68e5      	ldr	r5, [r4, #12]
 8008376:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800837a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800837e:	432a      	orrs	r2, r5
 8008380:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008384:	071f      	lsls	r7, r3, #28
 8008386:	d508      	bpl.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008388:	496f      	ldr	r1, [pc, #444]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800838a:	6925      	ldr	r5, [r4, #16]
 800838c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008390:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008394:	432a      	orrs	r2, r5
 8008396:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800839a:	06de      	lsls	r6, r3, #27
 800839c:	d508      	bpl.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800839e:	496a      	ldr	r1, [pc, #424]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80083a0:	6965      	ldr	r5, [r4, #20]
 80083a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80083a6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80083aa:	432a      	orrs	r2, r5
 80083ac:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80083b0:	069d      	lsls	r5, r3, #26
 80083b2:	d508      	bpl.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80083b4:	4964      	ldr	r1, [pc, #400]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80083b6:	69a5      	ldr	r5, [r4, #24]
 80083b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80083bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80083c0:	432a      	orrs	r2, r5
 80083c2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80083c6:	0659      	lsls	r1, r3, #25
 80083c8:	d508      	bpl.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80083ca:	495f      	ldr	r1, [pc, #380]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80083cc:	69e5      	ldr	r5, [r4, #28]
 80083ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80083d2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80083d6:	432a      	orrs	r2, r5
 80083d8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80083dc:	061a      	lsls	r2, r3, #24
 80083de:	d508      	bpl.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80083e0:	4959      	ldr	r1, [pc, #356]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80083e2:	6a25      	ldr	r5, [r4, #32]
 80083e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80083e8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80083ec:	432a      	orrs	r2, r5
 80083ee:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80083f2:	05df      	lsls	r7, r3, #23
 80083f4:	d508      	bpl.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083f6:	4954      	ldr	r1, [pc, #336]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80083f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80083fa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80083fe:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008402:	432a      	orrs	r2, r5
 8008404:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008408:	039e      	lsls	r6, r3, #14
 800840a:	d508      	bpl.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800840c:	494e      	ldr	r1, [pc, #312]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800840e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008410:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8008414:	f022 0203 	bic.w	r2, r2, #3
 8008418:	432a      	orrs	r2, r5
 800841a:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800841e:	059d      	lsls	r5, r3, #22
 8008420:	d508      	bpl.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008422:	4949      	ldr	r1, [pc, #292]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008424:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8008426:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800842a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800842e:	432a      	orrs	r2, r5
 8008430:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008434:	0559      	lsls	r1, r3, #21
 8008436:	d50b      	bpl.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008438:	4943      	ldr	r1, [pc, #268]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800843a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800843c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008440:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8008444:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008446:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800844a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800844e:	d071      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008450:	051a      	lsls	r2, r3, #20
 8008452:	d50b      	bpl.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008454:	493c      	ldr	r1, [pc, #240]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008456:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8008458:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800845c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8008460:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008462:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008466:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800846a:	d068      	beq.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800846c:	04df      	lsls	r7, r3, #19
 800846e:	d50b      	bpl.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008470:	4935      	ldr	r1, [pc, #212]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8008472:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8008474:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008478:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800847c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800847e:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008482:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008486:	d063      	beq.n	8008550 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008488:	049e      	lsls	r6, r3, #18
 800848a:	d50b      	bpl.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x220>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800848c:	492e      	ldr	r1, [pc, #184]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800848e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8008490:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008494:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008498:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800849a:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800849e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80084a2:	d05a      	beq.n	800855a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80084a4:	045d      	lsls	r5, r3, #17
 80084a6:	d50b      	bpl.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80084a8:	4927      	ldr	r1, [pc, #156]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80084aa:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80084ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80084b0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80084b4:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80084b6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80084ba:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80084be:	d051      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80084c0:	0419      	lsls	r1, r3, #16
 80084c2:	d50b      	bpl.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80084c4:	4920      	ldr	r1, [pc, #128]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80084c6:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80084c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80084cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80084d0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80084d2:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80084d6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80084da:	d048      	beq.n	800856e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80084dc:	03da      	lsls	r2, r3, #15
 80084de:	d50b      	bpl.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80084e0:	4919      	ldr	r1, [pc, #100]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80084e2:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80084e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80084e8:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80084ec:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80084ee:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80084f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80084f6:	d03f      	beq.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80084f8:	035b      	lsls	r3, r3, #13
 80084fa:	d50b      	bpl.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80084fc:	4a12      	ldr	r2, [pc, #72]	; (8008548 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80084fe:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008500:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8008504:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008508:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800850a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800850e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008512:	d036      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  }

#endif /* QUADSPI */

  return status;
}
 8008514:	b002      	add	sp, #8
 8008516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800851a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800851c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008520:	659a      	str	r2, [r3, #88]	; 0x58
 8008522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008528:	9301      	str	r3, [sp, #4]
 800852a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800852c:	2701      	movs	r7, #1
 800852e:	e6b7      	b.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 8008530:	2003      	movs	r0, #3
 8008532:	e6ff      	b.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008534:	68ca      	ldr	r2, [r1, #12]
 8008536:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800853a:	60ca      	str	r2, [r1, #12]
 800853c:	e788      	b.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800853e:	68ca      	ldr	r2, [r1, #12]
 8008540:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008544:	60ca      	str	r2, [r1, #12]
 8008546:	e791      	b.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008548:	40021000 	.word	0x40021000
 800854c:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008550:	68ca      	ldr	r2, [r1, #12]
 8008552:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008556:	60ca      	str	r2, [r1, #12]
 8008558:	e796      	b.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x204>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800855a:	68ca      	ldr	r2, [r1, #12]
 800855c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008560:	60ca      	str	r2, [r1, #12]
 8008562:	e79f      	b.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008564:	68ca      	ldr	r2, [r1, #12]
 8008566:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800856a:	60ca      	str	r2, [r1, #12]
 800856c:	e7a8      	b.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800856e:	68ca      	ldr	r2, [r1, #12]
 8008570:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008574:	60ca      	str	r2, [r1, #12]
 8008576:	e7b1      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008578:	68ca      	ldr	r2, [r1, #12]
 800857a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800857e:	60ca      	str	r2, [r1, #12]
 8008580:	e7ba      	b.n	80084f8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008582:	68d3      	ldr	r3, [r2, #12]
 8008584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008588:	60d3      	str	r3, [r2, #12]
}
 800858a:	b002      	add	sp, #8
 800858c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008590:	4613      	mov	r3, r2
 8008592:	e6c6      	b.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x9e>

08008594 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8008594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008598:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800859a:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800859c:	4617      	mov	r7, r2
 800859e:	460d      	mov	r5, r1
  __IO uint8_t  tmpreg8 = 0;
 80085a0:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 80085a4:	4606      	mov	r6, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80085a6:	f7fa f893 	bl	80026d0 <HAL_GetTick>
 80085aa:	442f      	add	r7, r5
 80085ac:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 80085ae:	f7fa f88f 	bl	80026d0 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80085b2:	4b31      	ldr	r3, [pc, #196]	; (8008678 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80085b4:	6834      	ldr	r4, [r6, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80085bc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80085c0:	0d1b      	lsrs	r3, r3, #20
 80085c2:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 80085c6:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80085c8:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 80085ca:	4622      	mov	r2, r4
 80085cc:	1c69      	adds	r1, r5, #1
 80085ce:	6893      	ldr	r3, [r2, #8]
 80085d0:	d110      	bne.n	80085f4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
 80085d2:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80085d6:	d009      	beq.n	80085ec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80085d8:	7b23      	ldrb	r3, [r4, #12]
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80085e0:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 80085e4:	6893      	ldr	r3, [r2, #8]
 80085e6:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80085ea:	d1f5      	bne.n	80085d8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
      }
      count--;
    }
  }

  return HAL_OK;
 80085ec:	2000      	movs	r0, #0
}
 80085ee:	b002      	add	sp, #8
 80085f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 80085f4:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 80085f8:	d0f8      	beq.n	80085ec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
      tmpreg8 = *ptmpreg8;
 80085fa:	7b23      	ldrb	r3, [r4, #12]
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8008602:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008606:	f7fa f863 	bl	80026d0 <HAL_GetTick>
 800860a:	eba0 0008 	sub.w	r0, r0, r8
 800860e:	42b8      	cmp	r0, r7
 8008610:	d209      	bcs.n	8008626 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
      if (count == 0U)
 8008612:	9b01      	ldr	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008614:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 8008616:	2b00      	cmp	r3, #0
      count--;
 8008618:	9b01      	ldr	r3, [sp, #4]
 800861a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800861e:	bf08      	it	eq
 8008620:	2700      	moveq	r7, #0
      count--;
 8008622:	9301      	str	r3, [sp, #4]
 8008624:	e7d2      	b.n	80085cc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008626:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800862a:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800862c:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008630:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008634:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008636:	d013      	beq.n	8008660 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xcc>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008638:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800863a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800863e:	d107      	bne.n	8008650 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbc>
          SPI_RESET_CRC(hspi);
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008646:	601a      	str	r2, [r3, #0]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800864e:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008650:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8008652:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8008654:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8008658:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800865c:	2003      	movs	r0, #3
 800865e:	e7c6      	b.n	80085ee <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008660:	68b2      	ldr	r2, [r6, #8]
 8008662:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8008666:	d002      	beq.n	800866e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xda>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008668:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800866c:	d1e4      	bne.n	8008638 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
          __HAL_SPI_DISABLE(hspi);
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008674:	601a      	str	r2, [r3, #0]
 8008676:	e7df      	b.n	8008638 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa4>
 8008678:	20000008 	.word	0x20000008

0800867c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800867c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008680:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 8008682:	2300      	movs	r3, #0
 8008684:	f88d 3007 	strb.w	r3, [sp, #7]
 8008688:	eb01 0902 	add.w	r9, r1, r2
{
 800868c:	460e      	mov	r6, r1
 800868e:	4617      	mov	r7, r2
 8008690:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008692:	f7fa f81d 	bl	80026d0 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008696:	f8df 8120 	ldr.w	r8, [pc, #288]	; 80087b8 <SPI_EndRxTxTransaction+0x13c>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800869a:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 800869e:	f7fa f817 	bl	80026d0 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80086a2:	f8d8 3000 	ldr.w	r3, [r8]
 80086a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80086aa:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80086ae:	0d1b      	lsrs	r3, r3, #20
 80086b0:	fb0a f303 	mul.w	r3, sl, r3
  tmp_tickstart = HAL_GetTick();
 80086b4:	4683      	mov	fp, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80086b6:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 80086b8:	1c70      	adds	r0, r6, #1
 80086ba:	682c      	ldr	r4, [r5, #0]
 80086bc:	d120      	bne.n	8008700 <SPI_EndRxTxTransaction+0x84>
 80086be:	68a3      	ldr	r3, [r4, #8]
 80086c0:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 80086c4:	d1fb      	bne.n	80086be <SPI_EndRxTxTransaction+0x42>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80086c6:	f7fa f803 	bl	80026d0 <HAL_GetTick>
 80086ca:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 80086ce:	f7f9 ffff 	bl	80026d0 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086d2:	f8d8 3000 	ldr.w	r3, [r8]
 80086d6:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80086da:	fb09 f303 	mul.w	r3, r9, r3
  tmp_tickstart = HAL_GetTick();
 80086de:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086e0:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086e2:	1c71      	adds	r1, r6, #1
 80086e4:	682c      	ldr	r4, [r5, #0]
 80086e6:	d11f      	bne.n	8008728 <SPI_EndRxTxTransaction+0xac>
 80086e8:	68a3      	ldr	r3, [r4, #8]
 80086ea:	061a      	lsls	r2, r3, #24
 80086ec:	d4fc      	bmi.n	80086e8 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80086ee:	463a      	mov	r2, r7
 80086f0:	4631      	mov	r1, r6
 80086f2:	4628      	mov	r0, r5
 80086f4:	f7ff ff4e 	bl	8008594 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80086f8:	bb48      	cbnz	r0, 800874e <SPI_EndRxTxTransaction+0xd2>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80086fa:	b005      	add	sp, #20
 80086fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while ((hspi->Instance->SR & Fifo) != State)
 8008700:	68a3      	ldr	r3, [r4, #8]
 8008702:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 8008706:	d0de      	beq.n	80086c6 <SPI_EndRxTxTransaction+0x4a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008708:	f7f9 ffe2 	bl	80026d0 <HAL_GetTick>
 800870c:	eba0 000b 	sub.w	r0, r0, fp
 8008710:	4550      	cmp	r0, sl
 8008712:	d222      	bcs.n	800875a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 8008714:	9a02      	ldr	r2, [sp, #8]
      count--;
 8008716:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 8008718:	2a00      	cmp	r2, #0
      count--;
 800871a:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800871e:	bf08      	it	eq
 8008720:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8008724:	9302      	str	r3, [sp, #8]
 8008726:	e7c7      	b.n	80086b8 <SPI_EndRxTxTransaction+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008728:	68a3      	ldr	r3, [r4, #8]
 800872a:	061b      	lsls	r3, r3, #24
 800872c:	d5df      	bpl.n	80086ee <SPI_EndRxTxTransaction+0x72>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800872e:	f7f9 ffcf 	bl	80026d0 <HAL_GetTick>
 8008732:	eba0 0008 	sub.w	r0, r0, r8
 8008736:	4548      	cmp	r0, r9
 8008738:	d20f      	bcs.n	800875a <SPI_EndRxTxTransaction+0xde>
      if (count == 0U)
 800873a:	9a03      	ldr	r2, [sp, #12]
      count--;
 800873c:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 800873e:	2a00      	cmp	r2, #0
      count--;
 8008740:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8008744:	bf08      	it	eq
 8008746:	f04f 0900 	moveq.w	r9, #0
      count--;
 800874a:	9303      	str	r3, [sp, #12]
 800874c:	e7c9      	b.n	80086e2 <SPI_EndRxTxTransaction+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800874e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8008750:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8008754:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008756:	662b      	str	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 8008758:	e7cf      	b.n	80086fa <SPI_EndRxTxTransaction+0x7e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800875a:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800875e:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008760:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008764:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008768:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800876a:	d019      	beq.n	80087a0 <SPI_EndRxTxTransaction+0x124>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800876c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800876e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008772:	d107      	bne.n	8008784 <SPI_EndRxTxTransaction+0x108>
          SPI_RESET_CRC(hspi);
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800877a:	601a      	str	r2, [r3, #0]
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008782:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008784:	2301      	movs	r3, #1
 8008786:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800878a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 800878c:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800878e:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 8008792:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8008794:	f885 205c 	strb.w	r2, [r5, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008798:	662b      	str	r3, [r5, #96]	; 0x60
}
 800879a:	b005      	add	sp, #20
 800879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087a0:	68aa      	ldr	r2, [r5, #8]
 80087a2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80087a6:	d002      	beq.n	80087ae <SPI_EndRxTxTransaction+0x132>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087a8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80087ac:	d1de      	bne.n	800876c <SPI_EndRxTxTransaction+0xf0>
          __HAL_SPI_DISABLE(hspi);
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087b4:	601a      	str	r2, [r3, #0]
 80087b6:	e7d9      	b.n	800876c <SPI_EndRxTxTransaction+0xf0>
 80087b8:	20000008 	.word	0x20000008

080087bc <HAL_SPI_Init>:
  if (hspi == NULL)
 80087bc:	2800      	cmp	r0, #0
 80087be:	d077      	beq.n	80088b0 <HAL_SPI_Init+0xf4>
{
 80087c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80087c4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80087c6:	4604      	mov	r4, r0
 80087c8:	2e00      	cmp	r6, #0
 80087ca:	d058      	beq.n	800887e <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80087cc:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80087ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80087d2:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087d6:	2200      	movs	r2, #0
 80087d8:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80087da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d059      	beq.n	8008896 <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 80087e2:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087e4:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80087e6:	2302      	movs	r3, #2
 80087e8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80087ec:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087ee:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80087f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087f6:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087f8:	d947      	bls.n	800888a <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80087fa:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 80087fe:	d159      	bne.n	80088b4 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008800:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008802:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008804:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8008808:	6862      	ldr	r2, [r4, #4]
 800880a:	68a3      	ldr	r3, [r4, #8]
 800880c:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8008810:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008814:	431a      	orrs	r2, r3
 8008816:	6923      	ldr	r3, [r4, #16]
 8008818:	f003 0302 	and.w	r3, r3, #2
 800881c:	4313      	orrs	r3, r2
 800881e:	6962      	ldr	r2, [r4, #20]
 8008820:	f002 0201 	and.w	r2, r2, #1
 8008824:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008826:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008828:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 800882c:	f003 0308 	and.w	r3, r3, #8
 8008830:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008834:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008836:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800883a:	f003 0838 	and.w	r8, r3, #56	; 0x38
 800883e:	69a6      	ldr	r6, [r4, #24]
 8008840:	6a23      	ldr	r3, [r4, #32]
 8008842:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8008846:	f406 7300 	and.w	r3, r6, #512	; 0x200
 800884a:	4313      	orrs	r3, r2
 800884c:	ea43 0308 	orr.w	r3, r3, r8
 8008850:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008852:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008854:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008856:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800885a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800885c:	ea4e 0306 	orr.w	r3, lr, r6
 8008860:	ea43 030c 	orr.w	r3, r3, ip
 8008864:	4303      	orrs	r3, r0
 8008866:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008868:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800886a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800886c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8008870:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008872:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008874:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008876:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 800887a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800887e:	6843      	ldr	r3, [r0, #4]
 8008880:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008884:	d0a5      	beq.n	80087d2 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008886:	61c6      	str	r6, [r0, #28]
 8008888:	e7a3      	b.n	80087d2 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800888a:	d00b      	beq.n	80088a4 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800888c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008890:	2500      	movs	r5, #0
 8008892:	62a5      	str	r5, [r4, #40]	; 0x28
 8008894:	e7b8      	b.n	8008808 <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 8008896:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800889a:	4620      	mov	r0, r4
 800889c:	f7fc fe50 	bl	8005540 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80088a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80088a2:	e79e      	b.n	80087e2 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80088a4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80088a6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80088aa:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 80088ae:	e7ab      	b.n	8008808 <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 80088b0:	2001      	movs	r0, #1
}
 80088b2:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80088b4:	2000      	movs	r0, #0
 80088b6:	e7eb      	b.n	8008890 <HAL_SPI_Init+0xd4>

080088b8 <HAL_SPI_TransmitReceive>:
{
 80088b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088bc:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80088be:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 80088c2:	9e08      	ldr	r6, [sp, #32]
  __HAL_LOCK(hspi);
 80088c4:	2801      	cmp	r0, #1
 80088c6:	f000 8097 	beq.w	80089f8 <HAL_SPI_TransmitReceive+0x140>
 80088ca:	461f      	mov	r7, r3
 80088cc:	2301      	movs	r3, #1
 80088ce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80088d2:	4689      	mov	r9, r1
 80088d4:	4690      	mov	r8, r2
 80088d6:	f7f9 fefb 	bl	80026d0 <HAL_GetTick>
 80088da:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 80088dc:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 80088e0:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80088e2:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 80088e4:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80088e6:	d010      	beq.n	800890a <HAL_SPI_TransmitReceive+0x52>
 80088e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088ec:	d008      	beq.n	8008900 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 80088ee:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80088f0:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 80088f2:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80088f4:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80088f8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80088fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008900:	68a2      	ldr	r2, [r4, #8]
 8008902:	2a00      	cmp	r2, #0
 8008904:	d1f3      	bne.n	80088ee <HAL_SPI_TransmitReceive+0x36>
 8008906:	2904      	cmp	r1, #4
 8008908:	d1f1      	bne.n	80088ee <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800890a:	f1b9 0f00 	cmp.w	r9, #0
 800890e:	d076      	beq.n	80089fe <HAL_SPI_TransmitReceive+0x146>
 8008910:	f1b8 0f00 	cmp.w	r8, #0
 8008914:	d073      	beq.n	80089fe <HAL_SPI_TransmitReceive+0x146>
 8008916:	2f00      	cmp	r7, #0
 8008918:	d071      	beq.n	80089fe <HAL_SPI_TransmitReceive+0x146>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800891a:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800891e:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008920:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008924:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008926:	bf1c      	itt	ne
 8008928:	2205      	movne	r2, #5
 800892a:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800892e:	2200      	movs	r2, #0
 8008930:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 8008932:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008936:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 8008938:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800893c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->TxXferCount = Size;
 8008940:	87e7      	strh	r7, [r4, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008942:	6851      	ldr	r1, [r2, #4]
  hspi->RxXferSize  = Size;
 8008944:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008948:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800894c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800894e:	d858      	bhi.n	8008a02 <HAL_SPI_TransmitReceive+0x14a>
 8008950:	2f01      	cmp	r7, #1
 8008952:	f000 8124 	beq.w	8008b9e <HAL_SPI_TransmitReceive+0x2e6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008956:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800895a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800895c:	6811      	ldr	r1, [r2, #0]
 800895e:	0649      	lsls	r1, r1, #25
 8008960:	f100 80e3 	bmi.w	8008b2a <HAL_SPI_TransmitReceive+0x272>
    __HAL_SPI_ENABLE(hspi);
 8008964:	6811      	ldr	r1, [r2, #0]
 8008966:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800896a:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800896c:	2b00      	cmp	r3, #0
 800896e:	f000 80df 	beq.w	8008b30 <HAL_SPI_TransmitReceive+0x278>
 8008972:	2f01      	cmp	r7, #1
 8008974:	f000 80dc 	beq.w	8008b30 <HAL_SPI_TransmitReceive+0x278>
        txallowed = 1U;
 8008978:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800897a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800897c:	b29b      	uxth	r3, r3
 800897e:	b92b      	cbnz	r3, 800898c <HAL_SPI_TransmitReceive+0xd4>
 8008980:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008984:	b29b      	uxth	r3, r3
 8008986:	2b00      	cmp	r3, #0
 8008988:	f000 8086 	beq.w	8008a98 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800898c:	6822      	ldr	r2, [r4, #0]
 800898e:	6893      	ldr	r3, [r2, #8]
 8008990:	0799      	lsls	r1, r3, #30
 8008992:	d505      	bpl.n	80089a0 <HAL_SPI_TransmitReceive+0xe8>
 8008994:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008996:	b29b      	uxth	r3, r3
 8008998:	b113      	cbz	r3, 80089a0 <HAL_SPI_TransmitReceive+0xe8>
 800899a:	2f00      	cmp	r7, #0
 800899c:	f040 80e4 	bne.w	8008b68 <HAL_SPI_TransmitReceive+0x2b0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80089a0:	6893      	ldr	r3, [r2, #8]
 80089a2:	f013 0301 	ands.w	r3, r3, #1
 80089a6:	d01e      	beq.n	80089e6 <HAL_SPI_TransmitReceive+0x12e>
 80089a8:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80089ac:	b289      	uxth	r1, r1
 80089ae:	b1d1      	cbz	r1, 80089e6 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->RxXferCount > 1U)
 80089b0:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80089b4:	b289      	uxth	r1, r1
 80089b6:	2901      	cmp	r1, #1
 80089b8:	f240 80c8 	bls.w	8008b4c <HAL_SPI_TransmitReceive+0x294>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80089bc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80089be:	68d0      	ldr	r0, [r2, #12]
 80089c0:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80089c4:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80089c6:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80089ca:	3902      	subs	r1, #2
 80089cc:	b289      	uxth	r1, r1
 80089ce:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80089d2:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80089d6:	b289      	uxth	r1, r1
 80089d8:	2901      	cmp	r1, #1
        txallowed = 1U;
 80089da:	461f      	mov	r7, r3
          if (hspi->RxXferCount <= 1U)
 80089dc:	d803      	bhi.n	80089e6 <HAL_SPI_TransmitReceive+0x12e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80089de:	6853      	ldr	r3, [r2, #4]
 80089e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80089e4:	6053      	str	r3, [r2, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80089e6:	f7f9 fe73 	bl	80026d0 <HAL_GetTick>
 80089ea:	1b43      	subs	r3, r0, r5
 80089ec:	42b3      	cmp	r3, r6
 80089ee:	d3c4      	bcc.n	800897a <HAL_SPI_TransmitReceive+0xc2>
 80089f0:	1c73      	adds	r3, r6, #1
 80089f2:	d0c2      	beq.n	800897a <HAL_SPI_TransmitReceive+0xc2>
        errorcode = HAL_TIMEOUT;
 80089f4:	2003      	movs	r0, #3
 80089f6:	e77b      	b.n	80088f0 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 80089f8:	2002      	movs	r0, #2
}
 80089fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 80089fe:	2001      	movs	r0, #1
 8008a00:	e776      	b.n	80088f0 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008a02:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8008a06:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a08:	6811      	ldr	r1, [r2, #0]
 8008a0a:	0648      	lsls	r0, r1, #25
 8008a0c:	d403      	bmi.n	8008a16 <HAL_SPI_TransmitReceive+0x15e>
    __HAL_SPI_ENABLE(hspi);
 8008a0e:	6811      	ldr	r1, [r2, #0]
 8008a10:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8008a14:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d161      	bne.n	8008ade <HAL_SPI_TransmitReceive+0x226>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a1a:	4649      	mov	r1, r9
 8008a1c:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008a20:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8008a22:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a24:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8008a26:	3b01      	subs	r3, #1
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008a2c:	1c72      	adds	r2, r6, #1
{
 8008a2e:	f04f 0701 	mov.w	r7, #1
 8008a32:	d028      	beq.n	8008a86 <HAL_SPI_TransmitReceive+0x1ce>
 8008a34:	e04e      	b.n	8008ad4 <HAL_SPI_TransmitReceive+0x21c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a36:	6822      	ldr	r2, [r4, #0]
 8008a38:	6893      	ldr	r3, [r2, #8]
 8008a3a:	079b      	lsls	r3, r3, #30
 8008a3c:	d50d      	bpl.n	8008a5a <HAL_SPI_TransmitReceive+0x1a2>
 8008a3e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	b153      	cbz	r3, 8008a5a <HAL_SPI_TransmitReceive+0x1a2>
 8008a44:	b14f      	cbz	r7, 8008a5a <HAL_SPI_TransmitReceive+0x1a2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a46:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008a48:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008a4c:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8008a4e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a50:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008a52:	3b01      	subs	r3, #1
 8008a54:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008a56:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8008a58:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a5a:	6893      	ldr	r3, [r2, #8]
 8008a5c:	f013 0301 	ands.w	r3, r3, #1
 8008a60:	d00f      	beq.n	8008a82 <HAL_SPI_TransmitReceive+0x1ca>
 8008a62:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008a66:	b289      	uxth	r1, r1
 8008a68:	b159      	cbz	r1, 8008a82 <HAL_SPI_TransmitReceive+0x1ca>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008a6a:	68d1      	ldr	r1, [r2, #12]
 8008a6c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008a6e:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8008a72:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8008a74:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a78:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8008a7a:	3b01      	subs	r3, #1
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008a82:	f7f9 fe25 	bl	80026d0 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a86:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1d3      	bne.n	8008a36 <HAL_SPI_TransmitReceive+0x17e>
 8008a8e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1ce      	bne.n	8008a36 <HAL_SPI_TransmitReceive+0x17e>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a98:	462a      	mov	r2, r5
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	f7ff fded 	bl	800867c <SPI_EndRxTxTransaction>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	f43f af24 	beq.w	80088f0 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008aa8:	2320      	movs	r3, #32
 8008aaa:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8008aac:	2001      	movs	r0, #1
 8008aae:	e71f      	b.n	80088f0 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ab0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d0ee      	beq.n	8008a98 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008aba:	6822      	ldr	r2, [r4, #0]
 8008abc:	6893      	ldr	r3, [r2, #8]
 8008abe:	0798      	lsls	r0, r3, #30
 8008ac0:	d422      	bmi.n	8008b08 <HAL_SPI_TransmitReceive+0x250>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ac2:	6893      	ldr	r3, [r2, #8]
 8008ac4:	f013 0301 	ands.w	r3, r3, #1
 8008ac8:	d10c      	bne.n	8008ae4 <HAL_SPI_TransmitReceive+0x22c>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008aca:	f7f9 fe01 	bl	80026d0 <HAL_GetTick>
 8008ace:	1b40      	subs	r0, r0, r5
 8008ad0:	42b0      	cmp	r0, r6
 8008ad2:	d28f      	bcs.n	80089f4 <HAL_SPI_TransmitReceive+0x13c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ad4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1ee      	bne.n	8008aba <HAL_SPI_TransmitReceive+0x202>
 8008adc:	e7e8      	b.n	8008ab0 <HAL_SPI_TransmitReceive+0x1f8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ade:	2f01      	cmp	r7, #1
 8008ae0:	d1a4      	bne.n	8008a2c <HAL_SPI_TransmitReceive+0x174>
 8008ae2:	e79a      	b.n	8008a1a <HAL_SPI_TransmitReceive+0x162>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ae4:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8008ae8:	b289      	uxth	r1, r1
 8008aea:	2900      	cmp	r1, #0
 8008aec:	d0ed      	beq.n	8008aca <HAL_SPI_TransmitReceive+0x212>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008aee:	68d1      	ldr	r1, [r2, #12]
 8008af0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008af2:	f822 1b02 	strh.w	r1, [r2], #2
        txallowed = 1U;
 8008af6:	461f      	mov	r7, r3
        hspi->RxXferCount--;
 8008af8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008afc:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8008afe:	3b01      	subs	r3, #1
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8008b06:	e7e0      	b.n	8008aca <HAL_SPI_TransmitReceive+0x212>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008b08:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d0d8      	beq.n	8008ac2 <HAL_SPI_TransmitReceive+0x20a>
 8008b10:	2f00      	cmp	r7, #0
 8008b12:	d0d6      	beq.n	8008ac2 <HAL_SPI_TransmitReceive+0x20a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008b16:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008b1a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b1c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008b1e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008b20:	3b01      	subs	r3, #1
 8008b22:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008b24:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 8008b26:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8008b28:	e7cb      	b.n	8008ac2 <HAL_SPI_TransmitReceive+0x20a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	f47f af24 	bne.w	8008978 <HAL_SPI_TransmitReceive+0xc0>
      if (hspi->TxXferCount > 1U)
 8008b30:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d93a      	bls.n	8008bae <HAL_SPI_TransmitReceive+0x2f6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b38:	4649      	mov	r1, r9
 8008b3a:	f831 3b02 	ldrh.w	r3, [r1], #2
 8008b3e:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8008b40:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b42:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008b44:	3b02      	subs	r3, #2
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008b4a:	e715      	b.n	8008978 <HAL_SPI_TransmitReceive+0xc0>
        txallowed = 1U;
 8008b4c:	461f      	mov	r7, r3
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008b4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b50:	7b12      	ldrb	r2, [r2, #12]
 8008b52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008b54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b56:	3301      	adds	r3, #1
 8008b58:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8008b5a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8008b66:	e73e      	b.n	80089e6 <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->TxXferCount > 1U)
 8008b68:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008b6a:	b29b      	uxth	r3, r3
 8008b6c:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8008b70:	d909      	bls.n	8008b86 <HAL_SPI_TransmitReceive+0x2ce>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b72:	f833 1b02 	ldrh.w	r1, [r3], #2
 8008b76:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b78:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008b7a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8008b7c:	3b02      	subs	r3, #2
 8008b7e:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8008b80:	2700      	movs	r7, #0
          hspi->TxXferCount -= 2U;
 8008b82:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008b84:	e70c      	b.n	80089a0 <HAL_SPI_TransmitReceive+0xe8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008b86:	781b      	ldrb	r3, [r3, #0]
 8008b88:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8008b8a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8008b8c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8008b8e:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8008b90:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8008b92:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8008b94:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8008b96:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008b98:	6822      	ldr	r2, [r4, #0]
        txallowed = 0U;
 8008b9a:	2700      	movs	r7, #0
 8008b9c:	e700      	b.n	80089a0 <HAL_SPI_TransmitReceive+0xe8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b9e:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8008ba2:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ba4:	6811      	ldr	r1, [r2, #0]
 8008ba6:	0649      	lsls	r1, r1, #25
 8008ba8:	f57f aedc 	bpl.w	8008964 <HAL_SPI_TransmitReceive+0xac>
 8008bac:	e7c0      	b.n	8008b30 <HAL_SPI_TransmitReceive+0x278>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008bae:	f899 3000 	ldrb.w	r3, [r9]
 8008bb2:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8008bb4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 8008bb6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008bb8:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8008bba:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8008bbc:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8008bbe:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8008bc0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8008bc2:	e6d9      	b.n	8008978 <HAL_SPI_TransmitReceive+0xc0>

08008bc4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bc4:	6a03      	ldr	r3, [r0, #32]
 8008bc6:	f023 0301 	bic.w	r3, r3, #1
 8008bca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bcc:	6a03      	ldr	r3, [r0, #32]
{
 8008bce:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bd0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008bd2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008bd4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008bd6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008bda:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008bde:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008be0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8008be2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8008be6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008be8:	4d15      	ldr	r5, [pc, #84]	; (8008c40 <TIM_OC1_SetConfig+0x7c>)
 8008bea:	42a8      	cmp	r0, r5
 8008bec:	d013      	beq.n	8008c16 <TIM_OC1_SetConfig+0x52>
 8008bee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008bf2:	42a8      	cmp	r0, r5
 8008bf4:	d00f      	beq.n	8008c16 <TIM_OC1_SetConfig+0x52>
 8008bf6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008bfa:	42a8      	cmp	r0, r5
 8008bfc:	d00b      	beq.n	8008c16 <TIM_OC1_SetConfig+0x52>
 8008bfe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008c02:	42a8      	cmp	r0, r5
 8008c04:	d007      	beq.n	8008c16 <TIM_OC1_SetConfig+0x52>
 8008c06:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008c0a:	42a8      	cmp	r0, r5
 8008c0c:	d003      	beq.n	8008c16 <TIM_OC1_SetConfig+0x52>
 8008c0e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008c12:	42a8      	cmp	r0, r5
 8008c14:	d10d      	bne.n	8008c32 <TIM_OC1_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008c16:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008c18:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8008c1c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c1e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c22:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c26:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8008c2a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c2e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c32:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008c34:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008c36:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008c38:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8008c3a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8008c3c:	6203      	str	r3, [r0, #32]
}
 8008c3e:	4770      	bx	lr
 8008c40:	40012c00 	.word	0x40012c00

08008c44 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c44:	6a03      	ldr	r3, [r0, #32]
 8008c46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c4a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c4c:	6a03      	ldr	r3, [r0, #32]
{
 8008c4e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c50:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c52:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c54:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008c5a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008c5e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c60:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8008c62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c66:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c6a:	4d1c      	ldr	r5, [pc, #112]	; (8008cdc <TIM_OC3_SetConfig+0x98>)
 8008c6c:	42a8      	cmp	r0, r5
 8008c6e:	d017      	beq.n	8008ca0 <TIM_OC3_SetConfig+0x5c>
 8008c70:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008c74:	42a8      	cmp	r0, r5
 8008c76:	d013      	beq.n	8008ca0 <TIM_OC3_SetConfig+0x5c>
 8008c78:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008c7c:	42a8      	cmp	r0, r5
 8008c7e:	d025      	beq.n	8008ccc <TIM_OC3_SetConfig+0x88>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c80:	4d17      	ldr	r5, [pc, #92]	; (8008ce0 <TIM_OC3_SetConfig+0x9c>)
 8008c82:	42a8      	cmp	r0, r5
 8008c84:	d013      	beq.n	8008cae <TIM_OC3_SetConfig+0x6a>
 8008c86:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008c8a:	42a8      	cmp	r0, r5
 8008c8c:	d00f      	beq.n	8008cae <TIM_OC3_SetConfig+0x6a>
 8008c8e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008c92:	42a8      	cmp	r0, r5
 8008c94:	d00b      	beq.n	8008cae <TIM_OC3_SetConfig+0x6a>
 8008c96:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008c9a:	42a8      	cmp	r0, r5
 8008c9c:	d10f      	bne.n	8008cbe <TIM_OC3_SetConfig+0x7a>
 8008c9e:	e006      	b.n	8008cae <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ca0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ca2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ca6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008caa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cae:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cb2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cb6:	ea46 0c05 	orr.w	ip, r6, r5
 8008cba:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cbe:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008cc0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008cc2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008cc4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8008cc6:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8008cc8:	6203      	str	r3, [r0, #32]
}
 8008cca:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ccc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8008cce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008cd2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008cd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cda:	e7d1      	b.n	8008c80 <TIM_OC3_SetConfig+0x3c>
 8008cdc:	40012c00 	.word	0x40012c00
 8008ce0:	40014000 	.word	0x40014000

08008ce4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ce4:	6a03      	ldr	r3, [r0, #32]
 8008ce6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cea:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cec:	6a03      	ldr	r3, [r0, #32]
{
 8008cee:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cf0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008cf2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cf4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008cf6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008cfa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cfe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d02:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8008d04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d08:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008d0c:	4d1c      	ldr	r5, [pc, #112]	; (8008d80 <TIM_OC4_SetConfig+0x9c>)
 8008d0e:	42a8      	cmp	r0, r5
 8008d10:	d017      	beq.n	8008d42 <TIM_OC4_SetConfig+0x5e>
 8008d12:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008d16:	42a8      	cmp	r0, r5
 8008d18:	d013      	beq.n	8008d42 <TIM_OC4_SetConfig+0x5e>
 8008d1a:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008d1e:	42a8      	cmp	r0, r5
 8008d20:	d025      	beq.n	8008d6e <TIM_OC4_SetConfig+0x8a>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d22:	4d18      	ldr	r5, [pc, #96]	; (8008d84 <TIM_OC4_SetConfig+0xa0>)
 8008d24:	42a8      	cmp	r0, r5
 8008d26:	d013      	beq.n	8008d50 <TIM_OC4_SetConfig+0x6c>
 8008d28:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008d2c:	42a8      	cmp	r0, r5
 8008d2e:	d00f      	beq.n	8008d50 <TIM_OC4_SetConfig+0x6c>
 8008d30:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008d34:	42a8      	cmp	r0, r5
 8008d36:	d00b      	beq.n	8008d50 <TIM_OC4_SetConfig+0x6c>
 8008d38:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008d3c:	42a8      	cmp	r0, r5
 8008d3e:	d10f      	bne.n	8008d60 <TIM_OC4_SetConfig+0x7c>
 8008d40:	e006      	b.n	8008d50 <TIM_OC4_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008d42:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8008d44:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008d48:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8008d4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008d50:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008d54:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008d58:	ea46 0c05 	orr.w	ip, r6, r5
 8008d5c:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d60:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008d62:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008d64:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008d66:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8008d68:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8008d6a:	6203      	str	r3, [r0, #32]
}
 8008d6c:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008d6e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8008d70:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008d74:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8008d78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d7c:	e7d1      	b.n	8008d22 <TIM_OC4_SetConfig+0x3e>
 8008d7e:	bf00      	nop
 8008d80:	40012c00 	.word	0x40012c00
 8008d84:	40014000 	.word	0x40014000

08008d88 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	f000 808c 	beq.w	8008ea6 <HAL_TIM_Base_Init+0x11e>
{
 8008d8e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008d90:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008d94:	4604      	mov	r4, r0
 8008d96:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d078      	beq.n	8008e90 <HAL_TIM_Base_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d9e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008da0:	4944      	ldr	r1, [pc, #272]	; (8008eb4 <HAL_TIM_Base_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008da2:	2302      	movs	r3, #2
 8008da4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008da8:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8008daa:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008dac:	d05c      	beq.n	8008e68 <HAL_TIM_Base_Init+0xe0>
 8008dae:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8008db2:	d02c      	beq.n	8008e0e <HAL_TIM_Base_Init+0x86>
 8008db4:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8008db8:	428a      	cmp	r2, r1
 8008dba:	d028      	beq.n	8008e0e <HAL_TIM_Base_Init+0x86>
 8008dbc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008dc0:	428a      	cmp	r2, r1
 8008dc2:	d024      	beq.n	8008e0e <HAL_TIM_Base_Init+0x86>
 8008dc4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008dc8:	428a      	cmp	r2, r1
 8008dca:	d020      	beq.n	8008e0e <HAL_TIM_Base_Init+0x86>
 8008dcc:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8008dd0:	428a      	cmp	r2, r1
 8008dd2:	d049      	beq.n	8008e68 <HAL_TIM_Base_Init+0xe0>
 8008dd4:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8008dd8:	428a      	cmp	r2, r1
 8008dda:	d066      	beq.n	8008eaa <HAL_TIM_Base_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ddc:	4936      	ldr	r1, [pc, #216]	; (8008eb8 <HAL_TIM_Base_Init+0x130>)
 8008dde:	428a      	cmp	r2, r1
 8008de0:	d05b      	beq.n	8008e9a <HAL_TIM_Base_Init+0x112>
 8008de2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008de6:	428a      	cmp	r2, r1
 8008de8:	d057      	beq.n	8008e9a <HAL_TIM_Base_Init+0x112>
 8008dea:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008dee:	428a      	cmp	r2, r1
 8008df0:	d053      	beq.n	8008e9a <HAL_TIM_Base_Init+0x112>
 8008df2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008df6:	428a      	cmp	r2, r1
 8008df8:	d04f      	beq.n	8008e9a <HAL_TIM_Base_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dfa:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dfc:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e02:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8008e04:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8008e06:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e08:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008e0a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e0c:	e010      	b.n	8008e30 <HAL_TIM_Base_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8008e0e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e10:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008e16:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e1c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e1e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e24:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e26:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8008e28:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8008e2a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e2c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008e2e:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008e30:	2301      	movs	r3, #1
 8008e32:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e34:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e38:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008e3c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008e40:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008e44:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008e48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e50:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008e54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e58:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008e5c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008e60:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008e64:	2000      	movs	r0, #0
}
 8008e66:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8008e68:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e6a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008e70:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e76:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e78:	69a1      	ldr	r1, [r4, #24]
 8008e7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e7e:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8008e80:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e82:	68e3      	ldr	r3, [r4, #12]
 8008e84:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008e86:	6863      	ldr	r3, [r4, #4]
 8008e88:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8008e8a:	6963      	ldr	r3, [r4, #20]
 8008e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8008e8e:	e7cf      	b.n	8008e30 <HAL_TIM_Base_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8008e90:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008e94:	f7fc fd06 	bl	80058a4 <HAL_TIM_Base_MspInit>
 8008e98:	e781      	b.n	8008d9e <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e9a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e9c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ea2:	4303      	orrs	r3, r0
 8008ea4:	e7e9      	b.n	8008e7a <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 8008ea6:	2001      	movs	r0, #1
}
 8008ea8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8008eaa:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008eac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008eb0:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008eb2:	e793      	b.n	8008ddc <HAL_TIM_Base_Init+0x54>
 8008eb4:	40012c00 	.word	0x40012c00
 8008eb8:	40014000 	.word	0x40014000

08008ebc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8008ebc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d132      	bne.n	8008f2a <HAL_TIM_Base_Start_IT+0x6e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ec4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ec6:	491b      	ldr	r1, [pc, #108]	; (8008f34 <HAL_TIM_Base_Start_IT+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008ec8:	2202      	movs	r2, #2
 8008eca:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ece:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ed0:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ed2:	f042 0201 	orr.w	r2, r2, #1
 8008ed6:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ed8:	d019      	beq.n	8008f0e <HAL_TIM_Base_Start_IT+0x52>
 8008eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ede:	d016      	beq.n	8008f0e <HAL_TIM_Base_Start_IT+0x52>
 8008ee0:	4a15      	ldr	r2, [pc, #84]	; (8008f38 <HAL_TIM_Base_Start_IT+0x7c>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d013      	beq.n	8008f0e <HAL_TIM_Base_Start_IT+0x52>
 8008ee6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d00f      	beq.n	8008f0e <HAL_TIM_Base_Start_IT+0x52>
 8008eee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d00b      	beq.n	8008f0e <HAL_TIM_Base_Start_IT+0x52>
 8008ef6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d007      	beq.n	8008f0e <HAL_TIM_Base_Start_IT+0x52>
 8008efe:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d003      	beq.n	8008f0e <HAL_TIM_Base_Start_IT+0x52>
 8008f06:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d107      	bne.n	8008f1e <HAL_TIM_Base_Start_IT+0x62>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f0e:	6899      	ldr	r1, [r3, #8]
 8008f10:	4a0a      	ldr	r2, [pc, #40]	; (8008f3c <HAL_TIM_Base_Start_IT+0x80>)
 8008f12:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f14:	2a06      	cmp	r2, #6
 8008f16:	d00a      	beq.n	8008f2e <HAL_TIM_Base_Start_IT+0x72>
 8008f18:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008f1c:	d007      	beq.n	8008f2e <HAL_TIM_Base_Start_IT+0x72>
    __HAL_TIM_ENABLE(htim);
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8008f24:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8008f26:	601a      	str	r2, [r3, #0]
 8008f28:	4770      	bx	lr
    return HAL_ERROR;
 8008f2a:	2001      	movs	r0, #1
 8008f2c:	4770      	bx	lr
  return HAL_OK;
 8008f2e:	2000      	movs	r0, #0
}
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	40012c00 	.word	0x40012c00
 8008f38:	40000400 	.word	0x40000400
 8008f3c:	00010007 	.word	0x00010007

08008f40 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8008f40:	2800      	cmp	r0, #0
 8008f42:	f000 808c 	beq.w	800905e <HAL_TIM_PWM_Init+0x11e>
{
 8008f46:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008f48:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008f4c:	4604      	mov	r4, r0
 8008f4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d078      	beq.n	8009048 <HAL_TIM_PWM_Init+0x108>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f56:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f58:	4944      	ldr	r1, [pc, #272]	; (800906c <HAL_TIM_PWM_Init+0x12c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008f5a:	2302      	movs	r3, #2
 8008f5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f60:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8008f62:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f64:	d05c      	beq.n	8009020 <HAL_TIM_PWM_Init+0xe0>
 8008f66:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8008f6a:	d02c      	beq.n	8008fc6 <HAL_TIM_PWM_Init+0x86>
 8008f6c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8008f70:	428a      	cmp	r2, r1
 8008f72:	d028      	beq.n	8008fc6 <HAL_TIM_PWM_Init+0x86>
 8008f74:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008f78:	428a      	cmp	r2, r1
 8008f7a:	d024      	beq.n	8008fc6 <HAL_TIM_PWM_Init+0x86>
 8008f7c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008f80:	428a      	cmp	r2, r1
 8008f82:	d020      	beq.n	8008fc6 <HAL_TIM_PWM_Init+0x86>
 8008f84:	f501 3194 	add.w	r1, r1, #75776	; 0x12800
 8008f88:	428a      	cmp	r2, r1
 8008f8a:	d049      	beq.n	8009020 <HAL_TIM_PWM_Init+0xe0>
 8008f8c:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8008f90:	428a      	cmp	r2, r1
 8008f92:	d066      	beq.n	8009062 <HAL_TIM_PWM_Init+0x122>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f94:	4936      	ldr	r1, [pc, #216]	; (8009070 <HAL_TIM_PWM_Init+0x130>)
 8008f96:	428a      	cmp	r2, r1
 8008f98:	d05b      	beq.n	8009052 <HAL_TIM_PWM_Init+0x112>
 8008f9a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008f9e:	428a      	cmp	r2, r1
 8008fa0:	d057      	beq.n	8009052 <HAL_TIM_PWM_Init+0x112>
 8008fa2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008fa6:	428a      	cmp	r2, r1
 8008fa8:	d053      	beq.n	8009052 <HAL_TIM_PWM_Init+0x112>
 8008faa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008fae:	428a      	cmp	r2, r1
 8008fb0:	d04f      	beq.n	8009052 <HAL_TIM_PWM_Init+0x112>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fb2:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fb4:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fba:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8008fbc:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8008fbe:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fc0:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008fc2:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fc4:	e010      	b.n	8008fe8 <HAL_TIM_PWM_Init+0xa8>
    tmpcr1 |= Structure->CounterMode;
 8008fc6:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fc8:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008fce:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fd4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fd6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fdc:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fde:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8008fe0:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8008fe2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fe4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008fe6:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fec:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ff0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008ff4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008ff8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008ffc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009000:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009008:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800900c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009010:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009014:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009018:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800901c:	2000      	movs	r0, #0
}
 800901e:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8009020:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009022:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009024:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009028:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800902a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800902e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009030:	69a1      	ldr	r1, [r4, #24]
 8009032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009036:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8009038:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800903a:	68e3      	ldr	r3, [r4, #12]
 800903c:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800903e:	6863      	ldr	r3, [r4, #4]
 8009040:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8009042:	6963      	ldr	r3, [r4, #20]
 8009044:	6313      	str	r3, [r2, #48]	; 0x30
 8009046:	e7cf      	b.n	8008fe8 <HAL_TIM_PWM_Init+0xa8>
    htim->Lock = HAL_UNLOCKED;
 8009048:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800904c:	f7fc fc14 	bl	8005878 <HAL_TIM_PWM_MspInit>
 8009050:	e781      	b.n	8008f56 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009052:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009054:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800905a:	4303      	orrs	r3, r0
 800905c:	e7e9      	b.n	8009032 <HAL_TIM_PWM_Init+0xf2>
    return HAL_ERROR;
 800905e:	2001      	movs	r0, #1
}
 8009060:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8009062:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009068:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800906a:	e793      	b.n	8008f94 <HAL_TIM_PWM_Init+0x54>
 800906c:	40012c00 	.word	0x40012c00
 8009070:	40014000 	.word	0x40014000

08009074 <HAL_TIM_PWM_Start>:
 8009074:	2910      	cmp	r1, #16
 8009076:	d80a      	bhi.n	800908e <HAL_TIM_PWM_Start+0x1a>
 8009078:	e8df f001 	tbb	[pc, r1]
 800907c:	09090961 	.word	0x09090961
 8009080:	09090967 	.word	0x09090967
 8009084:	0909096f 	.word	0x0909096f
 8009088:	09090974 	.word	0x09090974
 800908c:	7d          	.byte	0x7d
 800908d:	00          	.byte	0x00
 800908e:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8009092:	2b01      	cmp	r3, #1
 8009094:	d157      	bne.n	8009146 <HAL_TIM_PWM_Start+0xd2>
 8009096:	2910      	cmp	r1, #16
 8009098:	d80a      	bhi.n	80090b0 <HAL_TIM_PWM_Start+0x3c>
 800909a:	e8df f001 	tbb	[pc, r1]
 800909e:	0993      	.short	0x0993
 80090a0:	095a0909 	.word	0x095a0909
 80090a4:	097c0909 	.word	0x097c0909
 80090a8:	09780909 	.word	0x09780909
 80090ac:	0909      	.short	0x0909
 80090ae:	74          	.byte	0x74
 80090af:	00          	.byte	0x00
 80090b0:	2302      	movs	r3, #2
 80090b2:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80090b6:	6803      	ldr	r3, [r0, #0]
 80090b8:	2201      	movs	r2, #1
 80090ba:	6a18      	ldr	r0, [r3, #32]
 80090bc:	f001 011f 	and.w	r1, r1, #31
 80090c0:	fa02 f101 	lsl.w	r1, r2, r1
 80090c4:	ea20 0001 	bic.w	r0, r0, r1
 80090c8:	6218      	str	r0, [r3, #32]
 80090ca:	6a18      	ldr	r0, [r3, #32]
 80090cc:	4a3f      	ldr	r2, [pc, #252]	; (80091cc <HAL_TIM_PWM_Start+0x158>)
 80090ce:	4301      	orrs	r1, r0
 80090d0:	4293      	cmp	r3, r2
 80090d2:	6219      	str	r1, [r3, #32]
 80090d4:	d063      	beq.n	800919e <HAL_TIM_PWM_Start+0x12a>
 80090d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090da:	4293      	cmp	r3, r2
 80090dc:	d06d      	beq.n	80091ba <HAL_TIM_PWM_Start+0x146>
 80090de:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d069      	beq.n	80091ba <HAL_TIM_PWM_Start+0x146>
 80090e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d065      	beq.n	80091ba <HAL_TIM_PWM_Start+0x146>
 80090ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d061      	beq.n	80091ba <HAL_TIM_PWM_Start+0x146>
 80090f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d05d      	beq.n	80091ba <HAL_TIM_PWM_Start+0x146>
 80090fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009102:	d050      	beq.n	80091a6 <HAL_TIM_PWM_Start+0x132>
 8009104:	4a32      	ldr	r2, [pc, #200]	; (80091d0 <HAL_TIM_PWM_Start+0x15c>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d04d      	beq.n	80091a6 <HAL_TIM_PWM_Start+0x132>
 800910a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800910e:	4293      	cmp	r3, r2
 8009110:	d049      	beq.n	80091a6 <HAL_TIM_PWM_Start+0x132>
 8009112:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009116:	4293      	cmp	r3, r2
 8009118:	d045      	beq.n	80091a6 <HAL_TIM_PWM_Start+0x132>
 800911a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800911e:	4293      	cmp	r3, r2
 8009120:	d041      	beq.n	80091a6 <HAL_TIM_PWM_Start+0x132>
 8009122:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009126:	4293      	cmp	r3, r2
 8009128:	d03d      	beq.n	80091a6 <HAL_TIM_PWM_Start+0x132>
 800912a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800912e:	4293      	cmp	r3, r2
 8009130:	d039      	beq.n	80091a6 <HAL_TIM_PWM_Start+0x132>
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	f042 0201 	orr.w	r2, r2, #1
 8009138:	2000      	movs	r0, #0
 800913a:	601a      	str	r2, [r3, #0]
 800913c:	4770      	bx	lr
 800913e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8009142:	2b01      	cmp	r3, #1
 8009144:	d03e      	beq.n	80091c4 <HAL_TIM_PWM_Start+0x150>
 8009146:	2001      	movs	r0, #1
 8009148:	4770      	bx	lr
 800914a:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800914e:	2b01      	cmp	r3, #1
 8009150:	d1f9      	bne.n	8009146 <HAL_TIM_PWM_Start+0xd2>
 8009152:	2302      	movs	r3, #2
 8009154:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8009158:	e7ad      	b.n	80090b6 <HAL_TIM_PWM_Start+0x42>
 800915a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800915e:	2b01      	cmp	r3, #1
 8009160:	d099      	beq.n	8009096 <HAL_TIM_PWM_Start+0x22>
 8009162:	e7f0      	b.n	8009146 <HAL_TIM_PWM_Start+0xd2>
 8009164:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8009168:	3b01      	subs	r3, #1
 800916a:	bf18      	it	ne
 800916c:	2301      	movne	r3, #1
 800916e:	2b00      	cmp	r3, #0
 8009170:	d091      	beq.n	8009096 <HAL_TIM_PWM_Start+0x22>
 8009172:	2001      	movs	r0, #1
 8009174:	4770      	bx	lr
 8009176:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 800917a:	3b01      	subs	r3, #1
 800917c:	bf18      	it	ne
 800917e:	2301      	movne	r3, #1
 8009180:	2b00      	cmp	r3, #0
 8009182:	d088      	beq.n	8009096 <HAL_TIM_PWM_Start+0x22>
 8009184:	e7f5      	b.n	8009172 <HAL_TIM_PWM_Start+0xfe>
 8009186:	2302      	movs	r3, #2
 8009188:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 800918c:	e793      	b.n	80090b6 <HAL_TIM_PWM_Start+0x42>
 800918e:	2302      	movs	r3, #2
 8009190:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8009194:	e78f      	b.n	80090b6 <HAL_TIM_PWM_Start+0x42>
 8009196:	2302      	movs	r3, #2
 8009198:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800919c:	e78b      	b.n	80090b6 <HAL_TIM_PWM_Start+0x42>
 800919e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80091a4:	645a      	str	r2, [r3, #68]	; 0x44
 80091a6:	6899      	ldr	r1, [r3, #8]
 80091a8:	4a0a      	ldr	r2, [pc, #40]	; (80091d4 <HAL_TIM_PWM_Start+0x160>)
 80091aa:	400a      	ands	r2, r1
 80091ac:	2a06      	cmp	r2, #6
 80091ae:	d002      	beq.n	80091b6 <HAL_TIM_PWM_Start+0x142>
 80091b0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80091b4:	d1bd      	bne.n	8009132 <HAL_TIM_PWM_Start+0xbe>
 80091b6:	2000      	movs	r0, #0
 80091b8:	4770      	bx	lr
 80091ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80091c0:	645a      	str	r2, [r3, #68]	; 0x44
 80091c2:	e79c      	b.n	80090fe <HAL_TIM_PWM_Start+0x8a>
 80091c4:	2302      	movs	r3, #2
 80091c6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80091ca:	e774      	b.n	80090b6 <HAL_TIM_PWM_Start+0x42>
 80091cc:	40012c00 	.word	0x40012c00
 80091d0:	40000400 	.word	0x40000400
 80091d4:	00010007 	.word	0x00010007

080091d8 <HAL_TIM_OC_DelayElapsedCallback>:
 80091d8:	4770      	bx	lr
 80091da:	bf00      	nop

080091dc <HAL_TIM_IC_CaptureCallback>:
 80091dc:	4770      	bx	lr
 80091de:	bf00      	nop

080091e0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop

080091e4 <HAL_TIM_TriggerCallback>:
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop

080091e8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80091e8:	6803      	ldr	r3, [r0, #0]
 80091ea:	691a      	ldr	r2, [r3, #16]
 80091ec:	0791      	lsls	r1, r2, #30
{
 80091ee:	b510      	push	{r4, lr}
 80091f0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80091f2:	d503      	bpl.n	80091fc <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80091f4:	68da      	ldr	r2, [r3, #12]
 80091f6:	0792      	lsls	r2, r2, #30
 80091f8:	f100 808a 	bmi.w	8009310 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80091fc:	691a      	ldr	r2, [r3, #16]
 80091fe:	0752      	lsls	r2, r2, #29
 8009200:	d502      	bpl.n	8009208 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009202:	68da      	ldr	r2, [r3, #12]
 8009204:	0750      	lsls	r0, r2, #29
 8009206:	d470      	bmi.n	80092ea <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009208:	691a      	ldr	r2, [r3, #16]
 800920a:	0711      	lsls	r1, r2, #28
 800920c:	d502      	bpl.n	8009214 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800920e:	68da      	ldr	r2, [r3, #12]
 8009210:	0712      	lsls	r2, r2, #28
 8009212:	d458      	bmi.n	80092c6 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009214:	691a      	ldr	r2, [r3, #16]
 8009216:	06d1      	lsls	r1, r2, #27
 8009218:	d502      	bpl.n	8009220 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800921a:	68da      	ldr	r2, [r3, #12]
 800921c:	06d2      	lsls	r2, r2, #27
 800921e:	d43e      	bmi.n	800929e <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009220:	691a      	ldr	r2, [r3, #16]
 8009222:	07d0      	lsls	r0, r2, #31
 8009224:	d503      	bpl.n	800922e <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009226:	68da      	ldr	r2, [r3, #12]
 8009228:	07d1      	lsls	r1, r2, #31
 800922a:	f100 808a 	bmi.w	8009342 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800922e:	691a      	ldr	r2, [r3, #16]
 8009230:	0612      	lsls	r2, r2, #24
 8009232:	d503      	bpl.n	800923c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009234:	68da      	ldr	r2, [r3, #12]
 8009236:	0610      	lsls	r0, r2, #24
 8009238:	f100 808b 	bmi.w	8009352 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800923c:	691a      	ldr	r2, [r3, #16]
 800923e:	05d1      	lsls	r1, r2, #23
 8009240:	d503      	bpl.n	800924a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009242:	68da      	ldr	r2, [r3, #12]
 8009244:	0612      	lsls	r2, r2, #24
 8009246:	f100 808c 	bmi.w	8009362 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800924a:	691a      	ldr	r2, [r3, #16]
 800924c:	0650      	lsls	r0, r2, #25
 800924e:	d503      	bpl.n	8009258 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009250:	68da      	ldr	r2, [r3, #12]
 8009252:	0651      	lsls	r1, r2, #25
 8009254:	f100 808d 	bmi.w	8009372 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009258:	691a      	ldr	r2, [r3, #16]
 800925a:	0692      	lsls	r2, r2, #26
 800925c:	d503      	bpl.n	8009266 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800925e:	68da      	ldr	r2, [r3, #12]
 8009260:	0690      	lsls	r0, r2, #26
 8009262:	f100 808e 	bmi.w	8009382 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8009266:	691a      	ldr	r2, [r3, #16]
 8009268:	02d1      	lsls	r1, r2, #11
 800926a:	d503      	bpl.n	8009274 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800926c:	68da      	ldr	r2, [r3, #12]
 800926e:	02d2      	lsls	r2, r2, #11
 8009270:	f100 808f 	bmi.w	8009392 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8009274:	691a      	ldr	r2, [r3, #16]
 8009276:	0290      	lsls	r0, r2, #10
 8009278:	d503      	bpl.n	8009282 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800927a:	68da      	ldr	r2, [r3, #12]
 800927c:	0291      	lsls	r1, r2, #10
 800927e:	f100 8090 	bmi.w	80093a2 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8009282:	691a      	ldr	r2, [r3, #16]
 8009284:	0252      	lsls	r2, r2, #9
 8009286:	d503      	bpl.n	8009290 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8009288:	68da      	ldr	r2, [r3, #12]
 800928a:	0250      	lsls	r0, r2, #9
 800928c:	f100 8091 	bmi.w	80093b2 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8009290:	691a      	ldr	r2, [r3, #16]
 8009292:	0211      	lsls	r1, r2, #8
 8009294:	d502      	bpl.n	800929c <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8009296:	68da      	ldr	r2, [r3, #12]
 8009298:	0212      	lsls	r2, r2, #8
 800929a:	d44a      	bmi.n	8009332 <HAL_TIM_IRQHandler+0x14a>
}
 800929c:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800929e:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092a2:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80092a4:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80092a6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80092a8:	69db      	ldr	r3, [r3, #28]
 80092aa:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80092ae:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80092b0:	f040 8090 	bne.w	80093d4 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092b4:	f7ff ff90 	bl	80091d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092b8:	4620      	mov	r0, r4
 80092ba:	f7ff ff91 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092be:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80092c0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092c2:	7722      	strb	r2, [r4, #28]
 80092c4:	e7ac      	b.n	8009220 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80092c6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092ca:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80092cc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092ce:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80092d0:	69db      	ldr	r3, [r3, #28]
 80092d2:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80092d4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80092d6:	d17a      	bne.n	80093ce <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092d8:	f7ff ff7e 	bl	80091d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092dc:	4620      	mov	r0, r4
 80092de:	f7ff ff7f 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092e2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80092e4:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092e6:	7722      	strb	r2, [r4, #28]
 80092e8:	e794      	b.n	8009214 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80092ea:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092ee:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80092f0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092f2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80092f4:	699b      	ldr	r3, [r3, #24]
 80092f6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80092fa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80092fc:	d164      	bne.n	80093c8 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092fe:	f7ff ff6b 	bl	80091d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009302:	4620      	mov	r0, r4
 8009304:	f7ff ff6c 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009308:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800930a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800930c:	7722      	strb	r2, [r4, #28]
 800930e:	e77b      	b.n	8009208 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009310:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009314:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009316:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009318:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	0799      	lsls	r1, r3, #30
 800931e:	d150      	bne.n	80093c2 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009320:	f7ff ff5a 	bl	80091d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009324:	4620      	mov	r0, r4
 8009326:	f7ff ff5b 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800932a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800932c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800932e:	7722      	strb	r2, [r4, #28]
 8009330:	e764      	b.n	80091fc <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009332:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009336:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009338:	611a      	str	r2, [r3, #16]
}
 800933a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800933e:	f000 ba11 	b.w	8009764 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009342:	f06f 0201 	mvn.w	r2, #1
 8009346:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009348:	4620      	mov	r0, r4
 800934a:	f7fa f989 	bl	8003660 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	e76d      	b.n	800922e <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009352:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009356:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009358:	4620      	mov	r0, r4
 800935a:	f000 f9f9 	bl	8009750 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800935e:	6823      	ldr	r3, [r4, #0]
 8009360:	e76c      	b.n	800923c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009362:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009366:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8009368:	4620      	mov	r0, r4
 800936a:	f000 f9f3 	bl	8009754 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800936e:	6823      	ldr	r3, [r4, #0]
 8009370:	e76b      	b.n	800924a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009372:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009376:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8009378:	4620      	mov	r0, r4
 800937a:	f7ff ff33 	bl	80091e4 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800937e:	6823      	ldr	r3, [r4, #0]
 8009380:	e76a      	b.n	8009258 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009382:	f06f 0220 	mvn.w	r2, #32
 8009386:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8009388:	4620      	mov	r0, r4
 800938a:	f000 f9df 	bl	800974c <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800938e:	6823      	ldr	r3, [r4, #0]
 8009390:	e769      	b.n	8009266 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8009392:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8009396:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009398:	4620      	mov	r0, r4
 800939a:	f000 f9dd 	bl	8009758 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800939e:	6823      	ldr	r3, [r4, #0]
 80093a0:	e768      	b.n	8009274 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80093a2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80093a6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 80093a8:	4620      	mov	r0, r4
 80093aa:	f000 f9d7 	bl	800975c <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	e767      	b.n	8009282 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80093b2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80093b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 80093b8:	4620      	mov	r0, r4
 80093ba:	f000 f9d1 	bl	8009760 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80093be:	6823      	ldr	r3, [r4, #0]
 80093c0:	e766      	b.n	8009290 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 80093c2:	f7ff ff0b 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 80093c6:	e7b0      	b.n	800932a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80093c8:	f7ff ff08 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 80093cc:	e79c      	b.n	8009308 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 80093ce:	f7ff ff05 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 80093d2:	e786      	b.n	80092e2 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 80093d4:	f7ff ff02 	bl	80091dc <HAL_TIM_IC_CaptureCallback>
 80093d8:	e771      	b.n	80092be <HAL_TIM_IRQHandler+0xd6>
 80093da:	bf00      	nop

080093dc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093dc:	6a03      	ldr	r3, [r0, #32]
 80093de:	f023 0310 	bic.w	r3, r3, #16
 80093e2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80093e4:	6a03      	ldr	r3, [r0, #32]
{
 80093e6:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80093e8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80093ea:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093ec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80093ee:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80093f2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093f6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80093fa:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80093fc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009400:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009404:	4d1c      	ldr	r5, [pc, #112]	; (8009478 <TIM_OC2_SetConfig+0x9c>)
 8009406:	42a8      	cmp	r0, r5
 8009408:	d017      	beq.n	800943a <TIM_OC2_SetConfig+0x5e>
 800940a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800940e:	42a8      	cmp	r0, r5
 8009410:	d013      	beq.n	800943a <TIM_OC2_SetConfig+0x5e>
 8009412:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8009416:	42a8      	cmp	r0, r5
 8009418:	d025      	beq.n	8009466 <TIM_OC2_SetConfig+0x8a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800941a:	4d18      	ldr	r5, [pc, #96]	; (800947c <TIM_OC2_SetConfig+0xa0>)
 800941c:	42a8      	cmp	r0, r5
 800941e:	d013      	beq.n	8009448 <TIM_OC2_SetConfig+0x6c>
 8009420:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009424:	42a8      	cmp	r0, r5
 8009426:	d00f      	beq.n	8009448 <TIM_OC2_SetConfig+0x6c>
 8009428:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800942c:	42a8      	cmp	r0, r5
 800942e:	d00b      	beq.n	8009448 <TIM_OC2_SetConfig+0x6c>
 8009430:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009434:	42a8      	cmp	r0, r5
 8009436:	d10f      	bne.n	8009458 <TIM_OC2_SetConfig+0x7c>
 8009438:	e006      	b.n	8009448 <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800943a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800943c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009440:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8009444:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009448:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800944c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009450:	ea46 0c05 	orr.w	ip, r6, r5
 8009454:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8009458:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800945a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800945c:	6182      	str	r2, [r0, #24]
}
 800945e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8009460:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8009462:	6203      	str	r3, [r0, #32]
}
 8009464:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009466:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8009468:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800946c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8009470:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009474:	e7d1      	b.n	800941a <TIM_OC2_SetConfig+0x3e>
 8009476:	bf00      	nop
 8009478:	40012c00 	.word	0x40012c00
 800947c:	40014000 	.word	0x40014000

08009480 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8009480:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009484:	2b01      	cmp	r3, #1
 8009486:	f000 80ff 	beq.w	8009688 <HAL_TIM_PWM_ConfigChannel+0x208>
 800948a:	2301      	movs	r3, #1
{
 800948c:	b570      	push	{r4, r5, r6, lr}
 800948e:	4604      	mov	r4, r0
 8009490:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8009492:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8009496:	2a14      	cmp	r2, #20
 8009498:	d80c      	bhi.n	80094b4 <HAL_TIM_PWM_ConfigChannel+0x34>
 800949a:	e8df f002 	tbb	[pc, r2]
 800949e:	0b59      	.short	0x0b59
 80094a0:	0b6e0b0b 	.word	0x0b6e0b0b
 80094a4:	0b840b0b 	.word	0x0b840b0b
 80094a8:	0b990b0b 	.word	0x0b990b0b
 80094ac:	0baf0b0b 	.word	0x0baf0b0b
 80094b0:	0b0b      	.short	0x0b0b
 80094b2:	11          	.byte	0x11
 80094b3:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80094b4:	2300      	movs	r3, #0
  switch (Channel)
 80094b6:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 80094b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80094bc:	4610      	mov	r0, r2
 80094be:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80094c0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094c2:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80094c4:	6a1a      	ldr	r2, [r3, #32]
 80094c6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80094ca:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80094cc:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80094ce:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80094d0:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80094d2:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80094d6:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094da:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094de:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80094e0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094e4:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094e8:	4e69      	ldr	r6, [pc, #420]	; (8009690 <HAL_TIM_PWM_ConfigChannel+0x210>)
 80094ea:	42b3      	cmp	r3, r6
 80094ec:	d013      	beq.n	8009516 <HAL_TIM_PWM_ConfigChannel+0x96>
 80094ee:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80094f2:	42b3      	cmp	r3, r6
 80094f4:	d00f      	beq.n	8009516 <HAL_TIM_PWM_ConfigChannel+0x96>
 80094f6:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80094fa:	42b3      	cmp	r3, r6
 80094fc:	d00b      	beq.n	8009516 <HAL_TIM_PWM_ConfigChannel+0x96>
 80094fe:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009502:	42b3      	cmp	r3, r6
 8009504:	d007      	beq.n	8009516 <HAL_TIM_PWM_ConfigChannel+0x96>
 8009506:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800950a:	42b3      	cmp	r3, r6
 800950c:	d003      	beq.n	8009516 <HAL_TIM_PWM_ConfigChannel+0x96>
 800950e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8009512:	42b3      	cmp	r3, r6
 8009514:	d104      	bne.n	8009520 <HAL_TIM_PWM_ConfigChannel+0xa0>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009516:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009518:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800951c:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009520:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009522:	6519      	str	r1, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009524:	6869      	ldr	r1, [r5, #4]
 8009526:	64d9      	str	r1, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009528:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800952a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800952c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800952e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009532:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009534:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009536:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800953a:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800953c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800953e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8009542:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8009544:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009546:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8009548:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800954c:	4610      	mov	r0, r2
 800954e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009550:	6800      	ldr	r0, [r0, #0]
 8009552:	f7ff fb37 	bl	8008bc4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009556:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009558:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800955a:	f043 0308 	orr.w	r3, r3, #8
 800955e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009560:	6983      	ldr	r3, [r0, #24]
 8009562:	f023 0304 	bic.w	r3, r3, #4
 8009566:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009568:	6983      	ldr	r3, [r0, #24]
 800956a:	430b      	orrs	r3, r1
 800956c:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800956e:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009570:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8009572:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009576:	4610      	mov	r0, r2
 8009578:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800957a:	6800      	ldr	r0, [r0, #0]
 800957c:	f7ff ff2e 	bl	80093dc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009580:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009582:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009584:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009588:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800958a:	6983      	ldr	r3, [r0, #24]
 800958c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009590:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009592:	6983      	ldr	r3, [r0, #24]
 8009594:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009598:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800959a:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800959c:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 800959e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80095a2:	4610      	mov	r0, r2
 80095a4:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80095a6:	6800      	ldr	r0, [r0, #0]
 80095a8:	f7ff fb4c 	bl	8008c44 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095ac:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80095ae:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095b0:	f043 0308 	orr.w	r3, r3, #8
 80095b4:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80095b6:	69c3      	ldr	r3, [r0, #28]
 80095b8:	f023 0304 	bic.w	r3, r3, #4
 80095bc:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80095be:	69c3      	ldr	r3, [r0, #28]
 80095c0:	430b      	orrs	r3, r1
 80095c2:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 80095c4:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80095c6:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80095c8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80095cc:	4610      	mov	r0, r2
 80095ce:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80095d0:	6800      	ldr	r0, [r0, #0]
 80095d2:	f7ff fb87 	bl	8008ce4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095d6:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095d8:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80095de:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095e0:	69c3      	ldr	r3, [r0, #28]
 80095e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80095e6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095e8:	69c3      	ldr	r3, [r0, #28]
 80095ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80095ee:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 80095f0:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 80095f2:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 80095f4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80095f8:	4610      	mov	r0, r2
 80095fa:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80095fc:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80095fe:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009600:	6a1a      	ldr	r2, [r3, #32]
 8009602:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009606:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8009608:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800960a:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800960c:	6d19      	ldr	r1, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800960e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8009612:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8009616:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009618:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800961a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800961e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009622:	4e1b      	ldr	r6, [pc, #108]	; (8009690 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8009624:	42b3      	cmp	r3, r6
 8009626:	d013      	beq.n	8009650 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009628:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800962c:	42b3      	cmp	r3, r6
 800962e:	d00f      	beq.n	8009650 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009630:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8009634:	42b3      	cmp	r3, r6
 8009636:	d00b      	beq.n	8009650 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009638:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800963c:	42b3      	cmp	r3, r6
 800963e:	d007      	beq.n	8009650 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009640:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8009644:	42b3      	cmp	r3, r6
 8009646:	d003      	beq.n	8009650 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8009648:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800964c:	42b3      	cmp	r3, r6
 800964e:	d104      	bne.n	800965a <HAL_TIM_PWM_ConfigChannel+0x1da>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009650:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009652:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009656:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 800965a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800965c:	6519      	str	r1, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 800965e:	6869      	ldr	r1, [r5, #4]
 8009660:	6499      	str	r1, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8009662:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009664:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009666:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009668:	f042 0208 	orr.w	r2, r2, #8
 800966c:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800966e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009670:	f021 0104 	bic.w	r1, r1, #4
 8009674:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009676:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009678:	4301      	orrs	r1, r0
 800967a:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 800967c:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 800967e:	2200      	movs	r2, #0
  __HAL_UNLOCK(htim);
 8009680:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009684:	4610      	mov	r0, r2
 8009686:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8009688:	2202      	movs	r2, #2
}
 800968a:	4610      	mov	r0, r2
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	40012c00 	.word	0x40012c00

08009694 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009694:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009698:	2b01      	cmp	r3, #1
 800969a:	d051      	beq.n	8009740 <HAL_TIMEx_MasterConfigSynchronization+0xac>
{
 800969c:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800969e:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096a0:	4d28      	ldr	r5, [pc, #160]	; (8009744 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
  htim->State = HAL_TIM_STATE_BUSY;
 80096a2:	2302      	movs	r3, #2
 80096a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096a8:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 80096aa:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80096ac:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096ae:	d03b      	beq.n	8009728 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80096b0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80096b4:	42aa      	cmp	r2, r5
 80096b6:	d032      	beq.n	800971e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 80096b8:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80096bc:	42aa      	cmp	r2, r5
 80096be:	d02e      	beq.n	800971e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096c0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80096c2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80096c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096ca:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096cc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80096d0:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096d2:	d016      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80096d4:	4b1c      	ldr	r3, [pc, #112]	; (8009748 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d013      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80096da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096de:	429a      	cmp	r2, r3
 80096e0:	d00f      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80096e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80096e6:	429a      	cmp	r2, r3
 80096e8:	d00b      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80096ea:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 80096ee:	429a      	cmp	r2, r3
 80096f0:	d007      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80096f2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d003      	beq.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80096fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096fe:	429a      	cmp	r2, r3
 8009700:	d104      	bne.n	800970c <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009702:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009704:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009708:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800970a:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800970c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800970e:	2201      	movs	r2, #1
 8009710:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009714:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8009718:	bc30      	pop	{r4, r5}
  return HAL_OK;
 800971a:	4618      	mov	r0, r3
}
 800971c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800971e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009720:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009724:	432b      	orrs	r3, r5
 8009726:	e7cb      	b.n	80096c0 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
 8009728:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800972a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800972e:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8009730:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009734:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8009736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800973a:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 800973c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800973e:	e7e0      	b.n	8009702 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  __HAL_LOCK(htim);
 8009740:	2002      	movs	r0, #2
}
 8009742:	4770      	bx	lr
 8009744:	40012c00 	.word	0x40012c00
 8009748:	40000400 	.word	0x40000400

0800974c <HAL_TIMEx_CommutCallback>:
 800974c:	4770      	bx	lr
 800974e:	bf00      	nop

08009750 <HAL_TIMEx_BreakCallback>:
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop

08009754 <HAL_TIMEx_Break2Callback>:
 8009754:	4770      	bx	lr
 8009756:	bf00      	nop

08009758 <HAL_TIMEx_EncoderIndexCallback>:
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop

0800975c <HAL_TIMEx_DirectionChangeCallback>:
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop

08009760 <HAL_TIMEx_IndexErrorCallback>:
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop

08009764 <HAL_TIMEx_TransitionErrorCallback>:
 8009764:	4770      	bx	lr
 8009766:	bf00      	nop

08009768 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009768:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800976c:	2b20      	cmp	r3, #32
 800976e:	d15f      	bne.n	8009830 <HAL_UART_Receive_IT+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009770:	2900      	cmp	r1, #0
 8009772:	d05b      	beq.n	800982c <HAL_UART_Receive_IT+0xc4>
 8009774:	2a00      	cmp	r2, #0
 8009776:	d059      	beq.n	800982c <HAL_UART_Receive_IT+0xc4>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8009778:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800977c:	2b01      	cmp	r3, #1
 800977e:	d057      	beq.n	8009830 <HAL_UART_Receive_IT+0xc8>
{
 8009780:	b430      	push	{r4, r5}

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009782:	6803      	ldr	r3, [r0, #0]
 8009784:	4c59      	ldr	r4, [pc, #356]	; (80098ec <HAL_UART_Receive_IT+0x184>)
    __HAL_LOCK(huart);
 8009786:	2501      	movs	r5, #1
 8009788:	f880 5080 	strb.w	r5, [r0, #128]	; 0x80
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800978c:	42a3      	cmp	r3, r4
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800978e:	f04f 0500 	mov.w	r5, #0
 8009792:	66c5      	str	r5, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009794:	d00a      	beq.n	80097ac <HAL_UART_Receive_IT+0x44>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009796:	685c      	ldr	r4, [r3, #4]
 8009798:	0224      	lsls	r4, r4, #8
 800979a:	d507      	bpl.n	80097ac <HAL_UART_Receive_IT+0x44>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979c:	e853 4f00 	ldrex	r4, [r3]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80097a0:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a4:	e843 4500 	strex	r5, r4, [r3]
 80097a8:	2d00      	cmp	r5, #0
 80097aa:	d1f7      	bne.n	800979c <HAL_UART_Receive_IT+0x34>
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80097ac:	6885      	ldr	r5, [r0, #8]
  huart->pRxBuffPtr  = pData;
 80097ae:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxISR       = NULL;
 80097b0:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 80097b2:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
  huart->RxXferSize  = Size;
 80097b6:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 80097ba:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 80097be:	6704      	str	r4, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 80097c0:	d04f      	beq.n	8009862 <HAL_UART_Receive_IT+0xfa>
 80097c2:	2d00      	cmp	r5, #0
 80097c4:	d177      	bne.n	80098b6 <HAL_UART_Receive_IT+0x14e>
 80097c6:	6901      	ldr	r1, [r0, #16]
 80097c8:	2900      	cmp	r1, #0
 80097ca:	bf14      	ite	ne
 80097cc:	247f      	movne	r4, #127	; 0x7f
 80097ce:	24ff      	moveq	r4, #255	; 0xff

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097d0:	2100      	movs	r1, #0
 80097d2:	f8c0 108c 	str.w	r1, [r0, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097d6:	2122      	movs	r1, #34	; 0x22
  UART_MASK_COMPUTATION(huart);
 80097d8:	f8a0 4060 	strh.w	r4, [r0, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097dc:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e0:	f103 0108 	add.w	r1, r3, #8
 80097e4:	e851 1f00 	ldrex	r1, [r1]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097e8:	f041 0101 	orr.w	r1, r1, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ec:	f103 0508 	add.w	r5, r3, #8
 80097f0:	e845 1400 	strex	r4, r1, [r5]
 80097f4:	2c00      	cmp	r4, #0
 80097f6:	d1f3      	bne.n	80097e0 <HAL_UART_Receive_IT+0x78>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80097f8:	6e41      	ldr	r1, [r0, #100]	; 0x64
 80097fa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80097fe:	d037      	beq.n	8009870 <HAL_UART_Receive_IT+0x108>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009800:	6882      	ldr	r2, [r0, #8]
 8009802:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8009806:	6902      	ldr	r2, [r0, #16]
 8009808:	d014      	beq.n	8009834 <HAL_UART_Receive_IT+0xcc>
    {
      huart->RxISR = UART_RxISR_16BIT;
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800980a:	4c39      	ldr	r4, [pc, #228]	; (80098f0 <HAL_UART_Receive_IT+0x188>)
 800980c:	6704      	str	r4, [r0, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800980e:	2100      	movs	r1, #0
 8009810:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009814:	b1a2      	cbz	r2, 8009840 <HAL_UART_Receive_IT+0xd8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009816:	e853 2f00 	ldrex	r2, [r3]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800981a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981e:	e843 2100 	strex	r1, r2, [r3]
 8009822:	2900      	cmp	r1, #0
 8009824:	d1f7      	bne.n	8009816 <HAL_UART_Receive_IT+0xae>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8009826:	2000      	movs	r0, #0
}
 8009828:	bc30      	pop	{r4, r5}
 800982a:	4770      	bx	lr
      return HAL_ERROR;
 800982c:	2001      	movs	r0, #1
 800982e:	4770      	bx	lr
    return HAL_BUSY;
 8009830:	2002      	movs	r0, #2
}
 8009832:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009834:	2a00      	cmp	r2, #0
 8009836:	d147      	bne.n	80098c8 <HAL_UART_Receive_IT+0x160>
 8009838:	492e      	ldr	r1, [pc, #184]	; (80098f4 <HAL_UART_Receive_IT+0x18c>)
 800983a:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 800983c:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009840:	e853 2f00 	ldrex	r2, [r3]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009844:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009848:	e843 2100 	strex	r1, r2, [r3]
 800984c:	2900      	cmp	r1, #0
 800984e:	d0ea      	beq.n	8009826 <HAL_UART_Receive_IT+0xbe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009850:	e853 2f00 	ldrex	r2, [r3]
 8009854:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009858:	e843 2100 	strex	r1, r2, [r3]
 800985c:	2900      	cmp	r1, #0
 800985e:	d1ef      	bne.n	8009840 <HAL_UART_Receive_IT+0xd8>
 8009860:	e7e1      	b.n	8009826 <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 8009862:	6901      	ldr	r1, [r0, #16]
 8009864:	2900      	cmp	r1, #0
 8009866:	f240 14ff 	movw	r4, #511	; 0x1ff
 800986a:	bf18      	it	ne
 800986c:	24ff      	movne	r4, #255	; 0xff
 800986e:	e7af      	b.n	80097d0 <HAL_UART_Receive_IT+0x68>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009870:	f8b0 1068 	ldrh.w	r1, [r0, #104]	; 0x68
 8009874:	4291      	cmp	r1, r2
 8009876:	d8c3      	bhi.n	8009800 <HAL_UART_Receive_IT+0x98>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009878:	6882      	ldr	r2, [r0, #8]
 800987a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800987e:	6902      	ldr	r2, [r0, #16]
 8009880:	d028      	beq.n	80098d4 <HAL_UART_Receive_IT+0x16c>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009882:	491d      	ldr	r1, [pc, #116]	; (80098f8 <HAL_UART_Receive_IT+0x190>)
 8009884:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8009886:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 800988a:	b13a      	cbz	r2, 800989c <HAL_UART_Receive_IT+0x134>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009890:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009894:	e843 2100 	strex	r1, r2, [r3]
 8009898:	2900      	cmp	r1, #0
 800989a:	d1f7      	bne.n	800988c <HAL_UART_Receive_IT+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800989c:	f103 0208 	add.w	r2, r3, #8
 80098a0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80098a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a8:	f103 0008 	add.w	r0, r3, #8
 80098ac:	e840 2100 	strex	r1, r2, [r0]
 80098b0:	2900      	cmp	r1, #0
 80098b2:	d1f3      	bne.n	800989c <HAL_UART_Receive_IT+0x134>
 80098b4:	e7b7      	b.n	8009826 <HAL_UART_Receive_IT+0xbe>
  UART_MASK_COMPUTATION(huart);
 80098b6:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 80098ba:	d189      	bne.n	80097d0 <HAL_UART_Receive_IT+0x68>
 80098bc:	6901      	ldr	r1, [r0, #16]
 80098be:	2900      	cmp	r1, #0
 80098c0:	bf0c      	ite	eq
 80098c2:	247f      	moveq	r4, #127	; 0x7f
 80098c4:	243f      	movne	r4, #63	; 0x3f
 80098c6:	e783      	b.n	80097d0 <HAL_UART_Receive_IT+0x68>
      huart->RxISR = UART_RxISR_8BIT;
 80098c8:	4909      	ldr	r1, [pc, #36]	; (80098f0 <HAL_UART_Receive_IT+0x188>)
 80098ca:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 80098cc:	2200      	movs	r2, #0
 80098ce:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 80098d2:	e7a0      	b.n	8009816 <HAL_UART_Receive_IT+0xae>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098d4:	b922      	cbnz	r2, 80098e0 <HAL_UART_Receive_IT+0x178>
 80098d6:	4909      	ldr	r1, [pc, #36]	; (80098fc <HAL_UART_Receive_IT+0x194>)
 80098d8:	6701      	str	r1, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 80098da:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 80098de:	e7dd      	b.n	800989c <HAL_UART_Receive_IT+0x134>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80098e0:	4a05      	ldr	r2, [pc, #20]	; (80098f8 <HAL_UART_Receive_IT+0x190>)
 80098e2:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 80098e4:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
    if (huart->Init.Parity != UART_PARITY_NONE)
 80098e8:	e7d0      	b.n	800988c <HAL_UART_Receive_IT+0x124>
 80098ea:	bf00      	nop
 80098ec:	40008000 	.word	0x40008000
 80098f0:	08009f1d 	.word	0x08009f1d
 80098f4:	08009ed1 	.word	0x08009ed1
 80098f8:	08009f5d 	.word	0x08009f5d
 80098fc:	0800a109 	.word	0x0800a109

08009900 <HAL_UART_Transmit_DMA>:
{
 8009900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8009902:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 8009906:	2e20      	cmp	r6, #32
 8009908:	d141      	bne.n	800998e <HAL_UART_Transmit_DMA+0x8e>
    if ((pData == NULL) || (Size == 0U))
 800990a:	2900      	cmp	r1, #0
 800990c:	d03d      	beq.n	800998a <HAL_UART_Transmit_DMA+0x8a>
 800990e:	2a00      	cmp	r2, #0
 8009910:	d03b      	beq.n	800998a <HAL_UART_Transmit_DMA+0x8a>
 8009912:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8009914:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 8009918:	2801      	cmp	r0, #1
 800991a:	d038      	beq.n	800998e <HAL_UART_Transmit_DMA+0x8e>
    if (huart->hdmatx != NULL)
 800991c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 800991e:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009922:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8009924:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009926:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009928:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
    huart->pTxBuffPtr  = pData;
 800992c:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 800992e:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
    __HAL_LOCK(huart);
 8009932:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009936:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 800993a:	b190      	cbz	r0, 8009962 <HAL_UART_Transmit_DMA+0x62>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800993c:	f8df c064 	ldr.w	ip, [pc, #100]	; 80099a4 <HAL_UART_Transmit_DMA+0xa4>
      huart->hdmatx->XferAbortCallback = NULL;
 8009940:	6387      	str	r7, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009942:	4613      	mov	r3, r2
 8009944:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009946:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800994a:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80099a8 <HAL_UART_Transmit_DMA+0xa8>
 800994e:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009952:	f8df c058 	ldr.w	ip, [pc, #88]	; 80099ac <HAL_UART_Transmit_DMA+0xac>
 8009956:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800995a:	3228      	adds	r2, #40	; 0x28
 800995c:	f7fd fa34 	bl	8006dc8 <HAL_DMA_Start_IT>
 8009960:	b9b8      	cbnz	r0, 8009992 <HAL_UART_Transmit_DMA+0x92>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009962:	6822      	ldr	r2, [r4, #0]
 8009964:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8009966:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009968:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 800996a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996e:	f102 0308 	add.w	r3, r2, #8
 8009972:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009976:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800997a:	f102 0008 	add.w	r0, r2, #8
 800997e:	e840 3100 	strex	r1, r3, [r0]
 8009982:	2900      	cmp	r1, #0
 8009984:	d1f3      	bne.n	800996e <HAL_UART_Transmit_DMA+0x6e>
    return HAL_OK;
 8009986:	2000      	movs	r0, #0
}
 8009988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800998a:	2001      	movs	r0, #1
}
 800998c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800998e:	2002      	movs	r0, #2
}
 8009990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009992:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 8009994:	f884 7080 	strb.w	r7, [r4, #128]	; 0x80
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009998:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        return HAL_ERROR;
 800999c:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 800999e:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
}
 80099a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099a4:	080099b5 	.word	0x080099b5
 80099a8:	080099fd 	.word	0x080099fd
 80099ac:	08009a0d 	.word	0x08009a0d

080099b0 <HAL_UART_TxCpltCallback>:
 80099b0:	4770      	bx	lr
 80099b2:	bf00      	nop

080099b4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80099b4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80099b6:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099b8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f013 0320 	ands.w	r3, r3, #32
 80099c0:	d117      	bne.n	80099f2 <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 80099c2:	6802      	ldr	r2, [r0, #0]
 80099c4:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c8:	f102 0308 	add.w	r3, r2, #8
 80099cc:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80099d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d4:	f102 0008 	add.w	r0, r2, #8
 80099d8:	e840 3100 	strex	r1, r3, [r0]
 80099dc:	2900      	cmp	r1, #0
 80099de:	d1f3      	bne.n	80099c8 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e0:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e8:	e842 3100 	strex	r1, r3, [r2]
 80099ec:	2900      	cmp	r1, #0
 80099ee:	d1f7      	bne.n	80099e0 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80099f0:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80099f2:	f7ff ffdd 	bl	80099b0 <HAL_UART_TxCpltCallback>
}
 80099f6:	bd08      	pop	{r3, pc}

080099f8 <HAL_UART_TxHalfCpltCallback>:
 80099f8:	4770      	bx	lr
 80099fa:	bf00      	nop

080099fc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80099fc:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80099fe:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8009a00:	f7ff fffa 	bl	80099f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a04:	bd08      	pop	{r3, pc}
 8009a06:	bf00      	nop

08009a08 <HAL_UART_ErrorCallback>:
 8009a08:	4770      	bx	lr
 8009a0a:	bf00      	nop

08009a0c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a0c:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009a0e:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009a10:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
{
 8009a14:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009a16:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009a1a:	689a      	ldr	r2, [r3, #8]
 8009a1c:	0612      	lsls	r2, r2, #24
 8009a1e:	d501      	bpl.n	8009a24 <UART_DMAError+0x18>
 8009a20:	2921      	cmp	r1, #33	; 0x21
 8009a22:	d00d      	beq.n	8009a40 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009a24:	689a      	ldr	r2, [r3, #8]
 8009a26:	0652      	lsls	r2, r2, #25
 8009a28:	d501      	bpl.n	8009a2e <UART_DMAError+0x22>
 8009a2a:	2c22      	cmp	r4, #34	; 0x22
 8009a2c:	d023      	beq.n	8009a76 <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a2e:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8009a32:	f043 0310 	orr.w	r3, r3, #16
 8009a36:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a3a:	f7ff ffe5 	bl	8009a08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a3e:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8009a40:	2200      	movs	r2, #0
 8009a42:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a46:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009a4a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4e:	e843 2100 	strex	r1, r2, [r3]
 8009a52:	2900      	cmp	r1, #0
 8009a54:	d1f7      	bne.n	8009a46 <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a56:	f103 0208 	add.w	r2, r3, #8
 8009a5a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009a5e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a62:	f103 0c08 	add.w	ip, r3, #8
 8009a66:	e84c 2100 	strex	r1, r2, [ip]
 8009a6a:	2900      	cmp	r1, #0
 8009a6c:	d1f3      	bne.n	8009a56 <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 8009a6e:	2220      	movs	r2, #32
 8009a70:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 8009a74:	e7d6      	b.n	8009a24 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8009a76:	2200      	movs	r2, #0
 8009a78:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a84:	e843 2100 	strex	r1, r2, [r3]
 8009a88:	2900      	cmp	r1, #0
 8009a8a:	d1f7      	bne.n	8009a7c <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a8c:	4c13      	ldr	r4, [pc, #76]	; (8009adc <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8e:	f103 0208 	add.w	r2, r3, #8
 8009a92:	e852 2f00 	ldrex	r2, [r2]
 8009a96:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a98:	f103 0c08 	add.w	ip, r3, #8
 8009a9c:	e84c 2100 	strex	r1, r2, [ip]
 8009aa0:	2900      	cmp	r1, #0
 8009aa2:	d1f4      	bne.n	8009a8e <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009aa4:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8009aa6:	2a01      	cmp	r2, #1
 8009aa8:	d006      	beq.n	8009ab8 <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aaa:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009aac:	2220      	movs	r2, #32
 8009aae:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  huart->RxISR = NULL;
 8009ab2:	6703      	str	r3, [r0, #112]	; 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ab4:	66c3      	str	r3, [r0, #108]	; 0x6c
}
 8009ab6:	e7ba      	b.n	8009a2e <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab8:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009abc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac0:	e843 2100 	strex	r1, r2, [r3]
 8009ac4:	2900      	cmp	r1, #0
 8009ac6:	d0f0      	beq.n	8009aaa <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac8:	e853 2f00 	ldrex	r2, [r3]
 8009acc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad0:	e843 2100 	strex	r1, r2, [r3]
 8009ad4:	2900      	cmp	r1, #0
 8009ad6:	d1ef      	bne.n	8009ab8 <UART_DMAError+0xac>
 8009ad8:	e7e7      	b.n	8009aaa <UART_DMAError+0x9e>
 8009ada:	bf00      	nop
 8009adc:	effffffe 	.word	0xeffffffe

08009ae0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ae0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ae2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009aea:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009aee:	f7ff ff8b 	bl	8009a08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009af2:	bd08      	pop	{r3, pc}

08009af4 <HAL_UARTEx_RxEventCallback>:
}
 8009af4:	4770      	bx	lr
 8009af6:	bf00      	nop

08009af8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009af8:	6803      	ldr	r3, [r0, #0]
 8009afa:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009afc:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009afe:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8009b02:	ea12 0f0c 	tst.w	r2, ip
{
 8009b06:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009b08:	689d      	ldr	r5, [r3, #8]
{
 8009b0a:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8009b0c:	f000 80eb 	beq.w	8009ce6 <HAL_UART_IRQHandler+0x1ee>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009b10:	489a      	ldr	r0, [pc, #616]	; (8009d7c <HAL_UART_IRQHandler+0x284>)
 8009b12:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009b16:	489a      	ldr	r0, [pc, #616]	; (8009d80 <HAL_UART_IRQHandler+0x288>)
 8009b18:	4008      	ands	r0, r1
 8009b1a:	ea50 000c 	orrs.w	r0, r0, ip
 8009b1e:	d155      	bne.n	8009bcc <HAL_UART_IRQHandler+0xd4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b20:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009b22:	2801      	cmp	r0, #1
 8009b24:	d022      	beq.n	8009b6c <HAL_UART_IRQHandler+0x74>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009b26:	02d6      	lsls	r6, r2, #11
 8009b28:	d502      	bpl.n	8009b30 <HAL_UART_IRQHandler+0x38>
 8009b2a:	0268      	lsls	r0, r5, #9
 8009b2c:	f100 8104 	bmi.w	8009d38 <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009b30:	0616      	lsls	r6, r2, #24
 8009b32:	d506      	bpl.n	8009b42 <HAL_UART_IRQHandler+0x4a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009b34:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009b38:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009b3c:	4328      	orrs	r0, r5
 8009b3e:	f040 80f3 	bne.w	8009d28 <HAL_UART_IRQHandler+0x230>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009b42:	0650      	lsls	r0, r2, #25
 8009b44:	d534      	bpl.n	8009bb0 <HAL_UART_IRQHandler+0xb8>
 8009b46:	064e      	lsls	r6, r1, #25
 8009b48:	d532      	bpl.n	8009bb0 <HAL_UART_IRQHandler+0xb8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4a:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b52:	e843 2100 	strex	r1, r2, [r3]
 8009b56:	2900      	cmp	r1, #0
 8009b58:	d1f7      	bne.n	8009b4a <HAL_UART_IRQHandler+0x52>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b5a:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009b5c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8009b5e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 8009b62:	6763      	str	r3, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b64:	4620      	mov	r0, r4
 8009b66:	f7ff ff23 	bl	80099b0 <HAL_UART_TxCpltCallback>
}
 8009b6a:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009b6c:	06d6      	lsls	r6, r2, #27
 8009b6e:	d5da      	bpl.n	8009b26 <HAL_UART_IRQHandler+0x2e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009b70:	06c8      	lsls	r0, r1, #27
 8009b72:	d5d8      	bpl.n	8009b26 <HAL_UART_IRQHandler+0x2e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b74:	2210      	movs	r2, #16
 8009b76:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b78:	689a      	ldr	r2, [r3, #8]
 8009b7a:	0651      	lsls	r1, r2, #25
 8009b7c:	f140 8106 	bpl.w	8009d8c <HAL_UART_IRQHandler+0x294>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b80:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009b82:	6801      	ldr	r1, [r0, #0]
 8009b84:	684a      	ldr	r2, [r1, #4]
 8009b86:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8009b88:	2a00      	cmp	r2, #0
 8009b8a:	d0ee      	beq.n	8009b6a <HAL_UART_IRQHandler+0x72>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009b8c:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8009b90:	4295      	cmp	r5, r2
 8009b92:	d9ea      	bls.n	8009b6a <HAL_UART_IRQHandler+0x72>
        huart->RxXferCount = nb_remaining_rx_data;
 8009b94:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009b98:	680a      	ldr	r2, [r1, #0]
 8009b9a:	0692      	lsls	r2, r2, #26
 8009b9c:	f140 812b 	bpl.w	8009df6 <HAL_UART_IRQHandler+0x2fe>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009ba0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009ba4:	1ae9      	subs	r1, r5, r3
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	b289      	uxth	r1, r1
 8009baa:	f7ff ffa3 	bl	8009af4 <HAL_UARTEx_RxEventCallback>
}
 8009bae:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009bb0:	0215      	lsls	r5, r2, #8
 8009bb2:	d502      	bpl.n	8009bba <HAL_UART_IRQHandler+0xc2>
 8009bb4:	0048      	lsls	r0, r1, #1
 8009bb6:	f100 80dc 	bmi.w	8009d72 <HAL_UART_IRQHandler+0x27a>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009bba:	01d3      	lsls	r3, r2, #7
 8009bbc:	d5d5      	bpl.n	8009b6a <HAL_UART_IRQHandler+0x72>
 8009bbe:	2900      	cmp	r1, #0
 8009bc0:	dad3      	bge.n	8009b6a <HAL_UART_IRQHandler+0x72>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009bc2:	4620      	mov	r0, r4
}
 8009bc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009bc8:	f000 bf04 	b.w	800a9d4 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009bcc:	07d0      	lsls	r0, r2, #31
 8009bce:	d509      	bpl.n	8009be4 <HAL_UART_IRQHandler+0xec>
 8009bd0:	05ce      	lsls	r6, r1, #23
 8009bd2:	d507      	bpl.n	8009be4 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009bd4:	2001      	movs	r0, #1
 8009bd6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009bd8:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009bdc:	f040 0001 	orr.w	r0, r0, #1
 8009be0:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009be4:	0790      	lsls	r0, r2, #30
 8009be6:	f140 8090 	bpl.w	8009d0a <HAL_UART_IRQHandler+0x212>
 8009bea:	07ee      	lsls	r6, r5, #31
 8009bec:	d50a      	bpl.n	8009c04 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009bee:	2002      	movs	r0, #2
 8009bf0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009bf2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009bf6:	f040 0004 	orr.w	r0, r0, #4
 8009bfa:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009bfe:	0750      	lsls	r0, r2, #29
 8009c00:	f100 8089 	bmi.w	8009d16 <HAL_UART_IRQHandler+0x21e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009c04:	0716      	lsls	r6, r2, #28
 8009c06:	d50c      	bpl.n	8009c22 <HAL_UART_IRQHandler+0x12a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009c08:	f001 0020 	and.w	r0, r1, #32
 8009c0c:	ea50 000c 	orrs.w	r0, r0, ip
 8009c10:	d007      	beq.n	8009c22 <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c12:	2008      	movs	r0, #8
 8009c14:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009c16:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009c1a:	f040 0008 	orr.w	r0, r0, #8
 8009c1e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009c22:	0510      	lsls	r0, r2, #20
 8009c24:	d50a      	bpl.n	8009c3c <HAL_UART_IRQHandler+0x144>
 8009c26:	014e      	lsls	r6, r1, #5
 8009c28:	d508      	bpl.n	8009c3c <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c2a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009c2e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009c30:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009c34:	f040 0020 	orr.w	r0, r0, #32
 8009c38:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c3c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009c40:	2800      	cmp	r0, #0
 8009c42:	d092      	beq.n	8009b6a <HAL_UART_IRQHandler+0x72>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009c44:	0690      	lsls	r0, r2, #26
 8009c46:	d50a      	bpl.n	8009c5e <HAL_UART_IRQHandler+0x166>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009c48:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009c4c:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 8009c50:	4329      	orrs	r1, r5
 8009c52:	d004      	beq.n	8009c5e <HAL_UART_IRQHandler+0x166>
        if (huart->RxISR != NULL)
 8009c54:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8009c56:	b112      	cbz	r2, 8009c5e <HAL_UART_IRQHandler+0x166>
          huart->RxISR(huart);
 8009c58:	4620      	mov	r0, r4
 8009c5a:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c5c:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8009c5e:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c62:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009c64:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009c68:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8009c6c:	ea52 0501 	orrs.w	r5, r2, r1
 8009c70:	f000 80f2 	beq.w	8009e58 <HAL_UART_IRQHandler+0x360>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c74:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c78:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7c:	e843 2100 	strex	r1, r2, [r3]
 8009c80:	2900      	cmp	r1, #0
 8009c82:	d1f7      	bne.n	8009c74 <HAL_UART_IRQHandler+0x17c>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c84:	483f      	ldr	r0, [pc, #252]	; (8009d84 <HAL_UART_IRQHandler+0x28c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c86:	f103 0208 	add.w	r2, r3, #8
 8009c8a:	e852 2f00 	ldrex	r2, [r2]
 8009c8e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c90:	f103 0508 	add.w	r5, r3, #8
 8009c94:	e845 2100 	strex	r1, r2, [r5]
 8009c98:	2900      	cmp	r1, #0
 8009c9a:	d1f4      	bne.n	8009c86 <HAL_UART_IRQHandler+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c9c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8009c9e:	2a01      	cmp	r2, #1
 8009ca0:	d052      	beq.n	8009d48 <HAL_UART_IRQHandler+0x250>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ca2:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009ca4:	2120      	movs	r1, #32
 8009ca6:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009caa:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cac:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8009cae:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cb0:	064a      	lsls	r2, r1, #25
 8009cb2:	d55a      	bpl.n	8009d6a <HAL_UART_IRQHandler+0x272>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb4:	f103 0208 	add.w	r2, r3, #8
 8009cb8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc0:	f103 0008 	add.w	r0, r3, #8
 8009cc4:	e840 2100 	strex	r1, r2, [r0]
 8009cc8:	2900      	cmp	r1, #0
 8009cca:	d1f3      	bne.n	8009cb4 <HAL_UART_IRQHandler+0x1bc>
          if (huart->hdmarx != NULL)
 8009ccc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	d04b      	beq.n	8009d6a <HAL_UART_IRQHandler+0x272>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009cd2:	4b2d      	ldr	r3, [pc, #180]	; (8009d88 <HAL_UART_IRQHandler+0x290>)
 8009cd4:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009cd6:	f7fd f90b 	bl	8006ef0 <HAL_DMA_Abort_IT>
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	f43f af45 	beq.w	8009b6a <HAL_UART_IRQHandler+0x72>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ce0:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009ce2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009ce4:	e00e      	b.n	8009d04 <HAL_UART_IRQHandler+0x20c>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009ce6:	0696      	lsls	r6, r2, #26
 8009ce8:	f57f af1a 	bpl.w	8009b20 <HAL_UART_IRQHandler+0x28>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009cec:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009cf0:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 8009cf4:	ea5c 0c0e 	orrs.w	ip, ip, lr
 8009cf8:	f43f af12 	beq.w	8009b20 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 8009cfc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	f43f af33 	beq.w	8009b6a <HAL_UART_IRQHandler+0x72>
}
 8009d04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009d08:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d0a:	0756      	lsls	r6, r2, #29
 8009d0c:	f57f af7a 	bpl.w	8009c04 <HAL_UART_IRQHandler+0x10c>
 8009d10:	07e8      	lsls	r0, r5, #31
 8009d12:	f57f af77 	bpl.w	8009c04 <HAL_UART_IRQHandler+0x10c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d16:	2004      	movs	r0, #4
 8009d18:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d1a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009d1e:	f040 0002 	orr.w	r0, r0, #2
 8009d22:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
 8009d26:	e76d      	b.n	8009c04 <HAL_UART_IRQHandler+0x10c>
    if (huart->TxISR != NULL)
 8009d28:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f43f af1d 	beq.w	8009b6a <HAL_UART_IRQHandler+0x72>
      huart->TxISR(huart);
 8009d30:	4620      	mov	r0, r4
}
 8009d32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8009d36:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009d38:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8009d3c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009d3e:	621a      	str	r2, [r3, #32]
}
 8009d40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8009d44:	f000 be44 	b.w	800a9d0 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d48:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d4c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d50:	e843 2100 	strex	r1, r2, [r3]
 8009d54:	2900      	cmp	r1, #0
 8009d56:	d0a4      	beq.n	8009ca2 <HAL_UART_IRQHandler+0x1aa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d58:	e853 2f00 	ldrex	r2, [r3]
 8009d5c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d60:	e843 2100 	strex	r1, r2, [r3]
 8009d64:	2900      	cmp	r1, #0
 8009d66:	d1ef      	bne.n	8009d48 <HAL_UART_IRQHandler+0x250>
 8009d68:	e79b      	b.n	8009ca2 <HAL_UART_IRQHandler+0x1aa>
            HAL_UART_ErrorCallback(huart);
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f7ff fe4c 	bl	8009a08 <HAL_UART_ErrorCallback>
}
 8009d70:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009d72:	4620      	mov	r0, r4
}
 8009d74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009d78:	f000 be2e 	b.w	800a9d8 <HAL_UARTEx_TxFifoEmptyCallback>
 8009d7c:	10000001 	.word	0x10000001
 8009d80:	04000120 	.word	0x04000120
 8009d84:	effffffe 	.word	0xeffffffe
 8009d88:	08009ae1 	.word	0x08009ae1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d8c:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      if ((huart->RxXferCount > 0U)
 8009d90:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d94:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 8009d98:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d9a:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8009d9c:	2a00      	cmp	r2, #0
 8009d9e:	f43f aee4 	beq.w	8009b6a <HAL_UART_IRQHandler+0x72>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009da2:	1a41      	subs	r1, r0, r1
 8009da4:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8009da6:	2900      	cmp	r1, #0
 8009da8:	f43f aedf 	beq.w	8009b6a <HAL_UART_IRQHandler+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dac:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009db0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db4:	e843 2000 	strex	r0, r2, [r3]
 8009db8:	2800      	cmp	r0, #0
 8009dba:	d1f7      	bne.n	8009dac <HAL_UART_IRQHandler+0x2b4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009dbc:	4d29      	ldr	r5, [pc, #164]	; (8009e64 <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dbe:	f103 0208 	add.w	r2, r3, #8
 8009dc2:	e852 2f00 	ldrex	r2, [r2]
 8009dc6:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc8:	f103 0c08 	add.w	ip, r3, #8
 8009dcc:	e84c 2000 	strex	r0, r2, [ip]
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d1f4      	bne.n	8009dbe <HAL_UART_IRQHandler+0x2c6>
        huart->RxState = HAL_UART_STATE_READY;
 8009dd4:	2220      	movs	r2, #32
 8009dd6:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 8009dda:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ddc:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dde:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009de2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de6:	e843 2000 	strex	r0, r2, [r3]
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d1f7      	bne.n	8009dde <HAL_UART_IRQHandler+0x2e6>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009dee:	4620      	mov	r0, r4
 8009df0:	f7ff fe80 	bl	8009af4 <HAL_UARTEx_RxEventCallback>
}
 8009df4:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfe:	e843 2100 	strex	r1, r2, [r3]
 8009e02:	2900      	cmp	r1, #0
 8009e04:	d1f7      	bne.n	8009df6 <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e06:	f103 0208 	add.w	r2, r3, #8
 8009e0a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e0e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e12:	f103 0508 	add.w	r5, r3, #8
 8009e16:	e845 2100 	strex	r1, r2, [r5]
 8009e1a:	2900      	cmp	r1, #0
 8009e1c:	d1f3      	bne.n	8009e06 <HAL_UART_IRQHandler+0x30e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e1e:	f103 0208 	add.w	r2, r3, #8
 8009e22:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2a:	f103 0508 	add.w	r5, r3, #8
 8009e2e:	e845 2100 	strex	r1, r2, [r5]
 8009e32:	2900      	cmp	r1, #0
 8009e34:	d1f3      	bne.n	8009e1e <HAL_UART_IRQHandler+0x326>
          huart->RxState = HAL_UART_STATE_READY;
 8009e36:	2220      	movs	r2, #32
 8009e38:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e3c:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e42:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e46:	e843 2100 	strex	r1, r2, [r3]
 8009e4a:	2900      	cmp	r1, #0
 8009e4c:	d1f7      	bne.n	8009e3e <HAL_UART_IRQHandler+0x346>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e4e:	f7fd f815 	bl	8006e7c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e52:	f8b4 505c 	ldrh.w	r5, [r4, #92]	; 0x5c
 8009e56:	e6a3      	b.n	8009ba0 <HAL_UART_IRQHandler+0xa8>
        HAL_UART_ErrorCallback(huart);
 8009e58:	4620      	mov	r0, r4
 8009e5a:	f7ff fdd5 	bl	8009a08 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e5e:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 8009e62:	bd70      	pop	{r4, r5, r6, pc}
 8009e64:	effffffe 	.word	0xeffffffe

08009e68 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8009e68:	b508      	push	{r3, lr}
 8009e6a:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6c:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e70:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e74:	e843 2100 	strex	r1, r2, [r3]
 8009e78:	2900      	cmp	r1, #0
 8009e7a:	d1f7      	bne.n	8009e6c <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e7c:	f103 0208 	add.w	r2, r3, #8
 8009e80:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e84:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e88:	f103 0c08 	add.w	ip, r3, #8
 8009e8c:	e84c 2100 	strex	r1, r2, [ip]
 8009e90:	2900      	cmp	r1, #0
 8009e92:	d1f3      	bne.n	8009e7c <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e94:	2220      	movs	r2, #32
 8009e96:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e9a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8009e9c:	6701      	str	r1, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e9e:	2a01      	cmp	r2, #1
 8009ea0:	d112      	bne.n	8009ec8 <UART_RxISR_16BIT.part.0+0x60>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ea2:	66c1      	str	r1, [r0, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea4:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ea8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eac:	e843 2100 	strex	r1, r2, [r3]
 8009eb0:	2900      	cmp	r1, #0
 8009eb2:	d1f7      	bne.n	8009ea4 <UART_RxISR_16BIT.part.0+0x3c>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009eb4:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009eb6:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009eba:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ebc:	bf44      	itt	mi
 8009ebe:	2210      	movmi	r2, #16
 8009ec0:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ec2:	f7ff fe17 	bl	8009af4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ec6:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8009ec8:	f7f9 fffc 	bl	8003ec4 <HAL_UART_RxCpltCallback>
}
 8009ecc:	bd08      	pop	{r3, pc}
 8009ece:	bf00      	nop

08009ed0 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ed0:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 8009ed4:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ed8:	2922      	cmp	r1, #34	; 0x22
 8009eda:	d005      	beq.n	8009ee8 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009edc:	6802      	ldr	r2, [r0, #0]
 8009ede:	6993      	ldr	r3, [r2, #24]
 8009ee0:	f043 0308 	orr.w	r3, r3, #8
 8009ee4:	6193      	str	r3, [r2, #24]
 8009ee6:	4770      	bx	lr
{
 8009ee8:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009eea:	6804      	ldr	r4, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 8009eec:	6d81      	ldr	r1, [r0, #88]	; 0x58
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009eee:	6a64      	ldr	r4, [r4, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8009ef0:	4022      	ands	r2, r4
 8009ef2:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8009ef6:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr += 2U;
 8009efa:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8009efc:	3a01      	subs	r2, #1
 8009efe:	b292      	uxth	r2, r2
 8009f00:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8009f04:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	b91b      	cbnz	r3, 8009f14 <UART_RxISR_16BIT+0x44>
  }
}
 8009f0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f10:	f7ff bfaa 	b.w	8009e68 <UART_RxISR_16BIT.part.0>
 8009f14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f18:	4770      	bx	lr
 8009f1a:	bf00      	nop

08009f1c <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f1c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
  uint16_t uhMask = huart->Mask;
 8009f20:	f8b0 1060 	ldrh.w	r1, [r0, #96]	; 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f24:	2a22      	cmp	r2, #34	; 0x22
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f26:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f28:	d004      	beq.n	8009f34 <UART_RxISR_8BIT+0x18>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f2a:	6993      	ldr	r3, [r2, #24]
 8009f2c:	f043 0308 	orr.w	r3, r3, #8
 8009f30:	6193      	str	r3, [r2, #24]
}
 8009f32:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f34:	6a52      	ldr	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f36:	400a      	ands	r2, r1
 8009f38:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8009f3a:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8009f3c:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8009f40:	6d81      	ldr	r1, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8009f42:	3a01      	subs	r2, #1
 8009f44:	b292      	uxth	r2, r2
 8009f46:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8009f4a:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
    huart->pRxBuffPtr++;
 8009f4e:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 8009f50:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 8009f52:	6581      	str	r1, [r0, #88]	; 0x58
    if (huart->RxXferCount == 0U)
 8009f54:	2a00      	cmp	r2, #0
 8009f56:	d1ec      	bne.n	8009f32 <UART_RxISR_8BIT+0x16>
 8009f58:	f7ff bf86 	b.w	8009e68 <UART_RxISR_16BIT.part.0>

08009f5c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009f60:	6802      	ldr	r2, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 8009f62:	f8b0 b060 	ldrh.w	fp, [r0, #96]	; 0x60
{
 8009f66:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009f68:	69d0      	ldr	r0, [r2, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009f6a:	6817      	ldr	r7, [r2, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009f6c:	6896      	ldr	r6, [r2, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f6e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8009f72:	2922      	cmp	r1, #34	; 0x22
 8009f74:	d006      	beq.n	8009f84 <UART_RxISR_8BIT_FIFOEN+0x28>
 8009f76:	4613      	mov	r3, r2
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f78:	6992      	ldr	r2, [r2, #24]
 8009f7a:	f042 0208 	orr.w	r2, r2, #8
 8009f7e:	619a      	str	r2, [r3, #24]
  }
}
 8009f80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f84:	f8b4 3068 	ldrh.w	r3, [r4, #104]	; 0x68
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f000 80b5 	beq.w	800a0f8 <UART_RxISR_8BIT_FIFOEN+0x19c>
 8009f8e:	0685      	lsls	r5, r0, #26
 8009f90:	d57b      	bpl.n	800a08a <UART_RxISR_8BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f92:	f8df a170 	ldr.w	sl, [pc, #368]	; 800a104 <UART_RxISR_8BIT_FIFOEN+0x1a8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f96:	f407 7780 	and.w	r7, r7, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f9a:	f006 0601 	and.w	r6, r6, #1
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f9e:	fa5f fb8b 	uxtb.w	fp, fp
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fa2:	f04f 0800 	mov.w	r8, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009fa6:	f04f 0904 	mov.w	r9, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009faa:	6a52      	ldr	r2, [r2, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009fac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009fae:	ea0b 0202 	and.w	r2, fp, r2
 8009fb2:	701a      	strb	r2, [r3, #0]
      huart->RxXferCount--;
 8009fb4:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009fb8:	6823      	ldr	r3, [r4, #0]
      huart->pRxBuffPtr++;
 8009fba:	6da2      	ldr	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8009fbc:	3901      	subs	r1, #1
 8009fbe:	b289      	uxth	r1, r1
 8009fc0:	f8a4 105e 	strh.w	r1, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009fc4:	69dd      	ldr	r5, [r3, #28]
      huart->pRxBuffPtr++;
 8009fc6:	3201      	adds	r2, #1
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009fc8:	0768      	lsls	r0, r5, #29
      huart->pRxBuffPtr++;
 8009fca:	65a2      	str	r2, [r4, #88]	; 0x58
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009fcc:	d01a      	beq.n	800a004 <UART_RxISR_8BIT_FIFOEN+0xa8>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009fce:	07e9      	lsls	r1, r5, #31
 8009fd0:	d508      	bpl.n	8009fe4 <UART_RxISR_8BIT_FIFOEN+0x88>
 8009fd2:	b13f      	cbz	r7, 8009fe4 <UART_RxISR_8BIT_FIFOEN+0x88>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fd8:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8009fdc:	f042 0201 	orr.w	r2, r2, #1
 8009fe0:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fe4:	07aa      	lsls	r2, r5, #30
 8009fe6:	d515      	bpl.n	800a014 <UART_RxISR_8BIT_FIFOEN+0xb8>
 8009fe8:	b14e      	cbz	r6, 8009ffe <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fea:	2202      	movs	r2, #2
 8009fec:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009fee:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ff2:	0768      	lsls	r0, r5, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ff4:	f042 0204 	orr.w	r2, r2, #4
 8009ff8:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ffc:	d40e      	bmi.n	800a01c <UART_RxISR_8BIT_FIFOEN+0xc0>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ffe:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a002:	b9bb      	cbnz	r3, 800a034 <UART_RxISR_8BIT_FIFOEN+0xd8>
      if (huart->RxXferCount == 0U)
 800a004:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a008:	b29b      	uxth	r3, r3
 800a00a:	b1eb      	cbz	r3, 800a048 <UART_RxISR_8BIT_FIFOEN+0xec>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a00c:	06ab      	lsls	r3, r5, #26
 800a00e:	d53c      	bpl.n	800a08a <UART_RxISR_8BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a010:	6822      	ldr	r2, [r4, #0]
 800a012:	e7ca      	b.n	8009faa <UART_RxISR_8BIT_FIFOEN+0x4e>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a014:	0769      	lsls	r1, r5, #29
 800a016:	d5f2      	bpl.n	8009ffe <UART_RxISR_8BIT_FIFOEN+0xa2>
 800a018:	2e00      	cmp	r6, #0
 800a01a:	d0f0      	beq.n	8009ffe <UART_RxISR_8BIT_FIFOEN+0xa2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a01c:	f8c3 9020 	str.w	r9, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a020:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a024:	f043 0302 	orr.w	r3, r3, #2
 800a028:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a02c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800a030:	2b00      	cmp	r3, #0
 800a032:	d0e7      	beq.n	800a004 <UART_RxISR_8BIT_FIFOEN+0xa8>
          HAL_UART_ErrorCallback(huart);
 800a034:	4620      	mov	r0, r4
 800a036:	f7ff fce7 	bl	8009a08 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a03a:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 800a03e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a042:	b29b      	uxth	r3, r3
 800a044:	2b00      	cmp	r3, #0
 800a046:	d1e1      	bne.n	800a00c <UART_RxISR_8BIT_FIFOEN+0xb0>
 800a048:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a04e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a052:	e843 2100 	strex	r1, r2, [r3]
 800a056:	2900      	cmp	r1, #0
 800a058:	d1f7      	bne.n	800a04a <UART_RxISR_8BIT_FIFOEN+0xee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05a:	f103 0208 	add.w	r2, r3, #8
 800a05e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a062:	ea02 020a 	and.w	r2, r2, sl
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a066:	f103 0008 	add.w	r0, r3, #8
 800a06a:	e840 2100 	strex	r1, r2, [r0]
 800a06e:	2900      	cmp	r1, #0
 800a070:	d1f3      	bne.n	800a05a <UART_RxISR_8BIT_FIFOEN+0xfe>
        huart->RxState = HAL_UART_STATE_READY;
 800a072:	2220      	movs	r2, #32
 800a074:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a078:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800a07a:	6721      	str	r1, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a07c:	2a01      	cmp	r2, #1
 800a07e:	d027      	beq.n	800a0d0 <UART_RxISR_8BIT_FIFOEN+0x174>
          HAL_UART_RxCpltCallback(huart);
 800a080:	4620      	mov	r0, r4
 800a082:	f7f9 ff1f 	bl	8003ec4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a086:	06ab      	lsls	r3, r5, #26
 800a088:	d4c2      	bmi.n	800a010 <UART_RxISR_8BIT_FIFOEN+0xb4>
    rxdatacount = huart->RxXferCount;
 800a08a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a08e:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a090:	2b00      	cmp	r3, #0
 800a092:	f43f af75 	beq.w	8009f80 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a096:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 800a09a:	429a      	cmp	r2, r3
 800a09c:	f67f af70 	bls.w	8009f80 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a0a0:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a2:	f103 0208 	add.w	r2, r3, #8
 800a0a6:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a0aa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ae:	f103 0008 	add.w	r0, r3, #8
 800a0b2:	e840 2100 	strex	r1, r2, [r0]
 800a0b6:	2900      	cmp	r1, #0
 800a0b8:	d1f3      	bne.n	800a0a2 <UART_RxISR_8BIT_FIFOEN+0x146>
      huart->RxISR = UART_RxISR_8BIT;
 800a0ba:	4a11      	ldr	r2, [pc, #68]	; (800a100 <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 800a0bc:	6722      	str	r2, [r4, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0be:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a0c2:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c6:	e843 2100 	strex	r1, r2, [r3]
 800a0ca:	2900      	cmp	r1, #0
 800a0cc:	d1f7      	bne.n	800a0be <UART_RxISR_8BIT_FIFOEN+0x162>
 800a0ce:	e757      	b.n	8009f80 <UART_RxISR_8BIT_FIFOEN+0x24>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0d0:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0d6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0da:	e843 2100 	strex	r1, r2, [r3]
 800a0de:	2900      	cmp	r1, #0
 800a0e0:	d1f7      	bne.n	800a0d2 <UART_RxISR_8BIT_FIFOEN+0x176>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0e2:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0e4:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0e8:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a0ea:	bf44      	itt	mi
 800a0ec:	2210      	movmi	r2, #16
 800a0ee:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0f0:	4620      	mov	r0, r4
 800a0f2:	f7ff fcff 	bl	8009af4 <HAL_UARTEx_RxEventCallback>
 800a0f6:	e789      	b.n	800a00c <UART_RxISR_8BIT_FIFOEN+0xb0>
    rxdatacount = huart->RxXferCount;
 800a0f8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a0fc:	e740      	b.n	8009f80 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a0fe:	bf00      	nop
 800a100:	08009f1d 	.word	0x08009f1d
 800a104:	effffffe 	.word	0xeffffffe

0800a108 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a10c:	6803      	ldr	r3, [r0, #0]
  uint16_t  uhMask = huart->Mask;
 800a10e:	f8b0 a060 	ldrh.w	sl, [r0, #96]	; 0x60
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a112:	69d9      	ldr	r1, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a114:	681e      	ldr	r6, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a116:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a118:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800a11c:	2a22      	cmp	r2, #34	; 0x22
 800a11e:	d005      	beq.n	800a12c <UART_RxISR_16BIT_FIFOEN+0x24>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a120:	699a      	ldr	r2, [r3, #24]
 800a122:	f042 0208 	orr.w	r2, r2, #8
 800a126:	619a      	str	r2, [r3, #24]
  }
}
 800a128:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a12c:	f8b0 2068 	ldrh.w	r2, [r0, #104]	; 0x68
 800a130:	4683      	mov	fp, r0
 800a132:	2a00      	cmp	r2, #0
 800a134:	f000 80b9 	beq.w	800a2aa <UART_RxISR_16BIT_FIFOEN+0x1a2>
 800a138:	068c      	lsls	r4, r1, #26
 800a13a:	d57c      	bpl.n	800a236 <UART_RxISR_16BIT_FIFOEN+0x12e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a13c:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800a2b4 <UART_RxISR_16BIT_FIFOEN+0x1ac>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a140:	f406 7680 	and.w	r6, r6, #256	; 0x100
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a144:	f005 0501 	and.w	r5, r5, #1
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a148:	2700      	movs	r7, #0
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a14a:	f04f 0804 	mov.w	r8, #4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a14e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 800a150:	f8db 1058 	ldr.w	r1, [fp, #88]	; 0x58
 800a154:	ea0a 0202 	and.w	r2, sl, r2
 800a158:	f821 2b02 	strh.w	r2, [r1], #2
      huart->RxXferCount--;
 800a15c:	f8bb 205e 	ldrh.w	r2, [fp, #94]	; 0x5e
      huart->pRxBuffPtr += 2U;
 800a160:	f8cb 1058 	str.w	r1, [fp, #88]	; 0x58
      huart->RxXferCount--;
 800a164:	3a01      	subs	r2, #1
 800a166:	b292      	uxth	r2, r2
 800a168:	f8ab 205e 	strh.w	r2, [fp, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a16c:	69dc      	ldr	r4, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a16e:	0760      	lsls	r0, r4, #29
 800a170:	d01a      	beq.n	800a1a8 <UART_RxISR_16BIT_FIFOEN+0xa0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a172:	07e1      	lsls	r1, r4, #31
 800a174:	d508      	bpl.n	800a188 <UART_RxISR_16BIT_FIFOEN+0x80>
 800a176:	b13e      	cbz	r6, 800a188 <UART_RxISR_16BIT_FIFOEN+0x80>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a178:	2201      	movs	r2, #1
 800a17a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a17c:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
 800a180:	f042 0201 	orr.w	r2, r2, #1
 800a184:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a188:	07a2      	lsls	r2, r4, #30
 800a18a:	d516      	bpl.n	800a1ba <UART_RxISR_16BIT_FIFOEN+0xb2>
 800a18c:	b14d      	cbz	r5, 800a1a2 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a18e:	2202      	movs	r2, #2
 800a190:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a192:	f8db 208c 	ldr.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a196:	0760      	lsls	r0, r4, #29
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a198:	f042 0204 	orr.w	r2, r2, #4
 800a19c:	f8cb 208c 	str.w	r2, [fp, #140]	; 0x8c
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1a0:	d40f      	bmi.n	800a1c2 <UART_RxISR_16BIT_FIFOEN+0xba>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1a2:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a1a6:	b9c3      	cbnz	r3, 800a1da <UART_RxISR_16BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 800a1a8:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	b1f3      	cbz	r3, 800a1ee <UART_RxISR_16BIT_FIFOEN+0xe6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a1b0:	06a3      	lsls	r3, r4, #26
 800a1b2:	d540      	bpl.n	800a236 <UART_RxISR_16BIT_FIFOEN+0x12e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a1b4:	f8db 3000 	ldr.w	r3, [fp]
 800a1b8:	e7c9      	b.n	800a14e <UART_RxISR_16BIT_FIFOEN+0x46>
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1ba:	0761      	lsls	r1, r4, #29
 800a1bc:	d5f1      	bpl.n	800a1a2 <UART_RxISR_16BIT_FIFOEN+0x9a>
 800a1be:	2d00      	cmp	r5, #0
 800a1c0:	d0ef      	beq.n	800a1a2 <UART_RxISR_16BIT_FIFOEN+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a1c2:	f8c3 8020 	str.w	r8, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1c6:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a1ca:	f043 0302 	orr.w	r3, r3, #2
 800a1ce:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1d2:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d0e6      	beq.n	800a1a8 <UART_RxISR_16BIT_FIFOEN+0xa0>
          HAL_UART_ErrorCallback(huart);
 800a1da:	4658      	mov	r0, fp
 800a1dc:	f7ff fc14 	bl	8009a08 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1e0:	f8cb 708c 	str.w	r7, [fp, #140]	; 0x8c
      if (huart->RxXferCount == 0U)
 800a1e4:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a1e8:	b29b      	uxth	r3, r3
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d1e0      	bne.n	800a1b0 <UART_RxISR_16BIT_FIFOEN+0xa8>
 800a1ee:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a1f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fa:	e843 2100 	strex	r1, r2, [r3]
 800a1fe:	2900      	cmp	r1, #0
 800a200:	d1f7      	bne.n	800a1f2 <UART_RxISR_16BIT_FIFOEN+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a202:	f103 0208 	add.w	r2, r3, #8
 800a206:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a20a:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a20e:	f103 0008 	add.w	r0, r3, #8
 800a212:	e840 2100 	strex	r1, r2, [r0]
 800a216:	2900      	cmp	r1, #0
 800a218:	d1f3      	bne.n	800a202 <UART_RxISR_16BIT_FIFOEN+0xfa>
        huart->RxState = HAL_UART_STATE_READY;
 800a21a:	2220      	movs	r2, #32
 800a21c:	f8cb 2088 	str.w	r2, [fp, #136]	; 0x88
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a220:	f8db 206c 	ldr.w	r2, [fp, #108]	; 0x6c
        huart->RxISR = NULL;
 800a224:	f8cb 1070 	str.w	r1, [fp, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a228:	2a01      	cmp	r2, #1
 800a22a:	d029      	beq.n	800a280 <UART_RxISR_16BIT_FIFOEN+0x178>
          HAL_UART_RxCpltCallback(huart);
 800a22c:	4658      	mov	r0, fp
 800a22e:	f7f9 fe49 	bl	8003ec4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a232:	06a3      	lsls	r3, r4, #26
 800a234:	d4be      	bmi.n	800a1b4 <UART_RxISR_16BIT_FIFOEN+0xac>
    rxdatacount = huart->RxXferCount;
 800a236:	f8bb 305e 	ldrh.w	r3, [fp, #94]	; 0x5e
 800a23a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f43f af73 	beq.w	800a128 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a242:	f8bb 2068 	ldrh.w	r2, [fp, #104]	; 0x68
 800a246:	429a      	cmp	r2, r3
 800a248:	f67f af6e 	bls.w	800a128 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a24c:	f8db 3000 	ldr.w	r3, [fp]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a250:	f103 0208 	add.w	r2, r3, #8
 800a254:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a258:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25c:	f103 0008 	add.w	r0, r3, #8
 800a260:	e840 2100 	strex	r1, r2, [r0]
 800a264:	2900      	cmp	r1, #0
 800a266:	d1f3      	bne.n	800a250 <UART_RxISR_16BIT_FIFOEN+0x148>
      huart->RxISR = UART_RxISR_16BIT;
 800a268:	4a11      	ldr	r2, [pc, #68]	; (800a2b0 <UART_RxISR_16BIT_FIFOEN+0x1a8>)
 800a26a:	f8cb 2070 	str.w	r2, [fp, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a272:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a276:	e843 2100 	strex	r1, r2, [r3]
 800a27a:	2900      	cmp	r1, #0
 800a27c:	d1f7      	bne.n	800a26e <UART_RxISR_16BIT_FIFOEN+0x166>
 800a27e:	e753      	b.n	800a128 <UART_RxISR_16BIT_FIFOEN+0x20>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a280:	f8cb 106c 	str.w	r1, [fp, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a284:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a288:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a28c:	e843 2100 	strex	r1, r2, [r3]
 800a290:	2900      	cmp	r1, #0
 800a292:	d1f7      	bne.n	800a284 <UART_RxISR_16BIT_FIFOEN+0x17c>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a294:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a296:	f8bb 105c 	ldrh.w	r1, [fp, #92]	; 0x5c
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a29a:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a29c:	bf44      	itt	mi
 800a29e:	2210      	movmi	r2, #16
 800a2a0:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a2a2:	4658      	mov	r0, fp
 800a2a4:	f7ff fc26 	bl	8009af4 <HAL_UARTEx_RxEventCallback>
 800a2a8:	e782      	b.n	800a1b0 <UART_RxISR_16BIT_FIFOEN+0xa8>
    rxdatacount = huart->RxXferCount;
 800a2aa:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a2ae:	e73b      	b.n	800a128 <UART_RxISR_16BIT_FIFOEN+0x20>
 800a2b0:	08009ed1 	.word	0x08009ed1
 800a2b4:	effffffe 	.word	0xeffffffe

0800a2b8 <UART_SetConfig>:
{
 800a2b8:	b538      	push	{r3, r4, r5, lr}
 800a2ba:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800a2bc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a2be:	6882      	ldr	r2, [r0, #8]
 800a2c0:	6900      	ldr	r0, [r0, #16]
 800a2c2:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a2c4:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a2c6:	4302      	orrs	r2, r0
 800a2c8:	430a      	orrs	r2, r1
 800a2ca:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a2cc:	49b2      	ldr	r1, [pc, #712]	; (800a598 <UART_SetConfig+0x2e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a2ce:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a2d0:	4029      	ands	r1, r5
 800a2d2:	430a      	orrs	r2, r1
 800a2d4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a2d6:	685a      	ldr	r2, [r3, #4]
 800a2d8:	68e1      	ldr	r1, [r4, #12]
 800a2da:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a2de:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a2e0:	49ae      	ldr	r1, [pc, #696]	; (800a59c <UART_SetConfig+0x2e4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a2e2:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a2e4:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a2e6:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a2e8:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a2ea:	f000 8081 	beq.w	800a3f0 <UART_SetConfig+0x138>
    tmpreg |= huart->Init.OneBitSampling;
 800a2ee:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a2f0:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800a2f4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800a2f8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a2fa:	430a      	orrs	r2, r1
 800a2fc:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a2fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a300:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a302:	f022 020f 	bic.w	r2, r2, #15
 800a306:	430a      	orrs	r2, r1
 800a308:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a30a:	4aa5      	ldr	r2, [pc, #660]	; (800a5a0 <UART_SetConfig+0x2e8>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d027      	beq.n	800a360 <UART_SetConfig+0xa8>
 800a310:	4aa4      	ldr	r2, [pc, #656]	; (800a5a4 <UART_SetConfig+0x2ec>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d04b      	beq.n	800a3ae <UART_SetConfig+0xf6>
 800a316:	4aa4      	ldr	r2, [pc, #656]	; (800a5a8 <UART_SetConfig+0x2f0>)
 800a318:	4293      	cmp	r3, r2
 800a31a:	f000 8111 	beq.w	800a540 <UART_SetConfig+0x288>
 800a31e:	4aa3      	ldr	r2, [pc, #652]	; (800a5ac <UART_SetConfig+0x2f4>)
 800a320:	4293      	cmp	r3, r2
 800a322:	f000 80b9 	beq.w	800a498 <UART_SetConfig+0x1e0>
 800a326:	4aa2      	ldr	r2, [pc, #648]	; (800a5b0 <UART_SetConfig+0x2f8>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d111      	bne.n	800a350 <UART_SetConfig+0x98>
 800a32c:	4ba1      	ldr	r3, [pc, #644]	; (800a5b4 <UART_SetConfig+0x2fc>)
 800a32e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a33a:	f000 8126 	beq.w	800a58a <UART_SetConfig+0x2d2>
 800a33e:	f200 80d5 	bhi.w	800a4ec <UART_SetConfig+0x234>
 800a342:	2b00      	cmp	r3, #0
 800a344:	f000 80d9 	beq.w	800a4fa <UART_SetConfig+0x242>
 800a348:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a34c:	f000 80b0 	beq.w	800a4b0 <UART_SetConfig+0x1f8>
        ret = HAL_ERROR;
 800a350:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800a352:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800a354:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800a358:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800a35c:	66a2      	str	r2, [r4, #104]	; 0x68
}
 800a35e:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a360:	4b94      	ldr	r3, [pc, #592]	; (800a5b4 <UART_SetConfig+0x2fc>)
 800a362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a366:	f003 0303 	and.w	r3, r3, #3
 800a36a:	3b01      	subs	r3, #1
 800a36c:	2b02      	cmp	r3, #2
 800a36e:	f240 808d 	bls.w	800a48c <UART_SetConfig+0x1d4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a372:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a376:	f000 8103 	beq.w	800a580 <UART_SetConfig+0x2c8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a37a:	f7fd ff71 	bl	8008260 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800a37e:	2800      	cmp	r0, #0
 800a380:	f000 80dc 	beq.w	800a53c <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a384:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a386:	6862      	ldr	r2, [r4, #4]
 800a388:	4b8b      	ldr	r3, [pc, #556]	; (800a5b8 <UART_SetConfig+0x300>)
 800a38a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800a38e:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a392:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a396:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800a39a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a39e:	f1a3 0210 	sub.w	r2, r3, #16
 800a3a2:	428a      	cmp	r2, r1
 800a3a4:	d8d4      	bhi.n	800a350 <UART_SetConfig+0x98>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3a6:	6822      	ldr	r2, [r4, #0]
 800a3a8:	2000      	movs	r0, #0
 800a3aa:	60d3      	str	r3, [r2, #12]
 800a3ac:	e7d1      	b.n	800a352 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a3ae:	4b81      	ldr	r3, [pc, #516]	; (800a5b4 <UART_SetConfig+0x2fc>)
 800a3b0:	4a82      	ldr	r2, [pc, #520]	; (800a5bc <UART_SetConfig+0x304>)
 800a3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3b6:	f003 030c 	and.w	r3, r3, #12
 800a3ba:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a3bc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a3c0:	d07c      	beq.n	800a4bc <UART_SetConfig+0x204>
    switch (clocksource)
 800a3c2:	2b08      	cmp	r3, #8
 800a3c4:	d8c4      	bhi.n	800a350 <UART_SetConfig+0x98>
 800a3c6:	a201      	add	r2, pc, #4	; (adr r2, 800a3cc <UART_SetConfig+0x114>)
 800a3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3cc:	0800a4f5 	.word	0x0800a4f5
 800a3d0:	0800a37b 	.word	0x0800a37b
 800a3d4:	0800a577 	.word	0x0800a577
 800a3d8:	0800a351 	.word	0x0800a351
 800a3dc:	0800a4b7 	.word	0x0800a4b7
 800a3e0:	0800a351 	.word	0x0800a351
 800a3e4:	0800a351 	.word	0x0800a351
 800a3e8:	0800a351 	.word	0x0800a351
 800a3ec:	0800a567 	.word	0x0800a567
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a3f0:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800a3f4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800a3f8:	4311      	orrs	r1, r2
 800a3fa:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a3fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a400:	486c      	ldr	r0, [pc, #432]	; (800a5b4 <UART_SetConfig+0x2fc>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a402:	f022 020f 	bic.w	r2, r2, #15
 800a406:	430a      	orrs	r2, r1
 800a408:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a40a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800a40e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a412:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a416:	f000 80ac 	beq.w	800a572 <UART_SetConfig+0x2ba>
 800a41a:	d80b      	bhi.n	800a434 <UART_SetConfig+0x17c>
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d038      	beq.n	800a492 <UART_SetConfig+0x1da>
 800a420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a424:	d194      	bne.n	800a350 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetSysClockFreq();
 800a426:	f7fd fdcd 	bl	8007fc4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800a42a:	2800      	cmp	r0, #0
 800a42c:	f000 8086 	beq.w	800a53c <UART_SetConfig+0x284>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a430:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a432:	e004      	b.n	800a43e <UART_SetConfig+0x186>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a434:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a438:	d18a      	bne.n	800a350 <UART_SetConfig+0x98>
        pclk = (uint32_t) LSE_VALUE;
 800a43a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a43e:	4b5e      	ldr	r3, [pc, #376]	; (800a5b8 <UART_SetConfig+0x300>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a440:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a442:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 800a446:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a44a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800a44e:	4299      	cmp	r1, r3
 800a450:	f63f af7e 	bhi.w	800a350 <UART_SetConfig+0x98>
 800a454:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800a458:	f63f af7a 	bhi.w	800a350 <UART_SetConfig+0x98>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a45c:	2300      	movs	r3, #0
 800a45e:	4619      	mov	r1, r3
 800a460:	f7f6 fc3a 	bl	8000cd8 <__aeabi_uldivmod>
 800a464:	086a      	lsrs	r2, r5, #1
 800a466:	0203      	lsls	r3, r0, #8
 800a468:	0209      	lsls	r1, r1, #8
 800a46a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800a46e:	1898      	adds	r0, r3, r2
 800a470:	f141 0100 	adc.w	r1, r1, #0
 800a474:	462a      	mov	r2, r5
 800a476:	2300      	movs	r3, #0
 800a478:	f7f6 fc2e 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a47c:	4a50      	ldr	r2, [pc, #320]	; (800a5c0 <UART_SetConfig+0x308>)
 800a47e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800a482:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a484:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a486:	f63f af63 	bhi.w	800a350 <UART_SetConfig+0x98>
 800a48a:	e78c      	b.n	800a3a6 <UART_SetConfig+0xee>
 800a48c:	4a4d      	ldr	r2, [pc, #308]	; (800a5c4 <UART_SetConfig+0x30c>)
 800a48e:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800a490:	e794      	b.n	800a3bc <UART_SetConfig+0x104>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a492:	f7fd fed3 	bl	800823c <HAL_RCC_GetPCLK1Freq>
        break;
 800a496:	e7c8      	b.n	800a42a <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a498:	4b46      	ldr	r3, [pc, #280]	; (800a5b4 <UART_SetConfig+0x2fc>)
 800a49a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a49e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a4a2:	2b80      	cmp	r3, #128	; 0x80
 800a4a4:	d071      	beq.n	800a58a <UART_SetConfig+0x2d2>
 800a4a6:	d861      	bhi.n	800a56c <UART_SetConfig+0x2b4>
 800a4a8:	b33b      	cbz	r3, 800a4fa <UART_SetConfig+0x242>
 800a4aa:	2b40      	cmp	r3, #64	; 0x40
 800a4ac:	f47f af50 	bne.w	800a350 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4b0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a4b4:	d061      	beq.n	800a57a <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 800a4b6:	f7fd fd85 	bl	8007fc4 <HAL_RCC_GetSysClockFreq>
        break;
 800a4ba:	e760      	b.n	800a37e <UART_SetConfig+0xc6>
    switch (clocksource)
 800a4bc:	2b08      	cmp	r3, #8
 800a4be:	f63f af47 	bhi.w	800a350 <UART_SetConfig+0x98>
 800a4c2:	a201      	add	r2, pc, #4	; (adr r2, 800a4c8 <UART_SetConfig+0x210>)
 800a4c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c8:	0800a501 	.word	0x0800a501
 800a4cc:	0800a581 	.word	0x0800a581
 800a4d0:	0800a587 	.word	0x0800a587
 800a4d4:	0800a351 	.word	0x0800a351
 800a4d8:	0800a57b 	.word	0x0800a57b
 800a4dc:	0800a351 	.word	0x0800a351
 800a4e0:	0800a351 	.word	0x0800a351
 800a4e4:	0800a351 	.word	0x0800a351
 800a4e8:	0800a509 	.word	0x0800a509
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a4f0:	d036      	beq.n	800a560 <UART_SetConfig+0x2a8>
 800a4f2:	e72d      	b.n	800a350 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4f4:	f7fd fea2 	bl	800823c <HAL_RCC_GetPCLK1Freq>
        break;
 800a4f8:	e741      	b.n	800a37e <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4fa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a4fe:	d1f9      	bne.n	800a4f4 <UART_SetConfig+0x23c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a500:	f7fd fe9c 	bl	800823c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800a504:	b1d0      	cbz	r0, 800a53c <UART_SetConfig+0x284>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a506:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a508:	6862      	ldr	r2, [r4, #4]
 800a50a:	4b2b      	ldr	r3, [pc, #172]	; (800a5b8 <UART_SetConfig+0x300>)
 800a50c:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800a510:	fbb0 f0f1 	udiv	r0, r0, r1
 800a514:	0853      	lsrs	r3, r2, #1
 800a516:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a51a:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a51e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a522:	f1a3 0210 	sub.w	r2, r3, #16
 800a526:	428a      	cmp	r2, r1
 800a528:	f63f af12 	bhi.w	800a350 <UART_SetConfig+0x98>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a52c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800a530:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a532:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a534:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800a538:	4313      	orrs	r3, r2
 800a53a:	60cb      	str	r3, [r1, #12]
 800a53c:	2000      	movs	r0, #0
 800a53e:	e708      	b.n	800a352 <UART_SetConfig+0x9a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a540:	4b1c      	ldr	r3, [pc, #112]	; (800a5b4 <UART_SetConfig+0x2fc>)
 800a542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a546:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a54a:	2b20      	cmp	r3, #32
 800a54c:	d01d      	beq.n	800a58a <UART_SetConfig+0x2d2>
 800a54e:	d804      	bhi.n	800a55a <UART_SetConfig+0x2a2>
 800a550:	2b00      	cmp	r3, #0
 800a552:	d0d2      	beq.n	800a4fa <UART_SetConfig+0x242>
 800a554:	2b10      	cmp	r3, #16
 800a556:	d0ab      	beq.n	800a4b0 <UART_SetConfig+0x1f8>
 800a558:	e6fa      	b.n	800a350 <UART_SetConfig+0x98>
 800a55a:	2b30      	cmp	r3, #48	; 0x30
 800a55c:	f47f aef8 	bne.w	800a350 <UART_SetConfig+0x98>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a560:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a564:	d0d0      	beq.n	800a508 <UART_SetConfig+0x250>
    switch (clocksource)
 800a566:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a56a:	e70c      	b.n	800a386 <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a56c:	2bc0      	cmp	r3, #192	; 0xc0
 800a56e:	d0f7      	beq.n	800a560 <UART_SetConfig+0x2a8>
 800a570:	e6ee      	b.n	800a350 <UART_SetConfig+0x98>
 800a572:	4815      	ldr	r0, [pc, #84]	; (800a5c8 <UART_SetConfig+0x310>)
 800a574:	e763      	b.n	800a43e <UART_SetConfig+0x186>
        pclk = (uint32_t) HSI_VALUE;
 800a576:	4814      	ldr	r0, [pc, #80]	; (800a5c8 <UART_SetConfig+0x310>)
 800a578:	e705      	b.n	800a386 <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 800a57a:	f7fd fd23 	bl	8007fc4 <HAL_RCC_GetSysClockFreq>
        break;
 800a57e:	e7c1      	b.n	800a504 <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a580:	f7fd fe6e 	bl	8008260 <HAL_RCC_GetPCLK2Freq>
        break;
 800a584:	e7be      	b.n	800a504 <UART_SetConfig+0x24c>
        pclk = (uint32_t) HSI_VALUE;
 800a586:	4810      	ldr	r0, [pc, #64]	; (800a5c8 <UART_SetConfig+0x310>)
 800a588:	e7be      	b.n	800a508 <UART_SetConfig+0x250>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a58a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 800a58e:	480e      	ldr	r0, [pc, #56]	; (800a5c8 <UART_SetConfig+0x310>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a590:	f47f aef9 	bne.w	800a386 <UART_SetConfig+0xce>
 800a594:	e7b8      	b.n	800a508 <UART_SetConfig+0x250>
 800a596:	bf00      	nop
 800a598:	cfff69f3 	.word	0xcfff69f3
 800a59c:	40008000 	.word	0x40008000
 800a5a0:	40013800 	.word	0x40013800
 800a5a4:	40004400 	.word	0x40004400
 800a5a8:	40004800 	.word	0x40004800
 800a5ac:	40004c00 	.word	0x40004c00
 800a5b0:	40005000 	.word	0x40005000
 800a5b4:	40021000 	.word	0x40021000
 800a5b8:	0800f40c 	.word	0x0800f40c
 800a5bc:	0800f3fc 	.word	0x0800f3fc
 800a5c0:	000ffcff 	.word	0x000ffcff
 800a5c4:	0800f3f8 	.word	0x0800f3f8
 800a5c8:	00f42400 	.word	0x00f42400

0800a5cc <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a5cc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a5ce:	07da      	lsls	r2, r3, #31
{
 800a5d0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a5d2:	d506      	bpl.n	800a5e2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a5d4:	6801      	ldr	r1, [r0, #0]
 800a5d6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800a5d8:	684a      	ldr	r2, [r1, #4]
 800a5da:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a5de:	4322      	orrs	r2, r4
 800a5e0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a5e2:	079c      	lsls	r4, r3, #30
 800a5e4:	d506      	bpl.n	800a5f4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a5e6:	6801      	ldr	r1, [r0, #0]
 800a5e8:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800a5ea:	684a      	ldr	r2, [r1, #4]
 800a5ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a5f0:	4322      	orrs	r2, r4
 800a5f2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a5f4:	0759      	lsls	r1, r3, #29
 800a5f6:	d506      	bpl.n	800a606 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a5f8:	6801      	ldr	r1, [r0, #0]
 800a5fa:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a5fc:	684a      	ldr	r2, [r1, #4]
 800a5fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a602:	4322      	orrs	r2, r4
 800a604:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a606:	071a      	lsls	r2, r3, #28
 800a608:	d506      	bpl.n	800a618 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a60a:	6801      	ldr	r1, [r0, #0]
 800a60c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800a60e:	684a      	ldr	r2, [r1, #4]
 800a610:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a614:	4322      	orrs	r2, r4
 800a616:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a618:	06dc      	lsls	r4, r3, #27
 800a61a:	d506      	bpl.n	800a62a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a61c:	6801      	ldr	r1, [r0, #0]
 800a61e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800a620:	688a      	ldr	r2, [r1, #8]
 800a622:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a626:	4322      	orrs	r2, r4
 800a628:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a62a:	0699      	lsls	r1, r3, #26
 800a62c:	d506      	bpl.n	800a63c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a62e:	6801      	ldr	r1, [r0, #0]
 800a630:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800a632:	688a      	ldr	r2, [r1, #8]
 800a634:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a638:	4322      	orrs	r2, r4
 800a63a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a63c:	065a      	lsls	r2, r3, #25
 800a63e:	d509      	bpl.n	800a654 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a640:	6801      	ldr	r1, [r0, #0]
 800a642:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800a644:	684a      	ldr	r2, [r1, #4]
 800a646:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800a64a:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a64c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a650:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a652:	d00b      	beq.n	800a66c <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a654:	061b      	lsls	r3, r3, #24
 800a656:	d506      	bpl.n	800a666 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a658:	6802      	ldr	r2, [r0, #0]
 800a65a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800a65c:	6853      	ldr	r3, [r2, #4]
 800a65e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a662:	430b      	orrs	r3, r1
 800a664:	6053      	str	r3, [r2, #4]
}
 800a666:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a66a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a66c:	684a      	ldr	r2, [r1, #4]
 800a66e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800a670:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800a674:	4322      	orrs	r2, r4
 800a676:	604a      	str	r2, [r1, #4]
 800a678:	e7ec      	b.n	800a654 <UART_AdvFeatureConfig+0x88>
 800a67a:	bf00      	nop

0800a67c <UART_WaitOnFlagUntilTimeout>:
{
 800a67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a680:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a684:	6804      	ldr	r4, [r0, #0]
{
 800a686:	4607      	mov	r7, r0
 800a688:	460e      	mov	r6, r1
 800a68a:	4615      	mov	r5, r2
 800a68c:	4699      	mov	r9, r3
 800a68e:	f1b8 3fff 	cmp.w	r8, #4294967295
 800a692:	d10a      	bne.n	800a6aa <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a694:	69e3      	ldr	r3, [r4, #28]
 800a696:	ea36 0303 	bics.w	r3, r6, r3
 800a69a:	bf0c      	ite	eq
 800a69c:	2301      	moveq	r3, #1
 800a69e:	2300      	movne	r3, #0
 800a6a0:	429d      	cmp	r5, r3
 800a6a2:	d0f7      	beq.n	800a694 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800a6a4:	2000      	movs	r0, #0
}
 800a6a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6aa:	69e2      	ldr	r2, [r4, #28]
 800a6ac:	ea36 0202 	bics.w	r2, r6, r2
 800a6b0:	bf0c      	ite	eq
 800a6b2:	2301      	moveq	r3, #1
 800a6b4:	2300      	movne	r3, #0
 800a6b6:	42ab      	cmp	r3, r5
 800a6b8:	d1f4      	bne.n	800a6a4 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6ba:	f7f8 f809 	bl	80026d0 <HAL_GetTick>
 800a6be:	eba0 0009 	sub.w	r0, r0, r9
 800a6c2:	4540      	cmp	r0, r8
 800a6c4:	d833      	bhi.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6c6:	f1b8 0f00 	cmp.w	r8, #0
 800a6ca:	d030      	beq.n	800a72e <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6cc:	683c      	ldr	r4, [r7, #0]
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	0758      	lsls	r0, r3, #29
 800a6d2:	4622      	mov	r2, r4
 800a6d4:	d5db      	bpl.n	800a68e <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6d6:	69e3      	ldr	r3, [r4, #28]
 800a6d8:	0519      	lsls	r1, r3, #20
 800a6da:	d5d8      	bpl.n	800a68e <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a6e0:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e2:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a6e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ea:	e844 3100 	strex	r1, r3, [r4]
 800a6ee:	b139      	cbz	r1, 800a700 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f0:	e852 3f00 	ldrex	r3, [r2]
 800a6f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f8:	e842 3100 	strex	r1, r3, [r2]
 800a6fc:	2900      	cmp	r1, #0
 800a6fe:	d1f7      	bne.n	800a6f0 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a700:	f102 0308 	add.w	r3, r2, #8
 800a704:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a708:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70c:	f102 0008 	add.w	r0, r2, #8
 800a710:	e840 3100 	strex	r1, r3, [r0]
 800a714:	2900      	cmp	r1, #0
 800a716:	d1f3      	bne.n	800a700 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800a718:	2320      	movs	r3, #32
 800a71a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800a71e:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a722:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 800a726:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a728:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800a72c:	e7bb      	b.n	800a6a6 <UART_WaitOnFlagUntilTimeout+0x2a>
 800a72e:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a730:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a734:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a738:	e842 3100 	strex	r1, r3, [r2]
 800a73c:	2900      	cmp	r1, #0
 800a73e:	d1f7      	bne.n	800a730 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a740:	f102 0308 	add.w	r3, r2, #8
 800a744:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a748:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74c:	f102 0008 	add.w	r0, r2, #8
 800a750:	e840 3100 	strex	r1, r3, [r0]
 800a754:	2900      	cmp	r1, #0
 800a756:	d1f3      	bne.n	800a740 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800a758:	2320      	movs	r3, #32
 800a75a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800a75e:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a762:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800a766:	2003      	movs	r0, #3
 800a768:	e79d      	b.n	800a6a6 <UART_WaitOnFlagUntilTimeout+0x2a>
 800a76a:	bf00      	nop

0800a76c <HAL_UART_Transmit>:
{
 800a76c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a770:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 800a772:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 800a776:	2820      	cmp	r0, #32
{
 800a778:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800a77a:	f040 8090 	bne.w	800a89e <HAL_UART_Transmit+0x132>
    if ((pData == NULL) || (Size == 0U))
 800a77e:	4689      	mov	r9, r1
 800a780:	2900      	cmp	r1, #0
 800a782:	d048      	beq.n	800a816 <HAL_UART_Transmit+0xaa>
 800a784:	4614      	mov	r4, r2
 800a786:	2a00      	cmp	r2, #0
 800a788:	d045      	beq.n	800a816 <HAL_UART_Transmit+0xaa>
 800a78a:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 800a78c:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 800a790:	2b01      	cmp	r3, #1
 800a792:	f000 8084 	beq.w	800a89e <HAL_UART_Transmit+0x132>
 800a796:	2301      	movs	r3, #1
 800a798:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a79c:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a7a0:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7a2:	f8c5 808c 	str.w	r8, [r5, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a7a6:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    tickstart = HAL_GetTick();
 800a7aa:	f7f7 ff91 	bl	80026d0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a7ae:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 800a7b0:	f8a5 4054 	strh.w	r4, [r5, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a7b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 800a7b8:	f8a5 4056 	strh.w	r4, [r5, #86]	; 0x56
    tickstart = HAL_GetTick();
 800a7bc:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a7be:	d072      	beq.n	800a8a6 <HAL_UART_Transmit+0x13a>
    while (huart->TxXferCount > 0U)
 800a7c0:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
    __HAL_UNLOCK(huart);
 800a7c4:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800a7c6:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800a7c8:	f885 2080 	strb.w	r2, [r5, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 800a7cc:	b1b3      	cbz	r3, 800a7fc <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7ce:	682c      	ldr	r4, [r5, #0]
 800a7d0:	1c71      	adds	r1, r6, #1
 800a7d2:	d124      	bne.n	800a81e <HAL_UART_Transmit+0xb2>
 800a7d4:	69e2      	ldr	r2, [r4, #28]
 800a7d6:	0612      	lsls	r2, r2, #24
 800a7d8:	d5fc      	bpl.n	800a7d4 <HAL_UART_Transmit+0x68>
      if (pdata8bits == NULL)
 800a7da:	f1b9 0f00 	cmp.w	r9, #0
 800a7de:	d059      	beq.n	800a894 <HAL_UART_Transmit+0x128>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a7e0:	f819 3b01 	ldrb.w	r3, [r9], #1
 800a7e4:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 800a7e6:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	f8a5 3056 	strh.w	r3, [r5, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800a7f2:	f8b5 3056 	ldrh.w	r3, [r5, #86]	; 0x56
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d1e9      	bne.n	800a7d0 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a7fc:	9600      	str	r6, [sp, #0]
 800a7fe:	463b      	mov	r3, r7
 800a800:	2200      	movs	r2, #0
 800a802:	2140      	movs	r1, #64	; 0x40
 800a804:	4628      	mov	r0, r5
 800a806:	f7ff ff39 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d171      	bne.n	800a8f2 <HAL_UART_Transmit+0x186>
    huart->gState = HAL_UART_STATE_READY;
 800a80e:	2320      	movs	r3, #32
 800a810:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    return HAL_OK;
 800a814:	e000      	b.n	800a818 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 800a816:	2001      	movs	r0, #1
}
 800a818:	b003      	add	sp, #12
 800a81a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a81e:	69e3      	ldr	r3, [r4, #28]
 800a820:	061b      	lsls	r3, r3, #24
 800a822:	d4da      	bmi.n	800a7da <HAL_UART_Transmit+0x6e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a824:	f7f7 ff54 	bl	80026d0 <HAL_GetTick>
 800a828:	1bc0      	subs	r0, r0, r7
 800a82a:	4286      	cmp	r6, r0
 800a82c:	d341      	bcc.n	800a8b2 <HAL_UART_Transmit+0x146>
 800a82e:	2e00      	cmp	r6, #0
 800a830:	d03f      	beq.n	800a8b2 <HAL_UART_Transmit+0x146>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a832:	682c      	ldr	r4, [r5, #0]
 800a834:	6822      	ldr	r2, [r4, #0]
 800a836:	0752      	lsls	r2, r2, #29
 800a838:	4623      	mov	r3, r4
 800a83a:	d5c9      	bpl.n	800a7d0 <HAL_UART_Transmit+0x64>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a83c:	69e2      	ldr	r2, [r4, #28]
 800a83e:	0510      	lsls	r0, r2, #20
 800a840:	d5c6      	bpl.n	800a7d0 <HAL_UART_Transmit+0x64>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a842:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a846:	6222      	str	r2, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a848:	e854 2f00 	ldrex	r2, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a84c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a850:	e844 2100 	strex	r1, r2, [r4]
 800a854:	b139      	cbz	r1, 800a866 <HAL_UART_Transmit+0xfa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a856:	e853 2f00 	ldrex	r2, [r3]
 800a85a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a85e:	e843 2100 	strex	r1, r2, [r3]
 800a862:	2900      	cmp	r1, #0
 800a864:	d1f7      	bne.n	800a856 <HAL_UART_Transmit+0xea>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a866:	f103 0208 	add.w	r2, r3, #8
 800a86a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a86e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a872:	f103 0008 	add.w	r0, r3, #8
 800a876:	e840 2100 	strex	r1, r2, [r0]
 800a87a:	2900      	cmp	r1, #0
 800a87c:	d1f3      	bne.n	800a866 <HAL_UART_Transmit+0xfa>
          huart->gState = HAL_UART_STATE_READY;
 800a87e:	2320      	movs	r3, #32
 800a880:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800a884:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a888:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        return HAL_TIMEOUT;
 800a88c:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a88e:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          return HAL_TIMEOUT;
 800a892:	e7c1      	b.n	800a818 <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a894:	f838 3b02 	ldrh.w	r3, [r8], #2
 800a898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a89c:	e7a2      	b.n	800a7e4 <HAL_UART_Transmit+0x78>
    return HAL_BUSY;
 800a89e:	2002      	movs	r0, #2
}
 800a8a0:	b003      	add	sp, #12
 800a8a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8a6:	692b      	ldr	r3, [r5, #16]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d189      	bne.n	800a7c0 <HAL_UART_Transmit+0x54>
 800a8ac:	46c8      	mov	r8, r9
      pdata8bits  = NULL;
 800a8ae:	4699      	mov	r9, r3
 800a8b0:	e786      	b.n	800a7c0 <HAL_UART_Transmit+0x54>
 800a8b2:	682b      	ldr	r3, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a8b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8bc:	e843 2100 	strex	r1, r2, [r3]
 800a8c0:	2900      	cmp	r1, #0
 800a8c2:	d1f7      	bne.n	800a8b4 <HAL_UART_Transmit+0x148>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c4:	f103 0208 	add.w	r2, r3, #8
 800a8c8:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8cc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d0:	f103 0008 	add.w	r0, r3, #8
 800a8d4:	e840 2100 	strex	r1, r2, [r0]
 800a8d8:	2900      	cmp	r1, #0
 800a8da:	d1f3      	bne.n	800a8c4 <HAL_UART_Transmit+0x158>
        huart->gState = HAL_UART_STATE_READY;
 800a8dc:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800a8de:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 800a8e0:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800a8e4:	f885 1080 	strb.w	r1, [r5, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a8e8:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
}
 800a8ec:	b003      	add	sp, #12
 800a8ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 800a8f2:	2003      	movs	r0, #3
 800a8f4:	e790      	b.n	800a818 <HAL_UART_Transmit+0xac>
 800a8f6:	bf00      	nop

0800a8f8 <HAL_UART_Init>:
  if (huart == NULL)
 800a8f8:	2800      	cmp	r0, #0
 800a8fa:	d066      	beq.n	800a9ca <HAL_UART_Init+0xd2>
{
 800a8fc:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800a8fe:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800a902:	b082      	sub	sp, #8
 800a904:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800a906:	2b00      	cmp	r3, #0
 800a908:	d04c      	beq.n	800a9a4 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800a90a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a90c:	2324      	movs	r3, #36	; 0x24
 800a90e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800a912:	6813      	ldr	r3, [r2, #0]
 800a914:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a918:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800a91a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a91c:	f7ff fccc 	bl	800a2b8 <UART_SetConfig>
 800a920:	2801      	cmp	r0, #1
 800a922:	d03c      	beq.n	800a99e <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a924:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a926:	2b00      	cmp	r3, #0
 800a928:	d135      	bne.n	800a996 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a92a:	6823      	ldr	r3, [r4, #0]
 800a92c:	6859      	ldr	r1, [r3, #4]
 800a92e:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800a932:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a934:	6899      	ldr	r1, [r3, #8]
 800a936:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800a93a:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800a93c:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a93e:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 800a940:	f041 0101 	orr.w	r1, r1, #1
 800a944:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a946:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800a94a:	f7f7 fec1 	bl	80026d0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	681a      	ldr	r2, [r3, #0]
 800a952:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800a954:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a956:	d40e      	bmi.n	800a976 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	075b      	lsls	r3, r3, #29
 800a95c:	d427      	bmi.n	800a9ae <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a95e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800a960:	2220      	movs	r2, #32
 800a962:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a966:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a96a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 800a96e:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a970:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800a972:	b002      	add	sp, #8
 800a974:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a976:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a97a:	9300      	str	r3, [sp, #0]
 800a97c:	462a      	mov	r2, r5
 800a97e:	4603      	mov	r3, r0
 800a980:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a984:	4620      	mov	r0, r4
 800a986:	f7ff fe79 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a98a:	b9e0      	cbnz	r0, 800a9c6 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a98c:	6823      	ldr	r3, [r4, #0]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	075b      	lsls	r3, r3, #29
 800a992:	d40c      	bmi.n	800a9ae <HAL_UART_Init+0xb6>
 800a994:	e7e3      	b.n	800a95e <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800a996:	4620      	mov	r0, r4
 800a998:	f7ff fe18 	bl	800a5cc <UART_AdvFeatureConfig>
 800a99c:	e7c5      	b.n	800a92a <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800a99e:	2001      	movs	r0, #1
}
 800a9a0:	b002      	add	sp, #8
 800a9a2:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800a9a4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800a9a8:	f7fb f878 	bl	8005a9c <HAL_UART_MspInit>
 800a9ac:	e7ad      	b.n	800a90a <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a9b2:	9300      	str	r3, [sp, #0]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	4633      	mov	r3, r6
 800a9b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a9bc:	4620      	mov	r0, r4
 800a9be:	f7ff fe5d 	bl	800a67c <UART_WaitOnFlagUntilTimeout>
 800a9c2:	2800      	cmp	r0, #0
 800a9c4:	d0cb      	beq.n	800a95e <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800a9c6:	2003      	movs	r0, #3
 800a9c8:	e7d3      	b.n	800a972 <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800a9ca:	2001      	movs	r0, #1
}
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop

0800a9d0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a9d0:	4770      	bx	lr
 800a9d2:	bf00      	nop

0800a9d4 <HAL_UARTEx_RxFifoFullCallback>:
 800a9d4:	4770      	bx	lr
 800a9d6:	bf00      	nop

0800a9d8 <HAL_UARTEx_TxFifoEmptyCallback>:
 800a9d8:	4770      	bx	lr
 800a9da:	bf00      	nop

0800a9dc <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9dc:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d017      	beq.n	800aa14 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9e4:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a9e6:	2324      	movs	r3, #36	; 0x24
{
 800a9e8:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800a9ea:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9ee:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9f0:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a9f2:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 800a9f4:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a9f8:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800a9fc:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a9fe:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa00:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa02:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800aa06:	2220      	movs	r2, #32
 800aa08:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 800aa0c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800aa10:	4618      	mov	r0, r3
}
 800aa12:	4770      	bx	lr
  __HAL_LOCK(huart);
 800aa14:	2002      	movs	r0, #2
}
 800aa16:	4770      	bx	lr

0800aa18 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa18:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800aa1c:	2a01      	cmp	r2, #1
 800aa1e:	d037      	beq.n	800aa90 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800aa20:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa22:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800aa24:	2024      	movs	r0, #36	; 0x24
{
 800aa26:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800aa28:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa2c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa2e:	6810      	ldr	r0, [r2, #0]
 800aa30:	f020 0001 	bic.w	r0, r0, #1
 800aa34:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aa36:	6890      	ldr	r0, [r2, #8]
 800aa38:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800aa3c:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa3e:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aa40:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa42:	b310      	cbz	r0, 800aa8a <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa44:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa46:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa48:	4d12      	ldr	r5, [pc, #72]	; (800aa94 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa4a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa4e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa52:	4911      	ldr	r1, [pc, #68]	; (800aa98 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 800aa54:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa58:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa5c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa60:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa64:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa66:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa68:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa6c:	fbb1 f1f5 	udiv	r1, r1, r5
 800aa70:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800aa74:	2100      	movs	r1, #0
 800aa76:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800aa7a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa7c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800aa7e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800aa82:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800aa84:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800aa88:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800aa8a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800aa8c:	4608      	mov	r0, r1
 800aa8e:	e7ef      	b.n	800aa70 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800aa90:	2002      	movs	r0, #2
}
 800aa92:	4770      	bx	lr
 800aa94:	0800f424 	.word	0x0800f424
 800aa98:	0800f42c 	.word	0x0800f42c

0800aa9c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800aa9c:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800aaa0:	2a01      	cmp	r2, #1
 800aaa2:	d037      	beq.n	800ab14 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 800aaa4:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aaa6:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800aaa8:	2024      	movs	r0, #36	; 0x24
{
 800aaaa:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800aaac:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aab0:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800aab2:	6810      	ldr	r0, [r2, #0]
 800aab4:	f020 0001 	bic.w	r0, r0, #1
 800aab8:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aaba:	6890      	ldr	r0, [r2, #8]
 800aabc:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800aac0:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aac2:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aac4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aac6:	b310      	cbz	r0, 800ab0e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aac8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aaca:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800aacc:	4d12      	ldr	r5, [pc, #72]	; (800ab18 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aace:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aad2:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aad6:	4911      	ldr	r1, [pc, #68]	; (800ab1c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800aad8:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aadc:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800aae0:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800aae4:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aae8:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aaea:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aaec:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aaf0:	fbb1 f1f5 	udiv	r1, r1, r5
 800aaf4:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800aaf8:	2100      	movs	r1, #0
 800aafa:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800aafe:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab00:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800ab02:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800ab06:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ab08:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800ab0c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800ab0e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800ab10:	4608      	mov	r0, r1
 800ab12:	e7ef      	b.n	800aaf4 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800ab14:	2002      	movs	r0, #2
}
 800ab16:	4770      	bx	lr
 800ab18:	0800f424 	.word	0x0800f424
 800ab1c:	0800f42c 	.word	0x0800f42c

0800ab20 <malloc>:
 800ab20:	4b02      	ldr	r3, [pc, #8]	; (800ab2c <malloc+0xc>)
 800ab22:	4601      	mov	r1, r0
 800ab24:	6818      	ldr	r0, [r3, #0]
 800ab26:	f000 b823 	b.w	800ab70 <_malloc_r>
 800ab2a:	bf00      	nop
 800ab2c:	2000006c 	.word	0x2000006c

0800ab30 <sbrk_aligned>:
 800ab30:	b570      	push	{r4, r5, r6, lr}
 800ab32:	4e0e      	ldr	r6, [pc, #56]	; (800ab6c <sbrk_aligned+0x3c>)
 800ab34:	460c      	mov	r4, r1
 800ab36:	6831      	ldr	r1, [r6, #0]
 800ab38:	4605      	mov	r5, r0
 800ab3a:	b911      	cbnz	r1, 800ab42 <sbrk_aligned+0x12>
 800ab3c:	f001 f818 	bl	800bb70 <_sbrk_r>
 800ab40:	6030      	str	r0, [r6, #0]
 800ab42:	4621      	mov	r1, r4
 800ab44:	4628      	mov	r0, r5
 800ab46:	f001 f813 	bl	800bb70 <_sbrk_r>
 800ab4a:	1c43      	adds	r3, r0, #1
 800ab4c:	d00a      	beq.n	800ab64 <sbrk_aligned+0x34>
 800ab4e:	1cc4      	adds	r4, r0, #3
 800ab50:	f024 0403 	bic.w	r4, r4, #3
 800ab54:	42a0      	cmp	r0, r4
 800ab56:	d007      	beq.n	800ab68 <sbrk_aligned+0x38>
 800ab58:	1a21      	subs	r1, r4, r0
 800ab5a:	4628      	mov	r0, r5
 800ab5c:	f001 f808 	bl	800bb70 <_sbrk_r>
 800ab60:	3001      	adds	r0, #1
 800ab62:	d101      	bne.n	800ab68 <sbrk_aligned+0x38>
 800ab64:	f04f 34ff 	mov.w	r4, #4294967295
 800ab68:	4620      	mov	r0, r4
 800ab6a:	bd70      	pop	{r4, r5, r6, pc}
 800ab6c:	20000f58 	.word	0x20000f58

0800ab70 <_malloc_r>:
 800ab70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab74:	1ccd      	adds	r5, r1, #3
 800ab76:	f025 0503 	bic.w	r5, r5, #3
 800ab7a:	3508      	adds	r5, #8
 800ab7c:	2d0c      	cmp	r5, #12
 800ab7e:	bf38      	it	cc
 800ab80:	250c      	movcc	r5, #12
 800ab82:	2d00      	cmp	r5, #0
 800ab84:	4607      	mov	r7, r0
 800ab86:	db01      	blt.n	800ab8c <_malloc_r+0x1c>
 800ab88:	42a9      	cmp	r1, r5
 800ab8a:	d905      	bls.n	800ab98 <_malloc_r+0x28>
 800ab8c:	230c      	movs	r3, #12
 800ab8e:	603b      	str	r3, [r7, #0]
 800ab90:	2600      	movs	r6, #0
 800ab92:	4630      	mov	r0, r6
 800ab94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab98:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ac6c <_malloc_r+0xfc>
 800ab9c:	f000 f868 	bl	800ac70 <__malloc_lock>
 800aba0:	f8d8 3000 	ldr.w	r3, [r8]
 800aba4:	461c      	mov	r4, r3
 800aba6:	bb5c      	cbnz	r4, 800ac00 <_malloc_r+0x90>
 800aba8:	4629      	mov	r1, r5
 800abaa:	4638      	mov	r0, r7
 800abac:	f7ff ffc0 	bl	800ab30 <sbrk_aligned>
 800abb0:	1c43      	adds	r3, r0, #1
 800abb2:	4604      	mov	r4, r0
 800abb4:	d155      	bne.n	800ac62 <_malloc_r+0xf2>
 800abb6:	f8d8 4000 	ldr.w	r4, [r8]
 800abba:	4626      	mov	r6, r4
 800abbc:	2e00      	cmp	r6, #0
 800abbe:	d145      	bne.n	800ac4c <_malloc_r+0xdc>
 800abc0:	2c00      	cmp	r4, #0
 800abc2:	d048      	beq.n	800ac56 <_malloc_r+0xe6>
 800abc4:	6823      	ldr	r3, [r4, #0]
 800abc6:	4631      	mov	r1, r6
 800abc8:	4638      	mov	r0, r7
 800abca:	eb04 0903 	add.w	r9, r4, r3
 800abce:	f000 ffcf 	bl	800bb70 <_sbrk_r>
 800abd2:	4581      	cmp	r9, r0
 800abd4:	d13f      	bne.n	800ac56 <_malloc_r+0xe6>
 800abd6:	6821      	ldr	r1, [r4, #0]
 800abd8:	1a6d      	subs	r5, r5, r1
 800abda:	4629      	mov	r1, r5
 800abdc:	4638      	mov	r0, r7
 800abde:	f7ff ffa7 	bl	800ab30 <sbrk_aligned>
 800abe2:	3001      	adds	r0, #1
 800abe4:	d037      	beq.n	800ac56 <_malloc_r+0xe6>
 800abe6:	6823      	ldr	r3, [r4, #0]
 800abe8:	442b      	add	r3, r5
 800abea:	6023      	str	r3, [r4, #0]
 800abec:	f8d8 3000 	ldr.w	r3, [r8]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d038      	beq.n	800ac66 <_malloc_r+0xf6>
 800abf4:	685a      	ldr	r2, [r3, #4]
 800abf6:	42a2      	cmp	r2, r4
 800abf8:	d12b      	bne.n	800ac52 <_malloc_r+0xe2>
 800abfa:	2200      	movs	r2, #0
 800abfc:	605a      	str	r2, [r3, #4]
 800abfe:	e00f      	b.n	800ac20 <_malloc_r+0xb0>
 800ac00:	6822      	ldr	r2, [r4, #0]
 800ac02:	1b52      	subs	r2, r2, r5
 800ac04:	d41f      	bmi.n	800ac46 <_malloc_r+0xd6>
 800ac06:	2a0b      	cmp	r2, #11
 800ac08:	d917      	bls.n	800ac3a <_malloc_r+0xca>
 800ac0a:	1961      	adds	r1, r4, r5
 800ac0c:	42a3      	cmp	r3, r4
 800ac0e:	6025      	str	r5, [r4, #0]
 800ac10:	bf18      	it	ne
 800ac12:	6059      	strne	r1, [r3, #4]
 800ac14:	6863      	ldr	r3, [r4, #4]
 800ac16:	bf08      	it	eq
 800ac18:	f8c8 1000 	streq.w	r1, [r8]
 800ac1c:	5162      	str	r2, [r4, r5]
 800ac1e:	604b      	str	r3, [r1, #4]
 800ac20:	4638      	mov	r0, r7
 800ac22:	f104 060b 	add.w	r6, r4, #11
 800ac26:	f000 f829 	bl	800ac7c <__malloc_unlock>
 800ac2a:	f026 0607 	bic.w	r6, r6, #7
 800ac2e:	1d23      	adds	r3, r4, #4
 800ac30:	1af2      	subs	r2, r6, r3
 800ac32:	d0ae      	beq.n	800ab92 <_malloc_r+0x22>
 800ac34:	1b9b      	subs	r3, r3, r6
 800ac36:	50a3      	str	r3, [r4, r2]
 800ac38:	e7ab      	b.n	800ab92 <_malloc_r+0x22>
 800ac3a:	42a3      	cmp	r3, r4
 800ac3c:	6862      	ldr	r2, [r4, #4]
 800ac3e:	d1dd      	bne.n	800abfc <_malloc_r+0x8c>
 800ac40:	f8c8 2000 	str.w	r2, [r8]
 800ac44:	e7ec      	b.n	800ac20 <_malloc_r+0xb0>
 800ac46:	4623      	mov	r3, r4
 800ac48:	6864      	ldr	r4, [r4, #4]
 800ac4a:	e7ac      	b.n	800aba6 <_malloc_r+0x36>
 800ac4c:	4634      	mov	r4, r6
 800ac4e:	6876      	ldr	r6, [r6, #4]
 800ac50:	e7b4      	b.n	800abbc <_malloc_r+0x4c>
 800ac52:	4613      	mov	r3, r2
 800ac54:	e7cc      	b.n	800abf0 <_malloc_r+0x80>
 800ac56:	230c      	movs	r3, #12
 800ac58:	603b      	str	r3, [r7, #0]
 800ac5a:	4638      	mov	r0, r7
 800ac5c:	f000 f80e 	bl	800ac7c <__malloc_unlock>
 800ac60:	e797      	b.n	800ab92 <_malloc_r+0x22>
 800ac62:	6025      	str	r5, [r4, #0]
 800ac64:	e7dc      	b.n	800ac20 <_malloc_r+0xb0>
 800ac66:	605b      	str	r3, [r3, #4]
 800ac68:	deff      	udf	#255	; 0xff
 800ac6a:	bf00      	nop
 800ac6c:	20000f54 	.word	0x20000f54

0800ac70 <__malloc_lock>:
 800ac70:	4801      	ldr	r0, [pc, #4]	; (800ac78 <__malloc_lock+0x8>)
 800ac72:	f000 bfc9 	b.w	800bc08 <__retarget_lock_acquire_recursive>
 800ac76:	bf00      	nop
 800ac78:	2000109c 	.word	0x2000109c

0800ac7c <__malloc_unlock>:
 800ac7c:	4801      	ldr	r0, [pc, #4]	; (800ac84 <__malloc_unlock+0x8>)
 800ac7e:	f000 bfc4 	b.w	800bc0a <__retarget_lock_release_recursive>
 800ac82:	bf00      	nop
 800ac84:	2000109c 	.word	0x2000109c

0800ac88 <__cvt>:
 800ac88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac8c:	ec55 4b10 	vmov	r4, r5, d0
 800ac90:	2d00      	cmp	r5, #0
 800ac92:	460e      	mov	r6, r1
 800ac94:	4619      	mov	r1, r3
 800ac96:	462b      	mov	r3, r5
 800ac98:	bfbb      	ittet	lt
 800ac9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ac9e:	461d      	movlt	r5, r3
 800aca0:	2300      	movge	r3, #0
 800aca2:	232d      	movlt	r3, #45	; 0x2d
 800aca4:	700b      	strb	r3, [r1, #0]
 800aca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aca8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800acac:	4691      	mov	r9, r2
 800acae:	f023 0820 	bic.w	r8, r3, #32
 800acb2:	bfbc      	itt	lt
 800acb4:	4622      	movlt	r2, r4
 800acb6:	4614      	movlt	r4, r2
 800acb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800acbc:	d005      	beq.n	800acca <__cvt+0x42>
 800acbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800acc2:	d100      	bne.n	800acc6 <__cvt+0x3e>
 800acc4:	3601      	adds	r6, #1
 800acc6:	2102      	movs	r1, #2
 800acc8:	e000      	b.n	800accc <__cvt+0x44>
 800acca:	2103      	movs	r1, #3
 800accc:	ab03      	add	r3, sp, #12
 800acce:	9301      	str	r3, [sp, #4]
 800acd0:	ab02      	add	r3, sp, #8
 800acd2:	9300      	str	r3, [sp, #0]
 800acd4:	ec45 4b10 	vmov	d0, r4, r5
 800acd8:	4653      	mov	r3, sl
 800acda:	4632      	mov	r2, r6
 800acdc:	f001 f820 	bl	800bd20 <_dtoa_r>
 800ace0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ace4:	4607      	mov	r7, r0
 800ace6:	d102      	bne.n	800acee <__cvt+0x66>
 800ace8:	f019 0f01 	tst.w	r9, #1
 800acec:	d022      	beq.n	800ad34 <__cvt+0xac>
 800acee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800acf2:	eb07 0906 	add.w	r9, r7, r6
 800acf6:	d110      	bne.n	800ad1a <__cvt+0x92>
 800acf8:	783b      	ldrb	r3, [r7, #0]
 800acfa:	2b30      	cmp	r3, #48	; 0x30
 800acfc:	d10a      	bne.n	800ad14 <__cvt+0x8c>
 800acfe:	2200      	movs	r2, #0
 800ad00:	2300      	movs	r3, #0
 800ad02:	4620      	mov	r0, r4
 800ad04:	4629      	mov	r1, r5
 800ad06:	f7f5 ff07 	bl	8000b18 <__aeabi_dcmpeq>
 800ad0a:	b918      	cbnz	r0, 800ad14 <__cvt+0x8c>
 800ad0c:	f1c6 0601 	rsb	r6, r6, #1
 800ad10:	f8ca 6000 	str.w	r6, [sl]
 800ad14:	f8da 3000 	ldr.w	r3, [sl]
 800ad18:	4499      	add	r9, r3
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	4620      	mov	r0, r4
 800ad20:	4629      	mov	r1, r5
 800ad22:	f7f5 fef9 	bl	8000b18 <__aeabi_dcmpeq>
 800ad26:	b108      	cbz	r0, 800ad2c <__cvt+0xa4>
 800ad28:	f8cd 900c 	str.w	r9, [sp, #12]
 800ad2c:	2230      	movs	r2, #48	; 0x30
 800ad2e:	9b03      	ldr	r3, [sp, #12]
 800ad30:	454b      	cmp	r3, r9
 800ad32:	d307      	bcc.n	800ad44 <__cvt+0xbc>
 800ad34:	9b03      	ldr	r3, [sp, #12]
 800ad36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad38:	1bdb      	subs	r3, r3, r7
 800ad3a:	4638      	mov	r0, r7
 800ad3c:	6013      	str	r3, [r2, #0]
 800ad3e:	b004      	add	sp, #16
 800ad40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad44:	1c59      	adds	r1, r3, #1
 800ad46:	9103      	str	r1, [sp, #12]
 800ad48:	701a      	strb	r2, [r3, #0]
 800ad4a:	e7f0      	b.n	800ad2e <__cvt+0xa6>

0800ad4c <__exponent>:
 800ad4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad4e:	4603      	mov	r3, r0
 800ad50:	2900      	cmp	r1, #0
 800ad52:	bfb8      	it	lt
 800ad54:	4249      	neglt	r1, r1
 800ad56:	f803 2b02 	strb.w	r2, [r3], #2
 800ad5a:	bfb4      	ite	lt
 800ad5c:	222d      	movlt	r2, #45	; 0x2d
 800ad5e:	222b      	movge	r2, #43	; 0x2b
 800ad60:	2909      	cmp	r1, #9
 800ad62:	7042      	strb	r2, [r0, #1]
 800ad64:	dd2a      	ble.n	800adbc <__exponent+0x70>
 800ad66:	f10d 0207 	add.w	r2, sp, #7
 800ad6a:	4617      	mov	r7, r2
 800ad6c:	260a      	movs	r6, #10
 800ad6e:	4694      	mov	ip, r2
 800ad70:	fb91 f5f6 	sdiv	r5, r1, r6
 800ad74:	fb06 1415 	mls	r4, r6, r5, r1
 800ad78:	3430      	adds	r4, #48	; 0x30
 800ad7a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ad7e:	460c      	mov	r4, r1
 800ad80:	2c63      	cmp	r4, #99	; 0x63
 800ad82:	f102 32ff 	add.w	r2, r2, #4294967295
 800ad86:	4629      	mov	r1, r5
 800ad88:	dcf1      	bgt.n	800ad6e <__exponent+0x22>
 800ad8a:	3130      	adds	r1, #48	; 0x30
 800ad8c:	f1ac 0402 	sub.w	r4, ip, #2
 800ad90:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ad94:	1c41      	adds	r1, r0, #1
 800ad96:	4622      	mov	r2, r4
 800ad98:	42ba      	cmp	r2, r7
 800ad9a:	d30a      	bcc.n	800adb2 <__exponent+0x66>
 800ad9c:	f10d 0209 	add.w	r2, sp, #9
 800ada0:	eba2 020c 	sub.w	r2, r2, ip
 800ada4:	42bc      	cmp	r4, r7
 800ada6:	bf88      	it	hi
 800ada8:	2200      	movhi	r2, #0
 800adaa:	4413      	add	r3, r2
 800adac:	1a18      	subs	r0, r3, r0
 800adae:	b003      	add	sp, #12
 800adb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adb2:	f812 5b01 	ldrb.w	r5, [r2], #1
 800adb6:	f801 5f01 	strb.w	r5, [r1, #1]!
 800adba:	e7ed      	b.n	800ad98 <__exponent+0x4c>
 800adbc:	2330      	movs	r3, #48	; 0x30
 800adbe:	3130      	adds	r1, #48	; 0x30
 800adc0:	7083      	strb	r3, [r0, #2]
 800adc2:	70c1      	strb	r1, [r0, #3]
 800adc4:	1d03      	adds	r3, r0, #4
 800adc6:	e7f1      	b.n	800adac <__exponent+0x60>

0800adc8 <_printf_float>:
 800adc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adcc:	ed2d 8b02 	vpush	{d8}
 800add0:	b08d      	sub	sp, #52	; 0x34
 800add2:	460c      	mov	r4, r1
 800add4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800add8:	4616      	mov	r6, r2
 800adda:	461f      	mov	r7, r3
 800addc:	4605      	mov	r5, r0
 800adde:	f000 fe8f 	bl	800bb00 <_localeconv_r>
 800ade2:	f8d0 a000 	ldr.w	sl, [r0]
 800ade6:	4650      	mov	r0, sl
 800ade8:	f7f5 fa6a 	bl	80002c0 <strlen>
 800adec:	2300      	movs	r3, #0
 800adee:	930a      	str	r3, [sp, #40]	; 0x28
 800adf0:	6823      	ldr	r3, [r4, #0]
 800adf2:	9305      	str	r3, [sp, #20]
 800adf4:	f8d8 3000 	ldr.w	r3, [r8]
 800adf8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800adfc:	3307      	adds	r3, #7
 800adfe:	f023 0307 	bic.w	r3, r3, #7
 800ae02:	f103 0208 	add.w	r2, r3, #8
 800ae06:	f8c8 2000 	str.w	r2, [r8]
 800ae0a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ae12:	9307      	str	r3, [sp, #28]
 800ae14:	f8cd 8018 	str.w	r8, [sp, #24]
 800ae18:	ee08 0a10 	vmov	s16, r0
 800ae1c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ae20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae24:	4b9e      	ldr	r3, [pc, #632]	; (800b0a0 <_printf_float+0x2d8>)
 800ae26:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2a:	f7f5 fea7 	bl	8000b7c <__aeabi_dcmpun>
 800ae2e:	bb88      	cbnz	r0, 800ae94 <_printf_float+0xcc>
 800ae30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae34:	4b9a      	ldr	r3, [pc, #616]	; (800b0a0 <_printf_float+0x2d8>)
 800ae36:	f04f 32ff 	mov.w	r2, #4294967295
 800ae3a:	f7f5 fe81 	bl	8000b40 <__aeabi_dcmple>
 800ae3e:	bb48      	cbnz	r0, 800ae94 <_printf_float+0xcc>
 800ae40:	2200      	movs	r2, #0
 800ae42:	2300      	movs	r3, #0
 800ae44:	4640      	mov	r0, r8
 800ae46:	4649      	mov	r1, r9
 800ae48:	f7f5 fe70 	bl	8000b2c <__aeabi_dcmplt>
 800ae4c:	b110      	cbz	r0, 800ae54 <_printf_float+0x8c>
 800ae4e:	232d      	movs	r3, #45	; 0x2d
 800ae50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae54:	4a93      	ldr	r2, [pc, #588]	; (800b0a4 <_printf_float+0x2dc>)
 800ae56:	4b94      	ldr	r3, [pc, #592]	; (800b0a8 <_printf_float+0x2e0>)
 800ae58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ae5c:	bf94      	ite	ls
 800ae5e:	4690      	movls	r8, r2
 800ae60:	4698      	movhi	r8, r3
 800ae62:	2303      	movs	r3, #3
 800ae64:	6123      	str	r3, [r4, #16]
 800ae66:	9b05      	ldr	r3, [sp, #20]
 800ae68:	f023 0304 	bic.w	r3, r3, #4
 800ae6c:	6023      	str	r3, [r4, #0]
 800ae6e:	f04f 0900 	mov.w	r9, #0
 800ae72:	9700      	str	r7, [sp, #0]
 800ae74:	4633      	mov	r3, r6
 800ae76:	aa0b      	add	r2, sp, #44	; 0x2c
 800ae78:	4621      	mov	r1, r4
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	f000 f9da 	bl	800b234 <_printf_common>
 800ae80:	3001      	adds	r0, #1
 800ae82:	f040 8090 	bne.w	800afa6 <_printf_float+0x1de>
 800ae86:	f04f 30ff 	mov.w	r0, #4294967295
 800ae8a:	b00d      	add	sp, #52	; 0x34
 800ae8c:	ecbd 8b02 	vpop	{d8}
 800ae90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae94:	4642      	mov	r2, r8
 800ae96:	464b      	mov	r3, r9
 800ae98:	4640      	mov	r0, r8
 800ae9a:	4649      	mov	r1, r9
 800ae9c:	f7f5 fe6e 	bl	8000b7c <__aeabi_dcmpun>
 800aea0:	b140      	cbz	r0, 800aeb4 <_printf_float+0xec>
 800aea2:	464b      	mov	r3, r9
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	bfbc      	itt	lt
 800aea8:	232d      	movlt	r3, #45	; 0x2d
 800aeaa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800aeae:	4a7f      	ldr	r2, [pc, #508]	; (800b0ac <_printf_float+0x2e4>)
 800aeb0:	4b7f      	ldr	r3, [pc, #508]	; (800b0b0 <_printf_float+0x2e8>)
 800aeb2:	e7d1      	b.n	800ae58 <_printf_float+0x90>
 800aeb4:	6863      	ldr	r3, [r4, #4]
 800aeb6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800aeba:	9206      	str	r2, [sp, #24]
 800aebc:	1c5a      	adds	r2, r3, #1
 800aebe:	d13f      	bne.n	800af40 <_printf_float+0x178>
 800aec0:	2306      	movs	r3, #6
 800aec2:	6063      	str	r3, [r4, #4]
 800aec4:	9b05      	ldr	r3, [sp, #20]
 800aec6:	6861      	ldr	r1, [r4, #4]
 800aec8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800aecc:	2300      	movs	r3, #0
 800aece:	9303      	str	r3, [sp, #12]
 800aed0:	ab0a      	add	r3, sp, #40	; 0x28
 800aed2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800aed6:	ab09      	add	r3, sp, #36	; 0x24
 800aed8:	ec49 8b10 	vmov	d0, r8, r9
 800aedc:	9300      	str	r3, [sp, #0]
 800aede:	6022      	str	r2, [r4, #0]
 800aee0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aee4:	4628      	mov	r0, r5
 800aee6:	f7ff fecf 	bl	800ac88 <__cvt>
 800aeea:	9b06      	ldr	r3, [sp, #24]
 800aeec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aeee:	2b47      	cmp	r3, #71	; 0x47
 800aef0:	4680      	mov	r8, r0
 800aef2:	d108      	bne.n	800af06 <_printf_float+0x13e>
 800aef4:	1cc8      	adds	r0, r1, #3
 800aef6:	db02      	blt.n	800aefe <_printf_float+0x136>
 800aef8:	6863      	ldr	r3, [r4, #4]
 800aefa:	4299      	cmp	r1, r3
 800aefc:	dd41      	ble.n	800af82 <_printf_float+0x1ba>
 800aefe:	f1ab 0302 	sub.w	r3, fp, #2
 800af02:	fa5f fb83 	uxtb.w	fp, r3
 800af06:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af0a:	d820      	bhi.n	800af4e <_printf_float+0x186>
 800af0c:	3901      	subs	r1, #1
 800af0e:	465a      	mov	r2, fp
 800af10:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800af14:	9109      	str	r1, [sp, #36]	; 0x24
 800af16:	f7ff ff19 	bl	800ad4c <__exponent>
 800af1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af1c:	1813      	adds	r3, r2, r0
 800af1e:	2a01      	cmp	r2, #1
 800af20:	4681      	mov	r9, r0
 800af22:	6123      	str	r3, [r4, #16]
 800af24:	dc02      	bgt.n	800af2c <_printf_float+0x164>
 800af26:	6822      	ldr	r2, [r4, #0]
 800af28:	07d2      	lsls	r2, r2, #31
 800af2a:	d501      	bpl.n	800af30 <_printf_float+0x168>
 800af2c:	3301      	adds	r3, #1
 800af2e:	6123      	str	r3, [r4, #16]
 800af30:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800af34:	2b00      	cmp	r3, #0
 800af36:	d09c      	beq.n	800ae72 <_printf_float+0xaa>
 800af38:	232d      	movs	r3, #45	; 0x2d
 800af3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af3e:	e798      	b.n	800ae72 <_printf_float+0xaa>
 800af40:	9a06      	ldr	r2, [sp, #24]
 800af42:	2a47      	cmp	r2, #71	; 0x47
 800af44:	d1be      	bne.n	800aec4 <_printf_float+0xfc>
 800af46:	2b00      	cmp	r3, #0
 800af48:	d1bc      	bne.n	800aec4 <_printf_float+0xfc>
 800af4a:	2301      	movs	r3, #1
 800af4c:	e7b9      	b.n	800aec2 <_printf_float+0xfa>
 800af4e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800af52:	d118      	bne.n	800af86 <_printf_float+0x1be>
 800af54:	2900      	cmp	r1, #0
 800af56:	6863      	ldr	r3, [r4, #4]
 800af58:	dd0b      	ble.n	800af72 <_printf_float+0x1aa>
 800af5a:	6121      	str	r1, [r4, #16]
 800af5c:	b913      	cbnz	r3, 800af64 <_printf_float+0x19c>
 800af5e:	6822      	ldr	r2, [r4, #0]
 800af60:	07d0      	lsls	r0, r2, #31
 800af62:	d502      	bpl.n	800af6a <_printf_float+0x1a2>
 800af64:	3301      	adds	r3, #1
 800af66:	440b      	add	r3, r1
 800af68:	6123      	str	r3, [r4, #16]
 800af6a:	65a1      	str	r1, [r4, #88]	; 0x58
 800af6c:	f04f 0900 	mov.w	r9, #0
 800af70:	e7de      	b.n	800af30 <_printf_float+0x168>
 800af72:	b913      	cbnz	r3, 800af7a <_printf_float+0x1b2>
 800af74:	6822      	ldr	r2, [r4, #0]
 800af76:	07d2      	lsls	r2, r2, #31
 800af78:	d501      	bpl.n	800af7e <_printf_float+0x1b6>
 800af7a:	3302      	adds	r3, #2
 800af7c:	e7f4      	b.n	800af68 <_printf_float+0x1a0>
 800af7e:	2301      	movs	r3, #1
 800af80:	e7f2      	b.n	800af68 <_printf_float+0x1a0>
 800af82:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800af86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af88:	4299      	cmp	r1, r3
 800af8a:	db05      	blt.n	800af98 <_printf_float+0x1d0>
 800af8c:	6823      	ldr	r3, [r4, #0]
 800af8e:	6121      	str	r1, [r4, #16]
 800af90:	07d8      	lsls	r0, r3, #31
 800af92:	d5ea      	bpl.n	800af6a <_printf_float+0x1a2>
 800af94:	1c4b      	adds	r3, r1, #1
 800af96:	e7e7      	b.n	800af68 <_printf_float+0x1a0>
 800af98:	2900      	cmp	r1, #0
 800af9a:	bfd4      	ite	le
 800af9c:	f1c1 0202 	rsble	r2, r1, #2
 800afa0:	2201      	movgt	r2, #1
 800afa2:	4413      	add	r3, r2
 800afa4:	e7e0      	b.n	800af68 <_printf_float+0x1a0>
 800afa6:	6823      	ldr	r3, [r4, #0]
 800afa8:	055a      	lsls	r2, r3, #21
 800afaa:	d407      	bmi.n	800afbc <_printf_float+0x1f4>
 800afac:	6923      	ldr	r3, [r4, #16]
 800afae:	4642      	mov	r2, r8
 800afb0:	4631      	mov	r1, r6
 800afb2:	4628      	mov	r0, r5
 800afb4:	47b8      	blx	r7
 800afb6:	3001      	adds	r0, #1
 800afb8:	d12c      	bne.n	800b014 <_printf_float+0x24c>
 800afba:	e764      	b.n	800ae86 <_printf_float+0xbe>
 800afbc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800afc0:	f240 80e0 	bls.w	800b184 <_printf_float+0x3bc>
 800afc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800afc8:	2200      	movs	r2, #0
 800afca:	2300      	movs	r3, #0
 800afcc:	f7f5 fda4 	bl	8000b18 <__aeabi_dcmpeq>
 800afd0:	2800      	cmp	r0, #0
 800afd2:	d034      	beq.n	800b03e <_printf_float+0x276>
 800afd4:	4a37      	ldr	r2, [pc, #220]	; (800b0b4 <_printf_float+0x2ec>)
 800afd6:	2301      	movs	r3, #1
 800afd8:	4631      	mov	r1, r6
 800afda:	4628      	mov	r0, r5
 800afdc:	47b8      	blx	r7
 800afde:	3001      	adds	r0, #1
 800afe0:	f43f af51 	beq.w	800ae86 <_printf_float+0xbe>
 800afe4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afe8:	429a      	cmp	r2, r3
 800afea:	db02      	blt.n	800aff2 <_printf_float+0x22a>
 800afec:	6823      	ldr	r3, [r4, #0]
 800afee:	07d8      	lsls	r0, r3, #31
 800aff0:	d510      	bpl.n	800b014 <_printf_float+0x24c>
 800aff2:	ee18 3a10 	vmov	r3, s16
 800aff6:	4652      	mov	r2, sl
 800aff8:	4631      	mov	r1, r6
 800affa:	4628      	mov	r0, r5
 800affc:	47b8      	blx	r7
 800affe:	3001      	adds	r0, #1
 800b000:	f43f af41 	beq.w	800ae86 <_printf_float+0xbe>
 800b004:	f04f 0800 	mov.w	r8, #0
 800b008:	f104 091a 	add.w	r9, r4, #26
 800b00c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b00e:	3b01      	subs	r3, #1
 800b010:	4543      	cmp	r3, r8
 800b012:	dc09      	bgt.n	800b028 <_printf_float+0x260>
 800b014:	6823      	ldr	r3, [r4, #0]
 800b016:	079b      	lsls	r3, r3, #30
 800b018:	f100 8107 	bmi.w	800b22a <_printf_float+0x462>
 800b01c:	68e0      	ldr	r0, [r4, #12]
 800b01e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b020:	4298      	cmp	r0, r3
 800b022:	bfb8      	it	lt
 800b024:	4618      	movlt	r0, r3
 800b026:	e730      	b.n	800ae8a <_printf_float+0xc2>
 800b028:	2301      	movs	r3, #1
 800b02a:	464a      	mov	r2, r9
 800b02c:	4631      	mov	r1, r6
 800b02e:	4628      	mov	r0, r5
 800b030:	47b8      	blx	r7
 800b032:	3001      	adds	r0, #1
 800b034:	f43f af27 	beq.w	800ae86 <_printf_float+0xbe>
 800b038:	f108 0801 	add.w	r8, r8, #1
 800b03c:	e7e6      	b.n	800b00c <_printf_float+0x244>
 800b03e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b040:	2b00      	cmp	r3, #0
 800b042:	dc39      	bgt.n	800b0b8 <_printf_float+0x2f0>
 800b044:	4a1b      	ldr	r2, [pc, #108]	; (800b0b4 <_printf_float+0x2ec>)
 800b046:	2301      	movs	r3, #1
 800b048:	4631      	mov	r1, r6
 800b04a:	4628      	mov	r0, r5
 800b04c:	47b8      	blx	r7
 800b04e:	3001      	adds	r0, #1
 800b050:	f43f af19 	beq.w	800ae86 <_printf_float+0xbe>
 800b054:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b058:	4313      	orrs	r3, r2
 800b05a:	d102      	bne.n	800b062 <_printf_float+0x29a>
 800b05c:	6823      	ldr	r3, [r4, #0]
 800b05e:	07d9      	lsls	r1, r3, #31
 800b060:	d5d8      	bpl.n	800b014 <_printf_float+0x24c>
 800b062:	ee18 3a10 	vmov	r3, s16
 800b066:	4652      	mov	r2, sl
 800b068:	4631      	mov	r1, r6
 800b06a:	4628      	mov	r0, r5
 800b06c:	47b8      	blx	r7
 800b06e:	3001      	adds	r0, #1
 800b070:	f43f af09 	beq.w	800ae86 <_printf_float+0xbe>
 800b074:	f04f 0900 	mov.w	r9, #0
 800b078:	f104 0a1a 	add.w	sl, r4, #26
 800b07c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b07e:	425b      	negs	r3, r3
 800b080:	454b      	cmp	r3, r9
 800b082:	dc01      	bgt.n	800b088 <_printf_float+0x2c0>
 800b084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b086:	e792      	b.n	800afae <_printf_float+0x1e6>
 800b088:	2301      	movs	r3, #1
 800b08a:	4652      	mov	r2, sl
 800b08c:	4631      	mov	r1, r6
 800b08e:	4628      	mov	r0, r5
 800b090:	47b8      	blx	r7
 800b092:	3001      	adds	r0, #1
 800b094:	f43f aef7 	beq.w	800ae86 <_printf_float+0xbe>
 800b098:	f109 0901 	add.w	r9, r9, #1
 800b09c:	e7ee      	b.n	800b07c <_printf_float+0x2b4>
 800b09e:	bf00      	nop
 800b0a0:	7fefffff 	.word	0x7fefffff
 800b0a4:	0800f434 	.word	0x0800f434
 800b0a8:	0800f438 	.word	0x0800f438
 800b0ac:	0800f43c 	.word	0x0800f43c
 800b0b0:	0800f440 	.word	0x0800f440
 800b0b4:	0800f444 	.word	0x0800f444
 800b0b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	bfa8      	it	ge
 800b0c0:	461a      	movge	r2, r3
 800b0c2:	2a00      	cmp	r2, #0
 800b0c4:	4691      	mov	r9, r2
 800b0c6:	dc37      	bgt.n	800b138 <_printf_float+0x370>
 800b0c8:	f04f 0b00 	mov.w	fp, #0
 800b0cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0d0:	f104 021a 	add.w	r2, r4, #26
 800b0d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0d6:	9305      	str	r3, [sp, #20]
 800b0d8:	eba3 0309 	sub.w	r3, r3, r9
 800b0dc:	455b      	cmp	r3, fp
 800b0de:	dc33      	bgt.n	800b148 <_printf_float+0x380>
 800b0e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	db3b      	blt.n	800b160 <_printf_float+0x398>
 800b0e8:	6823      	ldr	r3, [r4, #0]
 800b0ea:	07da      	lsls	r2, r3, #31
 800b0ec:	d438      	bmi.n	800b160 <_printf_float+0x398>
 800b0ee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b0f2:	eba2 0903 	sub.w	r9, r2, r3
 800b0f6:	9b05      	ldr	r3, [sp, #20]
 800b0f8:	1ad2      	subs	r2, r2, r3
 800b0fa:	4591      	cmp	r9, r2
 800b0fc:	bfa8      	it	ge
 800b0fe:	4691      	movge	r9, r2
 800b100:	f1b9 0f00 	cmp.w	r9, #0
 800b104:	dc35      	bgt.n	800b172 <_printf_float+0x3aa>
 800b106:	f04f 0800 	mov.w	r8, #0
 800b10a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b10e:	f104 0a1a 	add.w	sl, r4, #26
 800b112:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b116:	1a9b      	subs	r3, r3, r2
 800b118:	eba3 0309 	sub.w	r3, r3, r9
 800b11c:	4543      	cmp	r3, r8
 800b11e:	f77f af79 	ble.w	800b014 <_printf_float+0x24c>
 800b122:	2301      	movs	r3, #1
 800b124:	4652      	mov	r2, sl
 800b126:	4631      	mov	r1, r6
 800b128:	4628      	mov	r0, r5
 800b12a:	47b8      	blx	r7
 800b12c:	3001      	adds	r0, #1
 800b12e:	f43f aeaa 	beq.w	800ae86 <_printf_float+0xbe>
 800b132:	f108 0801 	add.w	r8, r8, #1
 800b136:	e7ec      	b.n	800b112 <_printf_float+0x34a>
 800b138:	4613      	mov	r3, r2
 800b13a:	4631      	mov	r1, r6
 800b13c:	4642      	mov	r2, r8
 800b13e:	4628      	mov	r0, r5
 800b140:	47b8      	blx	r7
 800b142:	3001      	adds	r0, #1
 800b144:	d1c0      	bne.n	800b0c8 <_printf_float+0x300>
 800b146:	e69e      	b.n	800ae86 <_printf_float+0xbe>
 800b148:	2301      	movs	r3, #1
 800b14a:	4631      	mov	r1, r6
 800b14c:	4628      	mov	r0, r5
 800b14e:	9205      	str	r2, [sp, #20]
 800b150:	47b8      	blx	r7
 800b152:	3001      	adds	r0, #1
 800b154:	f43f ae97 	beq.w	800ae86 <_printf_float+0xbe>
 800b158:	9a05      	ldr	r2, [sp, #20]
 800b15a:	f10b 0b01 	add.w	fp, fp, #1
 800b15e:	e7b9      	b.n	800b0d4 <_printf_float+0x30c>
 800b160:	ee18 3a10 	vmov	r3, s16
 800b164:	4652      	mov	r2, sl
 800b166:	4631      	mov	r1, r6
 800b168:	4628      	mov	r0, r5
 800b16a:	47b8      	blx	r7
 800b16c:	3001      	adds	r0, #1
 800b16e:	d1be      	bne.n	800b0ee <_printf_float+0x326>
 800b170:	e689      	b.n	800ae86 <_printf_float+0xbe>
 800b172:	9a05      	ldr	r2, [sp, #20]
 800b174:	464b      	mov	r3, r9
 800b176:	4442      	add	r2, r8
 800b178:	4631      	mov	r1, r6
 800b17a:	4628      	mov	r0, r5
 800b17c:	47b8      	blx	r7
 800b17e:	3001      	adds	r0, #1
 800b180:	d1c1      	bne.n	800b106 <_printf_float+0x33e>
 800b182:	e680      	b.n	800ae86 <_printf_float+0xbe>
 800b184:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b186:	2a01      	cmp	r2, #1
 800b188:	dc01      	bgt.n	800b18e <_printf_float+0x3c6>
 800b18a:	07db      	lsls	r3, r3, #31
 800b18c:	d53a      	bpl.n	800b204 <_printf_float+0x43c>
 800b18e:	2301      	movs	r3, #1
 800b190:	4642      	mov	r2, r8
 800b192:	4631      	mov	r1, r6
 800b194:	4628      	mov	r0, r5
 800b196:	47b8      	blx	r7
 800b198:	3001      	adds	r0, #1
 800b19a:	f43f ae74 	beq.w	800ae86 <_printf_float+0xbe>
 800b19e:	ee18 3a10 	vmov	r3, s16
 800b1a2:	4652      	mov	r2, sl
 800b1a4:	4631      	mov	r1, r6
 800b1a6:	4628      	mov	r0, r5
 800b1a8:	47b8      	blx	r7
 800b1aa:	3001      	adds	r0, #1
 800b1ac:	f43f ae6b 	beq.w	800ae86 <_printf_float+0xbe>
 800b1b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b1bc:	f7f5 fcac 	bl	8000b18 <__aeabi_dcmpeq>
 800b1c0:	b9d8      	cbnz	r0, 800b1fa <_printf_float+0x432>
 800b1c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b1c6:	f108 0201 	add.w	r2, r8, #1
 800b1ca:	4631      	mov	r1, r6
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	47b8      	blx	r7
 800b1d0:	3001      	adds	r0, #1
 800b1d2:	d10e      	bne.n	800b1f2 <_printf_float+0x42a>
 800b1d4:	e657      	b.n	800ae86 <_printf_float+0xbe>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	4652      	mov	r2, sl
 800b1da:	4631      	mov	r1, r6
 800b1dc:	4628      	mov	r0, r5
 800b1de:	47b8      	blx	r7
 800b1e0:	3001      	adds	r0, #1
 800b1e2:	f43f ae50 	beq.w	800ae86 <_printf_float+0xbe>
 800b1e6:	f108 0801 	add.w	r8, r8, #1
 800b1ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1ec:	3b01      	subs	r3, #1
 800b1ee:	4543      	cmp	r3, r8
 800b1f0:	dcf1      	bgt.n	800b1d6 <_printf_float+0x40e>
 800b1f2:	464b      	mov	r3, r9
 800b1f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b1f8:	e6da      	b.n	800afb0 <_printf_float+0x1e8>
 800b1fa:	f04f 0800 	mov.w	r8, #0
 800b1fe:	f104 0a1a 	add.w	sl, r4, #26
 800b202:	e7f2      	b.n	800b1ea <_printf_float+0x422>
 800b204:	2301      	movs	r3, #1
 800b206:	4642      	mov	r2, r8
 800b208:	e7df      	b.n	800b1ca <_printf_float+0x402>
 800b20a:	2301      	movs	r3, #1
 800b20c:	464a      	mov	r2, r9
 800b20e:	4631      	mov	r1, r6
 800b210:	4628      	mov	r0, r5
 800b212:	47b8      	blx	r7
 800b214:	3001      	adds	r0, #1
 800b216:	f43f ae36 	beq.w	800ae86 <_printf_float+0xbe>
 800b21a:	f108 0801 	add.w	r8, r8, #1
 800b21e:	68e3      	ldr	r3, [r4, #12]
 800b220:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b222:	1a5b      	subs	r3, r3, r1
 800b224:	4543      	cmp	r3, r8
 800b226:	dcf0      	bgt.n	800b20a <_printf_float+0x442>
 800b228:	e6f8      	b.n	800b01c <_printf_float+0x254>
 800b22a:	f04f 0800 	mov.w	r8, #0
 800b22e:	f104 0919 	add.w	r9, r4, #25
 800b232:	e7f4      	b.n	800b21e <_printf_float+0x456>

0800b234 <_printf_common>:
 800b234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b238:	4616      	mov	r6, r2
 800b23a:	4699      	mov	r9, r3
 800b23c:	688a      	ldr	r2, [r1, #8]
 800b23e:	690b      	ldr	r3, [r1, #16]
 800b240:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b244:	4293      	cmp	r3, r2
 800b246:	bfb8      	it	lt
 800b248:	4613      	movlt	r3, r2
 800b24a:	6033      	str	r3, [r6, #0]
 800b24c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b250:	4607      	mov	r7, r0
 800b252:	460c      	mov	r4, r1
 800b254:	b10a      	cbz	r2, 800b25a <_printf_common+0x26>
 800b256:	3301      	adds	r3, #1
 800b258:	6033      	str	r3, [r6, #0]
 800b25a:	6823      	ldr	r3, [r4, #0]
 800b25c:	0699      	lsls	r1, r3, #26
 800b25e:	bf42      	ittt	mi
 800b260:	6833      	ldrmi	r3, [r6, #0]
 800b262:	3302      	addmi	r3, #2
 800b264:	6033      	strmi	r3, [r6, #0]
 800b266:	6825      	ldr	r5, [r4, #0]
 800b268:	f015 0506 	ands.w	r5, r5, #6
 800b26c:	d106      	bne.n	800b27c <_printf_common+0x48>
 800b26e:	f104 0a19 	add.w	sl, r4, #25
 800b272:	68e3      	ldr	r3, [r4, #12]
 800b274:	6832      	ldr	r2, [r6, #0]
 800b276:	1a9b      	subs	r3, r3, r2
 800b278:	42ab      	cmp	r3, r5
 800b27a:	dc26      	bgt.n	800b2ca <_printf_common+0x96>
 800b27c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b280:	1e13      	subs	r3, r2, #0
 800b282:	6822      	ldr	r2, [r4, #0]
 800b284:	bf18      	it	ne
 800b286:	2301      	movne	r3, #1
 800b288:	0692      	lsls	r2, r2, #26
 800b28a:	d42b      	bmi.n	800b2e4 <_printf_common+0xb0>
 800b28c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b290:	4649      	mov	r1, r9
 800b292:	4638      	mov	r0, r7
 800b294:	47c0      	blx	r8
 800b296:	3001      	adds	r0, #1
 800b298:	d01e      	beq.n	800b2d8 <_printf_common+0xa4>
 800b29a:	6823      	ldr	r3, [r4, #0]
 800b29c:	6922      	ldr	r2, [r4, #16]
 800b29e:	f003 0306 	and.w	r3, r3, #6
 800b2a2:	2b04      	cmp	r3, #4
 800b2a4:	bf02      	ittt	eq
 800b2a6:	68e5      	ldreq	r5, [r4, #12]
 800b2a8:	6833      	ldreq	r3, [r6, #0]
 800b2aa:	1aed      	subeq	r5, r5, r3
 800b2ac:	68a3      	ldr	r3, [r4, #8]
 800b2ae:	bf0c      	ite	eq
 800b2b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2b4:	2500      	movne	r5, #0
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	bfc4      	itt	gt
 800b2ba:	1a9b      	subgt	r3, r3, r2
 800b2bc:	18ed      	addgt	r5, r5, r3
 800b2be:	2600      	movs	r6, #0
 800b2c0:	341a      	adds	r4, #26
 800b2c2:	42b5      	cmp	r5, r6
 800b2c4:	d11a      	bne.n	800b2fc <_printf_common+0xc8>
 800b2c6:	2000      	movs	r0, #0
 800b2c8:	e008      	b.n	800b2dc <_printf_common+0xa8>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	4652      	mov	r2, sl
 800b2ce:	4649      	mov	r1, r9
 800b2d0:	4638      	mov	r0, r7
 800b2d2:	47c0      	blx	r8
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	d103      	bne.n	800b2e0 <_printf_common+0xac>
 800b2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2e0:	3501      	adds	r5, #1
 800b2e2:	e7c6      	b.n	800b272 <_printf_common+0x3e>
 800b2e4:	18e1      	adds	r1, r4, r3
 800b2e6:	1c5a      	adds	r2, r3, #1
 800b2e8:	2030      	movs	r0, #48	; 0x30
 800b2ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2ee:	4422      	add	r2, r4
 800b2f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2f8:	3302      	adds	r3, #2
 800b2fa:	e7c7      	b.n	800b28c <_printf_common+0x58>
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	4622      	mov	r2, r4
 800b300:	4649      	mov	r1, r9
 800b302:	4638      	mov	r0, r7
 800b304:	47c0      	blx	r8
 800b306:	3001      	adds	r0, #1
 800b308:	d0e6      	beq.n	800b2d8 <_printf_common+0xa4>
 800b30a:	3601      	adds	r6, #1
 800b30c:	e7d9      	b.n	800b2c2 <_printf_common+0x8e>
	...

0800b310 <_printf_i>:
 800b310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b314:	7e0f      	ldrb	r7, [r1, #24]
 800b316:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b318:	2f78      	cmp	r7, #120	; 0x78
 800b31a:	4691      	mov	r9, r2
 800b31c:	4680      	mov	r8, r0
 800b31e:	460c      	mov	r4, r1
 800b320:	469a      	mov	sl, r3
 800b322:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b326:	d807      	bhi.n	800b338 <_printf_i+0x28>
 800b328:	2f62      	cmp	r7, #98	; 0x62
 800b32a:	d80a      	bhi.n	800b342 <_printf_i+0x32>
 800b32c:	2f00      	cmp	r7, #0
 800b32e:	f000 80d4 	beq.w	800b4da <_printf_i+0x1ca>
 800b332:	2f58      	cmp	r7, #88	; 0x58
 800b334:	f000 80c0 	beq.w	800b4b8 <_printf_i+0x1a8>
 800b338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b33c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b340:	e03a      	b.n	800b3b8 <_printf_i+0xa8>
 800b342:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b346:	2b15      	cmp	r3, #21
 800b348:	d8f6      	bhi.n	800b338 <_printf_i+0x28>
 800b34a:	a101      	add	r1, pc, #4	; (adr r1, 800b350 <_printf_i+0x40>)
 800b34c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b350:	0800b3a9 	.word	0x0800b3a9
 800b354:	0800b3bd 	.word	0x0800b3bd
 800b358:	0800b339 	.word	0x0800b339
 800b35c:	0800b339 	.word	0x0800b339
 800b360:	0800b339 	.word	0x0800b339
 800b364:	0800b339 	.word	0x0800b339
 800b368:	0800b3bd 	.word	0x0800b3bd
 800b36c:	0800b339 	.word	0x0800b339
 800b370:	0800b339 	.word	0x0800b339
 800b374:	0800b339 	.word	0x0800b339
 800b378:	0800b339 	.word	0x0800b339
 800b37c:	0800b4c1 	.word	0x0800b4c1
 800b380:	0800b3e9 	.word	0x0800b3e9
 800b384:	0800b47b 	.word	0x0800b47b
 800b388:	0800b339 	.word	0x0800b339
 800b38c:	0800b339 	.word	0x0800b339
 800b390:	0800b4e3 	.word	0x0800b4e3
 800b394:	0800b339 	.word	0x0800b339
 800b398:	0800b3e9 	.word	0x0800b3e9
 800b39c:	0800b339 	.word	0x0800b339
 800b3a0:	0800b339 	.word	0x0800b339
 800b3a4:	0800b483 	.word	0x0800b483
 800b3a8:	682b      	ldr	r3, [r5, #0]
 800b3aa:	1d1a      	adds	r2, r3, #4
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	602a      	str	r2, [r5, #0]
 800b3b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	e09f      	b.n	800b4fc <_printf_i+0x1ec>
 800b3bc:	6820      	ldr	r0, [r4, #0]
 800b3be:	682b      	ldr	r3, [r5, #0]
 800b3c0:	0607      	lsls	r7, r0, #24
 800b3c2:	f103 0104 	add.w	r1, r3, #4
 800b3c6:	6029      	str	r1, [r5, #0]
 800b3c8:	d501      	bpl.n	800b3ce <_printf_i+0xbe>
 800b3ca:	681e      	ldr	r6, [r3, #0]
 800b3cc:	e003      	b.n	800b3d6 <_printf_i+0xc6>
 800b3ce:	0646      	lsls	r6, r0, #25
 800b3d0:	d5fb      	bpl.n	800b3ca <_printf_i+0xba>
 800b3d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b3d6:	2e00      	cmp	r6, #0
 800b3d8:	da03      	bge.n	800b3e2 <_printf_i+0xd2>
 800b3da:	232d      	movs	r3, #45	; 0x2d
 800b3dc:	4276      	negs	r6, r6
 800b3de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3e2:	485a      	ldr	r0, [pc, #360]	; (800b54c <_printf_i+0x23c>)
 800b3e4:	230a      	movs	r3, #10
 800b3e6:	e012      	b.n	800b40e <_printf_i+0xfe>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	6820      	ldr	r0, [r4, #0]
 800b3ec:	1d19      	adds	r1, r3, #4
 800b3ee:	6029      	str	r1, [r5, #0]
 800b3f0:	0605      	lsls	r5, r0, #24
 800b3f2:	d501      	bpl.n	800b3f8 <_printf_i+0xe8>
 800b3f4:	681e      	ldr	r6, [r3, #0]
 800b3f6:	e002      	b.n	800b3fe <_printf_i+0xee>
 800b3f8:	0641      	lsls	r1, r0, #25
 800b3fa:	d5fb      	bpl.n	800b3f4 <_printf_i+0xe4>
 800b3fc:	881e      	ldrh	r6, [r3, #0]
 800b3fe:	4853      	ldr	r0, [pc, #332]	; (800b54c <_printf_i+0x23c>)
 800b400:	2f6f      	cmp	r7, #111	; 0x6f
 800b402:	bf0c      	ite	eq
 800b404:	2308      	moveq	r3, #8
 800b406:	230a      	movne	r3, #10
 800b408:	2100      	movs	r1, #0
 800b40a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b40e:	6865      	ldr	r5, [r4, #4]
 800b410:	60a5      	str	r5, [r4, #8]
 800b412:	2d00      	cmp	r5, #0
 800b414:	bfa2      	ittt	ge
 800b416:	6821      	ldrge	r1, [r4, #0]
 800b418:	f021 0104 	bicge.w	r1, r1, #4
 800b41c:	6021      	strge	r1, [r4, #0]
 800b41e:	b90e      	cbnz	r6, 800b424 <_printf_i+0x114>
 800b420:	2d00      	cmp	r5, #0
 800b422:	d04b      	beq.n	800b4bc <_printf_i+0x1ac>
 800b424:	4615      	mov	r5, r2
 800b426:	fbb6 f1f3 	udiv	r1, r6, r3
 800b42a:	fb03 6711 	mls	r7, r3, r1, r6
 800b42e:	5dc7      	ldrb	r7, [r0, r7]
 800b430:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b434:	4637      	mov	r7, r6
 800b436:	42bb      	cmp	r3, r7
 800b438:	460e      	mov	r6, r1
 800b43a:	d9f4      	bls.n	800b426 <_printf_i+0x116>
 800b43c:	2b08      	cmp	r3, #8
 800b43e:	d10b      	bne.n	800b458 <_printf_i+0x148>
 800b440:	6823      	ldr	r3, [r4, #0]
 800b442:	07de      	lsls	r6, r3, #31
 800b444:	d508      	bpl.n	800b458 <_printf_i+0x148>
 800b446:	6923      	ldr	r3, [r4, #16]
 800b448:	6861      	ldr	r1, [r4, #4]
 800b44a:	4299      	cmp	r1, r3
 800b44c:	bfde      	ittt	le
 800b44e:	2330      	movle	r3, #48	; 0x30
 800b450:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b454:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b458:	1b52      	subs	r2, r2, r5
 800b45a:	6122      	str	r2, [r4, #16]
 800b45c:	f8cd a000 	str.w	sl, [sp]
 800b460:	464b      	mov	r3, r9
 800b462:	aa03      	add	r2, sp, #12
 800b464:	4621      	mov	r1, r4
 800b466:	4640      	mov	r0, r8
 800b468:	f7ff fee4 	bl	800b234 <_printf_common>
 800b46c:	3001      	adds	r0, #1
 800b46e:	d14a      	bne.n	800b506 <_printf_i+0x1f6>
 800b470:	f04f 30ff 	mov.w	r0, #4294967295
 800b474:	b004      	add	sp, #16
 800b476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b47a:	6823      	ldr	r3, [r4, #0]
 800b47c:	f043 0320 	orr.w	r3, r3, #32
 800b480:	6023      	str	r3, [r4, #0]
 800b482:	4833      	ldr	r0, [pc, #204]	; (800b550 <_printf_i+0x240>)
 800b484:	2778      	movs	r7, #120	; 0x78
 800b486:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b48a:	6823      	ldr	r3, [r4, #0]
 800b48c:	6829      	ldr	r1, [r5, #0]
 800b48e:	061f      	lsls	r7, r3, #24
 800b490:	f851 6b04 	ldr.w	r6, [r1], #4
 800b494:	d402      	bmi.n	800b49c <_printf_i+0x18c>
 800b496:	065f      	lsls	r7, r3, #25
 800b498:	bf48      	it	mi
 800b49a:	b2b6      	uxthmi	r6, r6
 800b49c:	07df      	lsls	r7, r3, #31
 800b49e:	bf48      	it	mi
 800b4a0:	f043 0320 	orrmi.w	r3, r3, #32
 800b4a4:	6029      	str	r1, [r5, #0]
 800b4a6:	bf48      	it	mi
 800b4a8:	6023      	strmi	r3, [r4, #0]
 800b4aa:	b91e      	cbnz	r6, 800b4b4 <_printf_i+0x1a4>
 800b4ac:	6823      	ldr	r3, [r4, #0]
 800b4ae:	f023 0320 	bic.w	r3, r3, #32
 800b4b2:	6023      	str	r3, [r4, #0]
 800b4b4:	2310      	movs	r3, #16
 800b4b6:	e7a7      	b.n	800b408 <_printf_i+0xf8>
 800b4b8:	4824      	ldr	r0, [pc, #144]	; (800b54c <_printf_i+0x23c>)
 800b4ba:	e7e4      	b.n	800b486 <_printf_i+0x176>
 800b4bc:	4615      	mov	r5, r2
 800b4be:	e7bd      	b.n	800b43c <_printf_i+0x12c>
 800b4c0:	682b      	ldr	r3, [r5, #0]
 800b4c2:	6826      	ldr	r6, [r4, #0]
 800b4c4:	6961      	ldr	r1, [r4, #20]
 800b4c6:	1d18      	adds	r0, r3, #4
 800b4c8:	6028      	str	r0, [r5, #0]
 800b4ca:	0635      	lsls	r5, r6, #24
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	d501      	bpl.n	800b4d4 <_printf_i+0x1c4>
 800b4d0:	6019      	str	r1, [r3, #0]
 800b4d2:	e002      	b.n	800b4da <_printf_i+0x1ca>
 800b4d4:	0670      	lsls	r0, r6, #25
 800b4d6:	d5fb      	bpl.n	800b4d0 <_printf_i+0x1c0>
 800b4d8:	8019      	strh	r1, [r3, #0]
 800b4da:	2300      	movs	r3, #0
 800b4dc:	6123      	str	r3, [r4, #16]
 800b4de:	4615      	mov	r5, r2
 800b4e0:	e7bc      	b.n	800b45c <_printf_i+0x14c>
 800b4e2:	682b      	ldr	r3, [r5, #0]
 800b4e4:	1d1a      	adds	r2, r3, #4
 800b4e6:	602a      	str	r2, [r5, #0]
 800b4e8:	681d      	ldr	r5, [r3, #0]
 800b4ea:	6862      	ldr	r2, [r4, #4]
 800b4ec:	2100      	movs	r1, #0
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	f7f4 fe96 	bl	8000220 <memchr>
 800b4f4:	b108      	cbz	r0, 800b4fa <_printf_i+0x1ea>
 800b4f6:	1b40      	subs	r0, r0, r5
 800b4f8:	6060      	str	r0, [r4, #4]
 800b4fa:	6863      	ldr	r3, [r4, #4]
 800b4fc:	6123      	str	r3, [r4, #16]
 800b4fe:	2300      	movs	r3, #0
 800b500:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b504:	e7aa      	b.n	800b45c <_printf_i+0x14c>
 800b506:	6923      	ldr	r3, [r4, #16]
 800b508:	462a      	mov	r2, r5
 800b50a:	4649      	mov	r1, r9
 800b50c:	4640      	mov	r0, r8
 800b50e:	47d0      	blx	sl
 800b510:	3001      	adds	r0, #1
 800b512:	d0ad      	beq.n	800b470 <_printf_i+0x160>
 800b514:	6823      	ldr	r3, [r4, #0]
 800b516:	079b      	lsls	r3, r3, #30
 800b518:	d413      	bmi.n	800b542 <_printf_i+0x232>
 800b51a:	68e0      	ldr	r0, [r4, #12]
 800b51c:	9b03      	ldr	r3, [sp, #12]
 800b51e:	4298      	cmp	r0, r3
 800b520:	bfb8      	it	lt
 800b522:	4618      	movlt	r0, r3
 800b524:	e7a6      	b.n	800b474 <_printf_i+0x164>
 800b526:	2301      	movs	r3, #1
 800b528:	4632      	mov	r2, r6
 800b52a:	4649      	mov	r1, r9
 800b52c:	4640      	mov	r0, r8
 800b52e:	47d0      	blx	sl
 800b530:	3001      	adds	r0, #1
 800b532:	d09d      	beq.n	800b470 <_printf_i+0x160>
 800b534:	3501      	adds	r5, #1
 800b536:	68e3      	ldr	r3, [r4, #12]
 800b538:	9903      	ldr	r1, [sp, #12]
 800b53a:	1a5b      	subs	r3, r3, r1
 800b53c:	42ab      	cmp	r3, r5
 800b53e:	dcf2      	bgt.n	800b526 <_printf_i+0x216>
 800b540:	e7eb      	b.n	800b51a <_printf_i+0x20a>
 800b542:	2500      	movs	r5, #0
 800b544:	f104 0619 	add.w	r6, r4, #25
 800b548:	e7f5      	b.n	800b536 <_printf_i+0x226>
 800b54a:	bf00      	nop
 800b54c:	0800f446 	.word	0x0800f446
 800b550:	0800f457 	.word	0x0800f457

0800b554 <std>:
 800b554:	2300      	movs	r3, #0
 800b556:	b510      	push	{r4, lr}
 800b558:	4604      	mov	r4, r0
 800b55a:	e9c0 3300 	strd	r3, r3, [r0]
 800b55e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b562:	6083      	str	r3, [r0, #8]
 800b564:	8181      	strh	r1, [r0, #12]
 800b566:	6643      	str	r3, [r0, #100]	; 0x64
 800b568:	81c2      	strh	r2, [r0, #14]
 800b56a:	6183      	str	r3, [r0, #24]
 800b56c:	4619      	mov	r1, r3
 800b56e:	2208      	movs	r2, #8
 800b570:	305c      	adds	r0, #92	; 0x5c
 800b572:	f000 fabd 	bl	800baf0 <memset>
 800b576:	4b05      	ldr	r3, [pc, #20]	; (800b58c <std+0x38>)
 800b578:	6263      	str	r3, [r4, #36]	; 0x24
 800b57a:	4b05      	ldr	r3, [pc, #20]	; (800b590 <std+0x3c>)
 800b57c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b57e:	4b05      	ldr	r3, [pc, #20]	; (800b594 <std+0x40>)
 800b580:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b582:	4b05      	ldr	r3, [pc, #20]	; (800b598 <std+0x44>)
 800b584:	6224      	str	r4, [r4, #32]
 800b586:	6323      	str	r3, [r4, #48]	; 0x30
 800b588:	bd10      	pop	{r4, pc}
 800b58a:	bf00      	nop
 800b58c:	0800b8fd 	.word	0x0800b8fd
 800b590:	0800b91f 	.word	0x0800b91f
 800b594:	0800b957 	.word	0x0800b957
 800b598:	0800b97b 	.word	0x0800b97b

0800b59c <stdio_exit_handler>:
 800b59c:	4a02      	ldr	r2, [pc, #8]	; (800b5a8 <stdio_exit_handler+0xc>)
 800b59e:	4903      	ldr	r1, [pc, #12]	; (800b5ac <stdio_exit_handler+0x10>)
 800b5a0:	4803      	ldr	r0, [pc, #12]	; (800b5b0 <stdio_exit_handler+0x14>)
 800b5a2:	f000 b869 	b.w	800b678 <_fwalk_sglue>
 800b5a6:	bf00      	nop
 800b5a8:	20000014 	.word	0x20000014
 800b5ac:	0800d6d9 	.word	0x0800d6d9
 800b5b0:	20000020 	.word	0x20000020

0800b5b4 <cleanup_stdio>:
 800b5b4:	6841      	ldr	r1, [r0, #4]
 800b5b6:	4b0c      	ldr	r3, [pc, #48]	; (800b5e8 <cleanup_stdio+0x34>)
 800b5b8:	4299      	cmp	r1, r3
 800b5ba:	b510      	push	{r4, lr}
 800b5bc:	4604      	mov	r4, r0
 800b5be:	d001      	beq.n	800b5c4 <cleanup_stdio+0x10>
 800b5c0:	f002 f88a 	bl	800d6d8 <_fflush_r>
 800b5c4:	68a1      	ldr	r1, [r4, #8]
 800b5c6:	4b09      	ldr	r3, [pc, #36]	; (800b5ec <cleanup_stdio+0x38>)
 800b5c8:	4299      	cmp	r1, r3
 800b5ca:	d002      	beq.n	800b5d2 <cleanup_stdio+0x1e>
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f002 f883 	bl	800d6d8 <_fflush_r>
 800b5d2:	68e1      	ldr	r1, [r4, #12]
 800b5d4:	4b06      	ldr	r3, [pc, #24]	; (800b5f0 <cleanup_stdio+0x3c>)
 800b5d6:	4299      	cmp	r1, r3
 800b5d8:	d004      	beq.n	800b5e4 <cleanup_stdio+0x30>
 800b5da:	4620      	mov	r0, r4
 800b5dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5e0:	f002 b87a 	b.w	800d6d8 <_fflush_r>
 800b5e4:	bd10      	pop	{r4, pc}
 800b5e6:	bf00      	nop
 800b5e8:	20000f5c 	.word	0x20000f5c
 800b5ec:	20000fc4 	.word	0x20000fc4
 800b5f0:	2000102c 	.word	0x2000102c

0800b5f4 <global_stdio_init.part.0>:
 800b5f4:	b510      	push	{r4, lr}
 800b5f6:	4b0b      	ldr	r3, [pc, #44]	; (800b624 <global_stdio_init.part.0+0x30>)
 800b5f8:	4c0b      	ldr	r4, [pc, #44]	; (800b628 <global_stdio_init.part.0+0x34>)
 800b5fa:	4a0c      	ldr	r2, [pc, #48]	; (800b62c <global_stdio_init.part.0+0x38>)
 800b5fc:	601a      	str	r2, [r3, #0]
 800b5fe:	4620      	mov	r0, r4
 800b600:	2200      	movs	r2, #0
 800b602:	2104      	movs	r1, #4
 800b604:	f7ff ffa6 	bl	800b554 <std>
 800b608:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b60c:	2201      	movs	r2, #1
 800b60e:	2109      	movs	r1, #9
 800b610:	f7ff ffa0 	bl	800b554 <std>
 800b614:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b618:	2202      	movs	r2, #2
 800b61a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b61e:	2112      	movs	r1, #18
 800b620:	f7ff bf98 	b.w	800b554 <std>
 800b624:	20001094 	.word	0x20001094
 800b628:	20000f5c 	.word	0x20000f5c
 800b62c:	0800b59d 	.word	0x0800b59d

0800b630 <__sfp_lock_acquire>:
 800b630:	4801      	ldr	r0, [pc, #4]	; (800b638 <__sfp_lock_acquire+0x8>)
 800b632:	f000 bae9 	b.w	800bc08 <__retarget_lock_acquire_recursive>
 800b636:	bf00      	nop
 800b638:	2000109d 	.word	0x2000109d

0800b63c <__sfp_lock_release>:
 800b63c:	4801      	ldr	r0, [pc, #4]	; (800b644 <__sfp_lock_release+0x8>)
 800b63e:	f000 bae4 	b.w	800bc0a <__retarget_lock_release_recursive>
 800b642:	bf00      	nop
 800b644:	2000109d 	.word	0x2000109d

0800b648 <__sinit>:
 800b648:	b510      	push	{r4, lr}
 800b64a:	4604      	mov	r4, r0
 800b64c:	f7ff fff0 	bl	800b630 <__sfp_lock_acquire>
 800b650:	6a23      	ldr	r3, [r4, #32]
 800b652:	b11b      	cbz	r3, 800b65c <__sinit+0x14>
 800b654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b658:	f7ff bff0 	b.w	800b63c <__sfp_lock_release>
 800b65c:	4b04      	ldr	r3, [pc, #16]	; (800b670 <__sinit+0x28>)
 800b65e:	6223      	str	r3, [r4, #32]
 800b660:	4b04      	ldr	r3, [pc, #16]	; (800b674 <__sinit+0x2c>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d1f5      	bne.n	800b654 <__sinit+0xc>
 800b668:	f7ff ffc4 	bl	800b5f4 <global_stdio_init.part.0>
 800b66c:	e7f2      	b.n	800b654 <__sinit+0xc>
 800b66e:	bf00      	nop
 800b670:	0800b5b5 	.word	0x0800b5b5
 800b674:	20001094 	.word	0x20001094

0800b678 <_fwalk_sglue>:
 800b678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b67c:	4607      	mov	r7, r0
 800b67e:	4688      	mov	r8, r1
 800b680:	4614      	mov	r4, r2
 800b682:	2600      	movs	r6, #0
 800b684:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b688:	f1b9 0901 	subs.w	r9, r9, #1
 800b68c:	d505      	bpl.n	800b69a <_fwalk_sglue+0x22>
 800b68e:	6824      	ldr	r4, [r4, #0]
 800b690:	2c00      	cmp	r4, #0
 800b692:	d1f7      	bne.n	800b684 <_fwalk_sglue+0xc>
 800b694:	4630      	mov	r0, r6
 800b696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b69a:	89ab      	ldrh	r3, [r5, #12]
 800b69c:	2b01      	cmp	r3, #1
 800b69e:	d907      	bls.n	800b6b0 <_fwalk_sglue+0x38>
 800b6a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	d003      	beq.n	800b6b0 <_fwalk_sglue+0x38>
 800b6a8:	4629      	mov	r1, r5
 800b6aa:	4638      	mov	r0, r7
 800b6ac:	47c0      	blx	r8
 800b6ae:	4306      	orrs	r6, r0
 800b6b0:	3568      	adds	r5, #104	; 0x68
 800b6b2:	e7e9      	b.n	800b688 <_fwalk_sglue+0x10>

0800b6b4 <iprintf>:
 800b6b4:	b40f      	push	{r0, r1, r2, r3}
 800b6b6:	b507      	push	{r0, r1, r2, lr}
 800b6b8:	4906      	ldr	r1, [pc, #24]	; (800b6d4 <iprintf+0x20>)
 800b6ba:	ab04      	add	r3, sp, #16
 800b6bc:	6808      	ldr	r0, [r1, #0]
 800b6be:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6c2:	6881      	ldr	r1, [r0, #8]
 800b6c4:	9301      	str	r3, [sp, #4]
 800b6c6:	f001 fe67 	bl	800d398 <_vfiprintf_r>
 800b6ca:	b003      	add	sp, #12
 800b6cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6d0:	b004      	add	sp, #16
 800b6d2:	4770      	bx	lr
 800b6d4:	2000006c 	.word	0x2000006c

0800b6d8 <_puts_r>:
 800b6d8:	6a03      	ldr	r3, [r0, #32]
 800b6da:	b570      	push	{r4, r5, r6, lr}
 800b6dc:	6884      	ldr	r4, [r0, #8]
 800b6de:	4605      	mov	r5, r0
 800b6e0:	460e      	mov	r6, r1
 800b6e2:	b90b      	cbnz	r3, 800b6e8 <_puts_r+0x10>
 800b6e4:	f7ff ffb0 	bl	800b648 <__sinit>
 800b6e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6ea:	07db      	lsls	r3, r3, #31
 800b6ec:	d405      	bmi.n	800b6fa <_puts_r+0x22>
 800b6ee:	89a3      	ldrh	r3, [r4, #12]
 800b6f0:	0598      	lsls	r0, r3, #22
 800b6f2:	d402      	bmi.n	800b6fa <_puts_r+0x22>
 800b6f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6f6:	f000 fa87 	bl	800bc08 <__retarget_lock_acquire_recursive>
 800b6fa:	89a3      	ldrh	r3, [r4, #12]
 800b6fc:	0719      	lsls	r1, r3, #28
 800b6fe:	d513      	bpl.n	800b728 <_puts_r+0x50>
 800b700:	6923      	ldr	r3, [r4, #16]
 800b702:	b18b      	cbz	r3, 800b728 <_puts_r+0x50>
 800b704:	3e01      	subs	r6, #1
 800b706:	68a3      	ldr	r3, [r4, #8]
 800b708:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b70c:	3b01      	subs	r3, #1
 800b70e:	60a3      	str	r3, [r4, #8]
 800b710:	b9e9      	cbnz	r1, 800b74e <_puts_r+0x76>
 800b712:	2b00      	cmp	r3, #0
 800b714:	da2e      	bge.n	800b774 <_puts_r+0x9c>
 800b716:	4622      	mov	r2, r4
 800b718:	210a      	movs	r1, #10
 800b71a:	4628      	mov	r0, r5
 800b71c:	f000 f952 	bl	800b9c4 <__swbuf_r>
 800b720:	3001      	adds	r0, #1
 800b722:	d007      	beq.n	800b734 <_puts_r+0x5c>
 800b724:	250a      	movs	r5, #10
 800b726:	e007      	b.n	800b738 <_puts_r+0x60>
 800b728:	4621      	mov	r1, r4
 800b72a:	4628      	mov	r0, r5
 800b72c:	f000 f988 	bl	800ba40 <__swsetup_r>
 800b730:	2800      	cmp	r0, #0
 800b732:	d0e7      	beq.n	800b704 <_puts_r+0x2c>
 800b734:	f04f 35ff 	mov.w	r5, #4294967295
 800b738:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b73a:	07da      	lsls	r2, r3, #31
 800b73c:	d405      	bmi.n	800b74a <_puts_r+0x72>
 800b73e:	89a3      	ldrh	r3, [r4, #12]
 800b740:	059b      	lsls	r3, r3, #22
 800b742:	d402      	bmi.n	800b74a <_puts_r+0x72>
 800b744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b746:	f000 fa60 	bl	800bc0a <__retarget_lock_release_recursive>
 800b74a:	4628      	mov	r0, r5
 800b74c:	bd70      	pop	{r4, r5, r6, pc}
 800b74e:	2b00      	cmp	r3, #0
 800b750:	da04      	bge.n	800b75c <_puts_r+0x84>
 800b752:	69a2      	ldr	r2, [r4, #24]
 800b754:	429a      	cmp	r2, r3
 800b756:	dc06      	bgt.n	800b766 <_puts_r+0x8e>
 800b758:	290a      	cmp	r1, #10
 800b75a:	d004      	beq.n	800b766 <_puts_r+0x8e>
 800b75c:	6823      	ldr	r3, [r4, #0]
 800b75e:	1c5a      	adds	r2, r3, #1
 800b760:	6022      	str	r2, [r4, #0]
 800b762:	7019      	strb	r1, [r3, #0]
 800b764:	e7cf      	b.n	800b706 <_puts_r+0x2e>
 800b766:	4622      	mov	r2, r4
 800b768:	4628      	mov	r0, r5
 800b76a:	f000 f92b 	bl	800b9c4 <__swbuf_r>
 800b76e:	3001      	adds	r0, #1
 800b770:	d1c9      	bne.n	800b706 <_puts_r+0x2e>
 800b772:	e7df      	b.n	800b734 <_puts_r+0x5c>
 800b774:	6823      	ldr	r3, [r4, #0]
 800b776:	250a      	movs	r5, #10
 800b778:	1c5a      	adds	r2, r3, #1
 800b77a:	6022      	str	r2, [r4, #0]
 800b77c:	701d      	strb	r5, [r3, #0]
 800b77e:	e7db      	b.n	800b738 <_puts_r+0x60>

0800b780 <puts>:
 800b780:	4b02      	ldr	r3, [pc, #8]	; (800b78c <puts+0xc>)
 800b782:	4601      	mov	r1, r0
 800b784:	6818      	ldr	r0, [r3, #0]
 800b786:	f7ff bfa7 	b.w	800b6d8 <_puts_r>
 800b78a:	bf00      	nop
 800b78c:	2000006c 	.word	0x2000006c

0800b790 <setbuf>:
 800b790:	fab1 f281 	clz	r2, r1
 800b794:	0952      	lsrs	r2, r2, #5
 800b796:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b79a:	0052      	lsls	r2, r2, #1
 800b79c:	f000 b800 	b.w	800b7a0 <setvbuf>

0800b7a0 <setvbuf>:
 800b7a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7a4:	461d      	mov	r5, r3
 800b7a6:	4b54      	ldr	r3, [pc, #336]	; (800b8f8 <setvbuf+0x158>)
 800b7a8:	681f      	ldr	r7, [r3, #0]
 800b7aa:	4604      	mov	r4, r0
 800b7ac:	460e      	mov	r6, r1
 800b7ae:	4690      	mov	r8, r2
 800b7b0:	b127      	cbz	r7, 800b7bc <setvbuf+0x1c>
 800b7b2:	6a3b      	ldr	r3, [r7, #32]
 800b7b4:	b913      	cbnz	r3, 800b7bc <setvbuf+0x1c>
 800b7b6:	4638      	mov	r0, r7
 800b7b8:	f7ff ff46 	bl	800b648 <__sinit>
 800b7bc:	f1b8 0f02 	cmp.w	r8, #2
 800b7c0:	d006      	beq.n	800b7d0 <setvbuf+0x30>
 800b7c2:	f1b8 0f01 	cmp.w	r8, #1
 800b7c6:	f200 8094 	bhi.w	800b8f2 <setvbuf+0x152>
 800b7ca:	2d00      	cmp	r5, #0
 800b7cc:	f2c0 8091 	blt.w	800b8f2 <setvbuf+0x152>
 800b7d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b7d2:	07da      	lsls	r2, r3, #31
 800b7d4:	d405      	bmi.n	800b7e2 <setvbuf+0x42>
 800b7d6:	89a3      	ldrh	r3, [r4, #12]
 800b7d8:	059b      	lsls	r3, r3, #22
 800b7da:	d402      	bmi.n	800b7e2 <setvbuf+0x42>
 800b7dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7de:	f000 fa13 	bl	800bc08 <__retarget_lock_acquire_recursive>
 800b7e2:	4621      	mov	r1, r4
 800b7e4:	4638      	mov	r0, r7
 800b7e6:	f001 ff77 	bl	800d6d8 <_fflush_r>
 800b7ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7ec:	b141      	cbz	r1, 800b800 <setvbuf+0x60>
 800b7ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7f2:	4299      	cmp	r1, r3
 800b7f4:	d002      	beq.n	800b7fc <setvbuf+0x5c>
 800b7f6:	4638      	mov	r0, r7
 800b7f8:	f001 f884 	bl	800c904 <_free_r>
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	6363      	str	r3, [r4, #52]	; 0x34
 800b800:	2300      	movs	r3, #0
 800b802:	61a3      	str	r3, [r4, #24]
 800b804:	6063      	str	r3, [r4, #4]
 800b806:	89a3      	ldrh	r3, [r4, #12]
 800b808:	0618      	lsls	r0, r3, #24
 800b80a:	d503      	bpl.n	800b814 <setvbuf+0x74>
 800b80c:	6921      	ldr	r1, [r4, #16]
 800b80e:	4638      	mov	r0, r7
 800b810:	f001 f878 	bl	800c904 <_free_r>
 800b814:	89a3      	ldrh	r3, [r4, #12]
 800b816:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b81a:	f023 0303 	bic.w	r3, r3, #3
 800b81e:	f1b8 0f02 	cmp.w	r8, #2
 800b822:	81a3      	strh	r3, [r4, #12]
 800b824:	d05f      	beq.n	800b8e6 <setvbuf+0x146>
 800b826:	ab01      	add	r3, sp, #4
 800b828:	466a      	mov	r2, sp
 800b82a:	4621      	mov	r1, r4
 800b82c:	4638      	mov	r0, r7
 800b82e:	f001 ff7b 	bl	800d728 <__swhatbuf_r>
 800b832:	89a3      	ldrh	r3, [r4, #12]
 800b834:	4318      	orrs	r0, r3
 800b836:	81a0      	strh	r0, [r4, #12]
 800b838:	bb2d      	cbnz	r5, 800b886 <setvbuf+0xe6>
 800b83a:	9d00      	ldr	r5, [sp, #0]
 800b83c:	4628      	mov	r0, r5
 800b83e:	f7ff f96f 	bl	800ab20 <malloc>
 800b842:	4606      	mov	r6, r0
 800b844:	2800      	cmp	r0, #0
 800b846:	d150      	bne.n	800b8ea <setvbuf+0x14a>
 800b848:	f8dd 9000 	ldr.w	r9, [sp]
 800b84c:	45a9      	cmp	r9, r5
 800b84e:	d13e      	bne.n	800b8ce <setvbuf+0x12e>
 800b850:	f04f 35ff 	mov.w	r5, #4294967295
 800b854:	2200      	movs	r2, #0
 800b856:	60a2      	str	r2, [r4, #8]
 800b858:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b85c:	6022      	str	r2, [r4, #0]
 800b85e:	6122      	str	r2, [r4, #16]
 800b860:	2201      	movs	r2, #1
 800b862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b866:	6162      	str	r2, [r4, #20]
 800b868:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b86a:	f043 0302 	orr.w	r3, r3, #2
 800b86e:	07d1      	lsls	r1, r2, #31
 800b870:	81a3      	strh	r3, [r4, #12]
 800b872:	d404      	bmi.n	800b87e <setvbuf+0xde>
 800b874:	059b      	lsls	r3, r3, #22
 800b876:	d402      	bmi.n	800b87e <setvbuf+0xde>
 800b878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b87a:	f000 f9c6 	bl	800bc0a <__retarget_lock_release_recursive>
 800b87e:	4628      	mov	r0, r5
 800b880:	b003      	add	sp, #12
 800b882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b886:	2e00      	cmp	r6, #0
 800b888:	d0d8      	beq.n	800b83c <setvbuf+0x9c>
 800b88a:	6a3b      	ldr	r3, [r7, #32]
 800b88c:	b913      	cbnz	r3, 800b894 <setvbuf+0xf4>
 800b88e:	4638      	mov	r0, r7
 800b890:	f7ff feda 	bl	800b648 <__sinit>
 800b894:	f1b8 0f01 	cmp.w	r8, #1
 800b898:	bf08      	it	eq
 800b89a:	89a3      	ldrheq	r3, [r4, #12]
 800b89c:	6026      	str	r6, [r4, #0]
 800b89e:	bf04      	itt	eq
 800b8a0:	f043 0301 	orreq.w	r3, r3, #1
 800b8a4:	81a3      	strheq	r3, [r4, #12]
 800b8a6:	89a3      	ldrh	r3, [r4, #12]
 800b8a8:	f013 0208 	ands.w	r2, r3, #8
 800b8ac:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b8b0:	d01d      	beq.n	800b8ee <setvbuf+0x14e>
 800b8b2:	07da      	lsls	r2, r3, #31
 800b8b4:	bf41      	itttt	mi
 800b8b6:	2200      	movmi	r2, #0
 800b8b8:	426d      	negmi	r5, r5
 800b8ba:	60a2      	strmi	r2, [r4, #8]
 800b8bc:	61a5      	strmi	r5, [r4, #24]
 800b8be:	bf58      	it	pl
 800b8c0:	60a5      	strpl	r5, [r4, #8]
 800b8c2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b8c4:	f015 0501 	ands.w	r5, r5, #1
 800b8c8:	d0d4      	beq.n	800b874 <setvbuf+0xd4>
 800b8ca:	2500      	movs	r5, #0
 800b8cc:	e7d7      	b.n	800b87e <setvbuf+0xde>
 800b8ce:	4648      	mov	r0, r9
 800b8d0:	f7ff f926 	bl	800ab20 <malloc>
 800b8d4:	4606      	mov	r6, r0
 800b8d6:	2800      	cmp	r0, #0
 800b8d8:	d0ba      	beq.n	800b850 <setvbuf+0xb0>
 800b8da:	89a3      	ldrh	r3, [r4, #12]
 800b8dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8e0:	81a3      	strh	r3, [r4, #12]
 800b8e2:	464d      	mov	r5, r9
 800b8e4:	e7d1      	b.n	800b88a <setvbuf+0xea>
 800b8e6:	2500      	movs	r5, #0
 800b8e8:	e7b4      	b.n	800b854 <setvbuf+0xb4>
 800b8ea:	46a9      	mov	r9, r5
 800b8ec:	e7f5      	b.n	800b8da <setvbuf+0x13a>
 800b8ee:	60a2      	str	r2, [r4, #8]
 800b8f0:	e7e7      	b.n	800b8c2 <setvbuf+0x122>
 800b8f2:	f04f 35ff 	mov.w	r5, #4294967295
 800b8f6:	e7c2      	b.n	800b87e <setvbuf+0xde>
 800b8f8:	2000006c 	.word	0x2000006c

0800b8fc <__sread>:
 800b8fc:	b510      	push	{r4, lr}
 800b8fe:	460c      	mov	r4, r1
 800b900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b904:	f000 f922 	bl	800bb4c <_read_r>
 800b908:	2800      	cmp	r0, #0
 800b90a:	bfab      	itete	ge
 800b90c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b90e:	89a3      	ldrhlt	r3, [r4, #12]
 800b910:	181b      	addge	r3, r3, r0
 800b912:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b916:	bfac      	ite	ge
 800b918:	6563      	strge	r3, [r4, #84]	; 0x54
 800b91a:	81a3      	strhlt	r3, [r4, #12]
 800b91c:	bd10      	pop	{r4, pc}

0800b91e <__swrite>:
 800b91e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b922:	461f      	mov	r7, r3
 800b924:	898b      	ldrh	r3, [r1, #12]
 800b926:	05db      	lsls	r3, r3, #23
 800b928:	4605      	mov	r5, r0
 800b92a:	460c      	mov	r4, r1
 800b92c:	4616      	mov	r6, r2
 800b92e:	d505      	bpl.n	800b93c <__swrite+0x1e>
 800b930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b934:	2302      	movs	r3, #2
 800b936:	2200      	movs	r2, #0
 800b938:	f000 f8f6 	bl	800bb28 <_lseek_r>
 800b93c:	89a3      	ldrh	r3, [r4, #12]
 800b93e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b942:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b946:	81a3      	strh	r3, [r4, #12]
 800b948:	4632      	mov	r2, r6
 800b94a:	463b      	mov	r3, r7
 800b94c:	4628      	mov	r0, r5
 800b94e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b952:	f000 b91d 	b.w	800bb90 <_write_r>

0800b956 <__sseek>:
 800b956:	b510      	push	{r4, lr}
 800b958:	460c      	mov	r4, r1
 800b95a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b95e:	f000 f8e3 	bl	800bb28 <_lseek_r>
 800b962:	1c43      	adds	r3, r0, #1
 800b964:	89a3      	ldrh	r3, [r4, #12]
 800b966:	bf15      	itete	ne
 800b968:	6560      	strne	r0, [r4, #84]	; 0x54
 800b96a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b96e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b972:	81a3      	strheq	r3, [r4, #12]
 800b974:	bf18      	it	ne
 800b976:	81a3      	strhne	r3, [r4, #12]
 800b978:	bd10      	pop	{r4, pc}

0800b97a <__sclose>:
 800b97a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b97e:	f000 b8c3 	b.w	800bb08 <_close_r>
	...

0800b984 <_vsiprintf_r>:
 800b984:	b500      	push	{lr}
 800b986:	b09b      	sub	sp, #108	; 0x6c
 800b988:	9100      	str	r1, [sp, #0]
 800b98a:	9104      	str	r1, [sp, #16]
 800b98c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b990:	9105      	str	r1, [sp, #20]
 800b992:	9102      	str	r1, [sp, #8]
 800b994:	4905      	ldr	r1, [pc, #20]	; (800b9ac <_vsiprintf_r+0x28>)
 800b996:	9103      	str	r1, [sp, #12]
 800b998:	4669      	mov	r1, sp
 800b99a:	f001 fbd5 	bl	800d148 <_svfiprintf_r>
 800b99e:	9b00      	ldr	r3, [sp, #0]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	701a      	strb	r2, [r3, #0]
 800b9a4:	b01b      	add	sp, #108	; 0x6c
 800b9a6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b9aa:	bf00      	nop
 800b9ac:	ffff0208 	.word	0xffff0208

0800b9b0 <vsiprintf>:
 800b9b0:	4613      	mov	r3, r2
 800b9b2:	460a      	mov	r2, r1
 800b9b4:	4601      	mov	r1, r0
 800b9b6:	4802      	ldr	r0, [pc, #8]	; (800b9c0 <vsiprintf+0x10>)
 800b9b8:	6800      	ldr	r0, [r0, #0]
 800b9ba:	f7ff bfe3 	b.w	800b984 <_vsiprintf_r>
 800b9be:	bf00      	nop
 800b9c0:	2000006c 	.word	0x2000006c

0800b9c4 <__swbuf_r>:
 800b9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9c6:	460e      	mov	r6, r1
 800b9c8:	4614      	mov	r4, r2
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	b118      	cbz	r0, 800b9d6 <__swbuf_r+0x12>
 800b9ce:	6a03      	ldr	r3, [r0, #32]
 800b9d0:	b90b      	cbnz	r3, 800b9d6 <__swbuf_r+0x12>
 800b9d2:	f7ff fe39 	bl	800b648 <__sinit>
 800b9d6:	69a3      	ldr	r3, [r4, #24]
 800b9d8:	60a3      	str	r3, [r4, #8]
 800b9da:	89a3      	ldrh	r3, [r4, #12]
 800b9dc:	071a      	lsls	r2, r3, #28
 800b9de:	d525      	bpl.n	800ba2c <__swbuf_r+0x68>
 800b9e0:	6923      	ldr	r3, [r4, #16]
 800b9e2:	b31b      	cbz	r3, 800ba2c <__swbuf_r+0x68>
 800b9e4:	6823      	ldr	r3, [r4, #0]
 800b9e6:	6922      	ldr	r2, [r4, #16]
 800b9e8:	1a98      	subs	r0, r3, r2
 800b9ea:	6963      	ldr	r3, [r4, #20]
 800b9ec:	b2f6      	uxtb	r6, r6
 800b9ee:	4283      	cmp	r3, r0
 800b9f0:	4637      	mov	r7, r6
 800b9f2:	dc04      	bgt.n	800b9fe <__swbuf_r+0x3a>
 800b9f4:	4621      	mov	r1, r4
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	f001 fe6e 	bl	800d6d8 <_fflush_r>
 800b9fc:	b9e0      	cbnz	r0, 800ba38 <__swbuf_r+0x74>
 800b9fe:	68a3      	ldr	r3, [r4, #8]
 800ba00:	3b01      	subs	r3, #1
 800ba02:	60a3      	str	r3, [r4, #8]
 800ba04:	6823      	ldr	r3, [r4, #0]
 800ba06:	1c5a      	adds	r2, r3, #1
 800ba08:	6022      	str	r2, [r4, #0]
 800ba0a:	701e      	strb	r6, [r3, #0]
 800ba0c:	6962      	ldr	r2, [r4, #20]
 800ba0e:	1c43      	adds	r3, r0, #1
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d004      	beq.n	800ba1e <__swbuf_r+0x5a>
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	07db      	lsls	r3, r3, #31
 800ba18:	d506      	bpl.n	800ba28 <__swbuf_r+0x64>
 800ba1a:	2e0a      	cmp	r6, #10
 800ba1c:	d104      	bne.n	800ba28 <__swbuf_r+0x64>
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4628      	mov	r0, r5
 800ba22:	f001 fe59 	bl	800d6d8 <_fflush_r>
 800ba26:	b938      	cbnz	r0, 800ba38 <__swbuf_r+0x74>
 800ba28:	4638      	mov	r0, r7
 800ba2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba2c:	4621      	mov	r1, r4
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f000 f806 	bl	800ba40 <__swsetup_r>
 800ba34:	2800      	cmp	r0, #0
 800ba36:	d0d5      	beq.n	800b9e4 <__swbuf_r+0x20>
 800ba38:	f04f 37ff 	mov.w	r7, #4294967295
 800ba3c:	e7f4      	b.n	800ba28 <__swbuf_r+0x64>
	...

0800ba40 <__swsetup_r>:
 800ba40:	b538      	push	{r3, r4, r5, lr}
 800ba42:	4b2a      	ldr	r3, [pc, #168]	; (800baec <__swsetup_r+0xac>)
 800ba44:	4605      	mov	r5, r0
 800ba46:	6818      	ldr	r0, [r3, #0]
 800ba48:	460c      	mov	r4, r1
 800ba4a:	b118      	cbz	r0, 800ba54 <__swsetup_r+0x14>
 800ba4c:	6a03      	ldr	r3, [r0, #32]
 800ba4e:	b90b      	cbnz	r3, 800ba54 <__swsetup_r+0x14>
 800ba50:	f7ff fdfa 	bl	800b648 <__sinit>
 800ba54:	89a3      	ldrh	r3, [r4, #12]
 800ba56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba5a:	0718      	lsls	r0, r3, #28
 800ba5c:	d422      	bmi.n	800baa4 <__swsetup_r+0x64>
 800ba5e:	06d9      	lsls	r1, r3, #27
 800ba60:	d407      	bmi.n	800ba72 <__swsetup_r+0x32>
 800ba62:	2309      	movs	r3, #9
 800ba64:	602b      	str	r3, [r5, #0]
 800ba66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ba6a:	81a3      	strh	r3, [r4, #12]
 800ba6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba70:	e034      	b.n	800badc <__swsetup_r+0x9c>
 800ba72:	0758      	lsls	r0, r3, #29
 800ba74:	d512      	bpl.n	800ba9c <__swsetup_r+0x5c>
 800ba76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba78:	b141      	cbz	r1, 800ba8c <__swsetup_r+0x4c>
 800ba7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba7e:	4299      	cmp	r1, r3
 800ba80:	d002      	beq.n	800ba88 <__swsetup_r+0x48>
 800ba82:	4628      	mov	r0, r5
 800ba84:	f000 ff3e 	bl	800c904 <_free_r>
 800ba88:	2300      	movs	r3, #0
 800ba8a:	6363      	str	r3, [r4, #52]	; 0x34
 800ba8c:	89a3      	ldrh	r3, [r4, #12]
 800ba8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ba92:	81a3      	strh	r3, [r4, #12]
 800ba94:	2300      	movs	r3, #0
 800ba96:	6063      	str	r3, [r4, #4]
 800ba98:	6923      	ldr	r3, [r4, #16]
 800ba9a:	6023      	str	r3, [r4, #0]
 800ba9c:	89a3      	ldrh	r3, [r4, #12]
 800ba9e:	f043 0308 	orr.w	r3, r3, #8
 800baa2:	81a3      	strh	r3, [r4, #12]
 800baa4:	6923      	ldr	r3, [r4, #16]
 800baa6:	b94b      	cbnz	r3, 800babc <__swsetup_r+0x7c>
 800baa8:	89a3      	ldrh	r3, [r4, #12]
 800baaa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800baae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bab2:	d003      	beq.n	800babc <__swsetup_r+0x7c>
 800bab4:	4621      	mov	r1, r4
 800bab6:	4628      	mov	r0, r5
 800bab8:	f001 fe5c 	bl	800d774 <__smakebuf_r>
 800babc:	89a0      	ldrh	r0, [r4, #12]
 800babe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bac2:	f010 0301 	ands.w	r3, r0, #1
 800bac6:	d00a      	beq.n	800bade <__swsetup_r+0x9e>
 800bac8:	2300      	movs	r3, #0
 800baca:	60a3      	str	r3, [r4, #8]
 800bacc:	6963      	ldr	r3, [r4, #20]
 800bace:	425b      	negs	r3, r3
 800bad0:	61a3      	str	r3, [r4, #24]
 800bad2:	6923      	ldr	r3, [r4, #16]
 800bad4:	b943      	cbnz	r3, 800bae8 <__swsetup_r+0xa8>
 800bad6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bada:	d1c4      	bne.n	800ba66 <__swsetup_r+0x26>
 800badc:	bd38      	pop	{r3, r4, r5, pc}
 800bade:	0781      	lsls	r1, r0, #30
 800bae0:	bf58      	it	pl
 800bae2:	6963      	ldrpl	r3, [r4, #20]
 800bae4:	60a3      	str	r3, [r4, #8]
 800bae6:	e7f4      	b.n	800bad2 <__swsetup_r+0x92>
 800bae8:	2000      	movs	r0, #0
 800baea:	e7f7      	b.n	800badc <__swsetup_r+0x9c>
 800baec:	2000006c 	.word	0x2000006c

0800baf0 <memset>:
 800baf0:	4402      	add	r2, r0
 800baf2:	4603      	mov	r3, r0
 800baf4:	4293      	cmp	r3, r2
 800baf6:	d100      	bne.n	800bafa <memset+0xa>
 800baf8:	4770      	bx	lr
 800bafa:	f803 1b01 	strb.w	r1, [r3], #1
 800bafe:	e7f9      	b.n	800baf4 <memset+0x4>

0800bb00 <_localeconv_r>:
 800bb00:	4800      	ldr	r0, [pc, #0]	; (800bb04 <_localeconv_r+0x4>)
 800bb02:	4770      	bx	lr
 800bb04:	20000160 	.word	0x20000160

0800bb08 <_close_r>:
 800bb08:	b538      	push	{r3, r4, r5, lr}
 800bb0a:	4d06      	ldr	r5, [pc, #24]	; (800bb24 <_close_r+0x1c>)
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	4604      	mov	r4, r0
 800bb10:	4608      	mov	r0, r1
 800bb12:	602b      	str	r3, [r5, #0]
 800bb14:	f7f9 fdfa 	bl	800570c <_close>
 800bb18:	1c43      	adds	r3, r0, #1
 800bb1a:	d102      	bne.n	800bb22 <_close_r+0x1a>
 800bb1c:	682b      	ldr	r3, [r5, #0]
 800bb1e:	b103      	cbz	r3, 800bb22 <_close_r+0x1a>
 800bb20:	6023      	str	r3, [r4, #0]
 800bb22:	bd38      	pop	{r3, r4, r5, pc}
 800bb24:	20001098 	.word	0x20001098

0800bb28 <_lseek_r>:
 800bb28:	b538      	push	{r3, r4, r5, lr}
 800bb2a:	4d07      	ldr	r5, [pc, #28]	; (800bb48 <_lseek_r+0x20>)
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	4608      	mov	r0, r1
 800bb30:	4611      	mov	r1, r2
 800bb32:	2200      	movs	r2, #0
 800bb34:	602a      	str	r2, [r5, #0]
 800bb36:	461a      	mov	r2, r3
 800bb38:	f7f9 fdf4 	bl	8005724 <_lseek>
 800bb3c:	1c43      	adds	r3, r0, #1
 800bb3e:	d102      	bne.n	800bb46 <_lseek_r+0x1e>
 800bb40:	682b      	ldr	r3, [r5, #0]
 800bb42:	b103      	cbz	r3, 800bb46 <_lseek_r+0x1e>
 800bb44:	6023      	str	r3, [r4, #0]
 800bb46:	bd38      	pop	{r3, r4, r5, pc}
 800bb48:	20001098 	.word	0x20001098

0800bb4c <_read_r>:
 800bb4c:	b538      	push	{r3, r4, r5, lr}
 800bb4e:	4d07      	ldr	r5, [pc, #28]	; (800bb6c <_read_r+0x20>)
 800bb50:	4604      	mov	r4, r0
 800bb52:	4608      	mov	r0, r1
 800bb54:	4611      	mov	r1, r2
 800bb56:	2200      	movs	r2, #0
 800bb58:	602a      	str	r2, [r5, #0]
 800bb5a:	461a      	mov	r2, r3
 800bb5c:	f7f9 fdba 	bl	80056d4 <_read>
 800bb60:	1c43      	adds	r3, r0, #1
 800bb62:	d102      	bne.n	800bb6a <_read_r+0x1e>
 800bb64:	682b      	ldr	r3, [r5, #0]
 800bb66:	b103      	cbz	r3, 800bb6a <_read_r+0x1e>
 800bb68:	6023      	str	r3, [r4, #0]
 800bb6a:	bd38      	pop	{r3, r4, r5, pc}
 800bb6c:	20001098 	.word	0x20001098

0800bb70 <_sbrk_r>:
 800bb70:	b538      	push	{r3, r4, r5, lr}
 800bb72:	4d06      	ldr	r5, [pc, #24]	; (800bb8c <_sbrk_r+0x1c>)
 800bb74:	2300      	movs	r3, #0
 800bb76:	4604      	mov	r4, r0
 800bb78:	4608      	mov	r0, r1
 800bb7a:	602b      	str	r3, [r5, #0]
 800bb7c:	f003 f904 	bl	800ed88 <_sbrk>
 800bb80:	1c43      	adds	r3, r0, #1
 800bb82:	d102      	bne.n	800bb8a <_sbrk_r+0x1a>
 800bb84:	682b      	ldr	r3, [r5, #0]
 800bb86:	b103      	cbz	r3, 800bb8a <_sbrk_r+0x1a>
 800bb88:	6023      	str	r3, [r4, #0]
 800bb8a:	bd38      	pop	{r3, r4, r5, pc}
 800bb8c:	20001098 	.word	0x20001098

0800bb90 <_write_r>:
 800bb90:	b538      	push	{r3, r4, r5, lr}
 800bb92:	4d07      	ldr	r5, [pc, #28]	; (800bbb0 <_write_r+0x20>)
 800bb94:	4604      	mov	r4, r0
 800bb96:	4608      	mov	r0, r1
 800bb98:	4611      	mov	r1, r2
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	602a      	str	r2, [r5, #0]
 800bb9e:	461a      	mov	r2, r3
 800bba0:	f7f9 fda6 	bl	80056f0 <_write>
 800bba4:	1c43      	adds	r3, r0, #1
 800bba6:	d102      	bne.n	800bbae <_write_r+0x1e>
 800bba8:	682b      	ldr	r3, [r5, #0]
 800bbaa:	b103      	cbz	r3, 800bbae <_write_r+0x1e>
 800bbac:	6023      	str	r3, [r4, #0]
 800bbae:	bd38      	pop	{r3, r4, r5, pc}
 800bbb0:	20001098 	.word	0x20001098

0800bbb4 <__errno>:
 800bbb4:	4b01      	ldr	r3, [pc, #4]	; (800bbbc <__errno+0x8>)
 800bbb6:	6818      	ldr	r0, [r3, #0]
 800bbb8:	4770      	bx	lr
 800bbba:	bf00      	nop
 800bbbc:	2000006c 	.word	0x2000006c

0800bbc0 <__libc_init_array>:
 800bbc0:	b570      	push	{r4, r5, r6, lr}
 800bbc2:	4d0d      	ldr	r5, [pc, #52]	; (800bbf8 <__libc_init_array+0x38>)
 800bbc4:	4c0d      	ldr	r4, [pc, #52]	; (800bbfc <__libc_init_array+0x3c>)
 800bbc6:	1b64      	subs	r4, r4, r5
 800bbc8:	10a4      	asrs	r4, r4, #2
 800bbca:	2600      	movs	r6, #0
 800bbcc:	42a6      	cmp	r6, r4
 800bbce:	d109      	bne.n	800bbe4 <__libc_init_array+0x24>
 800bbd0:	4d0b      	ldr	r5, [pc, #44]	; (800bc00 <__libc_init_array+0x40>)
 800bbd2:	4c0c      	ldr	r4, [pc, #48]	; (800bc04 <__libc_init_array+0x44>)
 800bbd4:	f003 f8e6 	bl	800eda4 <_init>
 800bbd8:	1b64      	subs	r4, r4, r5
 800bbda:	10a4      	asrs	r4, r4, #2
 800bbdc:	2600      	movs	r6, #0
 800bbde:	42a6      	cmp	r6, r4
 800bbe0:	d105      	bne.n	800bbee <__libc_init_array+0x2e>
 800bbe2:	bd70      	pop	{r4, r5, r6, pc}
 800bbe4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbe8:	4798      	blx	r3
 800bbea:	3601      	adds	r6, #1
 800bbec:	e7ee      	b.n	800bbcc <__libc_init_array+0xc>
 800bbee:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbf2:	4798      	blx	r3
 800bbf4:	3601      	adds	r6, #1
 800bbf6:	e7f2      	b.n	800bbde <__libc_init_array+0x1e>
 800bbf8:	0800f988 	.word	0x0800f988
 800bbfc:	0800f988 	.word	0x0800f988
 800bc00:	0800f988 	.word	0x0800f988
 800bc04:	0800f98c 	.word	0x0800f98c

0800bc08 <__retarget_lock_acquire_recursive>:
 800bc08:	4770      	bx	lr

0800bc0a <__retarget_lock_release_recursive>:
 800bc0a:	4770      	bx	lr

0800bc0c <quorem>:
 800bc0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc10:	6903      	ldr	r3, [r0, #16]
 800bc12:	690c      	ldr	r4, [r1, #16]
 800bc14:	42a3      	cmp	r3, r4
 800bc16:	4607      	mov	r7, r0
 800bc18:	db7e      	blt.n	800bd18 <quorem+0x10c>
 800bc1a:	3c01      	subs	r4, #1
 800bc1c:	f101 0814 	add.w	r8, r1, #20
 800bc20:	f100 0514 	add.w	r5, r0, #20
 800bc24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc28:	9301      	str	r3, [sp, #4]
 800bc2a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bc2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc32:	3301      	adds	r3, #1
 800bc34:	429a      	cmp	r2, r3
 800bc36:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bc3a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bc3e:	fbb2 f6f3 	udiv	r6, r2, r3
 800bc42:	d331      	bcc.n	800bca8 <quorem+0x9c>
 800bc44:	f04f 0e00 	mov.w	lr, #0
 800bc48:	4640      	mov	r0, r8
 800bc4a:	46ac      	mov	ip, r5
 800bc4c:	46f2      	mov	sl, lr
 800bc4e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc52:	b293      	uxth	r3, r2
 800bc54:	fb06 e303 	mla	r3, r6, r3, lr
 800bc58:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc5c:	0c1a      	lsrs	r2, r3, #16
 800bc5e:	b29b      	uxth	r3, r3
 800bc60:	ebaa 0303 	sub.w	r3, sl, r3
 800bc64:	f8dc a000 	ldr.w	sl, [ip]
 800bc68:	fa13 f38a 	uxtah	r3, r3, sl
 800bc6c:	fb06 220e 	mla	r2, r6, lr, r2
 800bc70:	9300      	str	r3, [sp, #0]
 800bc72:	9b00      	ldr	r3, [sp, #0]
 800bc74:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc78:	b292      	uxth	r2, r2
 800bc7a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bc7e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc82:	f8bd 3000 	ldrh.w	r3, [sp]
 800bc86:	4581      	cmp	r9, r0
 800bc88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc8c:	f84c 3b04 	str.w	r3, [ip], #4
 800bc90:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc94:	d2db      	bcs.n	800bc4e <quorem+0x42>
 800bc96:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc9a:	b92b      	cbnz	r3, 800bca8 <quorem+0x9c>
 800bc9c:	9b01      	ldr	r3, [sp, #4]
 800bc9e:	3b04      	subs	r3, #4
 800bca0:	429d      	cmp	r5, r3
 800bca2:	461a      	mov	r2, r3
 800bca4:	d32c      	bcc.n	800bd00 <quorem+0xf4>
 800bca6:	613c      	str	r4, [r7, #16]
 800bca8:	4638      	mov	r0, r7
 800bcaa:	f001 f8f3 	bl	800ce94 <__mcmp>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	db22      	blt.n	800bcf8 <quorem+0xec>
 800bcb2:	3601      	adds	r6, #1
 800bcb4:	4629      	mov	r1, r5
 800bcb6:	2000      	movs	r0, #0
 800bcb8:	f858 2b04 	ldr.w	r2, [r8], #4
 800bcbc:	f8d1 c000 	ldr.w	ip, [r1]
 800bcc0:	b293      	uxth	r3, r2
 800bcc2:	1ac3      	subs	r3, r0, r3
 800bcc4:	0c12      	lsrs	r2, r2, #16
 800bcc6:	fa13 f38c 	uxtah	r3, r3, ip
 800bcca:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bcce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bcd2:	b29b      	uxth	r3, r3
 800bcd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcd8:	45c1      	cmp	r9, r8
 800bcda:	f841 3b04 	str.w	r3, [r1], #4
 800bcde:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bce2:	d2e9      	bcs.n	800bcb8 <quorem+0xac>
 800bce4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bce8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcec:	b922      	cbnz	r2, 800bcf8 <quorem+0xec>
 800bcee:	3b04      	subs	r3, #4
 800bcf0:	429d      	cmp	r5, r3
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	d30a      	bcc.n	800bd0c <quorem+0x100>
 800bcf6:	613c      	str	r4, [r7, #16]
 800bcf8:	4630      	mov	r0, r6
 800bcfa:	b003      	add	sp, #12
 800bcfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd00:	6812      	ldr	r2, [r2, #0]
 800bd02:	3b04      	subs	r3, #4
 800bd04:	2a00      	cmp	r2, #0
 800bd06:	d1ce      	bne.n	800bca6 <quorem+0x9a>
 800bd08:	3c01      	subs	r4, #1
 800bd0a:	e7c9      	b.n	800bca0 <quorem+0x94>
 800bd0c:	6812      	ldr	r2, [r2, #0]
 800bd0e:	3b04      	subs	r3, #4
 800bd10:	2a00      	cmp	r2, #0
 800bd12:	d1f0      	bne.n	800bcf6 <quorem+0xea>
 800bd14:	3c01      	subs	r4, #1
 800bd16:	e7eb      	b.n	800bcf0 <quorem+0xe4>
 800bd18:	2000      	movs	r0, #0
 800bd1a:	e7ee      	b.n	800bcfa <quorem+0xee>
 800bd1c:	0000      	movs	r0, r0
	...

0800bd20 <_dtoa_r>:
 800bd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd24:	ed2d 8b04 	vpush	{d8-d9}
 800bd28:	69c5      	ldr	r5, [r0, #28]
 800bd2a:	b093      	sub	sp, #76	; 0x4c
 800bd2c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bd30:	ec57 6b10 	vmov	r6, r7, d0
 800bd34:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bd38:	9107      	str	r1, [sp, #28]
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	920a      	str	r2, [sp, #40]	; 0x28
 800bd3e:	930d      	str	r3, [sp, #52]	; 0x34
 800bd40:	b975      	cbnz	r5, 800bd60 <_dtoa_r+0x40>
 800bd42:	2010      	movs	r0, #16
 800bd44:	f7fe feec 	bl	800ab20 <malloc>
 800bd48:	4602      	mov	r2, r0
 800bd4a:	61e0      	str	r0, [r4, #28]
 800bd4c:	b920      	cbnz	r0, 800bd58 <_dtoa_r+0x38>
 800bd4e:	4bae      	ldr	r3, [pc, #696]	; (800c008 <_dtoa_r+0x2e8>)
 800bd50:	21ef      	movs	r1, #239	; 0xef
 800bd52:	48ae      	ldr	r0, [pc, #696]	; (800c00c <_dtoa_r+0x2ec>)
 800bd54:	f001 fd94 	bl	800d880 <__assert_func>
 800bd58:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd5c:	6005      	str	r5, [r0, #0]
 800bd5e:	60c5      	str	r5, [r0, #12]
 800bd60:	69e3      	ldr	r3, [r4, #28]
 800bd62:	6819      	ldr	r1, [r3, #0]
 800bd64:	b151      	cbz	r1, 800bd7c <_dtoa_r+0x5c>
 800bd66:	685a      	ldr	r2, [r3, #4]
 800bd68:	604a      	str	r2, [r1, #4]
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	4093      	lsls	r3, r2
 800bd6e:	608b      	str	r3, [r1, #8]
 800bd70:	4620      	mov	r0, r4
 800bd72:	f000 fe53 	bl	800ca1c <_Bfree>
 800bd76:	69e3      	ldr	r3, [r4, #28]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	601a      	str	r2, [r3, #0]
 800bd7c:	1e3b      	subs	r3, r7, #0
 800bd7e:	bfbb      	ittet	lt
 800bd80:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bd84:	9303      	strlt	r3, [sp, #12]
 800bd86:	2300      	movge	r3, #0
 800bd88:	2201      	movlt	r2, #1
 800bd8a:	bfac      	ite	ge
 800bd8c:	f8c8 3000 	strge.w	r3, [r8]
 800bd90:	f8c8 2000 	strlt.w	r2, [r8]
 800bd94:	4b9e      	ldr	r3, [pc, #632]	; (800c010 <_dtoa_r+0x2f0>)
 800bd96:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bd9a:	ea33 0308 	bics.w	r3, r3, r8
 800bd9e:	d11b      	bne.n	800bdd8 <_dtoa_r+0xb8>
 800bda0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bda2:	f242 730f 	movw	r3, #9999	; 0x270f
 800bda6:	6013      	str	r3, [r2, #0]
 800bda8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bdac:	4333      	orrs	r3, r6
 800bdae:	f000 8593 	beq.w	800c8d8 <_dtoa_r+0xbb8>
 800bdb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdb4:	b963      	cbnz	r3, 800bdd0 <_dtoa_r+0xb0>
 800bdb6:	4b97      	ldr	r3, [pc, #604]	; (800c014 <_dtoa_r+0x2f4>)
 800bdb8:	e027      	b.n	800be0a <_dtoa_r+0xea>
 800bdba:	4b97      	ldr	r3, [pc, #604]	; (800c018 <_dtoa_r+0x2f8>)
 800bdbc:	9300      	str	r3, [sp, #0]
 800bdbe:	3308      	adds	r3, #8
 800bdc0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bdc2:	6013      	str	r3, [r2, #0]
 800bdc4:	9800      	ldr	r0, [sp, #0]
 800bdc6:	b013      	add	sp, #76	; 0x4c
 800bdc8:	ecbd 8b04 	vpop	{d8-d9}
 800bdcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd0:	4b90      	ldr	r3, [pc, #576]	; (800c014 <_dtoa_r+0x2f4>)
 800bdd2:	9300      	str	r3, [sp, #0]
 800bdd4:	3303      	adds	r3, #3
 800bdd6:	e7f3      	b.n	800bdc0 <_dtoa_r+0xa0>
 800bdd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bddc:	2200      	movs	r2, #0
 800bdde:	ec51 0b17 	vmov	r0, r1, d7
 800bde2:	eeb0 8a47 	vmov.f32	s16, s14
 800bde6:	eef0 8a67 	vmov.f32	s17, s15
 800bdea:	2300      	movs	r3, #0
 800bdec:	f7f4 fe94 	bl	8000b18 <__aeabi_dcmpeq>
 800bdf0:	4681      	mov	r9, r0
 800bdf2:	b160      	cbz	r0, 800be0e <_dtoa_r+0xee>
 800bdf4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	6013      	str	r3, [r2, #0]
 800bdfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	f000 8568 	beq.w	800c8d2 <_dtoa_r+0xbb2>
 800be02:	4b86      	ldr	r3, [pc, #536]	; (800c01c <_dtoa_r+0x2fc>)
 800be04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800be06:	6013      	str	r3, [r2, #0]
 800be08:	3b01      	subs	r3, #1
 800be0a:	9300      	str	r3, [sp, #0]
 800be0c:	e7da      	b.n	800bdc4 <_dtoa_r+0xa4>
 800be0e:	aa10      	add	r2, sp, #64	; 0x40
 800be10:	a911      	add	r1, sp, #68	; 0x44
 800be12:	4620      	mov	r0, r4
 800be14:	eeb0 0a48 	vmov.f32	s0, s16
 800be18:	eef0 0a68 	vmov.f32	s1, s17
 800be1c:	f001 f8e0 	bl	800cfe0 <__d2b>
 800be20:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800be24:	4682      	mov	sl, r0
 800be26:	2d00      	cmp	r5, #0
 800be28:	d07f      	beq.n	800bf2a <_dtoa_r+0x20a>
 800be2a:	ee18 3a90 	vmov	r3, s17
 800be2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be32:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800be36:	ec51 0b18 	vmov	r0, r1, d8
 800be3a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800be3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800be42:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800be46:	4619      	mov	r1, r3
 800be48:	2200      	movs	r2, #0
 800be4a:	4b75      	ldr	r3, [pc, #468]	; (800c020 <_dtoa_r+0x300>)
 800be4c:	f7f4 fa44 	bl	80002d8 <__aeabi_dsub>
 800be50:	a367      	add	r3, pc, #412	; (adr r3, 800bff0 <_dtoa_r+0x2d0>)
 800be52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be56:	f7f4 fbf7 	bl	8000648 <__aeabi_dmul>
 800be5a:	a367      	add	r3, pc, #412	; (adr r3, 800bff8 <_dtoa_r+0x2d8>)
 800be5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be60:	f7f4 fa3c 	bl	80002dc <__adddf3>
 800be64:	4606      	mov	r6, r0
 800be66:	4628      	mov	r0, r5
 800be68:	460f      	mov	r7, r1
 800be6a:	f7f4 fb83 	bl	8000574 <__aeabi_i2d>
 800be6e:	a364      	add	r3, pc, #400	; (adr r3, 800c000 <_dtoa_r+0x2e0>)
 800be70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be74:	f7f4 fbe8 	bl	8000648 <__aeabi_dmul>
 800be78:	4602      	mov	r2, r0
 800be7a:	460b      	mov	r3, r1
 800be7c:	4630      	mov	r0, r6
 800be7e:	4639      	mov	r1, r7
 800be80:	f7f4 fa2c 	bl	80002dc <__adddf3>
 800be84:	4606      	mov	r6, r0
 800be86:	460f      	mov	r7, r1
 800be88:	f7f4 fe8e 	bl	8000ba8 <__aeabi_d2iz>
 800be8c:	2200      	movs	r2, #0
 800be8e:	4683      	mov	fp, r0
 800be90:	2300      	movs	r3, #0
 800be92:	4630      	mov	r0, r6
 800be94:	4639      	mov	r1, r7
 800be96:	f7f4 fe49 	bl	8000b2c <__aeabi_dcmplt>
 800be9a:	b148      	cbz	r0, 800beb0 <_dtoa_r+0x190>
 800be9c:	4658      	mov	r0, fp
 800be9e:	f7f4 fb69 	bl	8000574 <__aeabi_i2d>
 800bea2:	4632      	mov	r2, r6
 800bea4:	463b      	mov	r3, r7
 800bea6:	f7f4 fe37 	bl	8000b18 <__aeabi_dcmpeq>
 800beaa:	b908      	cbnz	r0, 800beb0 <_dtoa_r+0x190>
 800beac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800beb0:	f1bb 0f16 	cmp.w	fp, #22
 800beb4:	d857      	bhi.n	800bf66 <_dtoa_r+0x246>
 800beb6:	4b5b      	ldr	r3, [pc, #364]	; (800c024 <_dtoa_r+0x304>)
 800beb8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec0:	ec51 0b18 	vmov	r0, r1, d8
 800bec4:	f7f4 fe32 	bl	8000b2c <__aeabi_dcmplt>
 800bec8:	2800      	cmp	r0, #0
 800beca:	d04e      	beq.n	800bf6a <_dtoa_r+0x24a>
 800becc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bed0:	2300      	movs	r3, #0
 800bed2:	930c      	str	r3, [sp, #48]	; 0x30
 800bed4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bed6:	1b5b      	subs	r3, r3, r5
 800bed8:	1e5a      	subs	r2, r3, #1
 800beda:	bf45      	ittet	mi
 800bedc:	f1c3 0301 	rsbmi	r3, r3, #1
 800bee0:	9305      	strmi	r3, [sp, #20]
 800bee2:	2300      	movpl	r3, #0
 800bee4:	2300      	movmi	r3, #0
 800bee6:	9206      	str	r2, [sp, #24]
 800bee8:	bf54      	ite	pl
 800beea:	9305      	strpl	r3, [sp, #20]
 800beec:	9306      	strmi	r3, [sp, #24]
 800beee:	f1bb 0f00 	cmp.w	fp, #0
 800bef2:	db3c      	blt.n	800bf6e <_dtoa_r+0x24e>
 800bef4:	9b06      	ldr	r3, [sp, #24]
 800bef6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800befa:	445b      	add	r3, fp
 800befc:	9306      	str	r3, [sp, #24]
 800befe:	2300      	movs	r3, #0
 800bf00:	9308      	str	r3, [sp, #32]
 800bf02:	9b07      	ldr	r3, [sp, #28]
 800bf04:	2b09      	cmp	r3, #9
 800bf06:	d868      	bhi.n	800bfda <_dtoa_r+0x2ba>
 800bf08:	2b05      	cmp	r3, #5
 800bf0a:	bfc4      	itt	gt
 800bf0c:	3b04      	subgt	r3, #4
 800bf0e:	9307      	strgt	r3, [sp, #28]
 800bf10:	9b07      	ldr	r3, [sp, #28]
 800bf12:	f1a3 0302 	sub.w	r3, r3, #2
 800bf16:	bfcc      	ite	gt
 800bf18:	2500      	movgt	r5, #0
 800bf1a:	2501      	movle	r5, #1
 800bf1c:	2b03      	cmp	r3, #3
 800bf1e:	f200 8085 	bhi.w	800c02c <_dtoa_r+0x30c>
 800bf22:	e8df f003 	tbb	[pc, r3]
 800bf26:	3b2e      	.short	0x3b2e
 800bf28:	5839      	.short	0x5839
 800bf2a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bf2e:	441d      	add	r5, r3
 800bf30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bf34:	2b20      	cmp	r3, #32
 800bf36:	bfc1      	itttt	gt
 800bf38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bf3c:	fa08 f803 	lslgt.w	r8, r8, r3
 800bf40:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bf44:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bf48:	bfd6      	itet	le
 800bf4a:	f1c3 0320 	rsble	r3, r3, #32
 800bf4e:	ea48 0003 	orrgt.w	r0, r8, r3
 800bf52:	fa06 f003 	lslle.w	r0, r6, r3
 800bf56:	f7f4 fafd 	bl	8000554 <__aeabi_ui2d>
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bf60:	3d01      	subs	r5, #1
 800bf62:	920e      	str	r2, [sp, #56]	; 0x38
 800bf64:	e76f      	b.n	800be46 <_dtoa_r+0x126>
 800bf66:	2301      	movs	r3, #1
 800bf68:	e7b3      	b.n	800bed2 <_dtoa_r+0x1b2>
 800bf6a:	900c      	str	r0, [sp, #48]	; 0x30
 800bf6c:	e7b2      	b.n	800bed4 <_dtoa_r+0x1b4>
 800bf6e:	9b05      	ldr	r3, [sp, #20]
 800bf70:	eba3 030b 	sub.w	r3, r3, fp
 800bf74:	9305      	str	r3, [sp, #20]
 800bf76:	f1cb 0300 	rsb	r3, fp, #0
 800bf7a:	9308      	str	r3, [sp, #32]
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf80:	e7bf      	b.n	800bf02 <_dtoa_r+0x1e2>
 800bf82:	2300      	movs	r3, #0
 800bf84:	9309      	str	r3, [sp, #36]	; 0x24
 800bf86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	dc52      	bgt.n	800c032 <_dtoa_r+0x312>
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	9301      	str	r3, [sp, #4]
 800bf90:	9304      	str	r3, [sp, #16]
 800bf92:	461a      	mov	r2, r3
 800bf94:	920a      	str	r2, [sp, #40]	; 0x28
 800bf96:	e00b      	b.n	800bfb0 <_dtoa_r+0x290>
 800bf98:	2301      	movs	r3, #1
 800bf9a:	e7f3      	b.n	800bf84 <_dtoa_r+0x264>
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	9309      	str	r3, [sp, #36]	; 0x24
 800bfa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfa2:	445b      	add	r3, fp
 800bfa4:	9301      	str	r3, [sp, #4]
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	9304      	str	r3, [sp, #16]
 800bfac:	bfb8      	it	lt
 800bfae:	2301      	movlt	r3, #1
 800bfb0:	69e0      	ldr	r0, [r4, #28]
 800bfb2:	2100      	movs	r1, #0
 800bfb4:	2204      	movs	r2, #4
 800bfb6:	f102 0614 	add.w	r6, r2, #20
 800bfba:	429e      	cmp	r6, r3
 800bfbc:	d93d      	bls.n	800c03a <_dtoa_r+0x31a>
 800bfbe:	6041      	str	r1, [r0, #4]
 800bfc0:	4620      	mov	r0, r4
 800bfc2:	f000 fceb 	bl	800c99c <_Balloc>
 800bfc6:	9000      	str	r0, [sp, #0]
 800bfc8:	2800      	cmp	r0, #0
 800bfca:	d139      	bne.n	800c040 <_dtoa_r+0x320>
 800bfcc:	4b16      	ldr	r3, [pc, #88]	; (800c028 <_dtoa_r+0x308>)
 800bfce:	4602      	mov	r2, r0
 800bfd0:	f240 11af 	movw	r1, #431	; 0x1af
 800bfd4:	e6bd      	b.n	800bd52 <_dtoa_r+0x32>
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	e7e1      	b.n	800bf9e <_dtoa_r+0x27e>
 800bfda:	2501      	movs	r5, #1
 800bfdc:	2300      	movs	r3, #0
 800bfde:	9307      	str	r3, [sp, #28]
 800bfe0:	9509      	str	r5, [sp, #36]	; 0x24
 800bfe2:	f04f 33ff 	mov.w	r3, #4294967295
 800bfe6:	9301      	str	r3, [sp, #4]
 800bfe8:	9304      	str	r3, [sp, #16]
 800bfea:	2200      	movs	r2, #0
 800bfec:	2312      	movs	r3, #18
 800bfee:	e7d1      	b.n	800bf94 <_dtoa_r+0x274>
 800bff0:	636f4361 	.word	0x636f4361
 800bff4:	3fd287a7 	.word	0x3fd287a7
 800bff8:	8b60c8b3 	.word	0x8b60c8b3
 800bffc:	3fc68a28 	.word	0x3fc68a28
 800c000:	509f79fb 	.word	0x509f79fb
 800c004:	3fd34413 	.word	0x3fd34413
 800c008:	0800f475 	.word	0x0800f475
 800c00c:	0800f48c 	.word	0x0800f48c
 800c010:	7ff00000 	.word	0x7ff00000
 800c014:	0800f471 	.word	0x0800f471
 800c018:	0800f468 	.word	0x0800f468
 800c01c:	0800f445 	.word	0x0800f445
 800c020:	3ff80000 	.word	0x3ff80000
 800c024:	0800f578 	.word	0x0800f578
 800c028:	0800f4e4 	.word	0x0800f4e4
 800c02c:	2301      	movs	r3, #1
 800c02e:	9309      	str	r3, [sp, #36]	; 0x24
 800c030:	e7d7      	b.n	800bfe2 <_dtoa_r+0x2c2>
 800c032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c034:	9301      	str	r3, [sp, #4]
 800c036:	9304      	str	r3, [sp, #16]
 800c038:	e7ba      	b.n	800bfb0 <_dtoa_r+0x290>
 800c03a:	3101      	adds	r1, #1
 800c03c:	0052      	lsls	r2, r2, #1
 800c03e:	e7ba      	b.n	800bfb6 <_dtoa_r+0x296>
 800c040:	69e3      	ldr	r3, [r4, #28]
 800c042:	9a00      	ldr	r2, [sp, #0]
 800c044:	601a      	str	r2, [r3, #0]
 800c046:	9b04      	ldr	r3, [sp, #16]
 800c048:	2b0e      	cmp	r3, #14
 800c04a:	f200 80a8 	bhi.w	800c19e <_dtoa_r+0x47e>
 800c04e:	2d00      	cmp	r5, #0
 800c050:	f000 80a5 	beq.w	800c19e <_dtoa_r+0x47e>
 800c054:	f1bb 0f00 	cmp.w	fp, #0
 800c058:	dd38      	ble.n	800c0cc <_dtoa_r+0x3ac>
 800c05a:	4bc0      	ldr	r3, [pc, #768]	; (800c35c <_dtoa_r+0x63c>)
 800c05c:	f00b 020f 	and.w	r2, fp, #15
 800c060:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c064:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c068:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c06c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c070:	d019      	beq.n	800c0a6 <_dtoa_r+0x386>
 800c072:	4bbb      	ldr	r3, [pc, #748]	; (800c360 <_dtoa_r+0x640>)
 800c074:	ec51 0b18 	vmov	r0, r1, d8
 800c078:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c07c:	f7f4 fc0e 	bl	800089c <__aeabi_ddiv>
 800c080:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c084:	f008 080f 	and.w	r8, r8, #15
 800c088:	2503      	movs	r5, #3
 800c08a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c360 <_dtoa_r+0x640>
 800c08e:	f1b8 0f00 	cmp.w	r8, #0
 800c092:	d10a      	bne.n	800c0aa <_dtoa_r+0x38a>
 800c094:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c098:	4632      	mov	r2, r6
 800c09a:	463b      	mov	r3, r7
 800c09c:	f7f4 fbfe 	bl	800089c <__aeabi_ddiv>
 800c0a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0a4:	e02b      	b.n	800c0fe <_dtoa_r+0x3de>
 800c0a6:	2502      	movs	r5, #2
 800c0a8:	e7ef      	b.n	800c08a <_dtoa_r+0x36a>
 800c0aa:	f018 0f01 	tst.w	r8, #1
 800c0ae:	d008      	beq.n	800c0c2 <_dtoa_r+0x3a2>
 800c0b0:	4630      	mov	r0, r6
 800c0b2:	4639      	mov	r1, r7
 800c0b4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c0b8:	f7f4 fac6 	bl	8000648 <__aeabi_dmul>
 800c0bc:	3501      	adds	r5, #1
 800c0be:	4606      	mov	r6, r0
 800c0c0:	460f      	mov	r7, r1
 800c0c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c0c6:	f109 0908 	add.w	r9, r9, #8
 800c0ca:	e7e0      	b.n	800c08e <_dtoa_r+0x36e>
 800c0cc:	f000 809f 	beq.w	800c20e <_dtoa_r+0x4ee>
 800c0d0:	f1cb 0600 	rsb	r6, fp, #0
 800c0d4:	4ba1      	ldr	r3, [pc, #644]	; (800c35c <_dtoa_r+0x63c>)
 800c0d6:	4fa2      	ldr	r7, [pc, #648]	; (800c360 <_dtoa_r+0x640>)
 800c0d8:	f006 020f 	and.w	r2, r6, #15
 800c0dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e4:	ec51 0b18 	vmov	r0, r1, d8
 800c0e8:	f7f4 faae 	bl	8000648 <__aeabi_dmul>
 800c0ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0f0:	1136      	asrs	r6, r6, #4
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	2502      	movs	r5, #2
 800c0f6:	2e00      	cmp	r6, #0
 800c0f8:	d17e      	bne.n	800c1f8 <_dtoa_r+0x4d8>
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d1d0      	bne.n	800c0a0 <_dtoa_r+0x380>
 800c0fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c100:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c104:	2b00      	cmp	r3, #0
 800c106:	f000 8084 	beq.w	800c212 <_dtoa_r+0x4f2>
 800c10a:	4b96      	ldr	r3, [pc, #600]	; (800c364 <_dtoa_r+0x644>)
 800c10c:	2200      	movs	r2, #0
 800c10e:	4640      	mov	r0, r8
 800c110:	4649      	mov	r1, r9
 800c112:	f7f4 fd0b 	bl	8000b2c <__aeabi_dcmplt>
 800c116:	2800      	cmp	r0, #0
 800c118:	d07b      	beq.n	800c212 <_dtoa_r+0x4f2>
 800c11a:	9b04      	ldr	r3, [sp, #16]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d078      	beq.n	800c212 <_dtoa_r+0x4f2>
 800c120:	9b01      	ldr	r3, [sp, #4]
 800c122:	2b00      	cmp	r3, #0
 800c124:	dd39      	ble.n	800c19a <_dtoa_r+0x47a>
 800c126:	4b90      	ldr	r3, [pc, #576]	; (800c368 <_dtoa_r+0x648>)
 800c128:	2200      	movs	r2, #0
 800c12a:	4640      	mov	r0, r8
 800c12c:	4649      	mov	r1, r9
 800c12e:	f7f4 fa8b 	bl	8000648 <__aeabi_dmul>
 800c132:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c136:	9e01      	ldr	r6, [sp, #4]
 800c138:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c13c:	3501      	adds	r5, #1
 800c13e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c142:	4628      	mov	r0, r5
 800c144:	f7f4 fa16 	bl	8000574 <__aeabi_i2d>
 800c148:	4642      	mov	r2, r8
 800c14a:	464b      	mov	r3, r9
 800c14c:	f7f4 fa7c 	bl	8000648 <__aeabi_dmul>
 800c150:	4b86      	ldr	r3, [pc, #536]	; (800c36c <_dtoa_r+0x64c>)
 800c152:	2200      	movs	r2, #0
 800c154:	f7f4 f8c2 	bl	80002dc <__adddf3>
 800c158:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c15c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c160:	9303      	str	r3, [sp, #12]
 800c162:	2e00      	cmp	r6, #0
 800c164:	d158      	bne.n	800c218 <_dtoa_r+0x4f8>
 800c166:	4b82      	ldr	r3, [pc, #520]	; (800c370 <_dtoa_r+0x650>)
 800c168:	2200      	movs	r2, #0
 800c16a:	4640      	mov	r0, r8
 800c16c:	4649      	mov	r1, r9
 800c16e:	f7f4 f8b3 	bl	80002d8 <__aeabi_dsub>
 800c172:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c176:	4680      	mov	r8, r0
 800c178:	4689      	mov	r9, r1
 800c17a:	f7f4 fcf5 	bl	8000b68 <__aeabi_dcmpgt>
 800c17e:	2800      	cmp	r0, #0
 800c180:	f040 8296 	bne.w	800c6b0 <_dtoa_r+0x990>
 800c184:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c188:	4640      	mov	r0, r8
 800c18a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c18e:	4649      	mov	r1, r9
 800c190:	f7f4 fccc 	bl	8000b2c <__aeabi_dcmplt>
 800c194:	2800      	cmp	r0, #0
 800c196:	f040 8289 	bne.w	800c6ac <_dtoa_r+0x98c>
 800c19a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c19e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	f2c0 814e 	blt.w	800c442 <_dtoa_r+0x722>
 800c1a6:	f1bb 0f0e 	cmp.w	fp, #14
 800c1aa:	f300 814a 	bgt.w	800c442 <_dtoa_r+0x722>
 800c1ae:	4b6b      	ldr	r3, [pc, #428]	; (800c35c <_dtoa_r+0x63c>)
 800c1b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c1b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c1b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	f280 80dc 	bge.w	800c378 <_dtoa_r+0x658>
 800c1c0:	9b04      	ldr	r3, [sp, #16]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	f300 80d8 	bgt.w	800c378 <_dtoa_r+0x658>
 800c1c8:	f040 826f 	bne.w	800c6aa <_dtoa_r+0x98a>
 800c1cc:	4b68      	ldr	r3, [pc, #416]	; (800c370 <_dtoa_r+0x650>)
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	4640      	mov	r0, r8
 800c1d2:	4649      	mov	r1, r9
 800c1d4:	f7f4 fa38 	bl	8000648 <__aeabi_dmul>
 800c1d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1dc:	f7f4 fcba 	bl	8000b54 <__aeabi_dcmpge>
 800c1e0:	9e04      	ldr	r6, [sp, #16]
 800c1e2:	4637      	mov	r7, r6
 800c1e4:	2800      	cmp	r0, #0
 800c1e6:	f040 8245 	bne.w	800c674 <_dtoa_r+0x954>
 800c1ea:	9d00      	ldr	r5, [sp, #0]
 800c1ec:	2331      	movs	r3, #49	; 0x31
 800c1ee:	f805 3b01 	strb.w	r3, [r5], #1
 800c1f2:	f10b 0b01 	add.w	fp, fp, #1
 800c1f6:	e241      	b.n	800c67c <_dtoa_r+0x95c>
 800c1f8:	07f2      	lsls	r2, r6, #31
 800c1fa:	d505      	bpl.n	800c208 <_dtoa_r+0x4e8>
 800c1fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c200:	f7f4 fa22 	bl	8000648 <__aeabi_dmul>
 800c204:	3501      	adds	r5, #1
 800c206:	2301      	movs	r3, #1
 800c208:	1076      	asrs	r6, r6, #1
 800c20a:	3708      	adds	r7, #8
 800c20c:	e773      	b.n	800c0f6 <_dtoa_r+0x3d6>
 800c20e:	2502      	movs	r5, #2
 800c210:	e775      	b.n	800c0fe <_dtoa_r+0x3de>
 800c212:	9e04      	ldr	r6, [sp, #16]
 800c214:	465f      	mov	r7, fp
 800c216:	e792      	b.n	800c13e <_dtoa_r+0x41e>
 800c218:	9900      	ldr	r1, [sp, #0]
 800c21a:	4b50      	ldr	r3, [pc, #320]	; (800c35c <_dtoa_r+0x63c>)
 800c21c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c220:	4431      	add	r1, r6
 800c222:	9102      	str	r1, [sp, #8]
 800c224:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c226:	eeb0 9a47 	vmov.f32	s18, s14
 800c22a:	eef0 9a67 	vmov.f32	s19, s15
 800c22e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c232:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c236:	2900      	cmp	r1, #0
 800c238:	d044      	beq.n	800c2c4 <_dtoa_r+0x5a4>
 800c23a:	494e      	ldr	r1, [pc, #312]	; (800c374 <_dtoa_r+0x654>)
 800c23c:	2000      	movs	r0, #0
 800c23e:	f7f4 fb2d 	bl	800089c <__aeabi_ddiv>
 800c242:	ec53 2b19 	vmov	r2, r3, d9
 800c246:	f7f4 f847 	bl	80002d8 <__aeabi_dsub>
 800c24a:	9d00      	ldr	r5, [sp, #0]
 800c24c:	ec41 0b19 	vmov	d9, r0, r1
 800c250:	4649      	mov	r1, r9
 800c252:	4640      	mov	r0, r8
 800c254:	f7f4 fca8 	bl	8000ba8 <__aeabi_d2iz>
 800c258:	4606      	mov	r6, r0
 800c25a:	f7f4 f98b 	bl	8000574 <__aeabi_i2d>
 800c25e:	4602      	mov	r2, r0
 800c260:	460b      	mov	r3, r1
 800c262:	4640      	mov	r0, r8
 800c264:	4649      	mov	r1, r9
 800c266:	f7f4 f837 	bl	80002d8 <__aeabi_dsub>
 800c26a:	3630      	adds	r6, #48	; 0x30
 800c26c:	f805 6b01 	strb.w	r6, [r5], #1
 800c270:	ec53 2b19 	vmov	r2, r3, d9
 800c274:	4680      	mov	r8, r0
 800c276:	4689      	mov	r9, r1
 800c278:	f7f4 fc58 	bl	8000b2c <__aeabi_dcmplt>
 800c27c:	2800      	cmp	r0, #0
 800c27e:	d164      	bne.n	800c34a <_dtoa_r+0x62a>
 800c280:	4642      	mov	r2, r8
 800c282:	464b      	mov	r3, r9
 800c284:	4937      	ldr	r1, [pc, #220]	; (800c364 <_dtoa_r+0x644>)
 800c286:	2000      	movs	r0, #0
 800c288:	f7f4 f826 	bl	80002d8 <__aeabi_dsub>
 800c28c:	ec53 2b19 	vmov	r2, r3, d9
 800c290:	f7f4 fc4c 	bl	8000b2c <__aeabi_dcmplt>
 800c294:	2800      	cmp	r0, #0
 800c296:	f040 80b6 	bne.w	800c406 <_dtoa_r+0x6e6>
 800c29a:	9b02      	ldr	r3, [sp, #8]
 800c29c:	429d      	cmp	r5, r3
 800c29e:	f43f af7c 	beq.w	800c19a <_dtoa_r+0x47a>
 800c2a2:	4b31      	ldr	r3, [pc, #196]	; (800c368 <_dtoa_r+0x648>)
 800c2a4:	ec51 0b19 	vmov	r0, r1, d9
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	f7f4 f9cd 	bl	8000648 <__aeabi_dmul>
 800c2ae:	4b2e      	ldr	r3, [pc, #184]	; (800c368 <_dtoa_r+0x648>)
 800c2b0:	ec41 0b19 	vmov	d9, r0, r1
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	4640      	mov	r0, r8
 800c2b8:	4649      	mov	r1, r9
 800c2ba:	f7f4 f9c5 	bl	8000648 <__aeabi_dmul>
 800c2be:	4680      	mov	r8, r0
 800c2c0:	4689      	mov	r9, r1
 800c2c2:	e7c5      	b.n	800c250 <_dtoa_r+0x530>
 800c2c4:	ec51 0b17 	vmov	r0, r1, d7
 800c2c8:	f7f4 f9be 	bl	8000648 <__aeabi_dmul>
 800c2cc:	9b02      	ldr	r3, [sp, #8]
 800c2ce:	9d00      	ldr	r5, [sp, #0]
 800c2d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2d2:	ec41 0b19 	vmov	d9, r0, r1
 800c2d6:	4649      	mov	r1, r9
 800c2d8:	4640      	mov	r0, r8
 800c2da:	f7f4 fc65 	bl	8000ba8 <__aeabi_d2iz>
 800c2de:	4606      	mov	r6, r0
 800c2e0:	f7f4 f948 	bl	8000574 <__aeabi_i2d>
 800c2e4:	3630      	adds	r6, #48	; 0x30
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	4640      	mov	r0, r8
 800c2ec:	4649      	mov	r1, r9
 800c2ee:	f7f3 fff3 	bl	80002d8 <__aeabi_dsub>
 800c2f2:	f805 6b01 	strb.w	r6, [r5], #1
 800c2f6:	9b02      	ldr	r3, [sp, #8]
 800c2f8:	429d      	cmp	r5, r3
 800c2fa:	4680      	mov	r8, r0
 800c2fc:	4689      	mov	r9, r1
 800c2fe:	f04f 0200 	mov.w	r2, #0
 800c302:	d124      	bne.n	800c34e <_dtoa_r+0x62e>
 800c304:	4b1b      	ldr	r3, [pc, #108]	; (800c374 <_dtoa_r+0x654>)
 800c306:	ec51 0b19 	vmov	r0, r1, d9
 800c30a:	f7f3 ffe7 	bl	80002dc <__adddf3>
 800c30e:	4602      	mov	r2, r0
 800c310:	460b      	mov	r3, r1
 800c312:	4640      	mov	r0, r8
 800c314:	4649      	mov	r1, r9
 800c316:	f7f4 fc27 	bl	8000b68 <__aeabi_dcmpgt>
 800c31a:	2800      	cmp	r0, #0
 800c31c:	d173      	bne.n	800c406 <_dtoa_r+0x6e6>
 800c31e:	ec53 2b19 	vmov	r2, r3, d9
 800c322:	4914      	ldr	r1, [pc, #80]	; (800c374 <_dtoa_r+0x654>)
 800c324:	2000      	movs	r0, #0
 800c326:	f7f3 ffd7 	bl	80002d8 <__aeabi_dsub>
 800c32a:	4602      	mov	r2, r0
 800c32c:	460b      	mov	r3, r1
 800c32e:	4640      	mov	r0, r8
 800c330:	4649      	mov	r1, r9
 800c332:	f7f4 fbfb 	bl	8000b2c <__aeabi_dcmplt>
 800c336:	2800      	cmp	r0, #0
 800c338:	f43f af2f 	beq.w	800c19a <_dtoa_r+0x47a>
 800c33c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c33e:	1e6b      	subs	r3, r5, #1
 800c340:	930f      	str	r3, [sp, #60]	; 0x3c
 800c342:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c346:	2b30      	cmp	r3, #48	; 0x30
 800c348:	d0f8      	beq.n	800c33c <_dtoa_r+0x61c>
 800c34a:	46bb      	mov	fp, r7
 800c34c:	e04a      	b.n	800c3e4 <_dtoa_r+0x6c4>
 800c34e:	4b06      	ldr	r3, [pc, #24]	; (800c368 <_dtoa_r+0x648>)
 800c350:	f7f4 f97a 	bl	8000648 <__aeabi_dmul>
 800c354:	4680      	mov	r8, r0
 800c356:	4689      	mov	r9, r1
 800c358:	e7bd      	b.n	800c2d6 <_dtoa_r+0x5b6>
 800c35a:	bf00      	nop
 800c35c:	0800f578 	.word	0x0800f578
 800c360:	0800f550 	.word	0x0800f550
 800c364:	3ff00000 	.word	0x3ff00000
 800c368:	40240000 	.word	0x40240000
 800c36c:	401c0000 	.word	0x401c0000
 800c370:	40140000 	.word	0x40140000
 800c374:	3fe00000 	.word	0x3fe00000
 800c378:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c37c:	9d00      	ldr	r5, [sp, #0]
 800c37e:	4642      	mov	r2, r8
 800c380:	464b      	mov	r3, r9
 800c382:	4630      	mov	r0, r6
 800c384:	4639      	mov	r1, r7
 800c386:	f7f4 fa89 	bl	800089c <__aeabi_ddiv>
 800c38a:	f7f4 fc0d 	bl	8000ba8 <__aeabi_d2iz>
 800c38e:	9001      	str	r0, [sp, #4]
 800c390:	f7f4 f8f0 	bl	8000574 <__aeabi_i2d>
 800c394:	4642      	mov	r2, r8
 800c396:	464b      	mov	r3, r9
 800c398:	f7f4 f956 	bl	8000648 <__aeabi_dmul>
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	4639      	mov	r1, r7
 800c3a4:	f7f3 ff98 	bl	80002d8 <__aeabi_dsub>
 800c3a8:	9e01      	ldr	r6, [sp, #4]
 800c3aa:	9f04      	ldr	r7, [sp, #16]
 800c3ac:	3630      	adds	r6, #48	; 0x30
 800c3ae:	f805 6b01 	strb.w	r6, [r5], #1
 800c3b2:	9e00      	ldr	r6, [sp, #0]
 800c3b4:	1bae      	subs	r6, r5, r6
 800c3b6:	42b7      	cmp	r7, r6
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	460b      	mov	r3, r1
 800c3bc:	d134      	bne.n	800c428 <_dtoa_r+0x708>
 800c3be:	f7f3 ff8d 	bl	80002dc <__adddf3>
 800c3c2:	4642      	mov	r2, r8
 800c3c4:	464b      	mov	r3, r9
 800c3c6:	4606      	mov	r6, r0
 800c3c8:	460f      	mov	r7, r1
 800c3ca:	f7f4 fbcd 	bl	8000b68 <__aeabi_dcmpgt>
 800c3ce:	b9c8      	cbnz	r0, 800c404 <_dtoa_r+0x6e4>
 800c3d0:	4642      	mov	r2, r8
 800c3d2:	464b      	mov	r3, r9
 800c3d4:	4630      	mov	r0, r6
 800c3d6:	4639      	mov	r1, r7
 800c3d8:	f7f4 fb9e 	bl	8000b18 <__aeabi_dcmpeq>
 800c3dc:	b110      	cbz	r0, 800c3e4 <_dtoa_r+0x6c4>
 800c3de:	9b01      	ldr	r3, [sp, #4]
 800c3e0:	07db      	lsls	r3, r3, #31
 800c3e2:	d40f      	bmi.n	800c404 <_dtoa_r+0x6e4>
 800c3e4:	4651      	mov	r1, sl
 800c3e6:	4620      	mov	r0, r4
 800c3e8:	f000 fb18 	bl	800ca1c <_Bfree>
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c3f0:	702b      	strb	r3, [r5, #0]
 800c3f2:	f10b 0301 	add.w	r3, fp, #1
 800c3f6:	6013      	str	r3, [r2, #0]
 800c3f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	f43f ace2 	beq.w	800bdc4 <_dtoa_r+0xa4>
 800c400:	601d      	str	r5, [r3, #0]
 800c402:	e4df      	b.n	800bdc4 <_dtoa_r+0xa4>
 800c404:	465f      	mov	r7, fp
 800c406:	462b      	mov	r3, r5
 800c408:	461d      	mov	r5, r3
 800c40a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c40e:	2a39      	cmp	r2, #57	; 0x39
 800c410:	d106      	bne.n	800c420 <_dtoa_r+0x700>
 800c412:	9a00      	ldr	r2, [sp, #0]
 800c414:	429a      	cmp	r2, r3
 800c416:	d1f7      	bne.n	800c408 <_dtoa_r+0x6e8>
 800c418:	9900      	ldr	r1, [sp, #0]
 800c41a:	2230      	movs	r2, #48	; 0x30
 800c41c:	3701      	adds	r7, #1
 800c41e:	700a      	strb	r2, [r1, #0]
 800c420:	781a      	ldrb	r2, [r3, #0]
 800c422:	3201      	adds	r2, #1
 800c424:	701a      	strb	r2, [r3, #0]
 800c426:	e790      	b.n	800c34a <_dtoa_r+0x62a>
 800c428:	4ba3      	ldr	r3, [pc, #652]	; (800c6b8 <_dtoa_r+0x998>)
 800c42a:	2200      	movs	r2, #0
 800c42c:	f7f4 f90c 	bl	8000648 <__aeabi_dmul>
 800c430:	2200      	movs	r2, #0
 800c432:	2300      	movs	r3, #0
 800c434:	4606      	mov	r6, r0
 800c436:	460f      	mov	r7, r1
 800c438:	f7f4 fb6e 	bl	8000b18 <__aeabi_dcmpeq>
 800c43c:	2800      	cmp	r0, #0
 800c43e:	d09e      	beq.n	800c37e <_dtoa_r+0x65e>
 800c440:	e7d0      	b.n	800c3e4 <_dtoa_r+0x6c4>
 800c442:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c444:	2a00      	cmp	r2, #0
 800c446:	f000 80ca 	beq.w	800c5de <_dtoa_r+0x8be>
 800c44a:	9a07      	ldr	r2, [sp, #28]
 800c44c:	2a01      	cmp	r2, #1
 800c44e:	f300 80ad 	bgt.w	800c5ac <_dtoa_r+0x88c>
 800c452:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c454:	2a00      	cmp	r2, #0
 800c456:	f000 80a5 	beq.w	800c5a4 <_dtoa_r+0x884>
 800c45a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c45e:	9e08      	ldr	r6, [sp, #32]
 800c460:	9d05      	ldr	r5, [sp, #20]
 800c462:	9a05      	ldr	r2, [sp, #20]
 800c464:	441a      	add	r2, r3
 800c466:	9205      	str	r2, [sp, #20]
 800c468:	9a06      	ldr	r2, [sp, #24]
 800c46a:	2101      	movs	r1, #1
 800c46c:	441a      	add	r2, r3
 800c46e:	4620      	mov	r0, r4
 800c470:	9206      	str	r2, [sp, #24]
 800c472:	f000 fb89 	bl	800cb88 <__i2b>
 800c476:	4607      	mov	r7, r0
 800c478:	b165      	cbz	r5, 800c494 <_dtoa_r+0x774>
 800c47a:	9b06      	ldr	r3, [sp, #24]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	dd09      	ble.n	800c494 <_dtoa_r+0x774>
 800c480:	42ab      	cmp	r3, r5
 800c482:	9a05      	ldr	r2, [sp, #20]
 800c484:	bfa8      	it	ge
 800c486:	462b      	movge	r3, r5
 800c488:	1ad2      	subs	r2, r2, r3
 800c48a:	9205      	str	r2, [sp, #20]
 800c48c:	9a06      	ldr	r2, [sp, #24]
 800c48e:	1aed      	subs	r5, r5, r3
 800c490:	1ad3      	subs	r3, r2, r3
 800c492:	9306      	str	r3, [sp, #24]
 800c494:	9b08      	ldr	r3, [sp, #32]
 800c496:	b1f3      	cbz	r3, 800c4d6 <_dtoa_r+0x7b6>
 800c498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	f000 80a3 	beq.w	800c5e6 <_dtoa_r+0x8c6>
 800c4a0:	2e00      	cmp	r6, #0
 800c4a2:	dd10      	ble.n	800c4c6 <_dtoa_r+0x7a6>
 800c4a4:	4639      	mov	r1, r7
 800c4a6:	4632      	mov	r2, r6
 800c4a8:	4620      	mov	r0, r4
 800c4aa:	f000 fc2d 	bl	800cd08 <__pow5mult>
 800c4ae:	4652      	mov	r2, sl
 800c4b0:	4601      	mov	r1, r0
 800c4b2:	4607      	mov	r7, r0
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	f000 fb7d 	bl	800cbb4 <__multiply>
 800c4ba:	4651      	mov	r1, sl
 800c4bc:	4680      	mov	r8, r0
 800c4be:	4620      	mov	r0, r4
 800c4c0:	f000 faac 	bl	800ca1c <_Bfree>
 800c4c4:	46c2      	mov	sl, r8
 800c4c6:	9b08      	ldr	r3, [sp, #32]
 800c4c8:	1b9a      	subs	r2, r3, r6
 800c4ca:	d004      	beq.n	800c4d6 <_dtoa_r+0x7b6>
 800c4cc:	4651      	mov	r1, sl
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	f000 fc1a 	bl	800cd08 <__pow5mult>
 800c4d4:	4682      	mov	sl, r0
 800c4d6:	2101      	movs	r1, #1
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f000 fb55 	bl	800cb88 <__i2b>
 800c4de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	f340 8081 	ble.w	800c5ea <_dtoa_r+0x8ca>
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	4601      	mov	r1, r0
 800c4ec:	4620      	mov	r0, r4
 800c4ee:	f000 fc0b 	bl	800cd08 <__pow5mult>
 800c4f2:	9b07      	ldr	r3, [sp, #28]
 800c4f4:	2b01      	cmp	r3, #1
 800c4f6:	4606      	mov	r6, r0
 800c4f8:	dd7a      	ble.n	800c5f0 <_dtoa_r+0x8d0>
 800c4fa:	f04f 0800 	mov.w	r8, #0
 800c4fe:	6933      	ldr	r3, [r6, #16]
 800c500:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c504:	6918      	ldr	r0, [r3, #16]
 800c506:	f000 faf1 	bl	800caec <__hi0bits>
 800c50a:	f1c0 0020 	rsb	r0, r0, #32
 800c50e:	9b06      	ldr	r3, [sp, #24]
 800c510:	4418      	add	r0, r3
 800c512:	f010 001f 	ands.w	r0, r0, #31
 800c516:	f000 8094 	beq.w	800c642 <_dtoa_r+0x922>
 800c51a:	f1c0 0320 	rsb	r3, r0, #32
 800c51e:	2b04      	cmp	r3, #4
 800c520:	f340 8085 	ble.w	800c62e <_dtoa_r+0x90e>
 800c524:	9b05      	ldr	r3, [sp, #20]
 800c526:	f1c0 001c 	rsb	r0, r0, #28
 800c52a:	4403      	add	r3, r0
 800c52c:	9305      	str	r3, [sp, #20]
 800c52e:	9b06      	ldr	r3, [sp, #24]
 800c530:	4403      	add	r3, r0
 800c532:	4405      	add	r5, r0
 800c534:	9306      	str	r3, [sp, #24]
 800c536:	9b05      	ldr	r3, [sp, #20]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	dd05      	ble.n	800c548 <_dtoa_r+0x828>
 800c53c:	4651      	mov	r1, sl
 800c53e:	461a      	mov	r2, r3
 800c540:	4620      	mov	r0, r4
 800c542:	f000 fc3b 	bl	800cdbc <__lshift>
 800c546:	4682      	mov	sl, r0
 800c548:	9b06      	ldr	r3, [sp, #24]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	dd05      	ble.n	800c55a <_dtoa_r+0x83a>
 800c54e:	4631      	mov	r1, r6
 800c550:	461a      	mov	r2, r3
 800c552:	4620      	mov	r0, r4
 800c554:	f000 fc32 	bl	800cdbc <__lshift>
 800c558:	4606      	mov	r6, r0
 800c55a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d072      	beq.n	800c646 <_dtoa_r+0x926>
 800c560:	4631      	mov	r1, r6
 800c562:	4650      	mov	r0, sl
 800c564:	f000 fc96 	bl	800ce94 <__mcmp>
 800c568:	2800      	cmp	r0, #0
 800c56a:	da6c      	bge.n	800c646 <_dtoa_r+0x926>
 800c56c:	2300      	movs	r3, #0
 800c56e:	4651      	mov	r1, sl
 800c570:	220a      	movs	r2, #10
 800c572:	4620      	mov	r0, r4
 800c574:	f000 fa74 	bl	800ca60 <__multadd>
 800c578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c57a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c57e:	4682      	mov	sl, r0
 800c580:	2b00      	cmp	r3, #0
 800c582:	f000 81b0 	beq.w	800c8e6 <_dtoa_r+0xbc6>
 800c586:	2300      	movs	r3, #0
 800c588:	4639      	mov	r1, r7
 800c58a:	220a      	movs	r2, #10
 800c58c:	4620      	mov	r0, r4
 800c58e:	f000 fa67 	bl	800ca60 <__multadd>
 800c592:	9b01      	ldr	r3, [sp, #4]
 800c594:	2b00      	cmp	r3, #0
 800c596:	4607      	mov	r7, r0
 800c598:	f300 8096 	bgt.w	800c6c8 <_dtoa_r+0x9a8>
 800c59c:	9b07      	ldr	r3, [sp, #28]
 800c59e:	2b02      	cmp	r3, #2
 800c5a0:	dc59      	bgt.n	800c656 <_dtoa_r+0x936>
 800c5a2:	e091      	b.n	800c6c8 <_dtoa_r+0x9a8>
 800c5a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c5a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c5aa:	e758      	b.n	800c45e <_dtoa_r+0x73e>
 800c5ac:	9b04      	ldr	r3, [sp, #16]
 800c5ae:	1e5e      	subs	r6, r3, #1
 800c5b0:	9b08      	ldr	r3, [sp, #32]
 800c5b2:	42b3      	cmp	r3, r6
 800c5b4:	bfbf      	itttt	lt
 800c5b6:	9b08      	ldrlt	r3, [sp, #32]
 800c5b8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c5ba:	9608      	strlt	r6, [sp, #32]
 800c5bc:	1af3      	sublt	r3, r6, r3
 800c5be:	bfb4      	ite	lt
 800c5c0:	18d2      	addlt	r2, r2, r3
 800c5c2:	1b9e      	subge	r6, r3, r6
 800c5c4:	9b04      	ldr	r3, [sp, #16]
 800c5c6:	bfbc      	itt	lt
 800c5c8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c5ca:	2600      	movlt	r6, #0
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	bfb7      	itett	lt
 800c5d0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c5d4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c5d8:	1a9d      	sublt	r5, r3, r2
 800c5da:	2300      	movlt	r3, #0
 800c5dc:	e741      	b.n	800c462 <_dtoa_r+0x742>
 800c5de:	9e08      	ldr	r6, [sp, #32]
 800c5e0:	9d05      	ldr	r5, [sp, #20]
 800c5e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c5e4:	e748      	b.n	800c478 <_dtoa_r+0x758>
 800c5e6:	9a08      	ldr	r2, [sp, #32]
 800c5e8:	e770      	b.n	800c4cc <_dtoa_r+0x7ac>
 800c5ea:	9b07      	ldr	r3, [sp, #28]
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	dc19      	bgt.n	800c624 <_dtoa_r+0x904>
 800c5f0:	9b02      	ldr	r3, [sp, #8]
 800c5f2:	b9bb      	cbnz	r3, 800c624 <_dtoa_r+0x904>
 800c5f4:	9b03      	ldr	r3, [sp, #12]
 800c5f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5fa:	b99b      	cbnz	r3, 800c624 <_dtoa_r+0x904>
 800c5fc:	9b03      	ldr	r3, [sp, #12]
 800c5fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c602:	0d1b      	lsrs	r3, r3, #20
 800c604:	051b      	lsls	r3, r3, #20
 800c606:	b183      	cbz	r3, 800c62a <_dtoa_r+0x90a>
 800c608:	9b05      	ldr	r3, [sp, #20]
 800c60a:	3301      	adds	r3, #1
 800c60c:	9305      	str	r3, [sp, #20]
 800c60e:	9b06      	ldr	r3, [sp, #24]
 800c610:	3301      	adds	r3, #1
 800c612:	9306      	str	r3, [sp, #24]
 800c614:	f04f 0801 	mov.w	r8, #1
 800c618:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	f47f af6f 	bne.w	800c4fe <_dtoa_r+0x7de>
 800c620:	2001      	movs	r0, #1
 800c622:	e774      	b.n	800c50e <_dtoa_r+0x7ee>
 800c624:	f04f 0800 	mov.w	r8, #0
 800c628:	e7f6      	b.n	800c618 <_dtoa_r+0x8f8>
 800c62a:	4698      	mov	r8, r3
 800c62c:	e7f4      	b.n	800c618 <_dtoa_r+0x8f8>
 800c62e:	d082      	beq.n	800c536 <_dtoa_r+0x816>
 800c630:	9a05      	ldr	r2, [sp, #20]
 800c632:	331c      	adds	r3, #28
 800c634:	441a      	add	r2, r3
 800c636:	9205      	str	r2, [sp, #20]
 800c638:	9a06      	ldr	r2, [sp, #24]
 800c63a:	441a      	add	r2, r3
 800c63c:	441d      	add	r5, r3
 800c63e:	9206      	str	r2, [sp, #24]
 800c640:	e779      	b.n	800c536 <_dtoa_r+0x816>
 800c642:	4603      	mov	r3, r0
 800c644:	e7f4      	b.n	800c630 <_dtoa_r+0x910>
 800c646:	9b04      	ldr	r3, [sp, #16]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	dc37      	bgt.n	800c6bc <_dtoa_r+0x99c>
 800c64c:	9b07      	ldr	r3, [sp, #28]
 800c64e:	2b02      	cmp	r3, #2
 800c650:	dd34      	ble.n	800c6bc <_dtoa_r+0x99c>
 800c652:	9b04      	ldr	r3, [sp, #16]
 800c654:	9301      	str	r3, [sp, #4]
 800c656:	9b01      	ldr	r3, [sp, #4]
 800c658:	b963      	cbnz	r3, 800c674 <_dtoa_r+0x954>
 800c65a:	4631      	mov	r1, r6
 800c65c:	2205      	movs	r2, #5
 800c65e:	4620      	mov	r0, r4
 800c660:	f000 f9fe 	bl	800ca60 <__multadd>
 800c664:	4601      	mov	r1, r0
 800c666:	4606      	mov	r6, r0
 800c668:	4650      	mov	r0, sl
 800c66a:	f000 fc13 	bl	800ce94 <__mcmp>
 800c66e:	2800      	cmp	r0, #0
 800c670:	f73f adbb 	bgt.w	800c1ea <_dtoa_r+0x4ca>
 800c674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c676:	9d00      	ldr	r5, [sp, #0]
 800c678:	ea6f 0b03 	mvn.w	fp, r3
 800c67c:	f04f 0800 	mov.w	r8, #0
 800c680:	4631      	mov	r1, r6
 800c682:	4620      	mov	r0, r4
 800c684:	f000 f9ca 	bl	800ca1c <_Bfree>
 800c688:	2f00      	cmp	r7, #0
 800c68a:	f43f aeab 	beq.w	800c3e4 <_dtoa_r+0x6c4>
 800c68e:	f1b8 0f00 	cmp.w	r8, #0
 800c692:	d005      	beq.n	800c6a0 <_dtoa_r+0x980>
 800c694:	45b8      	cmp	r8, r7
 800c696:	d003      	beq.n	800c6a0 <_dtoa_r+0x980>
 800c698:	4641      	mov	r1, r8
 800c69a:	4620      	mov	r0, r4
 800c69c:	f000 f9be 	bl	800ca1c <_Bfree>
 800c6a0:	4639      	mov	r1, r7
 800c6a2:	4620      	mov	r0, r4
 800c6a4:	f000 f9ba 	bl	800ca1c <_Bfree>
 800c6a8:	e69c      	b.n	800c3e4 <_dtoa_r+0x6c4>
 800c6aa:	2600      	movs	r6, #0
 800c6ac:	4637      	mov	r7, r6
 800c6ae:	e7e1      	b.n	800c674 <_dtoa_r+0x954>
 800c6b0:	46bb      	mov	fp, r7
 800c6b2:	4637      	mov	r7, r6
 800c6b4:	e599      	b.n	800c1ea <_dtoa_r+0x4ca>
 800c6b6:	bf00      	nop
 800c6b8:	40240000 	.word	0x40240000
 800c6bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	f000 80c8 	beq.w	800c854 <_dtoa_r+0xb34>
 800c6c4:	9b04      	ldr	r3, [sp, #16]
 800c6c6:	9301      	str	r3, [sp, #4]
 800c6c8:	2d00      	cmp	r5, #0
 800c6ca:	dd05      	ble.n	800c6d8 <_dtoa_r+0x9b8>
 800c6cc:	4639      	mov	r1, r7
 800c6ce:	462a      	mov	r2, r5
 800c6d0:	4620      	mov	r0, r4
 800c6d2:	f000 fb73 	bl	800cdbc <__lshift>
 800c6d6:	4607      	mov	r7, r0
 800c6d8:	f1b8 0f00 	cmp.w	r8, #0
 800c6dc:	d05b      	beq.n	800c796 <_dtoa_r+0xa76>
 800c6de:	6879      	ldr	r1, [r7, #4]
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	f000 f95b 	bl	800c99c <_Balloc>
 800c6e6:	4605      	mov	r5, r0
 800c6e8:	b928      	cbnz	r0, 800c6f6 <_dtoa_r+0x9d6>
 800c6ea:	4b83      	ldr	r3, [pc, #524]	; (800c8f8 <_dtoa_r+0xbd8>)
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c6f2:	f7ff bb2e 	b.w	800bd52 <_dtoa_r+0x32>
 800c6f6:	693a      	ldr	r2, [r7, #16]
 800c6f8:	3202      	adds	r2, #2
 800c6fa:	0092      	lsls	r2, r2, #2
 800c6fc:	f107 010c 	add.w	r1, r7, #12
 800c700:	300c      	adds	r0, #12
 800c702:	f001 f8af 	bl	800d864 <memcpy>
 800c706:	2201      	movs	r2, #1
 800c708:	4629      	mov	r1, r5
 800c70a:	4620      	mov	r0, r4
 800c70c:	f000 fb56 	bl	800cdbc <__lshift>
 800c710:	9b00      	ldr	r3, [sp, #0]
 800c712:	3301      	adds	r3, #1
 800c714:	9304      	str	r3, [sp, #16]
 800c716:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c71a:	4413      	add	r3, r2
 800c71c:	9308      	str	r3, [sp, #32]
 800c71e:	9b02      	ldr	r3, [sp, #8]
 800c720:	f003 0301 	and.w	r3, r3, #1
 800c724:	46b8      	mov	r8, r7
 800c726:	9306      	str	r3, [sp, #24]
 800c728:	4607      	mov	r7, r0
 800c72a:	9b04      	ldr	r3, [sp, #16]
 800c72c:	4631      	mov	r1, r6
 800c72e:	3b01      	subs	r3, #1
 800c730:	4650      	mov	r0, sl
 800c732:	9301      	str	r3, [sp, #4]
 800c734:	f7ff fa6a 	bl	800bc0c <quorem>
 800c738:	4641      	mov	r1, r8
 800c73a:	9002      	str	r0, [sp, #8]
 800c73c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c740:	4650      	mov	r0, sl
 800c742:	f000 fba7 	bl	800ce94 <__mcmp>
 800c746:	463a      	mov	r2, r7
 800c748:	9005      	str	r0, [sp, #20]
 800c74a:	4631      	mov	r1, r6
 800c74c:	4620      	mov	r0, r4
 800c74e:	f000 fbbd 	bl	800cecc <__mdiff>
 800c752:	68c2      	ldr	r2, [r0, #12]
 800c754:	4605      	mov	r5, r0
 800c756:	bb02      	cbnz	r2, 800c79a <_dtoa_r+0xa7a>
 800c758:	4601      	mov	r1, r0
 800c75a:	4650      	mov	r0, sl
 800c75c:	f000 fb9a 	bl	800ce94 <__mcmp>
 800c760:	4602      	mov	r2, r0
 800c762:	4629      	mov	r1, r5
 800c764:	4620      	mov	r0, r4
 800c766:	9209      	str	r2, [sp, #36]	; 0x24
 800c768:	f000 f958 	bl	800ca1c <_Bfree>
 800c76c:	9b07      	ldr	r3, [sp, #28]
 800c76e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c770:	9d04      	ldr	r5, [sp, #16]
 800c772:	ea43 0102 	orr.w	r1, r3, r2
 800c776:	9b06      	ldr	r3, [sp, #24]
 800c778:	4319      	orrs	r1, r3
 800c77a:	d110      	bne.n	800c79e <_dtoa_r+0xa7e>
 800c77c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c780:	d029      	beq.n	800c7d6 <_dtoa_r+0xab6>
 800c782:	9b05      	ldr	r3, [sp, #20]
 800c784:	2b00      	cmp	r3, #0
 800c786:	dd02      	ble.n	800c78e <_dtoa_r+0xa6e>
 800c788:	9b02      	ldr	r3, [sp, #8]
 800c78a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c78e:	9b01      	ldr	r3, [sp, #4]
 800c790:	f883 9000 	strb.w	r9, [r3]
 800c794:	e774      	b.n	800c680 <_dtoa_r+0x960>
 800c796:	4638      	mov	r0, r7
 800c798:	e7ba      	b.n	800c710 <_dtoa_r+0x9f0>
 800c79a:	2201      	movs	r2, #1
 800c79c:	e7e1      	b.n	800c762 <_dtoa_r+0xa42>
 800c79e:	9b05      	ldr	r3, [sp, #20]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	db04      	blt.n	800c7ae <_dtoa_r+0xa8e>
 800c7a4:	9907      	ldr	r1, [sp, #28]
 800c7a6:	430b      	orrs	r3, r1
 800c7a8:	9906      	ldr	r1, [sp, #24]
 800c7aa:	430b      	orrs	r3, r1
 800c7ac:	d120      	bne.n	800c7f0 <_dtoa_r+0xad0>
 800c7ae:	2a00      	cmp	r2, #0
 800c7b0:	dded      	ble.n	800c78e <_dtoa_r+0xa6e>
 800c7b2:	4651      	mov	r1, sl
 800c7b4:	2201      	movs	r2, #1
 800c7b6:	4620      	mov	r0, r4
 800c7b8:	f000 fb00 	bl	800cdbc <__lshift>
 800c7bc:	4631      	mov	r1, r6
 800c7be:	4682      	mov	sl, r0
 800c7c0:	f000 fb68 	bl	800ce94 <__mcmp>
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	dc03      	bgt.n	800c7d0 <_dtoa_r+0xab0>
 800c7c8:	d1e1      	bne.n	800c78e <_dtoa_r+0xa6e>
 800c7ca:	f019 0f01 	tst.w	r9, #1
 800c7ce:	d0de      	beq.n	800c78e <_dtoa_r+0xa6e>
 800c7d0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c7d4:	d1d8      	bne.n	800c788 <_dtoa_r+0xa68>
 800c7d6:	9a01      	ldr	r2, [sp, #4]
 800c7d8:	2339      	movs	r3, #57	; 0x39
 800c7da:	7013      	strb	r3, [r2, #0]
 800c7dc:	462b      	mov	r3, r5
 800c7de:	461d      	mov	r5, r3
 800c7e0:	3b01      	subs	r3, #1
 800c7e2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c7e6:	2a39      	cmp	r2, #57	; 0x39
 800c7e8:	d06c      	beq.n	800c8c4 <_dtoa_r+0xba4>
 800c7ea:	3201      	adds	r2, #1
 800c7ec:	701a      	strb	r2, [r3, #0]
 800c7ee:	e747      	b.n	800c680 <_dtoa_r+0x960>
 800c7f0:	2a00      	cmp	r2, #0
 800c7f2:	dd07      	ble.n	800c804 <_dtoa_r+0xae4>
 800c7f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c7f8:	d0ed      	beq.n	800c7d6 <_dtoa_r+0xab6>
 800c7fa:	9a01      	ldr	r2, [sp, #4]
 800c7fc:	f109 0301 	add.w	r3, r9, #1
 800c800:	7013      	strb	r3, [r2, #0]
 800c802:	e73d      	b.n	800c680 <_dtoa_r+0x960>
 800c804:	9b04      	ldr	r3, [sp, #16]
 800c806:	9a08      	ldr	r2, [sp, #32]
 800c808:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d043      	beq.n	800c898 <_dtoa_r+0xb78>
 800c810:	4651      	mov	r1, sl
 800c812:	2300      	movs	r3, #0
 800c814:	220a      	movs	r2, #10
 800c816:	4620      	mov	r0, r4
 800c818:	f000 f922 	bl	800ca60 <__multadd>
 800c81c:	45b8      	cmp	r8, r7
 800c81e:	4682      	mov	sl, r0
 800c820:	f04f 0300 	mov.w	r3, #0
 800c824:	f04f 020a 	mov.w	r2, #10
 800c828:	4641      	mov	r1, r8
 800c82a:	4620      	mov	r0, r4
 800c82c:	d107      	bne.n	800c83e <_dtoa_r+0xb1e>
 800c82e:	f000 f917 	bl	800ca60 <__multadd>
 800c832:	4680      	mov	r8, r0
 800c834:	4607      	mov	r7, r0
 800c836:	9b04      	ldr	r3, [sp, #16]
 800c838:	3301      	adds	r3, #1
 800c83a:	9304      	str	r3, [sp, #16]
 800c83c:	e775      	b.n	800c72a <_dtoa_r+0xa0a>
 800c83e:	f000 f90f 	bl	800ca60 <__multadd>
 800c842:	4639      	mov	r1, r7
 800c844:	4680      	mov	r8, r0
 800c846:	2300      	movs	r3, #0
 800c848:	220a      	movs	r2, #10
 800c84a:	4620      	mov	r0, r4
 800c84c:	f000 f908 	bl	800ca60 <__multadd>
 800c850:	4607      	mov	r7, r0
 800c852:	e7f0      	b.n	800c836 <_dtoa_r+0xb16>
 800c854:	9b04      	ldr	r3, [sp, #16]
 800c856:	9301      	str	r3, [sp, #4]
 800c858:	9d00      	ldr	r5, [sp, #0]
 800c85a:	4631      	mov	r1, r6
 800c85c:	4650      	mov	r0, sl
 800c85e:	f7ff f9d5 	bl	800bc0c <quorem>
 800c862:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c866:	9b00      	ldr	r3, [sp, #0]
 800c868:	f805 9b01 	strb.w	r9, [r5], #1
 800c86c:	1aea      	subs	r2, r5, r3
 800c86e:	9b01      	ldr	r3, [sp, #4]
 800c870:	4293      	cmp	r3, r2
 800c872:	dd07      	ble.n	800c884 <_dtoa_r+0xb64>
 800c874:	4651      	mov	r1, sl
 800c876:	2300      	movs	r3, #0
 800c878:	220a      	movs	r2, #10
 800c87a:	4620      	mov	r0, r4
 800c87c:	f000 f8f0 	bl	800ca60 <__multadd>
 800c880:	4682      	mov	sl, r0
 800c882:	e7ea      	b.n	800c85a <_dtoa_r+0xb3a>
 800c884:	9b01      	ldr	r3, [sp, #4]
 800c886:	2b00      	cmp	r3, #0
 800c888:	bfc8      	it	gt
 800c88a:	461d      	movgt	r5, r3
 800c88c:	9b00      	ldr	r3, [sp, #0]
 800c88e:	bfd8      	it	le
 800c890:	2501      	movle	r5, #1
 800c892:	441d      	add	r5, r3
 800c894:	f04f 0800 	mov.w	r8, #0
 800c898:	4651      	mov	r1, sl
 800c89a:	2201      	movs	r2, #1
 800c89c:	4620      	mov	r0, r4
 800c89e:	f000 fa8d 	bl	800cdbc <__lshift>
 800c8a2:	4631      	mov	r1, r6
 800c8a4:	4682      	mov	sl, r0
 800c8a6:	f000 faf5 	bl	800ce94 <__mcmp>
 800c8aa:	2800      	cmp	r0, #0
 800c8ac:	dc96      	bgt.n	800c7dc <_dtoa_r+0xabc>
 800c8ae:	d102      	bne.n	800c8b6 <_dtoa_r+0xb96>
 800c8b0:	f019 0f01 	tst.w	r9, #1
 800c8b4:	d192      	bne.n	800c7dc <_dtoa_r+0xabc>
 800c8b6:	462b      	mov	r3, r5
 800c8b8:	461d      	mov	r5, r3
 800c8ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8be:	2a30      	cmp	r2, #48	; 0x30
 800c8c0:	d0fa      	beq.n	800c8b8 <_dtoa_r+0xb98>
 800c8c2:	e6dd      	b.n	800c680 <_dtoa_r+0x960>
 800c8c4:	9a00      	ldr	r2, [sp, #0]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d189      	bne.n	800c7de <_dtoa_r+0xabe>
 800c8ca:	f10b 0b01 	add.w	fp, fp, #1
 800c8ce:	2331      	movs	r3, #49	; 0x31
 800c8d0:	e796      	b.n	800c800 <_dtoa_r+0xae0>
 800c8d2:	4b0a      	ldr	r3, [pc, #40]	; (800c8fc <_dtoa_r+0xbdc>)
 800c8d4:	f7ff ba99 	b.w	800be0a <_dtoa_r+0xea>
 800c8d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	f47f aa6d 	bne.w	800bdba <_dtoa_r+0x9a>
 800c8e0:	4b07      	ldr	r3, [pc, #28]	; (800c900 <_dtoa_r+0xbe0>)
 800c8e2:	f7ff ba92 	b.w	800be0a <_dtoa_r+0xea>
 800c8e6:	9b01      	ldr	r3, [sp, #4]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	dcb5      	bgt.n	800c858 <_dtoa_r+0xb38>
 800c8ec:	9b07      	ldr	r3, [sp, #28]
 800c8ee:	2b02      	cmp	r3, #2
 800c8f0:	f73f aeb1 	bgt.w	800c656 <_dtoa_r+0x936>
 800c8f4:	e7b0      	b.n	800c858 <_dtoa_r+0xb38>
 800c8f6:	bf00      	nop
 800c8f8:	0800f4e4 	.word	0x0800f4e4
 800c8fc:	0800f444 	.word	0x0800f444
 800c900:	0800f468 	.word	0x0800f468

0800c904 <_free_r>:
 800c904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c906:	2900      	cmp	r1, #0
 800c908:	d044      	beq.n	800c994 <_free_r+0x90>
 800c90a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c90e:	9001      	str	r0, [sp, #4]
 800c910:	2b00      	cmp	r3, #0
 800c912:	f1a1 0404 	sub.w	r4, r1, #4
 800c916:	bfb8      	it	lt
 800c918:	18e4      	addlt	r4, r4, r3
 800c91a:	f7fe f9a9 	bl	800ac70 <__malloc_lock>
 800c91e:	4a1e      	ldr	r2, [pc, #120]	; (800c998 <_free_r+0x94>)
 800c920:	9801      	ldr	r0, [sp, #4]
 800c922:	6813      	ldr	r3, [r2, #0]
 800c924:	b933      	cbnz	r3, 800c934 <_free_r+0x30>
 800c926:	6063      	str	r3, [r4, #4]
 800c928:	6014      	str	r4, [r2, #0]
 800c92a:	b003      	add	sp, #12
 800c92c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c930:	f7fe b9a4 	b.w	800ac7c <__malloc_unlock>
 800c934:	42a3      	cmp	r3, r4
 800c936:	d908      	bls.n	800c94a <_free_r+0x46>
 800c938:	6825      	ldr	r5, [r4, #0]
 800c93a:	1961      	adds	r1, r4, r5
 800c93c:	428b      	cmp	r3, r1
 800c93e:	bf01      	itttt	eq
 800c940:	6819      	ldreq	r1, [r3, #0]
 800c942:	685b      	ldreq	r3, [r3, #4]
 800c944:	1949      	addeq	r1, r1, r5
 800c946:	6021      	streq	r1, [r4, #0]
 800c948:	e7ed      	b.n	800c926 <_free_r+0x22>
 800c94a:	461a      	mov	r2, r3
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	b10b      	cbz	r3, 800c954 <_free_r+0x50>
 800c950:	42a3      	cmp	r3, r4
 800c952:	d9fa      	bls.n	800c94a <_free_r+0x46>
 800c954:	6811      	ldr	r1, [r2, #0]
 800c956:	1855      	adds	r5, r2, r1
 800c958:	42a5      	cmp	r5, r4
 800c95a:	d10b      	bne.n	800c974 <_free_r+0x70>
 800c95c:	6824      	ldr	r4, [r4, #0]
 800c95e:	4421      	add	r1, r4
 800c960:	1854      	adds	r4, r2, r1
 800c962:	42a3      	cmp	r3, r4
 800c964:	6011      	str	r1, [r2, #0]
 800c966:	d1e0      	bne.n	800c92a <_free_r+0x26>
 800c968:	681c      	ldr	r4, [r3, #0]
 800c96a:	685b      	ldr	r3, [r3, #4]
 800c96c:	6053      	str	r3, [r2, #4]
 800c96e:	440c      	add	r4, r1
 800c970:	6014      	str	r4, [r2, #0]
 800c972:	e7da      	b.n	800c92a <_free_r+0x26>
 800c974:	d902      	bls.n	800c97c <_free_r+0x78>
 800c976:	230c      	movs	r3, #12
 800c978:	6003      	str	r3, [r0, #0]
 800c97a:	e7d6      	b.n	800c92a <_free_r+0x26>
 800c97c:	6825      	ldr	r5, [r4, #0]
 800c97e:	1961      	adds	r1, r4, r5
 800c980:	428b      	cmp	r3, r1
 800c982:	bf04      	itt	eq
 800c984:	6819      	ldreq	r1, [r3, #0]
 800c986:	685b      	ldreq	r3, [r3, #4]
 800c988:	6063      	str	r3, [r4, #4]
 800c98a:	bf04      	itt	eq
 800c98c:	1949      	addeq	r1, r1, r5
 800c98e:	6021      	streq	r1, [r4, #0]
 800c990:	6054      	str	r4, [r2, #4]
 800c992:	e7ca      	b.n	800c92a <_free_r+0x26>
 800c994:	b003      	add	sp, #12
 800c996:	bd30      	pop	{r4, r5, pc}
 800c998:	20000f54 	.word	0x20000f54

0800c99c <_Balloc>:
 800c99c:	b570      	push	{r4, r5, r6, lr}
 800c99e:	69c6      	ldr	r6, [r0, #28]
 800c9a0:	4604      	mov	r4, r0
 800c9a2:	460d      	mov	r5, r1
 800c9a4:	b976      	cbnz	r6, 800c9c4 <_Balloc+0x28>
 800c9a6:	2010      	movs	r0, #16
 800c9a8:	f7fe f8ba 	bl	800ab20 <malloc>
 800c9ac:	4602      	mov	r2, r0
 800c9ae:	61e0      	str	r0, [r4, #28]
 800c9b0:	b920      	cbnz	r0, 800c9bc <_Balloc+0x20>
 800c9b2:	4b18      	ldr	r3, [pc, #96]	; (800ca14 <_Balloc+0x78>)
 800c9b4:	4818      	ldr	r0, [pc, #96]	; (800ca18 <_Balloc+0x7c>)
 800c9b6:	216b      	movs	r1, #107	; 0x6b
 800c9b8:	f000 ff62 	bl	800d880 <__assert_func>
 800c9bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9c0:	6006      	str	r6, [r0, #0]
 800c9c2:	60c6      	str	r6, [r0, #12]
 800c9c4:	69e6      	ldr	r6, [r4, #28]
 800c9c6:	68f3      	ldr	r3, [r6, #12]
 800c9c8:	b183      	cbz	r3, 800c9ec <_Balloc+0x50>
 800c9ca:	69e3      	ldr	r3, [r4, #28]
 800c9cc:	68db      	ldr	r3, [r3, #12]
 800c9ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c9d2:	b9b8      	cbnz	r0, 800ca04 <_Balloc+0x68>
 800c9d4:	2101      	movs	r1, #1
 800c9d6:	fa01 f605 	lsl.w	r6, r1, r5
 800c9da:	1d72      	adds	r2, r6, #5
 800c9dc:	0092      	lsls	r2, r2, #2
 800c9de:	4620      	mov	r0, r4
 800c9e0:	f000 ff6c 	bl	800d8bc <_calloc_r>
 800c9e4:	b160      	cbz	r0, 800ca00 <_Balloc+0x64>
 800c9e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c9ea:	e00e      	b.n	800ca0a <_Balloc+0x6e>
 800c9ec:	2221      	movs	r2, #33	; 0x21
 800c9ee:	2104      	movs	r1, #4
 800c9f0:	4620      	mov	r0, r4
 800c9f2:	f000 ff63 	bl	800d8bc <_calloc_r>
 800c9f6:	69e3      	ldr	r3, [r4, #28]
 800c9f8:	60f0      	str	r0, [r6, #12]
 800c9fa:	68db      	ldr	r3, [r3, #12]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d1e4      	bne.n	800c9ca <_Balloc+0x2e>
 800ca00:	2000      	movs	r0, #0
 800ca02:	bd70      	pop	{r4, r5, r6, pc}
 800ca04:	6802      	ldr	r2, [r0, #0]
 800ca06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca10:	e7f7      	b.n	800ca02 <_Balloc+0x66>
 800ca12:	bf00      	nop
 800ca14:	0800f475 	.word	0x0800f475
 800ca18:	0800f4f5 	.word	0x0800f4f5

0800ca1c <_Bfree>:
 800ca1c:	b570      	push	{r4, r5, r6, lr}
 800ca1e:	69c6      	ldr	r6, [r0, #28]
 800ca20:	4605      	mov	r5, r0
 800ca22:	460c      	mov	r4, r1
 800ca24:	b976      	cbnz	r6, 800ca44 <_Bfree+0x28>
 800ca26:	2010      	movs	r0, #16
 800ca28:	f7fe f87a 	bl	800ab20 <malloc>
 800ca2c:	4602      	mov	r2, r0
 800ca2e:	61e8      	str	r0, [r5, #28]
 800ca30:	b920      	cbnz	r0, 800ca3c <_Bfree+0x20>
 800ca32:	4b09      	ldr	r3, [pc, #36]	; (800ca58 <_Bfree+0x3c>)
 800ca34:	4809      	ldr	r0, [pc, #36]	; (800ca5c <_Bfree+0x40>)
 800ca36:	218f      	movs	r1, #143	; 0x8f
 800ca38:	f000 ff22 	bl	800d880 <__assert_func>
 800ca3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca40:	6006      	str	r6, [r0, #0]
 800ca42:	60c6      	str	r6, [r0, #12]
 800ca44:	b13c      	cbz	r4, 800ca56 <_Bfree+0x3a>
 800ca46:	69eb      	ldr	r3, [r5, #28]
 800ca48:	6862      	ldr	r2, [r4, #4]
 800ca4a:	68db      	ldr	r3, [r3, #12]
 800ca4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca50:	6021      	str	r1, [r4, #0]
 800ca52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca56:	bd70      	pop	{r4, r5, r6, pc}
 800ca58:	0800f475 	.word	0x0800f475
 800ca5c:	0800f4f5 	.word	0x0800f4f5

0800ca60 <__multadd>:
 800ca60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca64:	690d      	ldr	r5, [r1, #16]
 800ca66:	4607      	mov	r7, r0
 800ca68:	460c      	mov	r4, r1
 800ca6a:	461e      	mov	r6, r3
 800ca6c:	f101 0c14 	add.w	ip, r1, #20
 800ca70:	2000      	movs	r0, #0
 800ca72:	f8dc 3000 	ldr.w	r3, [ip]
 800ca76:	b299      	uxth	r1, r3
 800ca78:	fb02 6101 	mla	r1, r2, r1, r6
 800ca7c:	0c1e      	lsrs	r6, r3, #16
 800ca7e:	0c0b      	lsrs	r3, r1, #16
 800ca80:	fb02 3306 	mla	r3, r2, r6, r3
 800ca84:	b289      	uxth	r1, r1
 800ca86:	3001      	adds	r0, #1
 800ca88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ca8c:	4285      	cmp	r5, r0
 800ca8e:	f84c 1b04 	str.w	r1, [ip], #4
 800ca92:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ca96:	dcec      	bgt.n	800ca72 <__multadd+0x12>
 800ca98:	b30e      	cbz	r6, 800cade <__multadd+0x7e>
 800ca9a:	68a3      	ldr	r3, [r4, #8]
 800ca9c:	42ab      	cmp	r3, r5
 800ca9e:	dc19      	bgt.n	800cad4 <__multadd+0x74>
 800caa0:	6861      	ldr	r1, [r4, #4]
 800caa2:	4638      	mov	r0, r7
 800caa4:	3101      	adds	r1, #1
 800caa6:	f7ff ff79 	bl	800c99c <_Balloc>
 800caaa:	4680      	mov	r8, r0
 800caac:	b928      	cbnz	r0, 800caba <__multadd+0x5a>
 800caae:	4602      	mov	r2, r0
 800cab0:	4b0c      	ldr	r3, [pc, #48]	; (800cae4 <__multadd+0x84>)
 800cab2:	480d      	ldr	r0, [pc, #52]	; (800cae8 <__multadd+0x88>)
 800cab4:	21ba      	movs	r1, #186	; 0xba
 800cab6:	f000 fee3 	bl	800d880 <__assert_func>
 800caba:	6922      	ldr	r2, [r4, #16]
 800cabc:	3202      	adds	r2, #2
 800cabe:	f104 010c 	add.w	r1, r4, #12
 800cac2:	0092      	lsls	r2, r2, #2
 800cac4:	300c      	adds	r0, #12
 800cac6:	f000 fecd 	bl	800d864 <memcpy>
 800caca:	4621      	mov	r1, r4
 800cacc:	4638      	mov	r0, r7
 800cace:	f7ff ffa5 	bl	800ca1c <_Bfree>
 800cad2:	4644      	mov	r4, r8
 800cad4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cad8:	3501      	adds	r5, #1
 800cada:	615e      	str	r6, [r3, #20]
 800cadc:	6125      	str	r5, [r4, #16]
 800cade:	4620      	mov	r0, r4
 800cae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cae4:	0800f4e4 	.word	0x0800f4e4
 800cae8:	0800f4f5 	.word	0x0800f4f5

0800caec <__hi0bits>:
 800caec:	0c03      	lsrs	r3, r0, #16
 800caee:	041b      	lsls	r3, r3, #16
 800caf0:	b9d3      	cbnz	r3, 800cb28 <__hi0bits+0x3c>
 800caf2:	0400      	lsls	r0, r0, #16
 800caf4:	2310      	movs	r3, #16
 800caf6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cafa:	bf04      	itt	eq
 800cafc:	0200      	lsleq	r0, r0, #8
 800cafe:	3308      	addeq	r3, #8
 800cb00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cb04:	bf04      	itt	eq
 800cb06:	0100      	lsleq	r0, r0, #4
 800cb08:	3304      	addeq	r3, #4
 800cb0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cb0e:	bf04      	itt	eq
 800cb10:	0080      	lsleq	r0, r0, #2
 800cb12:	3302      	addeq	r3, #2
 800cb14:	2800      	cmp	r0, #0
 800cb16:	db05      	blt.n	800cb24 <__hi0bits+0x38>
 800cb18:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cb1c:	f103 0301 	add.w	r3, r3, #1
 800cb20:	bf08      	it	eq
 800cb22:	2320      	moveq	r3, #32
 800cb24:	4618      	mov	r0, r3
 800cb26:	4770      	bx	lr
 800cb28:	2300      	movs	r3, #0
 800cb2a:	e7e4      	b.n	800caf6 <__hi0bits+0xa>

0800cb2c <__lo0bits>:
 800cb2c:	6803      	ldr	r3, [r0, #0]
 800cb2e:	f013 0207 	ands.w	r2, r3, #7
 800cb32:	d00c      	beq.n	800cb4e <__lo0bits+0x22>
 800cb34:	07d9      	lsls	r1, r3, #31
 800cb36:	d422      	bmi.n	800cb7e <__lo0bits+0x52>
 800cb38:	079a      	lsls	r2, r3, #30
 800cb3a:	bf49      	itett	mi
 800cb3c:	085b      	lsrmi	r3, r3, #1
 800cb3e:	089b      	lsrpl	r3, r3, #2
 800cb40:	6003      	strmi	r3, [r0, #0]
 800cb42:	2201      	movmi	r2, #1
 800cb44:	bf5c      	itt	pl
 800cb46:	6003      	strpl	r3, [r0, #0]
 800cb48:	2202      	movpl	r2, #2
 800cb4a:	4610      	mov	r0, r2
 800cb4c:	4770      	bx	lr
 800cb4e:	b299      	uxth	r1, r3
 800cb50:	b909      	cbnz	r1, 800cb56 <__lo0bits+0x2a>
 800cb52:	0c1b      	lsrs	r3, r3, #16
 800cb54:	2210      	movs	r2, #16
 800cb56:	b2d9      	uxtb	r1, r3
 800cb58:	b909      	cbnz	r1, 800cb5e <__lo0bits+0x32>
 800cb5a:	3208      	adds	r2, #8
 800cb5c:	0a1b      	lsrs	r3, r3, #8
 800cb5e:	0719      	lsls	r1, r3, #28
 800cb60:	bf04      	itt	eq
 800cb62:	091b      	lsreq	r3, r3, #4
 800cb64:	3204      	addeq	r2, #4
 800cb66:	0799      	lsls	r1, r3, #30
 800cb68:	bf04      	itt	eq
 800cb6a:	089b      	lsreq	r3, r3, #2
 800cb6c:	3202      	addeq	r2, #2
 800cb6e:	07d9      	lsls	r1, r3, #31
 800cb70:	d403      	bmi.n	800cb7a <__lo0bits+0x4e>
 800cb72:	085b      	lsrs	r3, r3, #1
 800cb74:	f102 0201 	add.w	r2, r2, #1
 800cb78:	d003      	beq.n	800cb82 <__lo0bits+0x56>
 800cb7a:	6003      	str	r3, [r0, #0]
 800cb7c:	e7e5      	b.n	800cb4a <__lo0bits+0x1e>
 800cb7e:	2200      	movs	r2, #0
 800cb80:	e7e3      	b.n	800cb4a <__lo0bits+0x1e>
 800cb82:	2220      	movs	r2, #32
 800cb84:	e7e1      	b.n	800cb4a <__lo0bits+0x1e>
	...

0800cb88 <__i2b>:
 800cb88:	b510      	push	{r4, lr}
 800cb8a:	460c      	mov	r4, r1
 800cb8c:	2101      	movs	r1, #1
 800cb8e:	f7ff ff05 	bl	800c99c <_Balloc>
 800cb92:	4602      	mov	r2, r0
 800cb94:	b928      	cbnz	r0, 800cba2 <__i2b+0x1a>
 800cb96:	4b05      	ldr	r3, [pc, #20]	; (800cbac <__i2b+0x24>)
 800cb98:	4805      	ldr	r0, [pc, #20]	; (800cbb0 <__i2b+0x28>)
 800cb9a:	f240 1145 	movw	r1, #325	; 0x145
 800cb9e:	f000 fe6f 	bl	800d880 <__assert_func>
 800cba2:	2301      	movs	r3, #1
 800cba4:	6144      	str	r4, [r0, #20]
 800cba6:	6103      	str	r3, [r0, #16]
 800cba8:	bd10      	pop	{r4, pc}
 800cbaa:	bf00      	nop
 800cbac:	0800f4e4 	.word	0x0800f4e4
 800cbb0:	0800f4f5 	.word	0x0800f4f5

0800cbb4 <__multiply>:
 800cbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbb8:	4691      	mov	r9, r2
 800cbba:	690a      	ldr	r2, [r1, #16]
 800cbbc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cbc0:	429a      	cmp	r2, r3
 800cbc2:	bfb8      	it	lt
 800cbc4:	460b      	movlt	r3, r1
 800cbc6:	460c      	mov	r4, r1
 800cbc8:	bfbc      	itt	lt
 800cbca:	464c      	movlt	r4, r9
 800cbcc:	4699      	movlt	r9, r3
 800cbce:	6927      	ldr	r7, [r4, #16]
 800cbd0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cbd4:	68a3      	ldr	r3, [r4, #8]
 800cbd6:	6861      	ldr	r1, [r4, #4]
 800cbd8:	eb07 060a 	add.w	r6, r7, sl
 800cbdc:	42b3      	cmp	r3, r6
 800cbde:	b085      	sub	sp, #20
 800cbe0:	bfb8      	it	lt
 800cbe2:	3101      	addlt	r1, #1
 800cbe4:	f7ff feda 	bl	800c99c <_Balloc>
 800cbe8:	b930      	cbnz	r0, 800cbf8 <__multiply+0x44>
 800cbea:	4602      	mov	r2, r0
 800cbec:	4b44      	ldr	r3, [pc, #272]	; (800cd00 <__multiply+0x14c>)
 800cbee:	4845      	ldr	r0, [pc, #276]	; (800cd04 <__multiply+0x150>)
 800cbf0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800cbf4:	f000 fe44 	bl	800d880 <__assert_func>
 800cbf8:	f100 0514 	add.w	r5, r0, #20
 800cbfc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cc00:	462b      	mov	r3, r5
 800cc02:	2200      	movs	r2, #0
 800cc04:	4543      	cmp	r3, r8
 800cc06:	d321      	bcc.n	800cc4c <__multiply+0x98>
 800cc08:	f104 0314 	add.w	r3, r4, #20
 800cc0c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cc10:	f109 0314 	add.w	r3, r9, #20
 800cc14:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cc18:	9202      	str	r2, [sp, #8]
 800cc1a:	1b3a      	subs	r2, r7, r4
 800cc1c:	3a15      	subs	r2, #21
 800cc1e:	f022 0203 	bic.w	r2, r2, #3
 800cc22:	3204      	adds	r2, #4
 800cc24:	f104 0115 	add.w	r1, r4, #21
 800cc28:	428f      	cmp	r7, r1
 800cc2a:	bf38      	it	cc
 800cc2c:	2204      	movcc	r2, #4
 800cc2e:	9201      	str	r2, [sp, #4]
 800cc30:	9a02      	ldr	r2, [sp, #8]
 800cc32:	9303      	str	r3, [sp, #12]
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d80c      	bhi.n	800cc52 <__multiply+0x9e>
 800cc38:	2e00      	cmp	r6, #0
 800cc3a:	dd03      	ble.n	800cc44 <__multiply+0x90>
 800cc3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d05b      	beq.n	800ccfc <__multiply+0x148>
 800cc44:	6106      	str	r6, [r0, #16]
 800cc46:	b005      	add	sp, #20
 800cc48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc4c:	f843 2b04 	str.w	r2, [r3], #4
 800cc50:	e7d8      	b.n	800cc04 <__multiply+0x50>
 800cc52:	f8b3 a000 	ldrh.w	sl, [r3]
 800cc56:	f1ba 0f00 	cmp.w	sl, #0
 800cc5a:	d024      	beq.n	800cca6 <__multiply+0xf2>
 800cc5c:	f104 0e14 	add.w	lr, r4, #20
 800cc60:	46a9      	mov	r9, r5
 800cc62:	f04f 0c00 	mov.w	ip, #0
 800cc66:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cc6a:	f8d9 1000 	ldr.w	r1, [r9]
 800cc6e:	fa1f fb82 	uxth.w	fp, r2
 800cc72:	b289      	uxth	r1, r1
 800cc74:	fb0a 110b 	mla	r1, sl, fp, r1
 800cc78:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cc7c:	f8d9 2000 	ldr.w	r2, [r9]
 800cc80:	4461      	add	r1, ip
 800cc82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cc86:	fb0a c20b 	mla	r2, sl, fp, ip
 800cc8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cc8e:	b289      	uxth	r1, r1
 800cc90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cc94:	4577      	cmp	r7, lr
 800cc96:	f849 1b04 	str.w	r1, [r9], #4
 800cc9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cc9e:	d8e2      	bhi.n	800cc66 <__multiply+0xb2>
 800cca0:	9a01      	ldr	r2, [sp, #4]
 800cca2:	f845 c002 	str.w	ip, [r5, r2]
 800cca6:	9a03      	ldr	r2, [sp, #12]
 800cca8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ccac:	3304      	adds	r3, #4
 800ccae:	f1b9 0f00 	cmp.w	r9, #0
 800ccb2:	d021      	beq.n	800ccf8 <__multiply+0x144>
 800ccb4:	6829      	ldr	r1, [r5, #0]
 800ccb6:	f104 0c14 	add.w	ip, r4, #20
 800ccba:	46ae      	mov	lr, r5
 800ccbc:	f04f 0a00 	mov.w	sl, #0
 800ccc0:	f8bc b000 	ldrh.w	fp, [ip]
 800ccc4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ccc8:	fb09 220b 	mla	r2, r9, fp, r2
 800cccc:	4452      	add	r2, sl
 800ccce:	b289      	uxth	r1, r1
 800ccd0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ccd4:	f84e 1b04 	str.w	r1, [lr], #4
 800ccd8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ccdc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cce0:	f8be 1000 	ldrh.w	r1, [lr]
 800cce4:	fb09 110a 	mla	r1, r9, sl, r1
 800cce8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ccec:	4567      	cmp	r7, ip
 800ccee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ccf2:	d8e5      	bhi.n	800ccc0 <__multiply+0x10c>
 800ccf4:	9a01      	ldr	r2, [sp, #4]
 800ccf6:	50a9      	str	r1, [r5, r2]
 800ccf8:	3504      	adds	r5, #4
 800ccfa:	e799      	b.n	800cc30 <__multiply+0x7c>
 800ccfc:	3e01      	subs	r6, #1
 800ccfe:	e79b      	b.n	800cc38 <__multiply+0x84>
 800cd00:	0800f4e4 	.word	0x0800f4e4
 800cd04:	0800f4f5 	.word	0x0800f4f5

0800cd08 <__pow5mult>:
 800cd08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd0c:	4615      	mov	r5, r2
 800cd0e:	f012 0203 	ands.w	r2, r2, #3
 800cd12:	4606      	mov	r6, r0
 800cd14:	460f      	mov	r7, r1
 800cd16:	d007      	beq.n	800cd28 <__pow5mult+0x20>
 800cd18:	4c25      	ldr	r4, [pc, #148]	; (800cdb0 <__pow5mult+0xa8>)
 800cd1a:	3a01      	subs	r2, #1
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd22:	f7ff fe9d 	bl	800ca60 <__multadd>
 800cd26:	4607      	mov	r7, r0
 800cd28:	10ad      	asrs	r5, r5, #2
 800cd2a:	d03d      	beq.n	800cda8 <__pow5mult+0xa0>
 800cd2c:	69f4      	ldr	r4, [r6, #28]
 800cd2e:	b97c      	cbnz	r4, 800cd50 <__pow5mult+0x48>
 800cd30:	2010      	movs	r0, #16
 800cd32:	f7fd fef5 	bl	800ab20 <malloc>
 800cd36:	4602      	mov	r2, r0
 800cd38:	61f0      	str	r0, [r6, #28]
 800cd3a:	b928      	cbnz	r0, 800cd48 <__pow5mult+0x40>
 800cd3c:	4b1d      	ldr	r3, [pc, #116]	; (800cdb4 <__pow5mult+0xac>)
 800cd3e:	481e      	ldr	r0, [pc, #120]	; (800cdb8 <__pow5mult+0xb0>)
 800cd40:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cd44:	f000 fd9c 	bl	800d880 <__assert_func>
 800cd48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd4c:	6004      	str	r4, [r0, #0]
 800cd4e:	60c4      	str	r4, [r0, #12]
 800cd50:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cd54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd58:	b94c      	cbnz	r4, 800cd6e <__pow5mult+0x66>
 800cd5a:	f240 2171 	movw	r1, #625	; 0x271
 800cd5e:	4630      	mov	r0, r6
 800cd60:	f7ff ff12 	bl	800cb88 <__i2b>
 800cd64:	2300      	movs	r3, #0
 800cd66:	f8c8 0008 	str.w	r0, [r8, #8]
 800cd6a:	4604      	mov	r4, r0
 800cd6c:	6003      	str	r3, [r0, #0]
 800cd6e:	f04f 0900 	mov.w	r9, #0
 800cd72:	07eb      	lsls	r3, r5, #31
 800cd74:	d50a      	bpl.n	800cd8c <__pow5mult+0x84>
 800cd76:	4639      	mov	r1, r7
 800cd78:	4622      	mov	r2, r4
 800cd7a:	4630      	mov	r0, r6
 800cd7c:	f7ff ff1a 	bl	800cbb4 <__multiply>
 800cd80:	4639      	mov	r1, r7
 800cd82:	4680      	mov	r8, r0
 800cd84:	4630      	mov	r0, r6
 800cd86:	f7ff fe49 	bl	800ca1c <_Bfree>
 800cd8a:	4647      	mov	r7, r8
 800cd8c:	106d      	asrs	r5, r5, #1
 800cd8e:	d00b      	beq.n	800cda8 <__pow5mult+0xa0>
 800cd90:	6820      	ldr	r0, [r4, #0]
 800cd92:	b938      	cbnz	r0, 800cda4 <__pow5mult+0x9c>
 800cd94:	4622      	mov	r2, r4
 800cd96:	4621      	mov	r1, r4
 800cd98:	4630      	mov	r0, r6
 800cd9a:	f7ff ff0b 	bl	800cbb4 <__multiply>
 800cd9e:	6020      	str	r0, [r4, #0]
 800cda0:	f8c0 9000 	str.w	r9, [r0]
 800cda4:	4604      	mov	r4, r0
 800cda6:	e7e4      	b.n	800cd72 <__pow5mult+0x6a>
 800cda8:	4638      	mov	r0, r7
 800cdaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdae:	bf00      	nop
 800cdb0:	0800f640 	.word	0x0800f640
 800cdb4:	0800f475 	.word	0x0800f475
 800cdb8:	0800f4f5 	.word	0x0800f4f5

0800cdbc <__lshift>:
 800cdbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdc0:	460c      	mov	r4, r1
 800cdc2:	6849      	ldr	r1, [r1, #4]
 800cdc4:	6923      	ldr	r3, [r4, #16]
 800cdc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cdca:	68a3      	ldr	r3, [r4, #8]
 800cdcc:	4607      	mov	r7, r0
 800cdce:	4691      	mov	r9, r2
 800cdd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cdd4:	f108 0601 	add.w	r6, r8, #1
 800cdd8:	42b3      	cmp	r3, r6
 800cdda:	db0b      	blt.n	800cdf4 <__lshift+0x38>
 800cddc:	4638      	mov	r0, r7
 800cdde:	f7ff fddd 	bl	800c99c <_Balloc>
 800cde2:	4605      	mov	r5, r0
 800cde4:	b948      	cbnz	r0, 800cdfa <__lshift+0x3e>
 800cde6:	4602      	mov	r2, r0
 800cde8:	4b28      	ldr	r3, [pc, #160]	; (800ce8c <__lshift+0xd0>)
 800cdea:	4829      	ldr	r0, [pc, #164]	; (800ce90 <__lshift+0xd4>)
 800cdec:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800cdf0:	f000 fd46 	bl	800d880 <__assert_func>
 800cdf4:	3101      	adds	r1, #1
 800cdf6:	005b      	lsls	r3, r3, #1
 800cdf8:	e7ee      	b.n	800cdd8 <__lshift+0x1c>
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	f100 0114 	add.w	r1, r0, #20
 800ce00:	f100 0210 	add.w	r2, r0, #16
 800ce04:	4618      	mov	r0, r3
 800ce06:	4553      	cmp	r3, sl
 800ce08:	db33      	blt.n	800ce72 <__lshift+0xb6>
 800ce0a:	6920      	ldr	r0, [r4, #16]
 800ce0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce10:	f104 0314 	add.w	r3, r4, #20
 800ce14:	f019 091f 	ands.w	r9, r9, #31
 800ce18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce20:	d02b      	beq.n	800ce7a <__lshift+0xbe>
 800ce22:	f1c9 0e20 	rsb	lr, r9, #32
 800ce26:	468a      	mov	sl, r1
 800ce28:	2200      	movs	r2, #0
 800ce2a:	6818      	ldr	r0, [r3, #0]
 800ce2c:	fa00 f009 	lsl.w	r0, r0, r9
 800ce30:	4310      	orrs	r0, r2
 800ce32:	f84a 0b04 	str.w	r0, [sl], #4
 800ce36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce3a:	459c      	cmp	ip, r3
 800ce3c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ce40:	d8f3      	bhi.n	800ce2a <__lshift+0x6e>
 800ce42:	ebac 0304 	sub.w	r3, ip, r4
 800ce46:	3b15      	subs	r3, #21
 800ce48:	f023 0303 	bic.w	r3, r3, #3
 800ce4c:	3304      	adds	r3, #4
 800ce4e:	f104 0015 	add.w	r0, r4, #21
 800ce52:	4584      	cmp	ip, r0
 800ce54:	bf38      	it	cc
 800ce56:	2304      	movcc	r3, #4
 800ce58:	50ca      	str	r2, [r1, r3]
 800ce5a:	b10a      	cbz	r2, 800ce60 <__lshift+0xa4>
 800ce5c:	f108 0602 	add.w	r6, r8, #2
 800ce60:	3e01      	subs	r6, #1
 800ce62:	4638      	mov	r0, r7
 800ce64:	612e      	str	r6, [r5, #16]
 800ce66:	4621      	mov	r1, r4
 800ce68:	f7ff fdd8 	bl	800ca1c <_Bfree>
 800ce6c:	4628      	mov	r0, r5
 800ce6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce72:	f842 0f04 	str.w	r0, [r2, #4]!
 800ce76:	3301      	adds	r3, #1
 800ce78:	e7c5      	b.n	800ce06 <__lshift+0x4a>
 800ce7a:	3904      	subs	r1, #4
 800ce7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce80:	f841 2f04 	str.w	r2, [r1, #4]!
 800ce84:	459c      	cmp	ip, r3
 800ce86:	d8f9      	bhi.n	800ce7c <__lshift+0xc0>
 800ce88:	e7ea      	b.n	800ce60 <__lshift+0xa4>
 800ce8a:	bf00      	nop
 800ce8c:	0800f4e4 	.word	0x0800f4e4
 800ce90:	0800f4f5 	.word	0x0800f4f5

0800ce94 <__mcmp>:
 800ce94:	b530      	push	{r4, r5, lr}
 800ce96:	6902      	ldr	r2, [r0, #16]
 800ce98:	690c      	ldr	r4, [r1, #16]
 800ce9a:	1b12      	subs	r2, r2, r4
 800ce9c:	d10e      	bne.n	800cebc <__mcmp+0x28>
 800ce9e:	f100 0314 	add.w	r3, r0, #20
 800cea2:	3114      	adds	r1, #20
 800cea4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cea8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ceac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ceb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ceb4:	42a5      	cmp	r5, r4
 800ceb6:	d003      	beq.n	800cec0 <__mcmp+0x2c>
 800ceb8:	d305      	bcc.n	800cec6 <__mcmp+0x32>
 800ceba:	2201      	movs	r2, #1
 800cebc:	4610      	mov	r0, r2
 800cebe:	bd30      	pop	{r4, r5, pc}
 800cec0:	4283      	cmp	r3, r0
 800cec2:	d3f3      	bcc.n	800ceac <__mcmp+0x18>
 800cec4:	e7fa      	b.n	800cebc <__mcmp+0x28>
 800cec6:	f04f 32ff 	mov.w	r2, #4294967295
 800ceca:	e7f7      	b.n	800cebc <__mcmp+0x28>

0800cecc <__mdiff>:
 800cecc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ced0:	460c      	mov	r4, r1
 800ced2:	4606      	mov	r6, r0
 800ced4:	4611      	mov	r1, r2
 800ced6:	4620      	mov	r0, r4
 800ced8:	4690      	mov	r8, r2
 800ceda:	f7ff ffdb 	bl	800ce94 <__mcmp>
 800cede:	1e05      	subs	r5, r0, #0
 800cee0:	d110      	bne.n	800cf04 <__mdiff+0x38>
 800cee2:	4629      	mov	r1, r5
 800cee4:	4630      	mov	r0, r6
 800cee6:	f7ff fd59 	bl	800c99c <_Balloc>
 800ceea:	b930      	cbnz	r0, 800cefa <__mdiff+0x2e>
 800ceec:	4b3a      	ldr	r3, [pc, #232]	; (800cfd8 <__mdiff+0x10c>)
 800ceee:	4602      	mov	r2, r0
 800cef0:	f240 2137 	movw	r1, #567	; 0x237
 800cef4:	4839      	ldr	r0, [pc, #228]	; (800cfdc <__mdiff+0x110>)
 800cef6:	f000 fcc3 	bl	800d880 <__assert_func>
 800cefa:	2301      	movs	r3, #1
 800cefc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf04:	bfa4      	itt	ge
 800cf06:	4643      	movge	r3, r8
 800cf08:	46a0      	movge	r8, r4
 800cf0a:	4630      	mov	r0, r6
 800cf0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cf10:	bfa6      	itte	ge
 800cf12:	461c      	movge	r4, r3
 800cf14:	2500      	movge	r5, #0
 800cf16:	2501      	movlt	r5, #1
 800cf18:	f7ff fd40 	bl	800c99c <_Balloc>
 800cf1c:	b920      	cbnz	r0, 800cf28 <__mdiff+0x5c>
 800cf1e:	4b2e      	ldr	r3, [pc, #184]	; (800cfd8 <__mdiff+0x10c>)
 800cf20:	4602      	mov	r2, r0
 800cf22:	f240 2145 	movw	r1, #581	; 0x245
 800cf26:	e7e5      	b.n	800cef4 <__mdiff+0x28>
 800cf28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cf2c:	6926      	ldr	r6, [r4, #16]
 800cf2e:	60c5      	str	r5, [r0, #12]
 800cf30:	f104 0914 	add.w	r9, r4, #20
 800cf34:	f108 0514 	add.w	r5, r8, #20
 800cf38:	f100 0e14 	add.w	lr, r0, #20
 800cf3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cf40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cf44:	f108 0210 	add.w	r2, r8, #16
 800cf48:	46f2      	mov	sl, lr
 800cf4a:	2100      	movs	r1, #0
 800cf4c:	f859 3b04 	ldr.w	r3, [r9], #4
 800cf50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cf54:	fa11 f88b 	uxtah	r8, r1, fp
 800cf58:	b299      	uxth	r1, r3
 800cf5a:	0c1b      	lsrs	r3, r3, #16
 800cf5c:	eba8 0801 	sub.w	r8, r8, r1
 800cf60:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cf64:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cf68:	fa1f f888 	uxth.w	r8, r8
 800cf6c:	1419      	asrs	r1, r3, #16
 800cf6e:	454e      	cmp	r6, r9
 800cf70:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cf74:	f84a 3b04 	str.w	r3, [sl], #4
 800cf78:	d8e8      	bhi.n	800cf4c <__mdiff+0x80>
 800cf7a:	1b33      	subs	r3, r6, r4
 800cf7c:	3b15      	subs	r3, #21
 800cf7e:	f023 0303 	bic.w	r3, r3, #3
 800cf82:	3304      	adds	r3, #4
 800cf84:	3415      	adds	r4, #21
 800cf86:	42a6      	cmp	r6, r4
 800cf88:	bf38      	it	cc
 800cf8a:	2304      	movcc	r3, #4
 800cf8c:	441d      	add	r5, r3
 800cf8e:	4473      	add	r3, lr
 800cf90:	469e      	mov	lr, r3
 800cf92:	462e      	mov	r6, r5
 800cf94:	4566      	cmp	r6, ip
 800cf96:	d30e      	bcc.n	800cfb6 <__mdiff+0xea>
 800cf98:	f10c 0203 	add.w	r2, ip, #3
 800cf9c:	1b52      	subs	r2, r2, r5
 800cf9e:	f022 0203 	bic.w	r2, r2, #3
 800cfa2:	3d03      	subs	r5, #3
 800cfa4:	45ac      	cmp	ip, r5
 800cfa6:	bf38      	it	cc
 800cfa8:	2200      	movcc	r2, #0
 800cfaa:	4413      	add	r3, r2
 800cfac:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cfb0:	b17a      	cbz	r2, 800cfd2 <__mdiff+0x106>
 800cfb2:	6107      	str	r7, [r0, #16]
 800cfb4:	e7a4      	b.n	800cf00 <__mdiff+0x34>
 800cfb6:	f856 8b04 	ldr.w	r8, [r6], #4
 800cfba:	fa11 f288 	uxtah	r2, r1, r8
 800cfbe:	1414      	asrs	r4, r2, #16
 800cfc0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cfc4:	b292      	uxth	r2, r2
 800cfc6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cfca:	f84e 2b04 	str.w	r2, [lr], #4
 800cfce:	1421      	asrs	r1, r4, #16
 800cfd0:	e7e0      	b.n	800cf94 <__mdiff+0xc8>
 800cfd2:	3f01      	subs	r7, #1
 800cfd4:	e7ea      	b.n	800cfac <__mdiff+0xe0>
 800cfd6:	bf00      	nop
 800cfd8:	0800f4e4 	.word	0x0800f4e4
 800cfdc:	0800f4f5 	.word	0x0800f4f5

0800cfe0 <__d2b>:
 800cfe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cfe4:	460f      	mov	r7, r1
 800cfe6:	2101      	movs	r1, #1
 800cfe8:	ec59 8b10 	vmov	r8, r9, d0
 800cfec:	4616      	mov	r6, r2
 800cfee:	f7ff fcd5 	bl	800c99c <_Balloc>
 800cff2:	4604      	mov	r4, r0
 800cff4:	b930      	cbnz	r0, 800d004 <__d2b+0x24>
 800cff6:	4602      	mov	r2, r0
 800cff8:	4b24      	ldr	r3, [pc, #144]	; (800d08c <__d2b+0xac>)
 800cffa:	4825      	ldr	r0, [pc, #148]	; (800d090 <__d2b+0xb0>)
 800cffc:	f240 310f 	movw	r1, #783	; 0x30f
 800d000:	f000 fc3e 	bl	800d880 <__assert_func>
 800d004:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d008:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d00c:	bb2d      	cbnz	r5, 800d05a <__d2b+0x7a>
 800d00e:	9301      	str	r3, [sp, #4]
 800d010:	f1b8 0300 	subs.w	r3, r8, #0
 800d014:	d026      	beq.n	800d064 <__d2b+0x84>
 800d016:	4668      	mov	r0, sp
 800d018:	9300      	str	r3, [sp, #0]
 800d01a:	f7ff fd87 	bl	800cb2c <__lo0bits>
 800d01e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d022:	b1e8      	cbz	r0, 800d060 <__d2b+0x80>
 800d024:	f1c0 0320 	rsb	r3, r0, #32
 800d028:	fa02 f303 	lsl.w	r3, r2, r3
 800d02c:	430b      	orrs	r3, r1
 800d02e:	40c2      	lsrs	r2, r0
 800d030:	6163      	str	r3, [r4, #20]
 800d032:	9201      	str	r2, [sp, #4]
 800d034:	9b01      	ldr	r3, [sp, #4]
 800d036:	61a3      	str	r3, [r4, #24]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	bf14      	ite	ne
 800d03c:	2202      	movne	r2, #2
 800d03e:	2201      	moveq	r2, #1
 800d040:	6122      	str	r2, [r4, #16]
 800d042:	b1bd      	cbz	r5, 800d074 <__d2b+0x94>
 800d044:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d048:	4405      	add	r5, r0
 800d04a:	603d      	str	r5, [r7, #0]
 800d04c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d050:	6030      	str	r0, [r6, #0]
 800d052:	4620      	mov	r0, r4
 800d054:	b003      	add	sp, #12
 800d056:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d05a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d05e:	e7d6      	b.n	800d00e <__d2b+0x2e>
 800d060:	6161      	str	r1, [r4, #20]
 800d062:	e7e7      	b.n	800d034 <__d2b+0x54>
 800d064:	a801      	add	r0, sp, #4
 800d066:	f7ff fd61 	bl	800cb2c <__lo0bits>
 800d06a:	9b01      	ldr	r3, [sp, #4]
 800d06c:	6163      	str	r3, [r4, #20]
 800d06e:	3020      	adds	r0, #32
 800d070:	2201      	movs	r2, #1
 800d072:	e7e5      	b.n	800d040 <__d2b+0x60>
 800d074:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d078:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d07c:	6038      	str	r0, [r7, #0]
 800d07e:	6918      	ldr	r0, [r3, #16]
 800d080:	f7ff fd34 	bl	800caec <__hi0bits>
 800d084:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d088:	e7e2      	b.n	800d050 <__d2b+0x70>
 800d08a:	bf00      	nop
 800d08c:	0800f4e4 	.word	0x0800f4e4
 800d090:	0800f4f5 	.word	0x0800f4f5

0800d094 <__ssputs_r>:
 800d094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d098:	688e      	ldr	r6, [r1, #8]
 800d09a:	461f      	mov	r7, r3
 800d09c:	42be      	cmp	r6, r7
 800d09e:	680b      	ldr	r3, [r1, #0]
 800d0a0:	4682      	mov	sl, r0
 800d0a2:	460c      	mov	r4, r1
 800d0a4:	4690      	mov	r8, r2
 800d0a6:	d82c      	bhi.n	800d102 <__ssputs_r+0x6e>
 800d0a8:	898a      	ldrh	r2, [r1, #12]
 800d0aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0ae:	d026      	beq.n	800d0fe <__ssputs_r+0x6a>
 800d0b0:	6965      	ldr	r5, [r4, #20]
 800d0b2:	6909      	ldr	r1, [r1, #16]
 800d0b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0b8:	eba3 0901 	sub.w	r9, r3, r1
 800d0bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0c0:	1c7b      	adds	r3, r7, #1
 800d0c2:	444b      	add	r3, r9
 800d0c4:	106d      	asrs	r5, r5, #1
 800d0c6:	429d      	cmp	r5, r3
 800d0c8:	bf38      	it	cc
 800d0ca:	461d      	movcc	r5, r3
 800d0cc:	0553      	lsls	r3, r2, #21
 800d0ce:	d527      	bpl.n	800d120 <__ssputs_r+0x8c>
 800d0d0:	4629      	mov	r1, r5
 800d0d2:	f7fd fd4d 	bl	800ab70 <_malloc_r>
 800d0d6:	4606      	mov	r6, r0
 800d0d8:	b360      	cbz	r0, 800d134 <__ssputs_r+0xa0>
 800d0da:	6921      	ldr	r1, [r4, #16]
 800d0dc:	464a      	mov	r2, r9
 800d0de:	f000 fbc1 	bl	800d864 <memcpy>
 800d0e2:	89a3      	ldrh	r3, [r4, #12]
 800d0e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0ec:	81a3      	strh	r3, [r4, #12]
 800d0ee:	6126      	str	r6, [r4, #16]
 800d0f0:	6165      	str	r5, [r4, #20]
 800d0f2:	444e      	add	r6, r9
 800d0f4:	eba5 0509 	sub.w	r5, r5, r9
 800d0f8:	6026      	str	r6, [r4, #0]
 800d0fa:	60a5      	str	r5, [r4, #8]
 800d0fc:	463e      	mov	r6, r7
 800d0fe:	42be      	cmp	r6, r7
 800d100:	d900      	bls.n	800d104 <__ssputs_r+0x70>
 800d102:	463e      	mov	r6, r7
 800d104:	6820      	ldr	r0, [r4, #0]
 800d106:	4632      	mov	r2, r6
 800d108:	4641      	mov	r1, r8
 800d10a:	f000 fb6f 	bl	800d7ec <memmove>
 800d10e:	68a3      	ldr	r3, [r4, #8]
 800d110:	1b9b      	subs	r3, r3, r6
 800d112:	60a3      	str	r3, [r4, #8]
 800d114:	6823      	ldr	r3, [r4, #0]
 800d116:	4433      	add	r3, r6
 800d118:	6023      	str	r3, [r4, #0]
 800d11a:	2000      	movs	r0, #0
 800d11c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d120:	462a      	mov	r2, r5
 800d122:	f000 fbf3 	bl	800d90c <_realloc_r>
 800d126:	4606      	mov	r6, r0
 800d128:	2800      	cmp	r0, #0
 800d12a:	d1e0      	bne.n	800d0ee <__ssputs_r+0x5a>
 800d12c:	6921      	ldr	r1, [r4, #16]
 800d12e:	4650      	mov	r0, sl
 800d130:	f7ff fbe8 	bl	800c904 <_free_r>
 800d134:	230c      	movs	r3, #12
 800d136:	f8ca 3000 	str.w	r3, [sl]
 800d13a:	89a3      	ldrh	r3, [r4, #12]
 800d13c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d140:	81a3      	strh	r3, [r4, #12]
 800d142:	f04f 30ff 	mov.w	r0, #4294967295
 800d146:	e7e9      	b.n	800d11c <__ssputs_r+0x88>

0800d148 <_svfiprintf_r>:
 800d148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d14c:	4698      	mov	r8, r3
 800d14e:	898b      	ldrh	r3, [r1, #12]
 800d150:	061b      	lsls	r3, r3, #24
 800d152:	b09d      	sub	sp, #116	; 0x74
 800d154:	4607      	mov	r7, r0
 800d156:	460d      	mov	r5, r1
 800d158:	4614      	mov	r4, r2
 800d15a:	d50e      	bpl.n	800d17a <_svfiprintf_r+0x32>
 800d15c:	690b      	ldr	r3, [r1, #16]
 800d15e:	b963      	cbnz	r3, 800d17a <_svfiprintf_r+0x32>
 800d160:	2140      	movs	r1, #64	; 0x40
 800d162:	f7fd fd05 	bl	800ab70 <_malloc_r>
 800d166:	6028      	str	r0, [r5, #0]
 800d168:	6128      	str	r0, [r5, #16]
 800d16a:	b920      	cbnz	r0, 800d176 <_svfiprintf_r+0x2e>
 800d16c:	230c      	movs	r3, #12
 800d16e:	603b      	str	r3, [r7, #0]
 800d170:	f04f 30ff 	mov.w	r0, #4294967295
 800d174:	e0d0      	b.n	800d318 <_svfiprintf_r+0x1d0>
 800d176:	2340      	movs	r3, #64	; 0x40
 800d178:	616b      	str	r3, [r5, #20]
 800d17a:	2300      	movs	r3, #0
 800d17c:	9309      	str	r3, [sp, #36]	; 0x24
 800d17e:	2320      	movs	r3, #32
 800d180:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d184:	f8cd 800c 	str.w	r8, [sp, #12]
 800d188:	2330      	movs	r3, #48	; 0x30
 800d18a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d330 <_svfiprintf_r+0x1e8>
 800d18e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d192:	f04f 0901 	mov.w	r9, #1
 800d196:	4623      	mov	r3, r4
 800d198:	469a      	mov	sl, r3
 800d19a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d19e:	b10a      	cbz	r2, 800d1a4 <_svfiprintf_r+0x5c>
 800d1a0:	2a25      	cmp	r2, #37	; 0x25
 800d1a2:	d1f9      	bne.n	800d198 <_svfiprintf_r+0x50>
 800d1a4:	ebba 0b04 	subs.w	fp, sl, r4
 800d1a8:	d00b      	beq.n	800d1c2 <_svfiprintf_r+0x7a>
 800d1aa:	465b      	mov	r3, fp
 800d1ac:	4622      	mov	r2, r4
 800d1ae:	4629      	mov	r1, r5
 800d1b0:	4638      	mov	r0, r7
 800d1b2:	f7ff ff6f 	bl	800d094 <__ssputs_r>
 800d1b6:	3001      	adds	r0, #1
 800d1b8:	f000 80a9 	beq.w	800d30e <_svfiprintf_r+0x1c6>
 800d1bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1be:	445a      	add	r2, fp
 800d1c0:	9209      	str	r2, [sp, #36]	; 0x24
 800d1c2:	f89a 3000 	ldrb.w	r3, [sl]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	f000 80a1 	beq.w	800d30e <_svfiprintf_r+0x1c6>
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	f04f 32ff 	mov.w	r2, #4294967295
 800d1d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1d6:	f10a 0a01 	add.w	sl, sl, #1
 800d1da:	9304      	str	r3, [sp, #16]
 800d1dc:	9307      	str	r3, [sp, #28]
 800d1de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1e2:	931a      	str	r3, [sp, #104]	; 0x68
 800d1e4:	4654      	mov	r4, sl
 800d1e6:	2205      	movs	r2, #5
 800d1e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1ec:	4850      	ldr	r0, [pc, #320]	; (800d330 <_svfiprintf_r+0x1e8>)
 800d1ee:	f7f3 f817 	bl	8000220 <memchr>
 800d1f2:	9a04      	ldr	r2, [sp, #16]
 800d1f4:	b9d8      	cbnz	r0, 800d22e <_svfiprintf_r+0xe6>
 800d1f6:	06d0      	lsls	r0, r2, #27
 800d1f8:	bf44      	itt	mi
 800d1fa:	2320      	movmi	r3, #32
 800d1fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d200:	0711      	lsls	r1, r2, #28
 800d202:	bf44      	itt	mi
 800d204:	232b      	movmi	r3, #43	; 0x2b
 800d206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d20a:	f89a 3000 	ldrb.w	r3, [sl]
 800d20e:	2b2a      	cmp	r3, #42	; 0x2a
 800d210:	d015      	beq.n	800d23e <_svfiprintf_r+0xf6>
 800d212:	9a07      	ldr	r2, [sp, #28]
 800d214:	4654      	mov	r4, sl
 800d216:	2000      	movs	r0, #0
 800d218:	f04f 0c0a 	mov.w	ip, #10
 800d21c:	4621      	mov	r1, r4
 800d21e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d222:	3b30      	subs	r3, #48	; 0x30
 800d224:	2b09      	cmp	r3, #9
 800d226:	d94d      	bls.n	800d2c4 <_svfiprintf_r+0x17c>
 800d228:	b1b0      	cbz	r0, 800d258 <_svfiprintf_r+0x110>
 800d22a:	9207      	str	r2, [sp, #28]
 800d22c:	e014      	b.n	800d258 <_svfiprintf_r+0x110>
 800d22e:	eba0 0308 	sub.w	r3, r0, r8
 800d232:	fa09 f303 	lsl.w	r3, r9, r3
 800d236:	4313      	orrs	r3, r2
 800d238:	9304      	str	r3, [sp, #16]
 800d23a:	46a2      	mov	sl, r4
 800d23c:	e7d2      	b.n	800d1e4 <_svfiprintf_r+0x9c>
 800d23e:	9b03      	ldr	r3, [sp, #12]
 800d240:	1d19      	adds	r1, r3, #4
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	9103      	str	r1, [sp, #12]
 800d246:	2b00      	cmp	r3, #0
 800d248:	bfbb      	ittet	lt
 800d24a:	425b      	neglt	r3, r3
 800d24c:	f042 0202 	orrlt.w	r2, r2, #2
 800d250:	9307      	strge	r3, [sp, #28]
 800d252:	9307      	strlt	r3, [sp, #28]
 800d254:	bfb8      	it	lt
 800d256:	9204      	strlt	r2, [sp, #16]
 800d258:	7823      	ldrb	r3, [r4, #0]
 800d25a:	2b2e      	cmp	r3, #46	; 0x2e
 800d25c:	d10c      	bne.n	800d278 <_svfiprintf_r+0x130>
 800d25e:	7863      	ldrb	r3, [r4, #1]
 800d260:	2b2a      	cmp	r3, #42	; 0x2a
 800d262:	d134      	bne.n	800d2ce <_svfiprintf_r+0x186>
 800d264:	9b03      	ldr	r3, [sp, #12]
 800d266:	1d1a      	adds	r2, r3, #4
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	9203      	str	r2, [sp, #12]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	bfb8      	it	lt
 800d270:	f04f 33ff 	movlt.w	r3, #4294967295
 800d274:	3402      	adds	r4, #2
 800d276:	9305      	str	r3, [sp, #20]
 800d278:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d340 <_svfiprintf_r+0x1f8>
 800d27c:	7821      	ldrb	r1, [r4, #0]
 800d27e:	2203      	movs	r2, #3
 800d280:	4650      	mov	r0, sl
 800d282:	f7f2 ffcd 	bl	8000220 <memchr>
 800d286:	b138      	cbz	r0, 800d298 <_svfiprintf_r+0x150>
 800d288:	9b04      	ldr	r3, [sp, #16]
 800d28a:	eba0 000a 	sub.w	r0, r0, sl
 800d28e:	2240      	movs	r2, #64	; 0x40
 800d290:	4082      	lsls	r2, r0
 800d292:	4313      	orrs	r3, r2
 800d294:	3401      	adds	r4, #1
 800d296:	9304      	str	r3, [sp, #16]
 800d298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d29c:	4825      	ldr	r0, [pc, #148]	; (800d334 <_svfiprintf_r+0x1ec>)
 800d29e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2a2:	2206      	movs	r2, #6
 800d2a4:	f7f2 ffbc 	bl	8000220 <memchr>
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	d038      	beq.n	800d31e <_svfiprintf_r+0x1d6>
 800d2ac:	4b22      	ldr	r3, [pc, #136]	; (800d338 <_svfiprintf_r+0x1f0>)
 800d2ae:	bb1b      	cbnz	r3, 800d2f8 <_svfiprintf_r+0x1b0>
 800d2b0:	9b03      	ldr	r3, [sp, #12]
 800d2b2:	3307      	adds	r3, #7
 800d2b4:	f023 0307 	bic.w	r3, r3, #7
 800d2b8:	3308      	adds	r3, #8
 800d2ba:	9303      	str	r3, [sp, #12]
 800d2bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2be:	4433      	add	r3, r6
 800d2c0:	9309      	str	r3, [sp, #36]	; 0x24
 800d2c2:	e768      	b.n	800d196 <_svfiprintf_r+0x4e>
 800d2c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2c8:	460c      	mov	r4, r1
 800d2ca:	2001      	movs	r0, #1
 800d2cc:	e7a6      	b.n	800d21c <_svfiprintf_r+0xd4>
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	3401      	adds	r4, #1
 800d2d2:	9305      	str	r3, [sp, #20]
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	f04f 0c0a 	mov.w	ip, #10
 800d2da:	4620      	mov	r0, r4
 800d2dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2e0:	3a30      	subs	r2, #48	; 0x30
 800d2e2:	2a09      	cmp	r2, #9
 800d2e4:	d903      	bls.n	800d2ee <_svfiprintf_r+0x1a6>
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d0c6      	beq.n	800d278 <_svfiprintf_r+0x130>
 800d2ea:	9105      	str	r1, [sp, #20]
 800d2ec:	e7c4      	b.n	800d278 <_svfiprintf_r+0x130>
 800d2ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2f2:	4604      	mov	r4, r0
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	e7f0      	b.n	800d2da <_svfiprintf_r+0x192>
 800d2f8:	ab03      	add	r3, sp, #12
 800d2fa:	9300      	str	r3, [sp, #0]
 800d2fc:	462a      	mov	r2, r5
 800d2fe:	4b0f      	ldr	r3, [pc, #60]	; (800d33c <_svfiprintf_r+0x1f4>)
 800d300:	a904      	add	r1, sp, #16
 800d302:	4638      	mov	r0, r7
 800d304:	f7fd fd60 	bl	800adc8 <_printf_float>
 800d308:	1c42      	adds	r2, r0, #1
 800d30a:	4606      	mov	r6, r0
 800d30c:	d1d6      	bne.n	800d2bc <_svfiprintf_r+0x174>
 800d30e:	89ab      	ldrh	r3, [r5, #12]
 800d310:	065b      	lsls	r3, r3, #25
 800d312:	f53f af2d 	bmi.w	800d170 <_svfiprintf_r+0x28>
 800d316:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d318:	b01d      	add	sp, #116	; 0x74
 800d31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d31e:	ab03      	add	r3, sp, #12
 800d320:	9300      	str	r3, [sp, #0]
 800d322:	462a      	mov	r2, r5
 800d324:	4b05      	ldr	r3, [pc, #20]	; (800d33c <_svfiprintf_r+0x1f4>)
 800d326:	a904      	add	r1, sp, #16
 800d328:	4638      	mov	r0, r7
 800d32a:	f7fd fff1 	bl	800b310 <_printf_i>
 800d32e:	e7eb      	b.n	800d308 <_svfiprintf_r+0x1c0>
 800d330:	0800f64c 	.word	0x0800f64c
 800d334:	0800f656 	.word	0x0800f656
 800d338:	0800adc9 	.word	0x0800adc9
 800d33c:	0800d095 	.word	0x0800d095
 800d340:	0800f652 	.word	0x0800f652

0800d344 <__sfputc_r>:
 800d344:	6893      	ldr	r3, [r2, #8]
 800d346:	3b01      	subs	r3, #1
 800d348:	2b00      	cmp	r3, #0
 800d34a:	b410      	push	{r4}
 800d34c:	6093      	str	r3, [r2, #8]
 800d34e:	da08      	bge.n	800d362 <__sfputc_r+0x1e>
 800d350:	6994      	ldr	r4, [r2, #24]
 800d352:	42a3      	cmp	r3, r4
 800d354:	db01      	blt.n	800d35a <__sfputc_r+0x16>
 800d356:	290a      	cmp	r1, #10
 800d358:	d103      	bne.n	800d362 <__sfputc_r+0x1e>
 800d35a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d35e:	f7fe bb31 	b.w	800b9c4 <__swbuf_r>
 800d362:	6813      	ldr	r3, [r2, #0]
 800d364:	1c58      	adds	r0, r3, #1
 800d366:	6010      	str	r0, [r2, #0]
 800d368:	7019      	strb	r1, [r3, #0]
 800d36a:	4608      	mov	r0, r1
 800d36c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d370:	4770      	bx	lr

0800d372 <__sfputs_r>:
 800d372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d374:	4606      	mov	r6, r0
 800d376:	460f      	mov	r7, r1
 800d378:	4614      	mov	r4, r2
 800d37a:	18d5      	adds	r5, r2, r3
 800d37c:	42ac      	cmp	r4, r5
 800d37e:	d101      	bne.n	800d384 <__sfputs_r+0x12>
 800d380:	2000      	movs	r0, #0
 800d382:	e007      	b.n	800d394 <__sfputs_r+0x22>
 800d384:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d388:	463a      	mov	r2, r7
 800d38a:	4630      	mov	r0, r6
 800d38c:	f7ff ffda 	bl	800d344 <__sfputc_r>
 800d390:	1c43      	adds	r3, r0, #1
 800d392:	d1f3      	bne.n	800d37c <__sfputs_r+0xa>
 800d394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d398 <_vfiprintf_r>:
 800d398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d39c:	460d      	mov	r5, r1
 800d39e:	b09d      	sub	sp, #116	; 0x74
 800d3a0:	4614      	mov	r4, r2
 800d3a2:	4698      	mov	r8, r3
 800d3a4:	4606      	mov	r6, r0
 800d3a6:	b118      	cbz	r0, 800d3b0 <_vfiprintf_r+0x18>
 800d3a8:	6a03      	ldr	r3, [r0, #32]
 800d3aa:	b90b      	cbnz	r3, 800d3b0 <_vfiprintf_r+0x18>
 800d3ac:	f7fe f94c 	bl	800b648 <__sinit>
 800d3b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3b2:	07d9      	lsls	r1, r3, #31
 800d3b4:	d405      	bmi.n	800d3c2 <_vfiprintf_r+0x2a>
 800d3b6:	89ab      	ldrh	r3, [r5, #12]
 800d3b8:	059a      	lsls	r2, r3, #22
 800d3ba:	d402      	bmi.n	800d3c2 <_vfiprintf_r+0x2a>
 800d3bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3be:	f7fe fc23 	bl	800bc08 <__retarget_lock_acquire_recursive>
 800d3c2:	89ab      	ldrh	r3, [r5, #12]
 800d3c4:	071b      	lsls	r3, r3, #28
 800d3c6:	d501      	bpl.n	800d3cc <_vfiprintf_r+0x34>
 800d3c8:	692b      	ldr	r3, [r5, #16]
 800d3ca:	b99b      	cbnz	r3, 800d3f4 <_vfiprintf_r+0x5c>
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	4630      	mov	r0, r6
 800d3d0:	f7fe fb36 	bl	800ba40 <__swsetup_r>
 800d3d4:	b170      	cbz	r0, 800d3f4 <_vfiprintf_r+0x5c>
 800d3d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3d8:	07dc      	lsls	r4, r3, #31
 800d3da:	d504      	bpl.n	800d3e6 <_vfiprintf_r+0x4e>
 800d3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d3e0:	b01d      	add	sp, #116	; 0x74
 800d3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e6:	89ab      	ldrh	r3, [r5, #12]
 800d3e8:	0598      	lsls	r0, r3, #22
 800d3ea:	d4f7      	bmi.n	800d3dc <_vfiprintf_r+0x44>
 800d3ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3ee:	f7fe fc0c 	bl	800bc0a <__retarget_lock_release_recursive>
 800d3f2:	e7f3      	b.n	800d3dc <_vfiprintf_r+0x44>
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	9309      	str	r3, [sp, #36]	; 0x24
 800d3f8:	2320      	movs	r3, #32
 800d3fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d3fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800d402:	2330      	movs	r3, #48	; 0x30
 800d404:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d5b8 <_vfiprintf_r+0x220>
 800d408:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d40c:	f04f 0901 	mov.w	r9, #1
 800d410:	4623      	mov	r3, r4
 800d412:	469a      	mov	sl, r3
 800d414:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d418:	b10a      	cbz	r2, 800d41e <_vfiprintf_r+0x86>
 800d41a:	2a25      	cmp	r2, #37	; 0x25
 800d41c:	d1f9      	bne.n	800d412 <_vfiprintf_r+0x7a>
 800d41e:	ebba 0b04 	subs.w	fp, sl, r4
 800d422:	d00b      	beq.n	800d43c <_vfiprintf_r+0xa4>
 800d424:	465b      	mov	r3, fp
 800d426:	4622      	mov	r2, r4
 800d428:	4629      	mov	r1, r5
 800d42a:	4630      	mov	r0, r6
 800d42c:	f7ff ffa1 	bl	800d372 <__sfputs_r>
 800d430:	3001      	adds	r0, #1
 800d432:	f000 80a9 	beq.w	800d588 <_vfiprintf_r+0x1f0>
 800d436:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d438:	445a      	add	r2, fp
 800d43a:	9209      	str	r2, [sp, #36]	; 0x24
 800d43c:	f89a 3000 	ldrb.w	r3, [sl]
 800d440:	2b00      	cmp	r3, #0
 800d442:	f000 80a1 	beq.w	800d588 <_vfiprintf_r+0x1f0>
 800d446:	2300      	movs	r3, #0
 800d448:	f04f 32ff 	mov.w	r2, #4294967295
 800d44c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d450:	f10a 0a01 	add.w	sl, sl, #1
 800d454:	9304      	str	r3, [sp, #16]
 800d456:	9307      	str	r3, [sp, #28]
 800d458:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d45c:	931a      	str	r3, [sp, #104]	; 0x68
 800d45e:	4654      	mov	r4, sl
 800d460:	2205      	movs	r2, #5
 800d462:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d466:	4854      	ldr	r0, [pc, #336]	; (800d5b8 <_vfiprintf_r+0x220>)
 800d468:	f7f2 feda 	bl	8000220 <memchr>
 800d46c:	9a04      	ldr	r2, [sp, #16]
 800d46e:	b9d8      	cbnz	r0, 800d4a8 <_vfiprintf_r+0x110>
 800d470:	06d1      	lsls	r1, r2, #27
 800d472:	bf44      	itt	mi
 800d474:	2320      	movmi	r3, #32
 800d476:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d47a:	0713      	lsls	r3, r2, #28
 800d47c:	bf44      	itt	mi
 800d47e:	232b      	movmi	r3, #43	; 0x2b
 800d480:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d484:	f89a 3000 	ldrb.w	r3, [sl]
 800d488:	2b2a      	cmp	r3, #42	; 0x2a
 800d48a:	d015      	beq.n	800d4b8 <_vfiprintf_r+0x120>
 800d48c:	9a07      	ldr	r2, [sp, #28]
 800d48e:	4654      	mov	r4, sl
 800d490:	2000      	movs	r0, #0
 800d492:	f04f 0c0a 	mov.w	ip, #10
 800d496:	4621      	mov	r1, r4
 800d498:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d49c:	3b30      	subs	r3, #48	; 0x30
 800d49e:	2b09      	cmp	r3, #9
 800d4a0:	d94d      	bls.n	800d53e <_vfiprintf_r+0x1a6>
 800d4a2:	b1b0      	cbz	r0, 800d4d2 <_vfiprintf_r+0x13a>
 800d4a4:	9207      	str	r2, [sp, #28]
 800d4a6:	e014      	b.n	800d4d2 <_vfiprintf_r+0x13a>
 800d4a8:	eba0 0308 	sub.w	r3, r0, r8
 800d4ac:	fa09 f303 	lsl.w	r3, r9, r3
 800d4b0:	4313      	orrs	r3, r2
 800d4b2:	9304      	str	r3, [sp, #16]
 800d4b4:	46a2      	mov	sl, r4
 800d4b6:	e7d2      	b.n	800d45e <_vfiprintf_r+0xc6>
 800d4b8:	9b03      	ldr	r3, [sp, #12]
 800d4ba:	1d19      	adds	r1, r3, #4
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	9103      	str	r1, [sp, #12]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	bfbb      	ittet	lt
 800d4c4:	425b      	neglt	r3, r3
 800d4c6:	f042 0202 	orrlt.w	r2, r2, #2
 800d4ca:	9307      	strge	r3, [sp, #28]
 800d4cc:	9307      	strlt	r3, [sp, #28]
 800d4ce:	bfb8      	it	lt
 800d4d0:	9204      	strlt	r2, [sp, #16]
 800d4d2:	7823      	ldrb	r3, [r4, #0]
 800d4d4:	2b2e      	cmp	r3, #46	; 0x2e
 800d4d6:	d10c      	bne.n	800d4f2 <_vfiprintf_r+0x15a>
 800d4d8:	7863      	ldrb	r3, [r4, #1]
 800d4da:	2b2a      	cmp	r3, #42	; 0x2a
 800d4dc:	d134      	bne.n	800d548 <_vfiprintf_r+0x1b0>
 800d4de:	9b03      	ldr	r3, [sp, #12]
 800d4e0:	1d1a      	adds	r2, r3, #4
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	9203      	str	r2, [sp, #12]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	bfb8      	it	lt
 800d4ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800d4ee:	3402      	adds	r4, #2
 800d4f0:	9305      	str	r3, [sp, #20]
 800d4f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d5c8 <_vfiprintf_r+0x230>
 800d4f6:	7821      	ldrb	r1, [r4, #0]
 800d4f8:	2203      	movs	r2, #3
 800d4fa:	4650      	mov	r0, sl
 800d4fc:	f7f2 fe90 	bl	8000220 <memchr>
 800d500:	b138      	cbz	r0, 800d512 <_vfiprintf_r+0x17a>
 800d502:	9b04      	ldr	r3, [sp, #16]
 800d504:	eba0 000a 	sub.w	r0, r0, sl
 800d508:	2240      	movs	r2, #64	; 0x40
 800d50a:	4082      	lsls	r2, r0
 800d50c:	4313      	orrs	r3, r2
 800d50e:	3401      	adds	r4, #1
 800d510:	9304      	str	r3, [sp, #16]
 800d512:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d516:	4829      	ldr	r0, [pc, #164]	; (800d5bc <_vfiprintf_r+0x224>)
 800d518:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d51c:	2206      	movs	r2, #6
 800d51e:	f7f2 fe7f 	bl	8000220 <memchr>
 800d522:	2800      	cmp	r0, #0
 800d524:	d03f      	beq.n	800d5a6 <_vfiprintf_r+0x20e>
 800d526:	4b26      	ldr	r3, [pc, #152]	; (800d5c0 <_vfiprintf_r+0x228>)
 800d528:	bb1b      	cbnz	r3, 800d572 <_vfiprintf_r+0x1da>
 800d52a:	9b03      	ldr	r3, [sp, #12]
 800d52c:	3307      	adds	r3, #7
 800d52e:	f023 0307 	bic.w	r3, r3, #7
 800d532:	3308      	adds	r3, #8
 800d534:	9303      	str	r3, [sp, #12]
 800d536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d538:	443b      	add	r3, r7
 800d53a:	9309      	str	r3, [sp, #36]	; 0x24
 800d53c:	e768      	b.n	800d410 <_vfiprintf_r+0x78>
 800d53e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d542:	460c      	mov	r4, r1
 800d544:	2001      	movs	r0, #1
 800d546:	e7a6      	b.n	800d496 <_vfiprintf_r+0xfe>
 800d548:	2300      	movs	r3, #0
 800d54a:	3401      	adds	r4, #1
 800d54c:	9305      	str	r3, [sp, #20]
 800d54e:	4619      	mov	r1, r3
 800d550:	f04f 0c0a 	mov.w	ip, #10
 800d554:	4620      	mov	r0, r4
 800d556:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d55a:	3a30      	subs	r2, #48	; 0x30
 800d55c:	2a09      	cmp	r2, #9
 800d55e:	d903      	bls.n	800d568 <_vfiprintf_r+0x1d0>
 800d560:	2b00      	cmp	r3, #0
 800d562:	d0c6      	beq.n	800d4f2 <_vfiprintf_r+0x15a>
 800d564:	9105      	str	r1, [sp, #20]
 800d566:	e7c4      	b.n	800d4f2 <_vfiprintf_r+0x15a>
 800d568:	fb0c 2101 	mla	r1, ip, r1, r2
 800d56c:	4604      	mov	r4, r0
 800d56e:	2301      	movs	r3, #1
 800d570:	e7f0      	b.n	800d554 <_vfiprintf_r+0x1bc>
 800d572:	ab03      	add	r3, sp, #12
 800d574:	9300      	str	r3, [sp, #0]
 800d576:	462a      	mov	r2, r5
 800d578:	4b12      	ldr	r3, [pc, #72]	; (800d5c4 <_vfiprintf_r+0x22c>)
 800d57a:	a904      	add	r1, sp, #16
 800d57c:	4630      	mov	r0, r6
 800d57e:	f7fd fc23 	bl	800adc8 <_printf_float>
 800d582:	4607      	mov	r7, r0
 800d584:	1c78      	adds	r0, r7, #1
 800d586:	d1d6      	bne.n	800d536 <_vfiprintf_r+0x19e>
 800d588:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d58a:	07d9      	lsls	r1, r3, #31
 800d58c:	d405      	bmi.n	800d59a <_vfiprintf_r+0x202>
 800d58e:	89ab      	ldrh	r3, [r5, #12]
 800d590:	059a      	lsls	r2, r3, #22
 800d592:	d402      	bmi.n	800d59a <_vfiprintf_r+0x202>
 800d594:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d596:	f7fe fb38 	bl	800bc0a <__retarget_lock_release_recursive>
 800d59a:	89ab      	ldrh	r3, [r5, #12]
 800d59c:	065b      	lsls	r3, r3, #25
 800d59e:	f53f af1d 	bmi.w	800d3dc <_vfiprintf_r+0x44>
 800d5a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d5a4:	e71c      	b.n	800d3e0 <_vfiprintf_r+0x48>
 800d5a6:	ab03      	add	r3, sp, #12
 800d5a8:	9300      	str	r3, [sp, #0]
 800d5aa:	462a      	mov	r2, r5
 800d5ac:	4b05      	ldr	r3, [pc, #20]	; (800d5c4 <_vfiprintf_r+0x22c>)
 800d5ae:	a904      	add	r1, sp, #16
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	f7fd fead 	bl	800b310 <_printf_i>
 800d5b6:	e7e4      	b.n	800d582 <_vfiprintf_r+0x1ea>
 800d5b8:	0800f64c 	.word	0x0800f64c
 800d5bc:	0800f656 	.word	0x0800f656
 800d5c0:	0800adc9 	.word	0x0800adc9
 800d5c4:	0800d373 	.word	0x0800d373
 800d5c8:	0800f652 	.word	0x0800f652

0800d5cc <__sflush_r>:
 800d5cc:	898a      	ldrh	r2, [r1, #12]
 800d5ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5d2:	4605      	mov	r5, r0
 800d5d4:	0710      	lsls	r0, r2, #28
 800d5d6:	460c      	mov	r4, r1
 800d5d8:	d458      	bmi.n	800d68c <__sflush_r+0xc0>
 800d5da:	684b      	ldr	r3, [r1, #4]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	dc05      	bgt.n	800d5ec <__sflush_r+0x20>
 800d5e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	dc02      	bgt.n	800d5ec <__sflush_r+0x20>
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d5ee:	2e00      	cmp	r6, #0
 800d5f0:	d0f9      	beq.n	800d5e6 <__sflush_r+0x1a>
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d5f8:	682f      	ldr	r7, [r5, #0]
 800d5fa:	6a21      	ldr	r1, [r4, #32]
 800d5fc:	602b      	str	r3, [r5, #0]
 800d5fe:	d032      	beq.n	800d666 <__sflush_r+0x9a>
 800d600:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d602:	89a3      	ldrh	r3, [r4, #12]
 800d604:	075a      	lsls	r2, r3, #29
 800d606:	d505      	bpl.n	800d614 <__sflush_r+0x48>
 800d608:	6863      	ldr	r3, [r4, #4]
 800d60a:	1ac0      	subs	r0, r0, r3
 800d60c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d60e:	b10b      	cbz	r3, 800d614 <__sflush_r+0x48>
 800d610:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d612:	1ac0      	subs	r0, r0, r3
 800d614:	2300      	movs	r3, #0
 800d616:	4602      	mov	r2, r0
 800d618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d61a:	6a21      	ldr	r1, [r4, #32]
 800d61c:	4628      	mov	r0, r5
 800d61e:	47b0      	blx	r6
 800d620:	1c43      	adds	r3, r0, #1
 800d622:	89a3      	ldrh	r3, [r4, #12]
 800d624:	d106      	bne.n	800d634 <__sflush_r+0x68>
 800d626:	6829      	ldr	r1, [r5, #0]
 800d628:	291d      	cmp	r1, #29
 800d62a:	d82b      	bhi.n	800d684 <__sflush_r+0xb8>
 800d62c:	4a29      	ldr	r2, [pc, #164]	; (800d6d4 <__sflush_r+0x108>)
 800d62e:	410a      	asrs	r2, r1
 800d630:	07d6      	lsls	r6, r2, #31
 800d632:	d427      	bmi.n	800d684 <__sflush_r+0xb8>
 800d634:	2200      	movs	r2, #0
 800d636:	6062      	str	r2, [r4, #4]
 800d638:	04d9      	lsls	r1, r3, #19
 800d63a:	6922      	ldr	r2, [r4, #16]
 800d63c:	6022      	str	r2, [r4, #0]
 800d63e:	d504      	bpl.n	800d64a <__sflush_r+0x7e>
 800d640:	1c42      	adds	r2, r0, #1
 800d642:	d101      	bne.n	800d648 <__sflush_r+0x7c>
 800d644:	682b      	ldr	r3, [r5, #0]
 800d646:	b903      	cbnz	r3, 800d64a <__sflush_r+0x7e>
 800d648:	6560      	str	r0, [r4, #84]	; 0x54
 800d64a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d64c:	602f      	str	r7, [r5, #0]
 800d64e:	2900      	cmp	r1, #0
 800d650:	d0c9      	beq.n	800d5e6 <__sflush_r+0x1a>
 800d652:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d656:	4299      	cmp	r1, r3
 800d658:	d002      	beq.n	800d660 <__sflush_r+0x94>
 800d65a:	4628      	mov	r0, r5
 800d65c:	f7ff f952 	bl	800c904 <_free_r>
 800d660:	2000      	movs	r0, #0
 800d662:	6360      	str	r0, [r4, #52]	; 0x34
 800d664:	e7c0      	b.n	800d5e8 <__sflush_r+0x1c>
 800d666:	2301      	movs	r3, #1
 800d668:	4628      	mov	r0, r5
 800d66a:	47b0      	blx	r6
 800d66c:	1c41      	adds	r1, r0, #1
 800d66e:	d1c8      	bne.n	800d602 <__sflush_r+0x36>
 800d670:	682b      	ldr	r3, [r5, #0]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d0c5      	beq.n	800d602 <__sflush_r+0x36>
 800d676:	2b1d      	cmp	r3, #29
 800d678:	d001      	beq.n	800d67e <__sflush_r+0xb2>
 800d67a:	2b16      	cmp	r3, #22
 800d67c:	d101      	bne.n	800d682 <__sflush_r+0xb6>
 800d67e:	602f      	str	r7, [r5, #0]
 800d680:	e7b1      	b.n	800d5e6 <__sflush_r+0x1a>
 800d682:	89a3      	ldrh	r3, [r4, #12]
 800d684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d688:	81a3      	strh	r3, [r4, #12]
 800d68a:	e7ad      	b.n	800d5e8 <__sflush_r+0x1c>
 800d68c:	690f      	ldr	r7, [r1, #16]
 800d68e:	2f00      	cmp	r7, #0
 800d690:	d0a9      	beq.n	800d5e6 <__sflush_r+0x1a>
 800d692:	0793      	lsls	r3, r2, #30
 800d694:	680e      	ldr	r6, [r1, #0]
 800d696:	bf08      	it	eq
 800d698:	694b      	ldreq	r3, [r1, #20]
 800d69a:	600f      	str	r7, [r1, #0]
 800d69c:	bf18      	it	ne
 800d69e:	2300      	movne	r3, #0
 800d6a0:	eba6 0807 	sub.w	r8, r6, r7
 800d6a4:	608b      	str	r3, [r1, #8]
 800d6a6:	f1b8 0f00 	cmp.w	r8, #0
 800d6aa:	dd9c      	ble.n	800d5e6 <__sflush_r+0x1a>
 800d6ac:	6a21      	ldr	r1, [r4, #32]
 800d6ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d6b0:	4643      	mov	r3, r8
 800d6b2:	463a      	mov	r2, r7
 800d6b4:	4628      	mov	r0, r5
 800d6b6:	47b0      	blx	r6
 800d6b8:	2800      	cmp	r0, #0
 800d6ba:	dc06      	bgt.n	800d6ca <__sflush_r+0xfe>
 800d6bc:	89a3      	ldrh	r3, [r4, #12]
 800d6be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6c2:	81a3      	strh	r3, [r4, #12]
 800d6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6c8:	e78e      	b.n	800d5e8 <__sflush_r+0x1c>
 800d6ca:	4407      	add	r7, r0
 800d6cc:	eba8 0800 	sub.w	r8, r8, r0
 800d6d0:	e7e9      	b.n	800d6a6 <__sflush_r+0xda>
 800d6d2:	bf00      	nop
 800d6d4:	dfbffffe 	.word	0xdfbffffe

0800d6d8 <_fflush_r>:
 800d6d8:	b538      	push	{r3, r4, r5, lr}
 800d6da:	690b      	ldr	r3, [r1, #16]
 800d6dc:	4605      	mov	r5, r0
 800d6de:	460c      	mov	r4, r1
 800d6e0:	b913      	cbnz	r3, 800d6e8 <_fflush_r+0x10>
 800d6e2:	2500      	movs	r5, #0
 800d6e4:	4628      	mov	r0, r5
 800d6e6:	bd38      	pop	{r3, r4, r5, pc}
 800d6e8:	b118      	cbz	r0, 800d6f2 <_fflush_r+0x1a>
 800d6ea:	6a03      	ldr	r3, [r0, #32]
 800d6ec:	b90b      	cbnz	r3, 800d6f2 <_fflush_r+0x1a>
 800d6ee:	f7fd ffab 	bl	800b648 <__sinit>
 800d6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d0f3      	beq.n	800d6e2 <_fflush_r+0xa>
 800d6fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d6fc:	07d0      	lsls	r0, r2, #31
 800d6fe:	d404      	bmi.n	800d70a <_fflush_r+0x32>
 800d700:	0599      	lsls	r1, r3, #22
 800d702:	d402      	bmi.n	800d70a <_fflush_r+0x32>
 800d704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d706:	f7fe fa7f 	bl	800bc08 <__retarget_lock_acquire_recursive>
 800d70a:	4628      	mov	r0, r5
 800d70c:	4621      	mov	r1, r4
 800d70e:	f7ff ff5d 	bl	800d5cc <__sflush_r>
 800d712:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d714:	07da      	lsls	r2, r3, #31
 800d716:	4605      	mov	r5, r0
 800d718:	d4e4      	bmi.n	800d6e4 <_fflush_r+0xc>
 800d71a:	89a3      	ldrh	r3, [r4, #12]
 800d71c:	059b      	lsls	r3, r3, #22
 800d71e:	d4e1      	bmi.n	800d6e4 <_fflush_r+0xc>
 800d720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d722:	f7fe fa72 	bl	800bc0a <__retarget_lock_release_recursive>
 800d726:	e7dd      	b.n	800d6e4 <_fflush_r+0xc>

0800d728 <__swhatbuf_r>:
 800d728:	b570      	push	{r4, r5, r6, lr}
 800d72a:	460c      	mov	r4, r1
 800d72c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d730:	2900      	cmp	r1, #0
 800d732:	b096      	sub	sp, #88	; 0x58
 800d734:	4615      	mov	r5, r2
 800d736:	461e      	mov	r6, r3
 800d738:	da0d      	bge.n	800d756 <__swhatbuf_r+0x2e>
 800d73a:	89a3      	ldrh	r3, [r4, #12]
 800d73c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d740:	f04f 0100 	mov.w	r1, #0
 800d744:	bf0c      	ite	eq
 800d746:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d74a:	2340      	movne	r3, #64	; 0x40
 800d74c:	2000      	movs	r0, #0
 800d74e:	6031      	str	r1, [r6, #0]
 800d750:	602b      	str	r3, [r5, #0]
 800d752:	b016      	add	sp, #88	; 0x58
 800d754:	bd70      	pop	{r4, r5, r6, pc}
 800d756:	466a      	mov	r2, sp
 800d758:	f000 f862 	bl	800d820 <_fstat_r>
 800d75c:	2800      	cmp	r0, #0
 800d75e:	dbec      	blt.n	800d73a <__swhatbuf_r+0x12>
 800d760:	9901      	ldr	r1, [sp, #4]
 800d762:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d766:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d76a:	4259      	negs	r1, r3
 800d76c:	4159      	adcs	r1, r3
 800d76e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d772:	e7eb      	b.n	800d74c <__swhatbuf_r+0x24>

0800d774 <__smakebuf_r>:
 800d774:	898b      	ldrh	r3, [r1, #12]
 800d776:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d778:	079d      	lsls	r5, r3, #30
 800d77a:	4606      	mov	r6, r0
 800d77c:	460c      	mov	r4, r1
 800d77e:	d507      	bpl.n	800d790 <__smakebuf_r+0x1c>
 800d780:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d784:	6023      	str	r3, [r4, #0]
 800d786:	6123      	str	r3, [r4, #16]
 800d788:	2301      	movs	r3, #1
 800d78a:	6163      	str	r3, [r4, #20]
 800d78c:	b002      	add	sp, #8
 800d78e:	bd70      	pop	{r4, r5, r6, pc}
 800d790:	ab01      	add	r3, sp, #4
 800d792:	466a      	mov	r2, sp
 800d794:	f7ff ffc8 	bl	800d728 <__swhatbuf_r>
 800d798:	9900      	ldr	r1, [sp, #0]
 800d79a:	4605      	mov	r5, r0
 800d79c:	4630      	mov	r0, r6
 800d79e:	f7fd f9e7 	bl	800ab70 <_malloc_r>
 800d7a2:	b948      	cbnz	r0, 800d7b8 <__smakebuf_r+0x44>
 800d7a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7a8:	059a      	lsls	r2, r3, #22
 800d7aa:	d4ef      	bmi.n	800d78c <__smakebuf_r+0x18>
 800d7ac:	f023 0303 	bic.w	r3, r3, #3
 800d7b0:	f043 0302 	orr.w	r3, r3, #2
 800d7b4:	81a3      	strh	r3, [r4, #12]
 800d7b6:	e7e3      	b.n	800d780 <__smakebuf_r+0xc>
 800d7b8:	89a3      	ldrh	r3, [r4, #12]
 800d7ba:	6020      	str	r0, [r4, #0]
 800d7bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d7c0:	81a3      	strh	r3, [r4, #12]
 800d7c2:	9b00      	ldr	r3, [sp, #0]
 800d7c4:	6163      	str	r3, [r4, #20]
 800d7c6:	9b01      	ldr	r3, [sp, #4]
 800d7c8:	6120      	str	r0, [r4, #16]
 800d7ca:	b15b      	cbz	r3, 800d7e4 <__smakebuf_r+0x70>
 800d7cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7d0:	4630      	mov	r0, r6
 800d7d2:	f000 f837 	bl	800d844 <_isatty_r>
 800d7d6:	b128      	cbz	r0, 800d7e4 <__smakebuf_r+0x70>
 800d7d8:	89a3      	ldrh	r3, [r4, #12]
 800d7da:	f023 0303 	bic.w	r3, r3, #3
 800d7de:	f043 0301 	orr.w	r3, r3, #1
 800d7e2:	81a3      	strh	r3, [r4, #12]
 800d7e4:	89a3      	ldrh	r3, [r4, #12]
 800d7e6:	431d      	orrs	r5, r3
 800d7e8:	81a5      	strh	r5, [r4, #12]
 800d7ea:	e7cf      	b.n	800d78c <__smakebuf_r+0x18>

0800d7ec <memmove>:
 800d7ec:	4288      	cmp	r0, r1
 800d7ee:	b510      	push	{r4, lr}
 800d7f0:	eb01 0402 	add.w	r4, r1, r2
 800d7f4:	d902      	bls.n	800d7fc <memmove+0x10>
 800d7f6:	4284      	cmp	r4, r0
 800d7f8:	4623      	mov	r3, r4
 800d7fa:	d807      	bhi.n	800d80c <memmove+0x20>
 800d7fc:	1e43      	subs	r3, r0, #1
 800d7fe:	42a1      	cmp	r1, r4
 800d800:	d008      	beq.n	800d814 <memmove+0x28>
 800d802:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d806:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d80a:	e7f8      	b.n	800d7fe <memmove+0x12>
 800d80c:	4402      	add	r2, r0
 800d80e:	4601      	mov	r1, r0
 800d810:	428a      	cmp	r2, r1
 800d812:	d100      	bne.n	800d816 <memmove+0x2a>
 800d814:	bd10      	pop	{r4, pc}
 800d816:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d81a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d81e:	e7f7      	b.n	800d810 <memmove+0x24>

0800d820 <_fstat_r>:
 800d820:	b538      	push	{r3, r4, r5, lr}
 800d822:	4d07      	ldr	r5, [pc, #28]	; (800d840 <_fstat_r+0x20>)
 800d824:	2300      	movs	r3, #0
 800d826:	4604      	mov	r4, r0
 800d828:	4608      	mov	r0, r1
 800d82a:	4611      	mov	r1, r2
 800d82c:	602b      	str	r3, [r5, #0]
 800d82e:	f7f7 ff71 	bl	8005714 <_fstat>
 800d832:	1c43      	adds	r3, r0, #1
 800d834:	d102      	bne.n	800d83c <_fstat_r+0x1c>
 800d836:	682b      	ldr	r3, [r5, #0]
 800d838:	b103      	cbz	r3, 800d83c <_fstat_r+0x1c>
 800d83a:	6023      	str	r3, [r4, #0]
 800d83c:	bd38      	pop	{r3, r4, r5, pc}
 800d83e:	bf00      	nop
 800d840:	20001098 	.word	0x20001098

0800d844 <_isatty_r>:
 800d844:	b538      	push	{r3, r4, r5, lr}
 800d846:	4d06      	ldr	r5, [pc, #24]	; (800d860 <_isatty_r+0x1c>)
 800d848:	2300      	movs	r3, #0
 800d84a:	4604      	mov	r4, r0
 800d84c:	4608      	mov	r0, r1
 800d84e:	602b      	str	r3, [r5, #0]
 800d850:	f7f7 ff66 	bl	8005720 <_isatty>
 800d854:	1c43      	adds	r3, r0, #1
 800d856:	d102      	bne.n	800d85e <_isatty_r+0x1a>
 800d858:	682b      	ldr	r3, [r5, #0]
 800d85a:	b103      	cbz	r3, 800d85e <_isatty_r+0x1a>
 800d85c:	6023      	str	r3, [r4, #0]
 800d85e:	bd38      	pop	{r3, r4, r5, pc}
 800d860:	20001098 	.word	0x20001098

0800d864 <memcpy>:
 800d864:	440a      	add	r2, r1
 800d866:	4291      	cmp	r1, r2
 800d868:	f100 33ff 	add.w	r3, r0, #4294967295
 800d86c:	d100      	bne.n	800d870 <memcpy+0xc>
 800d86e:	4770      	bx	lr
 800d870:	b510      	push	{r4, lr}
 800d872:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d876:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d87a:	4291      	cmp	r1, r2
 800d87c:	d1f9      	bne.n	800d872 <memcpy+0xe>
 800d87e:	bd10      	pop	{r4, pc}

0800d880 <__assert_func>:
 800d880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d882:	4614      	mov	r4, r2
 800d884:	461a      	mov	r2, r3
 800d886:	4b09      	ldr	r3, [pc, #36]	; (800d8ac <__assert_func+0x2c>)
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	4605      	mov	r5, r0
 800d88c:	68d8      	ldr	r0, [r3, #12]
 800d88e:	b14c      	cbz	r4, 800d8a4 <__assert_func+0x24>
 800d890:	4b07      	ldr	r3, [pc, #28]	; (800d8b0 <__assert_func+0x30>)
 800d892:	9100      	str	r1, [sp, #0]
 800d894:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d898:	4906      	ldr	r1, [pc, #24]	; (800d8b4 <__assert_func+0x34>)
 800d89a:	462b      	mov	r3, r5
 800d89c:	f000 f872 	bl	800d984 <fiprintf>
 800d8a0:	f000 f882 	bl	800d9a8 <abort>
 800d8a4:	4b04      	ldr	r3, [pc, #16]	; (800d8b8 <__assert_func+0x38>)
 800d8a6:	461c      	mov	r4, r3
 800d8a8:	e7f3      	b.n	800d892 <__assert_func+0x12>
 800d8aa:	bf00      	nop
 800d8ac:	2000006c 	.word	0x2000006c
 800d8b0:	0800f667 	.word	0x0800f667
 800d8b4:	0800f674 	.word	0x0800f674
 800d8b8:	0800f6a2 	.word	0x0800f6a2

0800d8bc <_calloc_r>:
 800d8bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8be:	fba1 2402 	umull	r2, r4, r1, r2
 800d8c2:	b94c      	cbnz	r4, 800d8d8 <_calloc_r+0x1c>
 800d8c4:	4611      	mov	r1, r2
 800d8c6:	9201      	str	r2, [sp, #4]
 800d8c8:	f7fd f952 	bl	800ab70 <_malloc_r>
 800d8cc:	9a01      	ldr	r2, [sp, #4]
 800d8ce:	4605      	mov	r5, r0
 800d8d0:	b930      	cbnz	r0, 800d8e0 <_calloc_r+0x24>
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	b003      	add	sp, #12
 800d8d6:	bd30      	pop	{r4, r5, pc}
 800d8d8:	220c      	movs	r2, #12
 800d8da:	6002      	str	r2, [r0, #0]
 800d8dc:	2500      	movs	r5, #0
 800d8de:	e7f8      	b.n	800d8d2 <_calloc_r+0x16>
 800d8e0:	4621      	mov	r1, r4
 800d8e2:	f7fe f905 	bl	800baf0 <memset>
 800d8e6:	e7f4      	b.n	800d8d2 <_calloc_r+0x16>

0800d8e8 <__ascii_mbtowc>:
 800d8e8:	b082      	sub	sp, #8
 800d8ea:	b901      	cbnz	r1, 800d8ee <__ascii_mbtowc+0x6>
 800d8ec:	a901      	add	r1, sp, #4
 800d8ee:	b142      	cbz	r2, 800d902 <__ascii_mbtowc+0x1a>
 800d8f0:	b14b      	cbz	r3, 800d906 <__ascii_mbtowc+0x1e>
 800d8f2:	7813      	ldrb	r3, [r2, #0]
 800d8f4:	600b      	str	r3, [r1, #0]
 800d8f6:	7812      	ldrb	r2, [r2, #0]
 800d8f8:	1e10      	subs	r0, r2, #0
 800d8fa:	bf18      	it	ne
 800d8fc:	2001      	movne	r0, #1
 800d8fe:	b002      	add	sp, #8
 800d900:	4770      	bx	lr
 800d902:	4610      	mov	r0, r2
 800d904:	e7fb      	b.n	800d8fe <__ascii_mbtowc+0x16>
 800d906:	f06f 0001 	mvn.w	r0, #1
 800d90a:	e7f8      	b.n	800d8fe <__ascii_mbtowc+0x16>

0800d90c <_realloc_r>:
 800d90c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d910:	4680      	mov	r8, r0
 800d912:	4614      	mov	r4, r2
 800d914:	460e      	mov	r6, r1
 800d916:	b921      	cbnz	r1, 800d922 <_realloc_r+0x16>
 800d918:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d91c:	4611      	mov	r1, r2
 800d91e:	f7fd b927 	b.w	800ab70 <_malloc_r>
 800d922:	b92a      	cbnz	r2, 800d930 <_realloc_r+0x24>
 800d924:	f7fe ffee 	bl	800c904 <_free_r>
 800d928:	4625      	mov	r5, r4
 800d92a:	4628      	mov	r0, r5
 800d92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d930:	f000 f841 	bl	800d9b6 <_malloc_usable_size_r>
 800d934:	4284      	cmp	r4, r0
 800d936:	4607      	mov	r7, r0
 800d938:	d802      	bhi.n	800d940 <_realloc_r+0x34>
 800d93a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d93e:	d812      	bhi.n	800d966 <_realloc_r+0x5a>
 800d940:	4621      	mov	r1, r4
 800d942:	4640      	mov	r0, r8
 800d944:	f7fd f914 	bl	800ab70 <_malloc_r>
 800d948:	4605      	mov	r5, r0
 800d94a:	2800      	cmp	r0, #0
 800d94c:	d0ed      	beq.n	800d92a <_realloc_r+0x1e>
 800d94e:	42bc      	cmp	r4, r7
 800d950:	4622      	mov	r2, r4
 800d952:	4631      	mov	r1, r6
 800d954:	bf28      	it	cs
 800d956:	463a      	movcs	r2, r7
 800d958:	f7ff ff84 	bl	800d864 <memcpy>
 800d95c:	4631      	mov	r1, r6
 800d95e:	4640      	mov	r0, r8
 800d960:	f7fe ffd0 	bl	800c904 <_free_r>
 800d964:	e7e1      	b.n	800d92a <_realloc_r+0x1e>
 800d966:	4635      	mov	r5, r6
 800d968:	e7df      	b.n	800d92a <_realloc_r+0x1e>

0800d96a <__ascii_wctomb>:
 800d96a:	b149      	cbz	r1, 800d980 <__ascii_wctomb+0x16>
 800d96c:	2aff      	cmp	r2, #255	; 0xff
 800d96e:	bf85      	ittet	hi
 800d970:	238a      	movhi	r3, #138	; 0x8a
 800d972:	6003      	strhi	r3, [r0, #0]
 800d974:	700a      	strbls	r2, [r1, #0]
 800d976:	f04f 30ff 	movhi.w	r0, #4294967295
 800d97a:	bf98      	it	ls
 800d97c:	2001      	movls	r0, #1
 800d97e:	4770      	bx	lr
 800d980:	4608      	mov	r0, r1
 800d982:	4770      	bx	lr

0800d984 <fiprintf>:
 800d984:	b40e      	push	{r1, r2, r3}
 800d986:	b503      	push	{r0, r1, lr}
 800d988:	4601      	mov	r1, r0
 800d98a:	ab03      	add	r3, sp, #12
 800d98c:	4805      	ldr	r0, [pc, #20]	; (800d9a4 <fiprintf+0x20>)
 800d98e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d992:	6800      	ldr	r0, [r0, #0]
 800d994:	9301      	str	r3, [sp, #4]
 800d996:	f7ff fcff 	bl	800d398 <_vfiprintf_r>
 800d99a:	b002      	add	sp, #8
 800d99c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9a0:	b003      	add	sp, #12
 800d9a2:	4770      	bx	lr
 800d9a4:	2000006c 	.word	0x2000006c

0800d9a8 <abort>:
 800d9a8:	b508      	push	{r3, lr}
 800d9aa:	2006      	movs	r0, #6
 800d9ac:	f000 f834 	bl	800da18 <raise>
 800d9b0:	2001      	movs	r0, #1
 800d9b2:	f7f7 fe89 	bl	80056c8 <_exit>

0800d9b6 <_malloc_usable_size_r>:
 800d9b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9ba:	1f18      	subs	r0, r3, #4
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	bfbc      	itt	lt
 800d9c0:	580b      	ldrlt	r3, [r1, r0]
 800d9c2:	18c0      	addlt	r0, r0, r3
 800d9c4:	4770      	bx	lr

0800d9c6 <_raise_r>:
 800d9c6:	291f      	cmp	r1, #31
 800d9c8:	b538      	push	{r3, r4, r5, lr}
 800d9ca:	4604      	mov	r4, r0
 800d9cc:	460d      	mov	r5, r1
 800d9ce:	d904      	bls.n	800d9da <_raise_r+0x14>
 800d9d0:	2316      	movs	r3, #22
 800d9d2:	6003      	str	r3, [r0, #0]
 800d9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d8:	bd38      	pop	{r3, r4, r5, pc}
 800d9da:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d9dc:	b112      	cbz	r2, 800d9e4 <_raise_r+0x1e>
 800d9de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9e2:	b94b      	cbnz	r3, 800d9f8 <_raise_r+0x32>
 800d9e4:	4620      	mov	r0, r4
 800d9e6:	f000 f831 	bl	800da4c <_getpid_r>
 800d9ea:	462a      	mov	r2, r5
 800d9ec:	4601      	mov	r1, r0
 800d9ee:	4620      	mov	r0, r4
 800d9f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9f4:	f000 b818 	b.w	800da28 <_kill_r>
 800d9f8:	2b01      	cmp	r3, #1
 800d9fa:	d00a      	beq.n	800da12 <_raise_r+0x4c>
 800d9fc:	1c59      	adds	r1, r3, #1
 800d9fe:	d103      	bne.n	800da08 <_raise_r+0x42>
 800da00:	2316      	movs	r3, #22
 800da02:	6003      	str	r3, [r0, #0]
 800da04:	2001      	movs	r0, #1
 800da06:	e7e7      	b.n	800d9d8 <_raise_r+0x12>
 800da08:	2400      	movs	r4, #0
 800da0a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800da0e:	4628      	mov	r0, r5
 800da10:	4798      	blx	r3
 800da12:	2000      	movs	r0, #0
 800da14:	e7e0      	b.n	800d9d8 <_raise_r+0x12>
	...

0800da18 <raise>:
 800da18:	4b02      	ldr	r3, [pc, #8]	; (800da24 <raise+0xc>)
 800da1a:	4601      	mov	r1, r0
 800da1c:	6818      	ldr	r0, [r3, #0]
 800da1e:	f7ff bfd2 	b.w	800d9c6 <_raise_r>
 800da22:	bf00      	nop
 800da24:	2000006c 	.word	0x2000006c

0800da28 <_kill_r>:
 800da28:	b538      	push	{r3, r4, r5, lr}
 800da2a:	4d07      	ldr	r5, [pc, #28]	; (800da48 <_kill_r+0x20>)
 800da2c:	2300      	movs	r3, #0
 800da2e:	4604      	mov	r4, r0
 800da30:	4608      	mov	r0, r1
 800da32:	4611      	mov	r1, r2
 800da34:	602b      	str	r3, [r5, #0]
 800da36:	f7f7 fe3f 	bl	80056b8 <_kill>
 800da3a:	1c43      	adds	r3, r0, #1
 800da3c:	d102      	bne.n	800da44 <_kill_r+0x1c>
 800da3e:	682b      	ldr	r3, [r5, #0]
 800da40:	b103      	cbz	r3, 800da44 <_kill_r+0x1c>
 800da42:	6023      	str	r3, [r4, #0]
 800da44:	bd38      	pop	{r3, r4, r5, pc}
 800da46:	bf00      	nop
 800da48:	20001098 	.word	0x20001098

0800da4c <_getpid_r>:
 800da4c:	f7f7 be32 	b.w	80056b4 <_getpid>

0800da50 <sqrt>:
 800da50:	b538      	push	{r3, r4, r5, lr}
 800da52:	ed2d 8b02 	vpush	{d8}
 800da56:	ec55 4b10 	vmov	r4, r5, d0
 800da5a:	f000 f8d1 	bl	800dc00 <__ieee754_sqrt>
 800da5e:	4622      	mov	r2, r4
 800da60:	462b      	mov	r3, r5
 800da62:	4620      	mov	r0, r4
 800da64:	4629      	mov	r1, r5
 800da66:	eeb0 8a40 	vmov.f32	s16, s0
 800da6a:	eef0 8a60 	vmov.f32	s17, s1
 800da6e:	f7f3 f885 	bl	8000b7c <__aeabi_dcmpun>
 800da72:	b990      	cbnz	r0, 800da9a <sqrt+0x4a>
 800da74:	2200      	movs	r2, #0
 800da76:	2300      	movs	r3, #0
 800da78:	4620      	mov	r0, r4
 800da7a:	4629      	mov	r1, r5
 800da7c:	f7f3 f856 	bl	8000b2c <__aeabi_dcmplt>
 800da80:	b158      	cbz	r0, 800da9a <sqrt+0x4a>
 800da82:	f7fe f897 	bl	800bbb4 <__errno>
 800da86:	2321      	movs	r3, #33	; 0x21
 800da88:	6003      	str	r3, [r0, #0]
 800da8a:	2200      	movs	r2, #0
 800da8c:	2300      	movs	r3, #0
 800da8e:	4610      	mov	r0, r2
 800da90:	4619      	mov	r1, r3
 800da92:	f7f2 ff03 	bl	800089c <__aeabi_ddiv>
 800da96:	ec41 0b18 	vmov	d8, r0, r1
 800da9a:	eeb0 0a48 	vmov.f32	s0, s16
 800da9e:	eef0 0a68 	vmov.f32	s1, s17
 800daa2:	ecbd 8b02 	vpop	{d8}
 800daa6:	bd38      	pop	{r3, r4, r5, pc}

0800daa8 <cos>:
 800daa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800daaa:	ec53 2b10 	vmov	r2, r3, d0
 800daae:	4826      	ldr	r0, [pc, #152]	; (800db48 <cos+0xa0>)
 800dab0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dab4:	4281      	cmp	r1, r0
 800dab6:	dc06      	bgt.n	800dac6 <cos+0x1e>
 800dab8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800db40 <cos+0x98>
 800dabc:	b005      	add	sp, #20
 800dabe:	f85d eb04 	ldr.w	lr, [sp], #4
 800dac2:	f000 b979 	b.w	800ddb8 <__kernel_cos>
 800dac6:	4821      	ldr	r0, [pc, #132]	; (800db4c <cos+0xa4>)
 800dac8:	4281      	cmp	r1, r0
 800daca:	dd09      	ble.n	800dae0 <cos+0x38>
 800dacc:	ee10 0a10 	vmov	r0, s0
 800dad0:	4619      	mov	r1, r3
 800dad2:	f7f2 fc01 	bl	80002d8 <__aeabi_dsub>
 800dad6:	ec41 0b10 	vmov	d0, r0, r1
 800dada:	b005      	add	sp, #20
 800dadc:	f85d fb04 	ldr.w	pc, [sp], #4
 800dae0:	4668      	mov	r0, sp
 800dae2:	f000 faf1 	bl	800e0c8 <__ieee754_rem_pio2>
 800dae6:	f000 0003 	and.w	r0, r0, #3
 800daea:	2801      	cmp	r0, #1
 800daec:	d00b      	beq.n	800db06 <cos+0x5e>
 800daee:	2802      	cmp	r0, #2
 800daf0:	d016      	beq.n	800db20 <cos+0x78>
 800daf2:	b9e0      	cbnz	r0, 800db2e <cos+0x86>
 800daf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800daf8:	ed9d 0b00 	vldr	d0, [sp]
 800dafc:	f000 f95c 	bl	800ddb8 <__kernel_cos>
 800db00:	ec51 0b10 	vmov	r0, r1, d0
 800db04:	e7e7      	b.n	800dad6 <cos+0x2e>
 800db06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800db0a:	ed9d 0b00 	vldr	d0, [sp]
 800db0e:	f000 fa1b 	bl	800df48 <__kernel_sin>
 800db12:	ec53 2b10 	vmov	r2, r3, d0
 800db16:	ee10 0a10 	vmov	r0, s0
 800db1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800db1e:	e7da      	b.n	800dad6 <cos+0x2e>
 800db20:	ed9d 1b02 	vldr	d1, [sp, #8]
 800db24:	ed9d 0b00 	vldr	d0, [sp]
 800db28:	f000 f946 	bl	800ddb8 <__kernel_cos>
 800db2c:	e7f1      	b.n	800db12 <cos+0x6a>
 800db2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800db32:	ed9d 0b00 	vldr	d0, [sp]
 800db36:	2001      	movs	r0, #1
 800db38:	f000 fa06 	bl	800df48 <__kernel_sin>
 800db3c:	e7e0      	b.n	800db00 <cos+0x58>
 800db3e:	bf00      	nop
	...
 800db48:	3fe921fb 	.word	0x3fe921fb
 800db4c:	7fefffff 	.word	0x7fefffff

0800db50 <sin>:
 800db50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db52:	ec53 2b10 	vmov	r2, r3, d0
 800db56:	4828      	ldr	r0, [pc, #160]	; (800dbf8 <sin+0xa8>)
 800db58:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800db5c:	4281      	cmp	r1, r0
 800db5e:	dc07      	bgt.n	800db70 <sin+0x20>
 800db60:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800dbf0 <sin+0xa0>
 800db64:	2000      	movs	r0, #0
 800db66:	b005      	add	sp, #20
 800db68:	f85d eb04 	ldr.w	lr, [sp], #4
 800db6c:	f000 b9ec 	b.w	800df48 <__kernel_sin>
 800db70:	4822      	ldr	r0, [pc, #136]	; (800dbfc <sin+0xac>)
 800db72:	4281      	cmp	r1, r0
 800db74:	dd09      	ble.n	800db8a <sin+0x3a>
 800db76:	ee10 0a10 	vmov	r0, s0
 800db7a:	4619      	mov	r1, r3
 800db7c:	f7f2 fbac 	bl	80002d8 <__aeabi_dsub>
 800db80:	ec41 0b10 	vmov	d0, r0, r1
 800db84:	b005      	add	sp, #20
 800db86:	f85d fb04 	ldr.w	pc, [sp], #4
 800db8a:	4668      	mov	r0, sp
 800db8c:	f000 fa9c 	bl	800e0c8 <__ieee754_rem_pio2>
 800db90:	f000 0003 	and.w	r0, r0, #3
 800db94:	2801      	cmp	r0, #1
 800db96:	d00c      	beq.n	800dbb2 <sin+0x62>
 800db98:	2802      	cmp	r0, #2
 800db9a:	d011      	beq.n	800dbc0 <sin+0x70>
 800db9c:	b9f0      	cbnz	r0, 800dbdc <sin+0x8c>
 800db9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dba2:	ed9d 0b00 	vldr	d0, [sp]
 800dba6:	2001      	movs	r0, #1
 800dba8:	f000 f9ce 	bl	800df48 <__kernel_sin>
 800dbac:	ec51 0b10 	vmov	r0, r1, d0
 800dbb0:	e7e6      	b.n	800db80 <sin+0x30>
 800dbb2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dbb6:	ed9d 0b00 	vldr	d0, [sp]
 800dbba:	f000 f8fd 	bl	800ddb8 <__kernel_cos>
 800dbbe:	e7f5      	b.n	800dbac <sin+0x5c>
 800dbc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dbc4:	ed9d 0b00 	vldr	d0, [sp]
 800dbc8:	2001      	movs	r0, #1
 800dbca:	f000 f9bd 	bl	800df48 <__kernel_sin>
 800dbce:	ec53 2b10 	vmov	r2, r3, d0
 800dbd2:	ee10 0a10 	vmov	r0, s0
 800dbd6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dbda:	e7d1      	b.n	800db80 <sin+0x30>
 800dbdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dbe0:	ed9d 0b00 	vldr	d0, [sp]
 800dbe4:	f000 f8e8 	bl	800ddb8 <__kernel_cos>
 800dbe8:	e7f1      	b.n	800dbce <sin+0x7e>
 800dbea:	bf00      	nop
 800dbec:	f3af 8000 	nop.w
	...
 800dbf8:	3fe921fb 	.word	0x3fe921fb
 800dbfc:	7fefffff 	.word	0x7fefffff

0800dc00 <__ieee754_sqrt>:
 800dc00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc04:	ec55 4b10 	vmov	r4, r5, d0
 800dc08:	4e67      	ldr	r6, [pc, #412]	; (800dda8 <__ieee754_sqrt+0x1a8>)
 800dc0a:	43ae      	bics	r6, r5
 800dc0c:	ee10 0a10 	vmov	r0, s0
 800dc10:	ee10 2a10 	vmov	r2, s0
 800dc14:	4629      	mov	r1, r5
 800dc16:	462b      	mov	r3, r5
 800dc18:	d10d      	bne.n	800dc36 <__ieee754_sqrt+0x36>
 800dc1a:	f7f2 fd15 	bl	8000648 <__aeabi_dmul>
 800dc1e:	4602      	mov	r2, r0
 800dc20:	460b      	mov	r3, r1
 800dc22:	4620      	mov	r0, r4
 800dc24:	4629      	mov	r1, r5
 800dc26:	f7f2 fb59 	bl	80002dc <__adddf3>
 800dc2a:	4604      	mov	r4, r0
 800dc2c:	460d      	mov	r5, r1
 800dc2e:	ec45 4b10 	vmov	d0, r4, r5
 800dc32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc36:	2d00      	cmp	r5, #0
 800dc38:	dc0b      	bgt.n	800dc52 <__ieee754_sqrt+0x52>
 800dc3a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800dc3e:	4326      	orrs	r6, r4
 800dc40:	d0f5      	beq.n	800dc2e <__ieee754_sqrt+0x2e>
 800dc42:	b135      	cbz	r5, 800dc52 <__ieee754_sqrt+0x52>
 800dc44:	f7f2 fb48 	bl	80002d8 <__aeabi_dsub>
 800dc48:	4602      	mov	r2, r0
 800dc4a:	460b      	mov	r3, r1
 800dc4c:	f7f2 fe26 	bl	800089c <__aeabi_ddiv>
 800dc50:	e7eb      	b.n	800dc2a <__ieee754_sqrt+0x2a>
 800dc52:	1509      	asrs	r1, r1, #20
 800dc54:	f000 808d 	beq.w	800dd72 <__ieee754_sqrt+0x172>
 800dc58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc5c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800dc60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc64:	07c9      	lsls	r1, r1, #31
 800dc66:	bf5c      	itt	pl
 800dc68:	005b      	lslpl	r3, r3, #1
 800dc6a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800dc6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dc72:	bf58      	it	pl
 800dc74:	0052      	lslpl	r2, r2, #1
 800dc76:	2500      	movs	r5, #0
 800dc78:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800dc7c:	1076      	asrs	r6, r6, #1
 800dc7e:	0052      	lsls	r2, r2, #1
 800dc80:	f04f 0e16 	mov.w	lr, #22
 800dc84:	46ac      	mov	ip, r5
 800dc86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800dc8a:	eb0c 0001 	add.w	r0, ip, r1
 800dc8e:	4298      	cmp	r0, r3
 800dc90:	bfde      	ittt	le
 800dc92:	1a1b      	suble	r3, r3, r0
 800dc94:	eb00 0c01 	addle.w	ip, r0, r1
 800dc98:	186d      	addle	r5, r5, r1
 800dc9a:	005b      	lsls	r3, r3, #1
 800dc9c:	f1be 0e01 	subs.w	lr, lr, #1
 800dca0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800dca4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800dca8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800dcac:	d1ed      	bne.n	800dc8a <__ieee754_sqrt+0x8a>
 800dcae:	4674      	mov	r4, lr
 800dcb0:	2720      	movs	r7, #32
 800dcb2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800dcb6:	4563      	cmp	r3, ip
 800dcb8:	eb01 000e 	add.w	r0, r1, lr
 800dcbc:	dc02      	bgt.n	800dcc4 <__ieee754_sqrt+0xc4>
 800dcbe:	d113      	bne.n	800dce8 <__ieee754_sqrt+0xe8>
 800dcc0:	4290      	cmp	r0, r2
 800dcc2:	d811      	bhi.n	800dce8 <__ieee754_sqrt+0xe8>
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	eb00 0e01 	add.w	lr, r0, r1
 800dcca:	da57      	bge.n	800dd7c <__ieee754_sqrt+0x17c>
 800dccc:	f1be 0f00 	cmp.w	lr, #0
 800dcd0:	db54      	blt.n	800dd7c <__ieee754_sqrt+0x17c>
 800dcd2:	f10c 0801 	add.w	r8, ip, #1
 800dcd6:	eba3 030c 	sub.w	r3, r3, ip
 800dcda:	4290      	cmp	r0, r2
 800dcdc:	bf88      	it	hi
 800dcde:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800dce2:	1a12      	subs	r2, r2, r0
 800dce4:	440c      	add	r4, r1
 800dce6:	46c4      	mov	ip, r8
 800dce8:	005b      	lsls	r3, r3, #1
 800dcea:	3f01      	subs	r7, #1
 800dcec:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800dcf0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800dcf4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800dcf8:	d1dd      	bne.n	800dcb6 <__ieee754_sqrt+0xb6>
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	d01b      	beq.n	800dd36 <__ieee754_sqrt+0x136>
 800dcfe:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800ddac <__ieee754_sqrt+0x1ac>
 800dd02:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800ddb0 <__ieee754_sqrt+0x1b0>
 800dd06:	e9da 0100 	ldrd	r0, r1, [sl]
 800dd0a:	e9db 2300 	ldrd	r2, r3, [fp]
 800dd0e:	f7f2 fae3 	bl	80002d8 <__aeabi_dsub>
 800dd12:	e9da 8900 	ldrd	r8, r9, [sl]
 800dd16:	4602      	mov	r2, r0
 800dd18:	460b      	mov	r3, r1
 800dd1a:	4640      	mov	r0, r8
 800dd1c:	4649      	mov	r1, r9
 800dd1e:	f7f2 ff0f 	bl	8000b40 <__aeabi_dcmple>
 800dd22:	b140      	cbz	r0, 800dd36 <__ieee754_sqrt+0x136>
 800dd24:	f1b4 3fff 	cmp.w	r4, #4294967295
 800dd28:	e9da 0100 	ldrd	r0, r1, [sl]
 800dd2c:	e9db 2300 	ldrd	r2, r3, [fp]
 800dd30:	d126      	bne.n	800dd80 <__ieee754_sqrt+0x180>
 800dd32:	3501      	adds	r5, #1
 800dd34:	463c      	mov	r4, r7
 800dd36:	106a      	asrs	r2, r5, #1
 800dd38:	0863      	lsrs	r3, r4, #1
 800dd3a:	07e9      	lsls	r1, r5, #31
 800dd3c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800dd40:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800dd44:	bf48      	it	mi
 800dd46:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800dd4a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800dd4e:	461c      	mov	r4, r3
 800dd50:	e76d      	b.n	800dc2e <__ieee754_sqrt+0x2e>
 800dd52:	0ad3      	lsrs	r3, r2, #11
 800dd54:	3815      	subs	r0, #21
 800dd56:	0552      	lsls	r2, r2, #21
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d0fa      	beq.n	800dd52 <__ieee754_sqrt+0x152>
 800dd5c:	02dc      	lsls	r4, r3, #11
 800dd5e:	d50a      	bpl.n	800dd76 <__ieee754_sqrt+0x176>
 800dd60:	f1c1 0420 	rsb	r4, r1, #32
 800dd64:	fa22 f404 	lsr.w	r4, r2, r4
 800dd68:	1e4d      	subs	r5, r1, #1
 800dd6a:	408a      	lsls	r2, r1
 800dd6c:	4323      	orrs	r3, r4
 800dd6e:	1b41      	subs	r1, r0, r5
 800dd70:	e772      	b.n	800dc58 <__ieee754_sqrt+0x58>
 800dd72:	4608      	mov	r0, r1
 800dd74:	e7f0      	b.n	800dd58 <__ieee754_sqrt+0x158>
 800dd76:	005b      	lsls	r3, r3, #1
 800dd78:	3101      	adds	r1, #1
 800dd7a:	e7ef      	b.n	800dd5c <__ieee754_sqrt+0x15c>
 800dd7c:	46e0      	mov	r8, ip
 800dd7e:	e7aa      	b.n	800dcd6 <__ieee754_sqrt+0xd6>
 800dd80:	f7f2 faac 	bl	80002dc <__adddf3>
 800dd84:	e9da 8900 	ldrd	r8, r9, [sl]
 800dd88:	4602      	mov	r2, r0
 800dd8a:	460b      	mov	r3, r1
 800dd8c:	4640      	mov	r0, r8
 800dd8e:	4649      	mov	r1, r9
 800dd90:	f7f2 fecc 	bl	8000b2c <__aeabi_dcmplt>
 800dd94:	b120      	cbz	r0, 800dda0 <__ieee754_sqrt+0x1a0>
 800dd96:	1ca0      	adds	r0, r4, #2
 800dd98:	bf08      	it	eq
 800dd9a:	3501      	addeq	r5, #1
 800dd9c:	3402      	adds	r4, #2
 800dd9e:	e7ca      	b.n	800dd36 <__ieee754_sqrt+0x136>
 800dda0:	3401      	adds	r4, #1
 800dda2:	f024 0401 	bic.w	r4, r4, #1
 800dda6:	e7c6      	b.n	800dd36 <__ieee754_sqrt+0x136>
 800dda8:	7ff00000 	.word	0x7ff00000
 800ddac:	200001e0 	.word	0x200001e0
 800ddb0:	200001e8 	.word	0x200001e8
 800ddb4:	00000000 	.word	0x00000000

0800ddb8 <__kernel_cos>:
 800ddb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddbc:	ec57 6b10 	vmov	r6, r7, d0
 800ddc0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ddc4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800ddc8:	ed8d 1b00 	vstr	d1, [sp]
 800ddcc:	da07      	bge.n	800ddde <__kernel_cos+0x26>
 800ddce:	ee10 0a10 	vmov	r0, s0
 800ddd2:	4639      	mov	r1, r7
 800ddd4:	f7f2 fee8 	bl	8000ba8 <__aeabi_d2iz>
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	f000 8088 	beq.w	800deee <__kernel_cos+0x136>
 800ddde:	4632      	mov	r2, r6
 800dde0:	463b      	mov	r3, r7
 800dde2:	4630      	mov	r0, r6
 800dde4:	4639      	mov	r1, r7
 800dde6:	f7f2 fc2f 	bl	8000648 <__aeabi_dmul>
 800ddea:	4b51      	ldr	r3, [pc, #324]	; (800df30 <__kernel_cos+0x178>)
 800ddec:	2200      	movs	r2, #0
 800ddee:	4604      	mov	r4, r0
 800ddf0:	460d      	mov	r5, r1
 800ddf2:	f7f2 fc29 	bl	8000648 <__aeabi_dmul>
 800ddf6:	a340      	add	r3, pc, #256	; (adr r3, 800def8 <__kernel_cos+0x140>)
 800ddf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddfc:	4682      	mov	sl, r0
 800ddfe:	468b      	mov	fp, r1
 800de00:	4620      	mov	r0, r4
 800de02:	4629      	mov	r1, r5
 800de04:	f7f2 fc20 	bl	8000648 <__aeabi_dmul>
 800de08:	a33d      	add	r3, pc, #244	; (adr r3, 800df00 <__kernel_cos+0x148>)
 800de0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de0e:	f7f2 fa65 	bl	80002dc <__adddf3>
 800de12:	4622      	mov	r2, r4
 800de14:	462b      	mov	r3, r5
 800de16:	f7f2 fc17 	bl	8000648 <__aeabi_dmul>
 800de1a:	a33b      	add	r3, pc, #236	; (adr r3, 800df08 <__kernel_cos+0x150>)
 800de1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de20:	f7f2 fa5a 	bl	80002d8 <__aeabi_dsub>
 800de24:	4622      	mov	r2, r4
 800de26:	462b      	mov	r3, r5
 800de28:	f7f2 fc0e 	bl	8000648 <__aeabi_dmul>
 800de2c:	a338      	add	r3, pc, #224	; (adr r3, 800df10 <__kernel_cos+0x158>)
 800de2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de32:	f7f2 fa53 	bl	80002dc <__adddf3>
 800de36:	4622      	mov	r2, r4
 800de38:	462b      	mov	r3, r5
 800de3a:	f7f2 fc05 	bl	8000648 <__aeabi_dmul>
 800de3e:	a336      	add	r3, pc, #216	; (adr r3, 800df18 <__kernel_cos+0x160>)
 800de40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de44:	f7f2 fa48 	bl	80002d8 <__aeabi_dsub>
 800de48:	4622      	mov	r2, r4
 800de4a:	462b      	mov	r3, r5
 800de4c:	f7f2 fbfc 	bl	8000648 <__aeabi_dmul>
 800de50:	a333      	add	r3, pc, #204	; (adr r3, 800df20 <__kernel_cos+0x168>)
 800de52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de56:	f7f2 fa41 	bl	80002dc <__adddf3>
 800de5a:	4622      	mov	r2, r4
 800de5c:	462b      	mov	r3, r5
 800de5e:	f7f2 fbf3 	bl	8000648 <__aeabi_dmul>
 800de62:	4622      	mov	r2, r4
 800de64:	462b      	mov	r3, r5
 800de66:	f7f2 fbef 	bl	8000648 <__aeabi_dmul>
 800de6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de6e:	4604      	mov	r4, r0
 800de70:	460d      	mov	r5, r1
 800de72:	4630      	mov	r0, r6
 800de74:	4639      	mov	r1, r7
 800de76:	f7f2 fbe7 	bl	8000648 <__aeabi_dmul>
 800de7a:	460b      	mov	r3, r1
 800de7c:	4602      	mov	r2, r0
 800de7e:	4629      	mov	r1, r5
 800de80:	4620      	mov	r0, r4
 800de82:	f7f2 fa29 	bl	80002d8 <__aeabi_dsub>
 800de86:	4b2b      	ldr	r3, [pc, #172]	; (800df34 <__kernel_cos+0x17c>)
 800de88:	4598      	cmp	r8, r3
 800de8a:	4606      	mov	r6, r0
 800de8c:	460f      	mov	r7, r1
 800de8e:	dc10      	bgt.n	800deb2 <__kernel_cos+0xfa>
 800de90:	4602      	mov	r2, r0
 800de92:	460b      	mov	r3, r1
 800de94:	4650      	mov	r0, sl
 800de96:	4659      	mov	r1, fp
 800de98:	f7f2 fa1e 	bl	80002d8 <__aeabi_dsub>
 800de9c:	460b      	mov	r3, r1
 800de9e:	4926      	ldr	r1, [pc, #152]	; (800df38 <__kernel_cos+0x180>)
 800dea0:	4602      	mov	r2, r0
 800dea2:	2000      	movs	r0, #0
 800dea4:	f7f2 fa18 	bl	80002d8 <__aeabi_dsub>
 800dea8:	ec41 0b10 	vmov	d0, r0, r1
 800deac:	b003      	add	sp, #12
 800deae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deb2:	4b22      	ldr	r3, [pc, #136]	; (800df3c <__kernel_cos+0x184>)
 800deb4:	4920      	ldr	r1, [pc, #128]	; (800df38 <__kernel_cos+0x180>)
 800deb6:	4598      	cmp	r8, r3
 800deb8:	bfcc      	ite	gt
 800deba:	4d21      	ldrgt	r5, [pc, #132]	; (800df40 <__kernel_cos+0x188>)
 800debc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800dec0:	2400      	movs	r4, #0
 800dec2:	4622      	mov	r2, r4
 800dec4:	462b      	mov	r3, r5
 800dec6:	2000      	movs	r0, #0
 800dec8:	f7f2 fa06 	bl	80002d8 <__aeabi_dsub>
 800decc:	4622      	mov	r2, r4
 800dece:	4680      	mov	r8, r0
 800ded0:	4689      	mov	r9, r1
 800ded2:	462b      	mov	r3, r5
 800ded4:	4650      	mov	r0, sl
 800ded6:	4659      	mov	r1, fp
 800ded8:	f7f2 f9fe 	bl	80002d8 <__aeabi_dsub>
 800dedc:	4632      	mov	r2, r6
 800dede:	463b      	mov	r3, r7
 800dee0:	f7f2 f9fa 	bl	80002d8 <__aeabi_dsub>
 800dee4:	4602      	mov	r2, r0
 800dee6:	460b      	mov	r3, r1
 800dee8:	4640      	mov	r0, r8
 800deea:	4649      	mov	r1, r9
 800deec:	e7da      	b.n	800dea4 <__kernel_cos+0xec>
 800deee:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800df28 <__kernel_cos+0x170>
 800def2:	e7db      	b.n	800deac <__kernel_cos+0xf4>
 800def4:	f3af 8000 	nop.w
 800def8:	be8838d4 	.word	0xbe8838d4
 800defc:	bda8fae9 	.word	0xbda8fae9
 800df00:	bdb4b1c4 	.word	0xbdb4b1c4
 800df04:	3e21ee9e 	.word	0x3e21ee9e
 800df08:	809c52ad 	.word	0x809c52ad
 800df0c:	3e927e4f 	.word	0x3e927e4f
 800df10:	19cb1590 	.word	0x19cb1590
 800df14:	3efa01a0 	.word	0x3efa01a0
 800df18:	16c15177 	.word	0x16c15177
 800df1c:	3f56c16c 	.word	0x3f56c16c
 800df20:	5555554c 	.word	0x5555554c
 800df24:	3fa55555 	.word	0x3fa55555
 800df28:	00000000 	.word	0x00000000
 800df2c:	3ff00000 	.word	0x3ff00000
 800df30:	3fe00000 	.word	0x3fe00000
 800df34:	3fd33332 	.word	0x3fd33332
 800df38:	3ff00000 	.word	0x3ff00000
 800df3c:	3fe90000 	.word	0x3fe90000
 800df40:	3fd20000 	.word	0x3fd20000
 800df44:	00000000 	.word	0x00000000

0800df48 <__kernel_sin>:
 800df48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df4c:	ed2d 8b04 	vpush	{d8-d9}
 800df50:	eeb0 8a41 	vmov.f32	s16, s2
 800df54:	eef0 8a61 	vmov.f32	s17, s3
 800df58:	ec55 4b10 	vmov	r4, r5, d0
 800df5c:	b083      	sub	sp, #12
 800df5e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800df62:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800df66:	9001      	str	r0, [sp, #4]
 800df68:	da06      	bge.n	800df78 <__kernel_sin+0x30>
 800df6a:	ee10 0a10 	vmov	r0, s0
 800df6e:	4629      	mov	r1, r5
 800df70:	f7f2 fe1a 	bl	8000ba8 <__aeabi_d2iz>
 800df74:	2800      	cmp	r0, #0
 800df76:	d051      	beq.n	800e01c <__kernel_sin+0xd4>
 800df78:	4622      	mov	r2, r4
 800df7a:	462b      	mov	r3, r5
 800df7c:	4620      	mov	r0, r4
 800df7e:	4629      	mov	r1, r5
 800df80:	f7f2 fb62 	bl	8000648 <__aeabi_dmul>
 800df84:	4682      	mov	sl, r0
 800df86:	468b      	mov	fp, r1
 800df88:	4602      	mov	r2, r0
 800df8a:	460b      	mov	r3, r1
 800df8c:	4620      	mov	r0, r4
 800df8e:	4629      	mov	r1, r5
 800df90:	f7f2 fb5a 	bl	8000648 <__aeabi_dmul>
 800df94:	a341      	add	r3, pc, #260	; (adr r3, 800e09c <__kernel_sin+0x154>)
 800df96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df9a:	4680      	mov	r8, r0
 800df9c:	4689      	mov	r9, r1
 800df9e:	4650      	mov	r0, sl
 800dfa0:	4659      	mov	r1, fp
 800dfa2:	f7f2 fb51 	bl	8000648 <__aeabi_dmul>
 800dfa6:	a33f      	add	r3, pc, #252	; (adr r3, 800e0a4 <__kernel_sin+0x15c>)
 800dfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfac:	f7f2 f994 	bl	80002d8 <__aeabi_dsub>
 800dfb0:	4652      	mov	r2, sl
 800dfb2:	465b      	mov	r3, fp
 800dfb4:	f7f2 fb48 	bl	8000648 <__aeabi_dmul>
 800dfb8:	a33c      	add	r3, pc, #240	; (adr r3, 800e0ac <__kernel_sin+0x164>)
 800dfba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfbe:	f7f2 f98d 	bl	80002dc <__adddf3>
 800dfc2:	4652      	mov	r2, sl
 800dfc4:	465b      	mov	r3, fp
 800dfc6:	f7f2 fb3f 	bl	8000648 <__aeabi_dmul>
 800dfca:	a33a      	add	r3, pc, #232	; (adr r3, 800e0b4 <__kernel_sin+0x16c>)
 800dfcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd0:	f7f2 f982 	bl	80002d8 <__aeabi_dsub>
 800dfd4:	4652      	mov	r2, sl
 800dfd6:	465b      	mov	r3, fp
 800dfd8:	f7f2 fb36 	bl	8000648 <__aeabi_dmul>
 800dfdc:	a337      	add	r3, pc, #220	; (adr r3, 800e0bc <__kernel_sin+0x174>)
 800dfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfe2:	f7f2 f97b 	bl	80002dc <__adddf3>
 800dfe6:	9b01      	ldr	r3, [sp, #4]
 800dfe8:	4606      	mov	r6, r0
 800dfea:	460f      	mov	r7, r1
 800dfec:	b9eb      	cbnz	r3, 800e02a <__kernel_sin+0xe2>
 800dfee:	4602      	mov	r2, r0
 800dff0:	460b      	mov	r3, r1
 800dff2:	4650      	mov	r0, sl
 800dff4:	4659      	mov	r1, fp
 800dff6:	f7f2 fb27 	bl	8000648 <__aeabi_dmul>
 800dffa:	a325      	add	r3, pc, #148	; (adr r3, 800e090 <__kernel_sin+0x148>)
 800dffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e000:	f7f2 f96a 	bl	80002d8 <__aeabi_dsub>
 800e004:	4642      	mov	r2, r8
 800e006:	464b      	mov	r3, r9
 800e008:	f7f2 fb1e 	bl	8000648 <__aeabi_dmul>
 800e00c:	4602      	mov	r2, r0
 800e00e:	460b      	mov	r3, r1
 800e010:	4620      	mov	r0, r4
 800e012:	4629      	mov	r1, r5
 800e014:	f7f2 f962 	bl	80002dc <__adddf3>
 800e018:	4604      	mov	r4, r0
 800e01a:	460d      	mov	r5, r1
 800e01c:	ec45 4b10 	vmov	d0, r4, r5
 800e020:	b003      	add	sp, #12
 800e022:	ecbd 8b04 	vpop	{d8-d9}
 800e026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e02a:	4b1b      	ldr	r3, [pc, #108]	; (800e098 <__kernel_sin+0x150>)
 800e02c:	ec51 0b18 	vmov	r0, r1, d8
 800e030:	2200      	movs	r2, #0
 800e032:	f7f2 fb09 	bl	8000648 <__aeabi_dmul>
 800e036:	4632      	mov	r2, r6
 800e038:	ec41 0b19 	vmov	d9, r0, r1
 800e03c:	463b      	mov	r3, r7
 800e03e:	4640      	mov	r0, r8
 800e040:	4649      	mov	r1, r9
 800e042:	f7f2 fb01 	bl	8000648 <__aeabi_dmul>
 800e046:	4602      	mov	r2, r0
 800e048:	460b      	mov	r3, r1
 800e04a:	ec51 0b19 	vmov	r0, r1, d9
 800e04e:	f7f2 f943 	bl	80002d8 <__aeabi_dsub>
 800e052:	4652      	mov	r2, sl
 800e054:	465b      	mov	r3, fp
 800e056:	f7f2 faf7 	bl	8000648 <__aeabi_dmul>
 800e05a:	ec53 2b18 	vmov	r2, r3, d8
 800e05e:	f7f2 f93b 	bl	80002d8 <__aeabi_dsub>
 800e062:	a30b      	add	r3, pc, #44	; (adr r3, 800e090 <__kernel_sin+0x148>)
 800e064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e068:	4606      	mov	r6, r0
 800e06a:	460f      	mov	r7, r1
 800e06c:	4640      	mov	r0, r8
 800e06e:	4649      	mov	r1, r9
 800e070:	f7f2 faea 	bl	8000648 <__aeabi_dmul>
 800e074:	4602      	mov	r2, r0
 800e076:	460b      	mov	r3, r1
 800e078:	4630      	mov	r0, r6
 800e07a:	4639      	mov	r1, r7
 800e07c:	f7f2 f92e 	bl	80002dc <__adddf3>
 800e080:	4602      	mov	r2, r0
 800e082:	460b      	mov	r3, r1
 800e084:	4620      	mov	r0, r4
 800e086:	4629      	mov	r1, r5
 800e088:	f7f2 f926 	bl	80002d8 <__aeabi_dsub>
 800e08c:	e7c4      	b.n	800e018 <__kernel_sin+0xd0>
 800e08e:	bf00      	nop
 800e090:	55555549 	.word	0x55555549
 800e094:	3fc55555 	.word	0x3fc55555
 800e098:	3fe00000 	.word	0x3fe00000
 800e09c:	5acfd57c 	.word	0x5acfd57c
 800e0a0:	3de5d93a 	.word	0x3de5d93a
 800e0a4:	8a2b9ceb 	.word	0x8a2b9ceb
 800e0a8:	3e5ae5e6 	.word	0x3e5ae5e6
 800e0ac:	57b1fe7d 	.word	0x57b1fe7d
 800e0b0:	3ec71de3 	.word	0x3ec71de3
 800e0b4:	19c161d5 	.word	0x19c161d5
 800e0b8:	3f2a01a0 	.word	0x3f2a01a0
 800e0bc:	1110f8a6 	.word	0x1110f8a6
 800e0c0:	3f811111 	.word	0x3f811111
 800e0c4:	00000000 	.word	0x00000000

0800e0c8 <__ieee754_rem_pio2>:
 800e0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0cc:	ed2d 8b02 	vpush	{d8}
 800e0d0:	ec55 4b10 	vmov	r4, r5, d0
 800e0d4:	4bca      	ldr	r3, [pc, #808]	; (800e400 <__ieee754_rem_pio2+0x338>)
 800e0d6:	b08b      	sub	sp, #44	; 0x2c
 800e0d8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e0dc:	4598      	cmp	r8, r3
 800e0de:	4682      	mov	sl, r0
 800e0e0:	9502      	str	r5, [sp, #8]
 800e0e2:	dc08      	bgt.n	800e0f6 <__ieee754_rem_pio2+0x2e>
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	2300      	movs	r3, #0
 800e0e8:	ed80 0b00 	vstr	d0, [r0]
 800e0ec:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e0f0:	f04f 0b00 	mov.w	fp, #0
 800e0f4:	e028      	b.n	800e148 <__ieee754_rem_pio2+0x80>
 800e0f6:	4bc3      	ldr	r3, [pc, #780]	; (800e404 <__ieee754_rem_pio2+0x33c>)
 800e0f8:	4598      	cmp	r8, r3
 800e0fa:	dc78      	bgt.n	800e1ee <__ieee754_rem_pio2+0x126>
 800e0fc:	9b02      	ldr	r3, [sp, #8]
 800e0fe:	4ec2      	ldr	r6, [pc, #776]	; (800e408 <__ieee754_rem_pio2+0x340>)
 800e100:	2b00      	cmp	r3, #0
 800e102:	ee10 0a10 	vmov	r0, s0
 800e106:	a3b0      	add	r3, pc, #704	; (adr r3, 800e3c8 <__ieee754_rem_pio2+0x300>)
 800e108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e10c:	4629      	mov	r1, r5
 800e10e:	dd39      	ble.n	800e184 <__ieee754_rem_pio2+0xbc>
 800e110:	f7f2 f8e2 	bl	80002d8 <__aeabi_dsub>
 800e114:	45b0      	cmp	r8, r6
 800e116:	4604      	mov	r4, r0
 800e118:	460d      	mov	r5, r1
 800e11a:	d01b      	beq.n	800e154 <__ieee754_rem_pio2+0x8c>
 800e11c:	a3ac      	add	r3, pc, #688	; (adr r3, 800e3d0 <__ieee754_rem_pio2+0x308>)
 800e11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e122:	f7f2 f8d9 	bl	80002d8 <__aeabi_dsub>
 800e126:	4602      	mov	r2, r0
 800e128:	460b      	mov	r3, r1
 800e12a:	e9ca 2300 	strd	r2, r3, [sl]
 800e12e:	4620      	mov	r0, r4
 800e130:	4629      	mov	r1, r5
 800e132:	f7f2 f8d1 	bl	80002d8 <__aeabi_dsub>
 800e136:	a3a6      	add	r3, pc, #664	; (adr r3, 800e3d0 <__ieee754_rem_pio2+0x308>)
 800e138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e13c:	f7f2 f8cc 	bl	80002d8 <__aeabi_dsub>
 800e140:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e144:	f04f 0b01 	mov.w	fp, #1
 800e148:	4658      	mov	r0, fp
 800e14a:	b00b      	add	sp, #44	; 0x2c
 800e14c:	ecbd 8b02 	vpop	{d8}
 800e150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e154:	a3a0      	add	r3, pc, #640	; (adr r3, 800e3d8 <__ieee754_rem_pio2+0x310>)
 800e156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e15a:	f7f2 f8bd 	bl	80002d8 <__aeabi_dsub>
 800e15e:	a3a0      	add	r3, pc, #640	; (adr r3, 800e3e0 <__ieee754_rem_pio2+0x318>)
 800e160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e164:	4604      	mov	r4, r0
 800e166:	460d      	mov	r5, r1
 800e168:	f7f2 f8b6 	bl	80002d8 <__aeabi_dsub>
 800e16c:	4602      	mov	r2, r0
 800e16e:	460b      	mov	r3, r1
 800e170:	e9ca 2300 	strd	r2, r3, [sl]
 800e174:	4620      	mov	r0, r4
 800e176:	4629      	mov	r1, r5
 800e178:	f7f2 f8ae 	bl	80002d8 <__aeabi_dsub>
 800e17c:	a398      	add	r3, pc, #608	; (adr r3, 800e3e0 <__ieee754_rem_pio2+0x318>)
 800e17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e182:	e7db      	b.n	800e13c <__ieee754_rem_pio2+0x74>
 800e184:	f7f2 f8aa 	bl	80002dc <__adddf3>
 800e188:	45b0      	cmp	r8, r6
 800e18a:	4604      	mov	r4, r0
 800e18c:	460d      	mov	r5, r1
 800e18e:	d016      	beq.n	800e1be <__ieee754_rem_pio2+0xf6>
 800e190:	a38f      	add	r3, pc, #572	; (adr r3, 800e3d0 <__ieee754_rem_pio2+0x308>)
 800e192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e196:	f7f2 f8a1 	bl	80002dc <__adddf3>
 800e19a:	4602      	mov	r2, r0
 800e19c:	460b      	mov	r3, r1
 800e19e:	e9ca 2300 	strd	r2, r3, [sl]
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	4629      	mov	r1, r5
 800e1a6:	f7f2 f897 	bl	80002d8 <__aeabi_dsub>
 800e1aa:	a389      	add	r3, pc, #548	; (adr r3, 800e3d0 <__ieee754_rem_pio2+0x308>)
 800e1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1b0:	f7f2 f894 	bl	80002dc <__adddf3>
 800e1b4:	f04f 3bff 	mov.w	fp, #4294967295
 800e1b8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e1bc:	e7c4      	b.n	800e148 <__ieee754_rem_pio2+0x80>
 800e1be:	a386      	add	r3, pc, #536	; (adr r3, 800e3d8 <__ieee754_rem_pio2+0x310>)
 800e1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c4:	f7f2 f88a 	bl	80002dc <__adddf3>
 800e1c8:	a385      	add	r3, pc, #532	; (adr r3, 800e3e0 <__ieee754_rem_pio2+0x318>)
 800e1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ce:	4604      	mov	r4, r0
 800e1d0:	460d      	mov	r5, r1
 800e1d2:	f7f2 f883 	bl	80002dc <__adddf3>
 800e1d6:	4602      	mov	r2, r0
 800e1d8:	460b      	mov	r3, r1
 800e1da:	e9ca 2300 	strd	r2, r3, [sl]
 800e1de:	4620      	mov	r0, r4
 800e1e0:	4629      	mov	r1, r5
 800e1e2:	f7f2 f879 	bl	80002d8 <__aeabi_dsub>
 800e1e6:	a37e      	add	r3, pc, #504	; (adr r3, 800e3e0 <__ieee754_rem_pio2+0x318>)
 800e1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ec:	e7e0      	b.n	800e1b0 <__ieee754_rem_pio2+0xe8>
 800e1ee:	4b87      	ldr	r3, [pc, #540]	; (800e40c <__ieee754_rem_pio2+0x344>)
 800e1f0:	4598      	cmp	r8, r3
 800e1f2:	f300 80d8 	bgt.w	800e3a6 <__ieee754_rem_pio2+0x2de>
 800e1f6:	f000 f96d 	bl	800e4d4 <fabs>
 800e1fa:	ec55 4b10 	vmov	r4, r5, d0
 800e1fe:	ee10 0a10 	vmov	r0, s0
 800e202:	a379      	add	r3, pc, #484	; (adr r3, 800e3e8 <__ieee754_rem_pio2+0x320>)
 800e204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e208:	4629      	mov	r1, r5
 800e20a:	f7f2 fa1d 	bl	8000648 <__aeabi_dmul>
 800e20e:	4b80      	ldr	r3, [pc, #512]	; (800e410 <__ieee754_rem_pio2+0x348>)
 800e210:	2200      	movs	r2, #0
 800e212:	f7f2 f863 	bl	80002dc <__adddf3>
 800e216:	f7f2 fcc7 	bl	8000ba8 <__aeabi_d2iz>
 800e21a:	4683      	mov	fp, r0
 800e21c:	f7f2 f9aa 	bl	8000574 <__aeabi_i2d>
 800e220:	4602      	mov	r2, r0
 800e222:	460b      	mov	r3, r1
 800e224:	ec43 2b18 	vmov	d8, r2, r3
 800e228:	a367      	add	r3, pc, #412	; (adr r3, 800e3c8 <__ieee754_rem_pio2+0x300>)
 800e22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e22e:	f7f2 fa0b 	bl	8000648 <__aeabi_dmul>
 800e232:	4602      	mov	r2, r0
 800e234:	460b      	mov	r3, r1
 800e236:	4620      	mov	r0, r4
 800e238:	4629      	mov	r1, r5
 800e23a:	f7f2 f84d 	bl	80002d8 <__aeabi_dsub>
 800e23e:	a364      	add	r3, pc, #400	; (adr r3, 800e3d0 <__ieee754_rem_pio2+0x308>)
 800e240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e244:	4606      	mov	r6, r0
 800e246:	460f      	mov	r7, r1
 800e248:	ec51 0b18 	vmov	r0, r1, d8
 800e24c:	f7f2 f9fc 	bl	8000648 <__aeabi_dmul>
 800e250:	f1bb 0f1f 	cmp.w	fp, #31
 800e254:	4604      	mov	r4, r0
 800e256:	460d      	mov	r5, r1
 800e258:	dc0d      	bgt.n	800e276 <__ieee754_rem_pio2+0x1ae>
 800e25a:	4b6e      	ldr	r3, [pc, #440]	; (800e414 <__ieee754_rem_pio2+0x34c>)
 800e25c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e264:	4543      	cmp	r3, r8
 800e266:	d006      	beq.n	800e276 <__ieee754_rem_pio2+0x1ae>
 800e268:	4622      	mov	r2, r4
 800e26a:	462b      	mov	r3, r5
 800e26c:	4630      	mov	r0, r6
 800e26e:	4639      	mov	r1, r7
 800e270:	f7f2 f832 	bl	80002d8 <__aeabi_dsub>
 800e274:	e00e      	b.n	800e294 <__ieee754_rem_pio2+0x1cc>
 800e276:	462b      	mov	r3, r5
 800e278:	4622      	mov	r2, r4
 800e27a:	4630      	mov	r0, r6
 800e27c:	4639      	mov	r1, r7
 800e27e:	f7f2 f82b 	bl	80002d8 <__aeabi_dsub>
 800e282:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e286:	9303      	str	r3, [sp, #12]
 800e288:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e28c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e290:	2b10      	cmp	r3, #16
 800e292:	dc02      	bgt.n	800e29a <__ieee754_rem_pio2+0x1d2>
 800e294:	e9ca 0100 	strd	r0, r1, [sl]
 800e298:	e039      	b.n	800e30e <__ieee754_rem_pio2+0x246>
 800e29a:	a34f      	add	r3, pc, #316	; (adr r3, 800e3d8 <__ieee754_rem_pio2+0x310>)
 800e29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a0:	ec51 0b18 	vmov	r0, r1, d8
 800e2a4:	f7f2 f9d0 	bl	8000648 <__aeabi_dmul>
 800e2a8:	4604      	mov	r4, r0
 800e2aa:	460d      	mov	r5, r1
 800e2ac:	4602      	mov	r2, r0
 800e2ae:	460b      	mov	r3, r1
 800e2b0:	4630      	mov	r0, r6
 800e2b2:	4639      	mov	r1, r7
 800e2b4:	f7f2 f810 	bl	80002d8 <__aeabi_dsub>
 800e2b8:	4602      	mov	r2, r0
 800e2ba:	460b      	mov	r3, r1
 800e2bc:	4680      	mov	r8, r0
 800e2be:	4689      	mov	r9, r1
 800e2c0:	4630      	mov	r0, r6
 800e2c2:	4639      	mov	r1, r7
 800e2c4:	f7f2 f808 	bl	80002d8 <__aeabi_dsub>
 800e2c8:	4622      	mov	r2, r4
 800e2ca:	462b      	mov	r3, r5
 800e2cc:	f7f2 f804 	bl	80002d8 <__aeabi_dsub>
 800e2d0:	a343      	add	r3, pc, #268	; (adr r3, 800e3e0 <__ieee754_rem_pio2+0x318>)
 800e2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d6:	4604      	mov	r4, r0
 800e2d8:	460d      	mov	r5, r1
 800e2da:	ec51 0b18 	vmov	r0, r1, d8
 800e2de:	f7f2 f9b3 	bl	8000648 <__aeabi_dmul>
 800e2e2:	4622      	mov	r2, r4
 800e2e4:	462b      	mov	r3, r5
 800e2e6:	f7f1 fff7 	bl	80002d8 <__aeabi_dsub>
 800e2ea:	4602      	mov	r2, r0
 800e2ec:	460b      	mov	r3, r1
 800e2ee:	4604      	mov	r4, r0
 800e2f0:	460d      	mov	r5, r1
 800e2f2:	4640      	mov	r0, r8
 800e2f4:	4649      	mov	r1, r9
 800e2f6:	f7f1 ffef 	bl	80002d8 <__aeabi_dsub>
 800e2fa:	9a03      	ldr	r2, [sp, #12]
 800e2fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e300:	1ad3      	subs	r3, r2, r3
 800e302:	2b31      	cmp	r3, #49	; 0x31
 800e304:	dc24      	bgt.n	800e350 <__ieee754_rem_pio2+0x288>
 800e306:	e9ca 0100 	strd	r0, r1, [sl]
 800e30a:	4646      	mov	r6, r8
 800e30c:	464f      	mov	r7, r9
 800e30e:	e9da 8900 	ldrd	r8, r9, [sl]
 800e312:	4630      	mov	r0, r6
 800e314:	4642      	mov	r2, r8
 800e316:	464b      	mov	r3, r9
 800e318:	4639      	mov	r1, r7
 800e31a:	f7f1 ffdd 	bl	80002d8 <__aeabi_dsub>
 800e31e:	462b      	mov	r3, r5
 800e320:	4622      	mov	r2, r4
 800e322:	f7f1 ffd9 	bl	80002d8 <__aeabi_dsub>
 800e326:	9b02      	ldr	r3, [sp, #8]
 800e328:	2b00      	cmp	r3, #0
 800e32a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e32e:	f6bf af0b 	bge.w	800e148 <__ieee754_rem_pio2+0x80>
 800e332:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e336:	f8ca 3004 	str.w	r3, [sl, #4]
 800e33a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e33e:	f8ca 8000 	str.w	r8, [sl]
 800e342:	f8ca 0008 	str.w	r0, [sl, #8]
 800e346:	f8ca 300c 	str.w	r3, [sl, #12]
 800e34a:	f1cb 0b00 	rsb	fp, fp, #0
 800e34e:	e6fb      	b.n	800e148 <__ieee754_rem_pio2+0x80>
 800e350:	a327      	add	r3, pc, #156	; (adr r3, 800e3f0 <__ieee754_rem_pio2+0x328>)
 800e352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e356:	ec51 0b18 	vmov	r0, r1, d8
 800e35a:	f7f2 f975 	bl	8000648 <__aeabi_dmul>
 800e35e:	4604      	mov	r4, r0
 800e360:	460d      	mov	r5, r1
 800e362:	4602      	mov	r2, r0
 800e364:	460b      	mov	r3, r1
 800e366:	4640      	mov	r0, r8
 800e368:	4649      	mov	r1, r9
 800e36a:	f7f1 ffb5 	bl	80002d8 <__aeabi_dsub>
 800e36e:	4602      	mov	r2, r0
 800e370:	460b      	mov	r3, r1
 800e372:	4606      	mov	r6, r0
 800e374:	460f      	mov	r7, r1
 800e376:	4640      	mov	r0, r8
 800e378:	4649      	mov	r1, r9
 800e37a:	f7f1 ffad 	bl	80002d8 <__aeabi_dsub>
 800e37e:	4622      	mov	r2, r4
 800e380:	462b      	mov	r3, r5
 800e382:	f7f1 ffa9 	bl	80002d8 <__aeabi_dsub>
 800e386:	a31c      	add	r3, pc, #112	; (adr r3, 800e3f8 <__ieee754_rem_pio2+0x330>)
 800e388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e38c:	4604      	mov	r4, r0
 800e38e:	460d      	mov	r5, r1
 800e390:	ec51 0b18 	vmov	r0, r1, d8
 800e394:	f7f2 f958 	bl	8000648 <__aeabi_dmul>
 800e398:	4622      	mov	r2, r4
 800e39a:	462b      	mov	r3, r5
 800e39c:	f7f1 ff9c 	bl	80002d8 <__aeabi_dsub>
 800e3a0:	4604      	mov	r4, r0
 800e3a2:	460d      	mov	r5, r1
 800e3a4:	e760      	b.n	800e268 <__ieee754_rem_pio2+0x1a0>
 800e3a6:	4b1c      	ldr	r3, [pc, #112]	; (800e418 <__ieee754_rem_pio2+0x350>)
 800e3a8:	4598      	cmp	r8, r3
 800e3aa:	dd37      	ble.n	800e41c <__ieee754_rem_pio2+0x354>
 800e3ac:	ee10 2a10 	vmov	r2, s0
 800e3b0:	462b      	mov	r3, r5
 800e3b2:	4620      	mov	r0, r4
 800e3b4:	4629      	mov	r1, r5
 800e3b6:	f7f1 ff8f 	bl	80002d8 <__aeabi_dsub>
 800e3ba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e3be:	e9ca 0100 	strd	r0, r1, [sl]
 800e3c2:	e695      	b.n	800e0f0 <__ieee754_rem_pio2+0x28>
 800e3c4:	f3af 8000 	nop.w
 800e3c8:	54400000 	.word	0x54400000
 800e3cc:	3ff921fb 	.word	0x3ff921fb
 800e3d0:	1a626331 	.word	0x1a626331
 800e3d4:	3dd0b461 	.word	0x3dd0b461
 800e3d8:	1a600000 	.word	0x1a600000
 800e3dc:	3dd0b461 	.word	0x3dd0b461
 800e3e0:	2e037073 	.word	0x2e037073
 800e3e4:	3ba3198a 	.word	0x3ba3198a
 800e3e8:	6dc9c883 	.word	0x6dc9c883
 800e3ec:	3fe45f30 	.word	0x3fe45f30
 800e3f0:	2e000000 	.word	0x2e000000
 800e3f4:	3ba3198a 	.word	0x3ba3198a
 800e3f8:	252049c1 	.word	0x252049c1
 800e3fc:	397b839a 	.word	0x397b839a
 800e400:	3fe921fb 	.word	0x3fe921fb
 800e404:	4002d97b 	.word	0x4002d97b
 800e408:	3ff921fb 	.word	0x3ff921fb
 800e40c:	413921fb 	.word	0x413921fb
 800e410:	3fe00000 	.word	0x3fe00000
 800e414:	0800f7a4 	.word	0x0800f7a4
 800e418:	7fefffff 	.word	0x7fefffff
 800e41c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800e420:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800e424:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800e428:	4620      	mov	r0, r4
 800e42a:	460d      	mov	r5, r1
 800e42c:	f7f2 fbbc 	bl	8000ba8 <__aeabi_d2iz>
 800e430:	f7f2 f8a0 	bl	8000574 <__aeabi_i2d>
 800e434:	4602      	mov	r2, r0
 800e436:	460b      	mov	r3, r1
 800e438:	4620      	mov	r0, r4
 800e43a:	4629      	mov	r1, r5
 800e43c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e440:	f7f1 ff4a 	bl	80002d8 <__aeabi_dsub>
 800e444:	4b21      	ldr	r3, [pc, #132]	; (800e4cc <__ieee754_rem_pio2+0x404>)
 800e446:	2200      	movs	r2, #0
 800e448:	f7f2 f8fe 	bl	8000648 <__aeabi_dmul>
 800e44c:	460d      	mov	r5, r1
 800e44e:	4604      	mov	r4, r0
 800e450:	f7f2 fbaa 	bl	8000ba8 <__aeabi_d2iz>
 800e454:	f7f2 f88e 	bl	8000574 <__aeabi_i2d>
 800e458:	4602      	mov	r2, r0
 800e45a:	460b      	mov	r3, r1
 800e45c:	4620      	mov	r0, r4
 800e45e:	4629      	mov	r1, r5
 800e460:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e464:	f7f1 ff38 	bl	80002d8 <__aeabi_dsub>
 800e468:	4b18      	ldr	r3, [pc, #96]	; (800e4cc <__ieee754_rem_pio2+0x404>)
 800e46a:	2200      	movs	r2, #0
 800e46c:	f7f2 f8ec 	bl	8000648 <__aeabi_dmul>
 800e470:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e474:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800e478:	2703      	movs	r7, #3
 800e47a:	2400      	movs	r4, #0
 800e47c:	2500      	movs	r5, #0
 800e47e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800e482:	4622      	mov	r2, r4
 800e484:	462b      	mov	r3, r5
 800e486:	46b9      	mov	r9, r7
 800e488:	3f01      	subs	r7, #1
 800e48a:	f7f2 fb45 	bl	8000b18 <__aeabi_dcmpeq>
 800e48e:	2800      	cmp	r0, #0
 800e490:	d1f5      	bne.n	800e47e <__ieee754_rem_pio2+0x3b6>
 800e492:	4b0f      	ldr	r3, [pc, #60]	; (800e4d0 <__ieee754_rem_pio2+0x408>)
 800e494:	9301      	str	r3, [sp, #4]
 800e496:	2302      	movs	r3, #2
 800e498:	9300      	str	r3, [sp, #0]
 800e49a:	4632      	mov	r2, r6
 800e49c:	464b      	mov	r3, r9
 800e49e:	4651      	mov	r1, sl
 800e4a0:	a804      	add	r0, sp, #16
 800e4a2:	f000 f821 	bl	800e4e8 <__kernel_rem_pio2>
 800e4a6:	9b02      	ldr	r3, [sp, #8]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	4683      	mov	fp, r0
 800e4ac:	f6bf ae4c 	bge.w	800e148 <__ieee754_rem_pio2+0x80>
 800e4b0:	e9da 2100 	ldrd	r2, r1, [sl]
 800e4b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e4b8:	e9ca 2300 	strd	r2, r3, [sl]
 800e4bc:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800e4c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e4c4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800e4c8:	e73f      	b.n	800e34a <__ieee754_rem_pio2+0x282>
 800e4ca:	bf00      	nop
 800e4cc:	41700000 	.word	0x41700000
 800e4d0:	0800f824 	.word	0x0800f824

0800e4d4 <fabs>:
 800e4d4:	ec51 0b10 	vmov	r0, r1, d0
 800e4d8:	ee10 2a10 	vmov	r2, s0
 800e4dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e4e0:	ec43 2b10 	vmov	d0, r2, r3
 800e4e4:	4770      	bx	lr
	...

0800e4e8 <__kernel_rem_pio2>:
 800e4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4ec:	ed2d 8b02 	vpush	{d8}
 800e4f0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e4f4:	f112 0f14 	cmn.w	r2, #20
 800e4f8:	9306      	str	r3, [sp, #24]
 800e4fa:	9104      	str	r1, [sp, #16]
 800e4fc:	4bc2      	ldr	r3, [pc, #776]	; (800e808 <__kernel_rem_pio2+0x320>)
 800e4fe:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e500:	9009      	str	r0, [sp, #36]	; 0x24
 800e502:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e506:	9300      	str	r3, [sp, #0]
 800e508:	9b06      	ldr	r3, [sp, #24]
 800e50a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e50e:	bfa8      	it	ge
 800e510:	1ed4      	subge	r4, r2, #3
 800e512:	9305      	str	r3, [sp, #20]
 800e514:	bfb2      	itee	lt
 800e516:	2400      	movlt	r4, #0
 800e518:	2318      	movge	r3, #24
 800e51a:	fb94 f4f3 	sdivge	r4, r4, r3
 800e51e:	f06f 0317 	mvn.w	r3, #23
 800e522:	fb04 3303 	mla	r3, r4, r3, r3
 800e526:	eb03 0a02 	add.w	sl, r3, r2
 800e52a:	9b00      	ldr	r3, [sp, #0]
 800e52c:	9a05      	ldr	r2, [sp, #20]
 800e52e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800e7f8 <__kernel_rem_pio2+0x310>
 800e532:	eb03 0802 	add.w	r8, r3, r2
 800e536:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e538:	1aa7      	subs	r7, r4, r2
 800e53a:	ae20      	add	r6, sp, #128	; 0x80
 800e53c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e540:	2500      	movs	r5, #0
 800e542:	4545      	cmp	r5, r8
 800e544:	dd13      	ble.n	800e56e <__kernel_rem_pio2+0x86>
 800e546:	9b06      	ldr	r3, [sp, #24]
 800e548:	aa20      	add	r2, sp, #128	; 0x80
 800e54a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e54e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e552:	f04f 0800 	mov.w	r8, #0
 800e556:	9b00      	ldr	r3, [sp, #0]
 800e558:	4598      	cmp	r8, r3
 800e55a:	dc31      	bgt.n	800e5c0 <__kernel_rem_pio2+0xd8>
 800e55c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800e7f8 <__kernel_rem_pio2+0x310>
 800e560:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e564:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e568:	462f      	mov	r7, r5
 800e56a:	2600      	movs	r6, #0
 800e56c:	e01b      	b.n	800e5a6 <__kernel_rem_pio2+0xbe>
 800e56e:	42ef      	cmn	r7, r5
 800e570:	d407      	bmi.n	800e582 <__kernel_rem_pio2+0x9a>
 800e572:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e576:	f7f1 fffd 	bl	8000574 <__aeabi_i2d>
 800e57a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e57e:	3501      	adds	r5, #1
 800e580:	e7df      	b.n	800e542 <__kernel_rem_pio2+0x5a>
 800e582:	ec51 0b18 	vmov	r0, r1, d8
 800e586:	e7f8      	b.n	800e57a <__kernel_rem_pio2+0x92>
 800e588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e58c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e590:	f7f2 f85a 	bl	8000648 <__aeabi_dmul>
 800e594:	4602      	mov	r2, r0
 800e596:	460b      	mov	r3, r1
 800e598:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e59c:	f7f1 fe9e 	bl	80002dc <__adddf3>
 800e5a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e5a4:	3601      	adds	r6, #1
 800e5a6:	9b05      	ldr	r3, [sp, #20]
 800e5a8:	429e      	cmp	r6, r3
 800e5aa:	f1a7 0708 	sub.w	r7, r7, #8
 800e5ae:	ddeb      	ble.n	800e588 <__kernel_rem_pio2+0xa0>
 800e5b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e5b4:	f108 0801 	add.w	r8, r8, #1
 800e5b8:	ecab 7b02 	vstmia	fp!, {d7}
 800e5bc:	3508      	adds	r5, #8
 800e5be:	e7ca      	b.n	800e556 <__kernel_rem_pio2+0x6e>
 800e5c0:	9b00      	ldr	r3, [sp, #0]
 800e5c2:	aa0c      	add	r2, sp, #48	; 0x30
 800e5c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e5c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800e5ca:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e5cc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e5d0:	9c00      	ldr	r4, [sp, #0]
 800e5d2:	930a      	str	r3, [sp, #40]	; 0x28
 800e5d4:	00e3      	lsls	r3, r4, #3
 800e5d6:	9308      	str	r3, [sp, #32]
 800e5d8:	ab98      	add	r3, sp, #608	; 0x260
 800e5da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e5de:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800e5e2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800e5e6:	ab70      	add	r3, sp, #448	; 0x1c0
 800e5e8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800e5ec:	46c3      	mov	fp, r8
 800e5ee:	46a1      	mov	r9, r4
 800e5f0:	f1b9 0f00 	cmp.w	r9, #0
 800e5f4:	f1a5 0508 	sub.w	r5, r5, #8
 800e5f8:	dc77      	bgt.n	800e6ea <__kernel_rem_pio2+0x202>
 800e5fa:	ec47 6b10 	vmov	d0, r6, r7
 800e5fe:	4650      	mov	r0, sl
 800e600:	f000 fac2 	bl	800eb88 <scalbn>
 800e604:	ec57 6b10 	vmov	r6, r7, d0
 800e608:	2200      	movs	r2, #0
 800e60a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e60e:	ee10 0a10 	vmov	r0, s0
 800e612:	4639      	mov	r1, r7
 800e614:	f7f2 f818 	bl	8000648 <__aeabi_dmul>
 800e618:	ec41 0b10 	vmov	d0, r0, r1
 800e61c:	f000 fb34 	bl	800ec88 <floor>
 800e620:	4b7a      	ldr	r3, [pc, #488]	; (800e80c <__kernel_rem_pio2+0x324>)
 800e622:	ec51 0b10 	vmov	r0, r1, d0
 800e626:	2200      	movs	r2, #0
 800e628:	f7f2 f80e 	bl	8000648 <__aeabi_dmul>
 800e62c:	4602      	mov	r2, r0
 800e62e:	460b      	mov	r3, r1
 800e630:	4630      	mov	r0, r6
 800e632:	4639      	mov	r1, r7
 800e634:	f7f1 fe50 	bl	80002d8 <__aeabi_dsub>
 800e638:	460f      	mov	r7, r1
 800e63a:	4606      	mov	r6, r0
 800e63c:	f7f2 fab4 	bl	8000ba8 <__aeabi_d2iz>
 800e640:	9002      	str	r0, [sp, #8]
 800e642:	f7f1 ff97 	bl	8000574 <__aeabi_i2d>
 800e646:	4602      	mov	r2, r0
 800e648:	460b      	mov	r3, r1
 800e64a:	4630      	mov	r0, r6
 800e64c:	4639      	mov	r1, r7
 800e64e:	f7f1 fe43 	bl	80002d8 <__aeabi_dsub>
 800e652:	f1ba 0f00 	cmp.w	sl, #0
 800e656:	4606      	mov	r6, r0
 800e658:	460f      	mov	r7, r1
 800e65a:	dd6d      	ble.n	800e738 <__kernel_rem_pio2+0x250>
 800e65c:	1e61      	subs	r1, r4, #1
 800e65e:	ab0c      	add	r3, sp, #48	; 0x30
 800e660:	9d02      	ldr	r5, [sp, #8]
 800e662:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e666:	f1ca 0018 	rsb	r0, sl, #24
 800e66a:	fa43 f200 	asr.w	r2, r3, r0
 800e66e:	4415      	add	r5, r2
 800e670:	4082      	lsls	r2, r0
 800e672:	1a9b      	subs	r3, r3, r2
 800e674:	aa0c      	add	r2, sp, #48	; 0x30
 800e676:	9502      	str	r5, [sp, #8]
 800e678:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e67c:	f1ca 0217 	rsb	r2, sl, #23
 800e680:	fa43 fb02 	asr.w	fp, r3, r2
 800e684:	f1bb 0f00 	cmp.w	fp, #0
 800e688:	dd65      	ble.n	800e756 <__kernel_rem_pio2+0x26e>
 800e68a:	9b02      	ldr	r3, [sp, #8]
 800e68c:	2200      	movs	r2, #0
 800e68e:	3301      	adds	r3, #1
 800e690:	9302      	str	r3, [sp, #8]
 800e692:	4615      	mov	r5, r2
 800e694:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e698:	4294      	cmp	r4, r2
 800e69a:	f300 809f 	bgt.w	800e7dc <__kernel_rem_pio2+0x2f4>
 800e69e:	f1ba 0f00 	cmp.w	sl, #0
 800e6a2:	dd07      	ble.n	800e6b4 <__kernel_rem_pio2+0x1cc>
 800e6a4:	f1ba 0f01 	cmp.w	sl, #1
 800e6a8:	f000 80c1 	beq.w	800e82e <__kernel_rem_pio2+0x346>
 800e6ac:	f1ba 0f02 	cmp.w	sl, #2
 800e6b0:	f000 80c7 	beq.w	800e842 <__kernel_rem_pio2+0x35a>
 800e6b4:	f1bb 0f02 	cmp.w	fp, #2
 800e6b8:	d14d      	bne.n	800e756 <__kernel_rem_pio2+0x26e>
 800e6ba:	4632      	mov	r2, r6
 800e6bc:	463b      	mov	r3, r7
 800e6be:	4954      	ldr	r1, [pc, #336]	; (800e810 <__kernel_rem_pio2+0x328>)
 800e6c0:	2000      	movs	r0, #0
 800e6c2:	f7f1 fe09 	bl	80002d8 <__aeabi_dsub>
 800e6c6:	4606      	mov	r6, r0
 800e6c8:	460f      	mov	r7, r1
 800e6ca:	2d00      	cmp	r5, #0
 800e6cc:	d043      	beq.n	800e756 <__kernel_rem_pio2+0x26e>
 800e6ce:	4650      	mov	r0, sl
 800e6d0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800e800 <__kernel_rem_pio2+0x318>
 800e6d4:	f000 fa58 	bl	800eb88 <scalbn>
 800e6d8:	4630      	mov	r0, r6
 800e6da:	4639      	mov	r1, r7
 800e6dc:	ec53 2b10 	vmov	r2, r3, d0
 800e6e0:	f7f1 fdfa 	bl	80002d8 <__aeabi_dsub>
 800e6e4:	4606      	mov	r6, r0
 800e6e6:	460f      	mov	r7, r1
 800e6e8:	e035      	b.n	800e756 <__kernel_rem_pio2+0x26e>
 800e6ea:	4b4a      	ldr	r3, [pc, #296]	; (800e814 <__kernel_rem_pio2+0x32c>)
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	4630      	mov	r0, r6
 800e6f0:	4639      	mov	r1, r7
 800e6f2:	f7f1 ffa9 	bl	8000648 <__aeabi_dmul>
 800e6f6:	f7f2 fa57 	bl	8000ba8 <__aeabi_d2iz>
 800e6fa:	f7f1 ff3b 	bl	8000574 <__aeabi_i2d>
 800e6fe:	4602      	mov	r2, r0
 800e700:	460b      	mov	r3, r1
 800e702:	ec43 2b18 	vmov	d8, r2, r3
 800e706:	4b44      	ldr	r3, [pc, #272]	; (800e818 <__kernel_rem_pio2+0x330>)
 800e708:	2200      	movs	r2, #0
 800e70a:	f7f1 ff9d 	bl	8000648 <__aeabi_dmul>
 800e70e:	4602      	mov	r2, r0
 800e710:	460b      	mov	r3, r1
 800e712:	4630      	mov	r0, r6
 800e714:	4639      	mov	r1, r7
 800e716:	f7f1 fddf 	bl	80002d8 <__aeabi_dsub>
 800e71a:	f7f2 fa45 	bl	8000ba8 <__aeabi_d2iz>
 800e71e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e722:	f84b 0b04 	str.w	r0, [fp], #4
 800e726:	ec51 0b18 	vmov	r0, r1, d8
 800e72a:	f7f1 fdd7 	bl	80002dc <__adddf3>
 800e72e:	f109 39ff 	add.w	r9, r9, #4294967295
 800e732:	4606      	mov	r6, r0
 800e734:	460f      	mov	r7, r1
 800e736:	e75b      	b.n	800e5f0 <__kernel_rem_pio2+0x108>
 800e738:	d106      	bne.n	800e748 <__kernel_rem_pio2+0x260>
 800e73a:	1e63      	subs	r3, r4, #1
 800e73c:	aa0c      	add	r2, sp, #48	; 0x30
 800e73e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e742:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800e746:	e79d      	b.n	800e684 <__kernel_rem_pio2+0x19c>
 800e748:	4b34      	ldr	r3, [pc, #208]	; (800e81c <__kernel_rem_pio2+0x334>)
 800e74a:	2200      	movs	r2, #0
 800e74c:	f7f2 fa02 	bl	8000b54 <__aeabi_dcmpge>
 800e750:	2800      	cmp	r0, #0
 800e752:	d140      	bne.n	800e7d6 <__kernel_rem_pio2+0x2ee>
 800e754:	4683      	mov	fp, r0
 800e756:	2200      	movs	r2, #0
 800e758:	2300      	movs	r3, #0
 800e75a:	4630      	mov	r0, r6
 800e75c:	4639      	mov	r1, r7
 800e75e:	f7f2 f9db 	bl	8000b18 <__aeabi_dcmpeq>
 800e762:	2800      	cmp	r0, #0
 800e764:	f000 80c1 	beq.w	800e8ea <__kernel_rem_pio2+0x402>
 800e768:	1e65      	subs	r5, r4, #1
 800e76a:	462b      	mov	r3, r5
 800e76c:	2200      	movs	r2, #0
 800e76e:	9900      	ldr	r1, [sp, #0]
 800e770:	428b      	cmp	r3, r1
 800e772:	da6d      	bge.n	800e850 <__kernel_rem_pio2+0x368>
 800e774:	2a00      	cmp	r2, #0
 800e776:	f000 808a 	beq.w	800e88e <__kernel_rem_pio2+0x3a6>
 800e77a:	ab0c      	add	r3, sp, #48	; 0x30
 800e77c:	f1aa 0a18 	sub.w	sl, sl, #24
 800e780:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e784:	2b00      	cmp	r3, #0
 800e786:	f000 80ae 	beq.w	800e8e6 <__kernel_rem_pio2+0x3fe>
 800e78a:	4650      	mov	r0, sl
 800e78c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800e800 <__kernel_rem_pio2+0x318>
 800e790:	f000 f9fa 	bl	800eb88 <scalbn>
 800e794:	1c6b      	adds	r3, r5, #1
 800e796:	00da      	lsls	r2, r3, #3
 800e798:	9205      	str	r2, [sp, #20]
 800e79a:	ec57 6b10 	vmov	r6, r7, d0
 800e79e:	aa70      	add	r2, sp, #448	; 0x1c0
 800e7a0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800e814 <__kernel_rem_pio2+0x32c>
 800e7a4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800e7a8:	462c      	mov	r4, r5
 800e7aa:	f04f 0800 	mov.w	r8, #0
 800e7ae:	2c00      	cmp	r4, #0
 800e7b0:	f280 80d4 	bge.w	800e95c <__kernel_rem_pio2+0x474>
 800e7b4:	462c      	mov	r4, r5
 800e7b6:	2c00      	cmp	r4, #0
 800e7b8:	f2c0 8102 	blt.w	800e9c0 <__kernel_rem_pio2+0x4d8>
 800e7bc:	4b18      	ldr	r3, [pc, #96]	; (800e820 <__kernel_rem_pio2+0x338>)
 800e7be:	461e      	mov	r6, r3
 800e7c0:	ab70      	add	r3, sp, #448	; 0x1c0
 800e7c2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800e7c6:	1b2b      	subs	r3, r5, r4
 800e7c8:	f04f 0900 	mov.w	r9, #0
 800e7cc:	f04f 0a00 	mov.w	sl, #0
 800e7d0:	2700      	movs	r7, #0
 800e7d2:	9306      	str	r3, [sp, #24]
 800e7d4:	e0e6      	b.n	800e9a4 <__kernel_rem_pio2+0x4bc>
 800e7d6:	f04f 0b02 	mov.w	fp, #2
 800e7da:	e756      	b.n	800e68a <__kernel_rem_pio2+0x1a2>
 800e7dc:	f8d8 3000 	ldr.w	r3, [r8]
 800e7e0:	bb05      	cbnz	r5, 800e824 <__kernel_rem_pio2+0x33c>
 800e7e2:	b123      	cbz	r3, 800e7ee <__kernel_rem_pio2+0x306>
 800e7e4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e7e8:	f8c8 3000 	str.w	r3, [r8]
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	3201      	adds	r2, #1
 800e7f0:	f108 0804 	add.w	r8, r8, #4
 800e7f4:	461d      	mov	r5, r3
 800e7f6:	e74f      	b.n	800e698 <__kernel_rem_pio2+0x1b0>
	...
 800e804:	3ff00000 	.word	0x3ff00000
 800e808:	0800f970 	.word	0x0800f970
 800e80c:	40200000 	.word	0x40200000
 800e810:	3ff00000 	.word	0x3ff00000
 800e814:	3e700000 	.word	0x3e700000
 800e818:	41700000 	.word	0x41700000
 800e81c:	3fe00000 	.word	0x3fe00000
 800e820:	0800f930 	.word	0x0800f930
 800e824:	1acb      	subs	r3, r1, r3
 800e826:	f8c8 3000 	str.w	r3, [r8]
 800e82a:	462b      	mov	r3, r5
 800e82c:	e7df      	b.n	800e7ee <__kernel_rem_pio2+0x306>
 800e82e:	1e62      	subs	r2, r4, #1
 800e830:	ab0c      	add	r3, sp, #48	; 0x30
 800e832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e836:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e83a:	a90c      	add	r1, sp, #48	; 0x30
 800e83c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e840:	e738      	b.n	800e6b4 <__kernel_rem_pio2+0x1cc>
 800e842:	1e62      	subs	r2, r4, #1
 800e844:	ab0c      	add	r3, sp, #48	; 0x30
 800e846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e84a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e84e:	e7f4      	b.n	800e83a <__kernel_rem_pio2+0x352>
 800e850:	a90c      	add	r1, sp, #48	; 0x30
 800e852:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e856:	3b01      	subs	r3, #1
 800e858:	430a      	orrs	r2, r1
 800e85a:	e788      	b.n	800e76e <__kernel_rem_pio2+0x286>
 800e85c:	3301      	adds	r3, #1
 800e85e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e862:	2900      	cmp	r1, #0
 800e864:	d0fa      	beq.n	800e85c <__kernel_rem_pio2+0x374>
 800e866:	9a08      	ldr	r2, [sp, #32]
 800e868:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800e86c:	446a      	add	r2, sp
 800e86e:	3a98      	subs	r2, #152	; 0x98
 800e870:	9208      	str	r2, [sp, #32]
 800e872:	9a06      	ldr	r2, [sp, #24]
 800e874:	a920      	add	r1, sp, #128	; 0x80
 800e876:	18a2      	adds	r2, r4, r2
 800e878:	18e3      	adds	r3, r4, r3
 800e87a:	f104 0801 	add.w	r8, r4, #1
 800e87e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800e882:	9302      	str	r3, [sp, #8]
 800e884:	9b02      	ldr	r3, [sp, #8]
 800e886:	4543      	cmp	r3, r8
 800e888:	da04      	bge.n	800e894 <__kernel_rem_pio2+0x3ac>
 800e88a:	461c      	mov	r4, r3
 800e88c:	e6a2      	b.n	800e5d4 <__kernel_rem_pio2+0xec>
 800e88e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e890:	2301      	movs	r3, #1
 800e892:	e7e4      	b.n	800e85e <__kernel_rem_pio2+0x376>
 800e894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e896:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e89a:	f7f1 fe6b 	bl	8000574 <__aeabi_i2d>
 800e89e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800e8a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8a4:	46ab      	mov	fp, r5
 800e8a6:	461c      	mov	r4, r3
 800e8a8:	f04f 0900 	mov.w	r9, #0
 800e8ac:	2600      	movs	r6, #0
 800e8ae:	2700      	movs	r7, #0
 800e8b0:	9b05      	ldr	r3, [sp, #20]
 800e8b2:	4599      	cmp	r9, r3
 800e8b4:	dd06      	ble.n	800e8c4 <__kernel_rem_pio2+0x3dc>
 800e8b6:	9b08      	ldr	r3, [sp, #32]
 800e8b8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800e8bc:	f108 0801 	add.w	r8, r8, #1
 800e8c0:	9308      	str	r3, [sp, #32]
 800e8c2:	e7df      	b.n	800e884 <__kernel_rem_pio2+0x39c>
 800e8c4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e8c8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e8cc:	f7f1 febc 	bl	8000648 <__aeabi_dmul>
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	460b      	mov	r3, r1
 800e8d4:	4630      	mov	r0, r6
 800e8d6:	4639      	mov	r1, r7
 800e8d8:	f7f1 fd00 	bl	80002dc <__adddf3>
 800e8dc:	f109 0901 	add.w	r9, r9, #1
 800e8e0:	4606      	mov	r6, r0
 800e8e2:	460f      	mov	r7, r1
 800e8e4:	e7e4      	b.n	800e8b0 <__kernel_rem_pio2+0x3c8>
 800e8e6:	3d01      	subs	r5, #1
 800e8e8:	e747      	b.n	800e77a <__kernel_rem_pio2+0x292>
 800e8ea:	ec47 6b10 	vmov	d0, r6, r7
 800e8ee:	f1ca 0000 	rsb	r0, sl, #0
 800e8f2:	f000 f949 	bl	800eb88 <scalbn>
 800e8f6:	ec57 6b10 	vmov	r6, r7, d0
 800e8fa:	4ba0      	ldr	r3, [pc, #640]	; (800eb7c <__kernel_rem_pio2+0x694>)
 800e8fc:	ee10 0a10 	vmov	r0, s0
 800e900:	2200      	movs	r2, #0
 800e902:	4639      	mov	r1, r7
 800e904:	f7f2 f926 	bl	8000b54 <__aeabi_dcmpge>
 800e908:	b1f8      	cbz	r0, 800e94a <__kernel_rem_pio2+0x462>
 800e90a:	4b9d      	ldr	r3, [pc, #628]	; (800eb80 <__kernel_rem_pio2+0x698>)
 800e90c:	2200      	movs	r2, #0
 800e90e:	4630      	mov	r0, r6
 800e910:	4639      	mov	r1, r7
 800e912:	f7f1 fe99 	bl	8000648 <__aeabi_dmul>
 800e916:	f7f2 f947 	bl	8000ba8 <__aeabi_d2iz>
 800e91a:	4680      	mov	r8, r0
 800e91c:	f7f1 fe2a 	bl	8000574 <__aeabi_i2d>
 800e920:	4b96      	ldr	r3, [pc, #600]	; (800eb7c <__kernel_rem_pio2+0x694>)
 800e922:	2200      	movs	r2, #0
 800e924:	f7f1 fe90 	bl	8000648 <__aeabi_dmul>
 800e928:	460b      	mov	r3, r1
 800e92a:	4602      	mov	r2, r0
 800e92c:	4639      	mov	r1, r7
 800e92e:	4630      	mov	r0, r6
 800e930:	f7f1 fcd2 	bl	80002d8 <__aeabi_dsub>
 800e934:	f7f2 f938 	bl	8000ba8 <__aeabi_d2iz>
 800e938:	1c65      	adds	r5, r4, #1
 800e93a:	ab0c      	add	r3, sp, #48	; 0x30
 800e93c:	f10a 0a18 	add.w	sl, sl, #24
 800e940:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e944:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800e948:	e71f      	b.n	800e78a <__kernel_rem_pio2+0x2a2>
 800e94a:	4630      	mov	r0, r6
 800e94c:	4639      	mov	r1, r7
 800e94e:	f7f2 f92b 	bl	8000ba8 <__aeabi_d2iz>
 800e952:	ab0c      	add	r3, sp, #48	; 0x30
 800e954:	4625      	mov	r5, r4
 800e956:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e95a:	e716      	b.n	800e78a <__kernel_rem_pio2+0x2a2>
 800e95c:	ab0c      	add	r3, sp, #48	; 0x30
 800e95e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800e962:	f7f1 fe07 	bl	8000574 <__aeabi_i2d>
 800e966:	4632      	mov	r2, r6
 800e968:	463b      	mov	r3, r7
 800e96a:	f7f1 fe6d 	bl	8000648 <__aeabi_dmul>
 800e96e:	4642      	mov	r2, r8
 800e970:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800e974:	464b      	mov	r3, r9
 800e976:	4630      	mov	r0, r6
 800e978:	4639      	mov	r1, r7
 800e97a:	f7f1 fe65 	bl	8000648 <__aeabi_dmul>
 800e97e:	3c01      	subs	r4, #1
 800e980:	4606      	mov	r6, r0
 800e982:	460f      	mov	r7, r1
 800e984:	e713      	b.n	800e7ae <__kernel_rem_pio2+0x2c6>
 800e986:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800e98a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800e98e:	f7f1 fe5b 	bl	8000648 <__aeabi_dmul>
 800e992:	4602      	mov	r2, r0
 800e994:	460b      	mov	r3, r1
 800e996:	4648      	mov	r0, r9
 800e998:	4651      	mov	r1, sl
 800e99a:	f7f1 fc9f 	bl	80002dc <__adddf3>
 800e99e:	3701      	adds	r7, #1
 800e9a0:	4681      	mov	r9, r0
 800e9a2:	468a      	mov	sl, r1
 800e9a4:	9b00      	ldr	r3, [sp, #0]
 800e9a6:	429f      	cmp	r7, r3
 800e9a8:	dc02      	bgt.n	800e9b0 <__kernel_rem_pio2+0x4c8>
 800e9aa:	9b06      	ldr	r3, [sp, #24]
 800e9ac:	429f      	cmp	r7, r3
 800e9ae:	ddea      	ble.n	800e986 <__kernel_rem_pio2+0x49e>
 800e9b0:	9a06      	ldr	r2, [sp, #24]
 800e9b2:	ab48      	add	r3, sp, #288	; 0x120
 800e9b4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800e9b8:	e9c6 9a00 	strd	r9, sl, [r6]
 800e9bc:	3c01      	subs	r4, #1
 800e9be:	e6fa      	b.n	800e7b6 <__kernel_rem_pio2+0x2ce>
 800e9c0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e9c2:	2b02      	cmp	r3, #2
 800e9c4:	dc0b      	bgt.n	800e9de <__kernel_rem_pio2+0x4f6>
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	dc39      	bgt.n	800ea3e <__kernel_rem_pio2+0x556>
 800e9ca:	d05d      	beq.n	800ea88 <__kernel_rem_pio2+0x5a0>
 800e9cc:	9b02      	ldr	r3, [sp, #8]
 800e9ce:	f003 0007 	and.w	r0, r3, #7
 800e9d2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800e9d6:	ecbd 8b02 	vpop	{d8}
 800e9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9de:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e9e0:	2b03      	cmp	r3, #3
 800e9e2:	d1f3      	bne.n	800e9cc <__kernel_rem_pio2+0x4e4>
 800e9e4:	9b05      	ldr	r3, [sp, #20]
 800e9e6:	9500      	str	r5, [sp, #0]
 800e9e8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800e9ec:	eb0d 0403 	add.w	r4, sp, r3
 800e9f0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800e9f4:	46a2      	mov	sl, r4
 800e9f6:	9b00      	ldr	r3, [sp, #0]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	f1aa 0a08 	sub.w	sl, sl, #8
 800e9fe:	dc69      	bgt.n	800ead4 <__kernel_rem_pio2+0x5ec>
 800ea00:	46aa      	mov	sl, r5
 800ea02:	f1ba 0f01 	cmp.w	sl, #1
 800ea06:	f1a4 0408 	sub.w	r4, r4, #8
 800ea0a:	f300 8083 	bgt.w	800eb14 <__kernel_rem_pio2+0x62c>
 800ea0e:	9c05      	ldr	r4, [sp, #20]
 800ea10:	ab48      	add	r3, sp, #288	; 0x120
 800ea12:	441c      	add	r4, r3
 800ea14:	2000      	movs	r0, #0
 800ea16:	2100      	movs	r1, #0
 800ea18:	2d01      	cmp	r5, #1
 800ea1a:	f300 809a 	bgt.w	800eb52 <__kernel_rem_pio2+0x66a>
 800ea1e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800ea22:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800ea26:	f1bb 0f00 	cmp.w	fp, #0
 800ea2a:	f040 8098 	bne.w	800eb5e <__kernel_rem_pio2+0x676>
 800ea2e:	9b04      	ldr	r3, [sp, #16]
 800ea30:	e9c3 7800 	strd	r7, r8, [r3]
 800ea34:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800ea38:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ea3c:	e7c6      	b.n	800e9cc <__kernel_rem_pio2+0x4e4>
 800ea3e:	9e05      	ldr	r6, [sp, #20]
 800ea40:	ab48      	add	r3, sp, #288	; 0x120
 800ea42:	441e      	add	r6, r3
 800ea44:	462c      	mov	r4, r5
 800ea46:	2000      	movs	r0, #0
 800ea48:	2100      	movs	r1, #0
 800ea4a:	2c00      	cmp	r4, #0
 800ea4c:	da33      	bge.n	800eab6 <__kernel_rem_pio2+0x5ce>
 800ea4e:	f1bb 0f00 	cmp.w	fp, #0
 800ea52:	d036      	beq.n	800eac2 <__kernel_rem_pio2+0x5da>
 800ea54:	4602      	mov	r2, r0
 800ea56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ea5a:	9c04      	ldr	r4, [sp, #16]
 800ea5c:	e9c4 2300 	strd	r2, r3, [r4]
 800ea60:	4602      	mov	r2, r0
 800ea62:	460b      	mov	r3, r1
 800ea64:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800ea68:	f7f1 fc36 	bl	80002d8 <__aeabi_dsub>
 800ea6c:	ae4a      	add	r6, sp, #296	; 0x128
 800ea6e:	2401      	movs	r4, #1
 800ea70:	42a5      	cmp	r5, r4
 800ea72:	da29      	bge.n	800eac8 <__kernel_rem_pio2+0x5e0>
 800ea74:	f1bb 0f00 	cmp.w	fp, #0
 800ea78:	d002      	beq.n	800ea80 <__kernel_rem_pio2+0x598>
 800ea7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ea7e:	4619      	mov	r1, r3
 800ea80:	9b04      	ldr	r3, [sp, #16]
 800ea82:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ea86:	e7a1      	b.n	800e9cc <__kernel_rem_pio2+0x4e4>
 800ea88:	9c05      	ldr	r4, [sp, #20]
 800ea8a:	ab48      	add	r3, sp, #288	; 0x120
 800ea8c:	441c      	add	r4, r3
 800ea8e:	2000      	movs	r0, #0
 800ea90:	2100      	movs	r1, #0
 800ea92:	2d00      	cmp	r5, #0
 800ea94:	da09      	bge.n	800eaaa <__kernel_rem_pio2+0x5c2>
 800ea96:	f1bb 0f00 	cmp.w	fp, #0
 800ea9a:	d002      	beq.n	800eaa2 <__kernel_rem_pio2+0x5ba>
 800ea9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	9b04      	ldr	r3, [sp, #16]
 800eaa4:	e9c3 0100 	strd	r0, r1, [r3]
 800eaa8:	e790      	b.n	800e9cc <__kernel_rem_pio2+0x4e4>
 800eaaa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800eaae:	f7f1 fc15 	bl	80002dc <__adddf3>
 800eab2:	3d01      	subs	r5, #1
 800eab4:	e7ed      	b.n	800ea92 <__kernel_rem_pio2+0x5aa>
 800eab6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800eaba:	f7f1 fc0f 	bl	80002dc <__adddf3>
 800eabe:	3c01      	subs	r4, #1
 800eac0:	e7c3      	b.n	800ea4a <__kernel_rem_pio2+0x562>
 800eac2:	4602      	mov	r2, r0
 800eac4:	460b      	mov	r3, r1
 800eac6:	e7c8      	b.n	800ea5a <__kernel_rem_pio2+0x572>
 800eac8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800eacc:	f7f1 fc06 	bl	80002dc <__adddf3>
 800ead0:	3401      	adds	r4, #1
 800ead2:	e7cd      	b.n	800ea70 <__kernel_rem_pio2+0x588>
 800ead4:	e9da 8900 	ldrd	r8, r9, [sl]
 800ead8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800eadc:	9b00      	ldr	r3, [sp, #0]
 800eade:	3b01      	subs	r3, #1
 800eae0:	9300      	str	r3, [sp, #0]
 800eae2:	4632      	mov	r2, r6
 800eae4:	463b      	mov	r3, r7
 800eae6:	4640      	mov	r0, r8
 800eae8:	4649      	mov	r1, r9
 800eaea:	f7f1 fbf7 	bl	80002dc <__adddf3>
 800eaee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eaf2:	4602      	mov	r2, r0
 800eaf4:	460b      	mov	r3, r1
 800eaf6:	4640      	mov	r0, r8
 800eaf8:	4649      	mov	r1, r9
 800eafa:	f7f1 fbed 	bl	80002d8 <__aeabi_dsub>
 800eafe:	4632      	mov	r2, r6
 800eb00:	463b      	mov	r3, r7
 800eb02:	f7f1 fbeb 	bl	80002dc <__adddf3>
 800eb06:	ed9d 7b06 	vldr	d7, [sp, #24]
 800eb0a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800eb0e:	ed8a 7b00 	vstr	d7, [sl]
 800eb12:	e770      	b.n	800e9f6 <__kernel_rem_pio2+0x50e>
 800eb14:	e9d4 8900 	ldrd	r8, r9, [r4]
 800eb18:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800eb1c:	4640      	mov	r0, r8
 800eb1e:	4632      	mov	r2, r6
 800eb20:	463b      	mov	r3, r7
 800eb22:	4649      	mov	r1, r9
 800eb24:	f7f1 fbda 	bl	80002dc <__adddf3>
 800eb28:	e9cd 0100 	strd	r0, r1, [sp]
 800eb2c:	4602      	mov	r2, r0
 800eb2e:	460b      	mov	r3, r1
 800eb30:	4640      	mov	r0, r8
 800eb32:	4649      	mov	r1, r9
 800eb34:	f7f1 fbd0 	bl	80002d8 <__aeabi_dsub>
 800eb38:	4632      	mov	r2, r6
 800eb3a:	463b      	mov	r3, r7
 800eb3c:	f7f1 fbce 	bl	80002dc <__adddf3>
 800eb40:	ed9d 7b00 	vldr	d7, [sp]
 800eb44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800eb48:	ed84 7b00 	vstr	d7, [r4]
 800eb4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb50:	e757      	b.n	800ea02 <__kernel_rem_pio2+0x51a>
 800eb52:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800eb56:	f7f1 fbc1 	bl	80002dc <__adddf3>
 800eb5a:	3d01      	subs	r5, #1
 800eb5c:	e75c      	b.n	800ea18 <__kernel_rem_pio2+0x530>
 800eb5e:	9b04      	ldr	r3, [sp, #16]
 800eb60:	9a04      	ldr	r2, [sp, #16]
 800eb62:	601f      	str	r7, [r3, #0]
 800eb64:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800eb68:	605c      	str	r4, [r3, #4]
 800eb6a:	609d      	str	r5, [r3, #8]
 800eb6c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800eb70:	60d3      	str	r3, [r2, #12]
 800eb72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eb76:	6110      	str	r0, [r2, #16]
 800eb78:	6153      	str	r3, [r2, #20]
 800eb7a:	e727      	b.n	800e9cc <__kernel_rem_pio2+0x4e4>
 800eb7c:	41700000 	.word	0x41700000
 800eb80:	3e700000 	.word	0x3e700000
 800eb84:	00000000 	.word	0x00000000

0800eb88 <scalbn>:
 800eb88:	b570      	push	{r4, r5, r6, lr}
 800eb8a:	ec55 4b10 	vmov	r4, r5, d0
 800eb8e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800eb92:	4606      	mov	r6, r0
 800eb94:	462b      	mov	r3, r5
 800eb96:	b999      	cbnz	r1, 800ebc0 <scalbn+0x38>
 800eb98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800eb9c:	4323      	orrs	r3, r4
 800eb9e:	d03f      	beq.n	800ec20 <scalbn+0x98>
 800eba0:	4b35      	ldr	r3, [pc, #212]	; (800ec78 <scalbn+0xf0>)
 800eba2:	4629      	mov	r1, r5
 800eba4:	ee10 0a10 	vmov	r0, s0
 800eba8:	2200      	movs	r2, #0
 800ebaa:	f7f1 fd4d 	bl	8000648 <__aeabi_dmul>
 800ebae:	4b33      	ldr	r3, [pc, #204]	; (800ec7c <scalbn+0xf4>)
 800ebb0:	429e      	cmp	r6, r3
 800ebb2:	4604      	mov	r4, r0
 800ebb4:	460d      	mov	r5, r1
 800ebb6:	da10      	bge.n	800ebda <scalbn+0x52>
 800ebb8:	a327      	add	r3, pc, #156	; (adr r3, 800ec58 <scalbn+0xd0>)
 800ebba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebbe:	e01f      	b.n	800ec00 <scalbn+0x78>
 800ebc0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ebc4:	4291      	cmp	r1, r2
 800ebc6:	d10c      	bne.n	800ebe2 <scalbn+0x5a>
 800ebc8:	ee10 2a10 	vmov	r2, s0
 800ebcc:	4620      	mov	r0, r4
 800ebce:	4629      	mov	r1, r5
 800ebd0:	f7f1 fb84 	bl	80002dc <__adddf3>
 800ebd4:	4604      	mov	r4, r0
 800ebd6:	460d      	mov	r5, r1
 800ebd8:	e022      	b.n	800ec20 <scalbn+0x98>
 800ebda:	460b      	mov	r3, r1
 800ebdc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ebe0:	3936      	subs	r1, #54	; 0x36
 800ebe2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ebe6:	4296      	cmp	r6, r2
 800ebe8:	dd0d      	ble.n	800ec06 <scalbn+0x7e>
 800ebea:	2d00      	cmp	r5, #0
 800ebec:	a11c      	add	r1, pc, #112	; (adr r1, 800ec60 <scalbn+0xd8>)
 800ebee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebf2:	da02      	bge.n	800ebfa <scalbn+0x72>
 800ebf4:	a11c      	add	r1, pc, #112	; (adr r1, 800ec68 <scalbn+0xe0>)
 800ebf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebfa:	a319      	add	r3, pc, #100	; (adr r3, 800ec60 <scalbn+0xd8>)
 800ebfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec00:	f7f1 fd22 	bl	8000648 <__aeabi_dmul>
 800ec04:	e7e6      	b.n	800ebd4 <scalbn+0x4c>
 800ec06:	1872      	adds	r2, r6, r1
 800ec08:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ec0c:	428a      	cmp	r2, r1
 800ec0e:	dcec      	bgt.n	800ebea <scalbn+0x62>
 800ec10:	2a00      	cmp	r2, #0
 800ec12:	dd08      	ble.n	800ec26 <scalbn+0x9e>
 800ec14:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ec18:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ec1c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ec20:	ec45 4b10 	vmov	d0, r4, r5
 800ec24:	bd70      	pop	{r4, r5, r6, pc}
 800ec26:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ec2a:	da08      	bge.n	800ec3e <scalbn+0xb6>
 800ec2c:	2d00      	cmp	r5, #0
 800ec2e:	a10a      	add	r1, pc, #40	; (adr r1, 800ec58 <scalbn+0xd0>)
 800ec30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec34:	dac0      	bge.n	800ebb8 <scalbn+0x30>
 800ec36:	a10e      	add	r1, pc, #56	; (adr r1, 800ec70 <scalbn+0xe8>)
 800ec38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec3c:	e7bc      	b.n	800ebb8 <scalbn+0x30>
 800ec3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ec42:	3236      	adds	r2, #54	; 0x36
 800ec44:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ec48:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ec4c:	4620      	mov	r0, r4
 800ec4e:	4b0c      	ldr	r3, [pc, #48]	; (800ec80 <scalbn+0xf8>)
 800ec50:	2200      	movs	r2, #0
 800ec52:	e7d5      	b.n	800ec00 <scalbn+0x78>
 800ec54:	f3af 8000 	nop.w
 800ec58:	c2f8f359 	.word	0xc2f8f359
 800ec5c:	01a56e1f 	.word	0x01a56e1f
 800ec60:	8800759c 	.word	0x8800759c
 800ec64:	7e37e43c 	.word	0x7e37e43c
 800ec68:	8800759c 	.word	0x8800759c
 800ec6c:	fe37e43c 	.word	0xfe37e43c
 800ec70:	c2f8f359 	.word	0xc2f8f359
 800ec74:	81a56e1f 	.word	0x81a56e1f
 800ec78:	43500000 	.word	0x43500000
 800ec7c:	ffff3cb0 	.word	0xffff3cb0
 800ec80:	3c900000 	.word	0x3c900000
 800ec84:	00000000 	.word	0x00000000

0800ec88 <floor>:
 800ec88:	ec51 0b10 	vmov	r0, r1, d0
 800ec8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ec90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec94:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800ec98:	2e13      	cmp	r6, #19
 800ec9a:	ee10 5a10 	vmov	r5, s0
 800ec9e:	ee10 8a10 	vmov	r8, s0
 800eca2:	460c      	mov	r4, r1
 800eca4:	dc31      	bgt.n	800ed0a <floor+0x82>
 800eca6:	2e00      	cmp	r6, #0
 800eca8:	da14      	bge.n	800ecd4 <floor+0x4c>
 800ecaa:	a333      	add	r3, pc, #204	; (adr r3, 800ed78 <floor+0xf0>)
 800ecac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecb0:	f7f1 fb14 	bl	80002dc <__adddf3>
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	f7f1 ff56 	bl	8000b68 <__aeabi_dcmpgt>
 800ecbc:	b138      	cbz	r0, 800ecce <floor+0x46>
 800ecbe:	2c00      	cmp	r4, #0
 800ecc0:	da53      	bge.n	800ed6a <floor+0xe2>
 800ecc2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ecc6:	4325      	orrs	r5, r4
 800ecc8:	d052      	beq.n	800ed70 <floor+0xe8>
 800ecca:	4c2d      	ldr	r4, [pc, #180]	; (800ed80 <floor+0xf8>)
 800eccc:	2500      	movs	r5, #0
 800ecce:	4621      	mov	r1, r4
 800ecd0:	4628      	mov	r0, r5
 800ecd2:	e024      	b.n	800ed1e <floor+0x96>
 800ecd4:	4f2b      	ldr	r7, [pc, #172]	; (800ed84 <floor+0xfc>)
 800ecd6:	4137      	asrs	r7, r6
 800ecd8:	ea01 0307 	and.w	r3, r1, r7
 800ecdc:	4303      	orrs	r3, r0
 800ecde:	d01e      	beq.n	800ed1e <floor+0x96>
 800ece0:	a325      	add	r3, pc, #148	; (adr r3, 800ed78 <floor+0xf0>)
 800ece2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece6:	f7f1 faf9 	bl	80002dc <__adddf3>
 800ecea:	2200      	movs	r2, #0
 800ecec:	2300      	movs	r3, #0
 800ecee:	f7f1 ff3b 	bl	8000b68 <__aeabi_dcmpgt>
 800ecf2:	2800      	cmp	r0, #0
 800ecf4:	d0eb      	beq.n	800ecce <floor+0x46>
 800ecf6:	2c00      	cmp	r4, #0
 800ecf8:	bfbe      	ittt	lt
 800ecfa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ecfe:	4133      	asrlt	r3, r6
 800ed00:	18e4      	addlt	r4, r4, r3
 800ed02:	ea24 0407 	bic.w	r4, r4, r7
 800ed06:	2500      	movs	r5, #0
 800ed08:	e7e1      	b.n	800ecce <floor+0x46>
 800ed0a:	2e33      	cmp	r6, #51	; 0x33
 800ed0c:	dd0b      	ble.n	800ed26 <floor+0x9e>
 800ed0e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ed12:	d104      	bne.n	800ed1e <floor+0x96>
 800ed14:	ee10 2a10 	vmov	r2, s0
 800ed18:	460b      	mov	r3, r1
 800ed1a:	f7f1 fadf 	bl	80002dc <__adddf3>
 800ed1e:	ec41 0b10 	vmov	d0, r0, r1
 800ed22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed26:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800ed2a:	f04f 37ff 	mov.w	r7, #4294967295
 800ed2e:	40df      	lsrs	r7, r3
 800ed30:	4238      	tst	r0, r7
 800ed32:	d0f4      	beq.n	800ed1e <floor+0x96>
 800ed34:	a310      	add	r3, pc, #64	; (adr r3, 800ed78 <floor+0xf0>)
 800ed36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed3a:	f7f1 facf 	bl	80002dc <__adddf3>
 800ed3e:	2200      	movs	r2, #0
 800ed40:	2300      	movs	r3, #0
 800ed42:	f7f1 ff11 	bl	8000b68 <__aeabi_dcmpgt>
 800ed46:	2800      	cmp	r0, #0
 800ed48:	d0c1      	beq.n	800ecce <floor+0x46>
 800ed4a:	2c00      	cmp	r4, #0
 800ed4c:	da0a      	bge.n	800ed64 <floor+0xdc>
 800ed4e:	2e14      	cmp	r6, #20
 800ed50:	d101      	bne.n	800ed56 <floor+0xce>
 800ed52:	3401      	adds	r4, #1
 800ed54:	e006      	b.n	800ed64 <floor+0xdc>
 800ed56:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ed5a:	2301      	movs	r3, #1
 800ed5c:	40b3      	lsls	r3, r6
 800ed5e:	441d      	add	r5, r3
 800ed60:	45a8      	cmp	r8, r5
 800ed62:	d8f6      	bhi.n	800ed52 <floor+0xca>
 800ed64:	ea25 0507 	bic.w	r5, r5, r7
 800ed68:	e7b1      	b.n	800ecce <floor+0x46>
 800ed6a:	2500      	movs	r5, #0
 800ed6c:	462c      	mov	r4, r5
 800ed6e:	e7ae      	b.n	800ecce <floor+0x46>
 800ed70:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ed74:	e7ab      	b.n	800ecce <floor+0x46>
 800ed76:	bf00      	nop
 800ed78:	8800759c 	.word	0x8800759c
 800ed7c:	7e37e43c 	.word	0x7e37e43c
 800ed80:	bff00000 	.word	0xbff00000
 800ed84:	000fffff 	.word	0x000fffff

0800ed88 <_sbrk>:
 800ed88:	4a04      	ldr	r2, [pc, #16]	; (800ed9c <_sbrk+0x14>)
 800ed8a:	6811      	ldr	r1, [r2, #0]
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	b909      	cbnz	r1, 800ed94 <_sbrk+0xc>
 800ed90:	4903      	ldr	r1, [pc, #12]	; (800eda0 <_sbrk+0x18>)
 800ed92:	6011      	str	r1, [r2, #0]
 800ed94:	6810      	ldr	r0, [r2, #0]
 800ed96:	4403      	add	r3, r0
 800ed98:	6013      	str	r3, [r2, #0]
 800ed9a:	4770      	bx	lr
 800ed9c:	200010a0 	.word	0x200010a0
 800eda0:	200010a8 	.word	0x200010a8

0800eda4 <_init>:
 800eda4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eda6:	bf00      	nop
 800eda8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edaa:	bc08      	pop	{r3}
 800edac:	469e      	mov	lr, r3
 800edae:	4770      	bx	lr

0800edb0 <_fini>:
 800edb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edb2:	bf00      	nop
 800edb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edb6:	bc08      	pop	{r3}
 800edb8:	469e      	mov	lr, r3
 800edba:	4770      	bx	lr
