INFO-FLOW: Workspace /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls opened at Thu Jan 08 20:12:34 PST 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
Execute     add_files -tb /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
Execute     set_top pfb_multichannel_decimator 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
Execute     set_part xc7z045ffg900-2 
Execute       create_platform xc7z045ffg900-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
Command       create_platform done; 0.37 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.41 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
Execute     config_csim -ldflags=-B/usr/lib/x86_64-linux-gnu/ 
Command   apply_ini done; 0.41 sec.
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     AP::get_vpp_package_output_file
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 274.211 MB.
Execute       set_directive_top pfb_multichannel_decimator -name=pfb_multichannel_decimator 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp as C++
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp -foptimization-record-file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_1090.000000_DSP_900.000000_FF_437200.000000_LUT_218600.000000_SLICE_54650.000000_URAM_0.000000 -device-name-info=xc7z045ffg900-2 > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.cpp.clang.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_1090.000000_DSP_900.000000_FF_437200.000000_LUT_218600.000000_SLICE_54650.000000_URAM_0.000000 -device-name-info=xc7z045ffg900-2 > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/clang.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5583] '#pragma HLS interface' can only be applied inside function body (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:15:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/.systemc_flag -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.16 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/all.directive.json -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_1090.000000_DSP_900.000000_FF_437200.000000_LUT_218600.000000_SLICE_54650.000000_URAM_0.000000 -device-name-info=xc7z045ffg900-2 > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.clang.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.18 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.35 seconds; current allocated memory: 277.113 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb.g.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.63 sec.
Execute       run_link_or_opt -opt -out /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pfb_multichannel_decimator -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pfb_multichannel_decimator -reflow-float-conversion -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.25 sec.
Execute       run_link_or_opt -out /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pfb_multichannel_decimator 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pfb_multichannel_decimator -mllvm -hls-db-dir -mllvm /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_1090.000000_DSP_900.000000_FF_437200.000000_LUT_218600.000000_SLICE_54650.000000_URAM_0.000000 -device-name-info=xc7z045ffg900-2 2> /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,720 Compile/Link /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,720 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,665 Unroll/Inline (step 1) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,665 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 440 Unroll/Inline (step 2) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 440 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 436 Unroll/Inline (step 3) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 429 Unroll/Inline (step 4) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 429 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,190 Array/Struct (step 1) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,190 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 565 Array/Struct (step 2) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 569 Array/Struct (step 3) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 569 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 806 Array/Struct (step 4) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 806 Array/Struct (step 5) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 806 Performance (step 1) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 806 Performance (step 2) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 806 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 892 Performance (step 3) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 892 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 875 Performance (step 4) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 875 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 845 HW Transforms (step 1) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 902 HW Transforms (step 2) /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'store_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:61:21)
INFO: [HLS 214-291] Loop 'channel_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:68:23)
INFO: [HLS 214-291] Loop 'tap_loop' is marked as complete unroll implied by the pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:73:23)
INFO: [HLS 214-186] Unrolling loop 'store_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:61:21) in function 'compute_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'channel_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:68:23) in function 'compute_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'tap_loop' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:73:23) in function 'compute_pfb' completely with a factor of 4 (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE13branch_memory.q': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE13branch_memory.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:38:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_read_to_compute' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:160:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_compute_to_write' with compact=bit mode in 128-bits (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:161:36)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'compute_pfb(hls::stream<parallel_sample_t, 0>&, hls::stream<parallel_sample_t, 0>&, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const*)::local_coeffs' due to pipeline pragma (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11compute_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE12local_coeffs': Cyclic partitioning with factor 5 on dimension 1. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:45:0)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 16 in loop 'load_coeffs'(/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.16 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.04 seconds; current allocated memory: 279.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 279.160 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pfb_multichannel_decimator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.0.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.1.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.2.prechk.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.062 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.g.1.bc to /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.o.1.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'pfb_multichannel_decimator' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:128:1), detected/extracted 3 process function(s): 
	 'read_inputs'
	 'compute_pfb'
	 'write_outputs'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.o.1.tmp.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'compute_pfb' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:31:22)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 305.551 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.o.2.bc -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
WARNING: [HLS 200-1449] Process compute_pfb has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.633 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.2 sec.
Command     elaborate done; 7.6 sec.
Execute     ap_eval exec zip -j /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pfb_multichannel_decimator' ...
Execute       ap_set_top_model pfb_multichannel_decimator 
Execute       get_model_list pfb_multichannel_decimator -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pfb_multichannel_decimator 
Execute       preproc_iomode -model write_outputs 
Execute       preproc_iomode -model compute_pfb 
Execute       preproc_iomode -model compute_pfb_Pipeline_compute_loop 
Execute       preproc_iomode -model compute_pfb_Pipeline_load_coeffs 
Execute       preproc_iomode -model read_inputs 
Execute       get_model_list pfb_multichannel_decimator -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_inputs compute_pfb_Pipeline_load_coeffs compute_pfb_Pipeline_compute_loop compute_pfb write_outputs pfb_multichannel_decimator
INFO-FLOW: Configuring Module : read_inputs ...
Execute       set_default_model read_inputs 
Execute       apply_spec_resource_limit read_inputs 
INFO-FLOW: Configuring Module : compute_pfb_Pipeline_load_coeffs ...
Execute       set_default_model compute_pfb_Pipeline_load_coeffs 
Execute       apply_spec_resource_limit compute_pfb_Pipeline_load_coeffs 
INFO-FLOW: Configuring Module : compute_pfb_Pipeline_compute_loop ...
Execute       set_default_model compute_pfb_Pipeline_compute_loop 
Execute       apply_spec_resource_limit compute_pfb_Pipeline_compute_loop 
INFO-FLOW: Configuring Module : compute_pfb ...
Execute       set_default_model compute_pfb 
Execute       apply_spec_resource_limit compute_pfb 
INFO-FLOW: Configuring Module : write_outputs ...
Execute       set_default_model write_outputs 
Execute       apply_spec_resource_limit write_outputs 
INFO-FLOW: Configuring Module : pfb_multichannel_decimator ...
Execute       set_default_model pfb_multichannel_decimator 
Execute       apply_spec_resource_limit pfb_multichannel_decimator 
INFO-FLOW: Model list for preprocess: read_inputs compute_pfb_Pipeline_load_coeffs compute_pfb_Pipeline_compute_loop compute_pfb write_outputs pfb_multichannel_decimator
INFO-FLOW: Preprocessing Module: read_inputs ...
Execute       set_default_model read_inputs 
Execute       cdfg_preprocess -model read_inputs 
Execute       rtl_gen_preprocess read_inputs 
INFO-FLOW: Preprocessing Module: compute_pfb_Pipeline_load_coeffs ...
Execute       set_default_model compute_pfb_Pipeline_load_coeffs 
Execute       cdfg_preprocess -model compute_pfb_Pipeline_load_coeffs 
Execute       rtl_gen_preprocess compute_pfb_Pipeline_load_coeffs 
INFO-FLOW: Preprocessing Module: compute_pfb_Pipeline_compute_loop ...
Execute       set_default_model compute_pfb_Pipeline_compute_loop 
Execute       cdfg_preprocess -model compute_pfb_Pipeline_compute_loop 
Execute       rtl_gen_preprocess compute_pfb_Pipeline_compute_loop 
INFO-FLOW: Preprocessing Module: compute_pfb ...
Execute       set_default_model compute_pfb 
Execute       cdfg_preprocess -model compute_pfb 
Execute       rtl_gen_preprocess compute_pfb 
INFO-FLOW: Preprocessing Module: write_outputs ...
Execute       set_default_model write_outputs 
Execute       cdfg_preprocess -model write_outputs 
Execute       rtl_gen_preprocess write_outputs 
INFO-FLOW: Preprocessing Module: pfb_multichannel_decimator ...
Execute       set_default_model pfb_multichannel_decimator 
Execute       cdfg_preprocess -model pfb_multichannel_decimator 
Execute       rtl_gen_preprocess pfb_multichannel_decimator 
INFO-FLOW: Model list for synthesis: read_inputs compute_pfb_Pipeline_load_coeffs compute_pfb_Pipeline_compute_loop compute_pfb write_outputs pfb_multichannel_decimator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_inputs 
Execute       schedule -model read_inputs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.121 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.verbose.sched.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.sched.adb -f 
INFO-FLOW: Finish scheduling read_inputs.
Execute       set_default_model read_inputs 
Execute       bind -model read_inputs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 348.121 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.verbose.bind.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.bind.adb -f 
INFO-FLOW: Finish binding read_inputs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pfb_Pipeline_load_coeffs 
Execute       schedule -model compute_pfb_Pipeline_load_coeffs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_coeffs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.762 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.verbose.sched.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.sched.adb -f 
INFO-FLOW: Finish scheduling compute_pfb_Pipeline_load_coeffs.
Execute       set_default_model compute_pfb_Pipeline_load_coeffs 
Execute       bind -model compute_pfb_Pipeline_load_coeffs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 348.762 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.verbose.bind.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.bind.adb -f 
INFO-FLOW: Finish binding compute_pfb_Pipeline_load_coeffs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pfb_Pipeline_compute_loop 
Execute       schedule -model compute_pfb_Pipeline_compute_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'compute_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'compute_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.verbose.sched.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.sched.adb -f 
INFO-FLOW: Finish scheduling compute_pfb_Pipeline_compute_loop.
Execute       set_default_model compute_pfb_Pipeline_compute_loop 
Execute       bind -model compute_pfb_Pipeline_compute_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.verbose.bind.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.bind.adb -f 
INFO-FLOW: Finish binding compute_pfb_Pipeline_compute_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pfb 
Execute       schedule -model compute_pfb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.verbose.sched.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.sched.adb -f 
INFO-FLOW: Finish scheduling compute_pfb.
Execute       set_default_model compute_pfb 
Execute       bind -model compute_pfb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.verbose.bind.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.bind.adb -f 
INFO-FLOW: Finish binding compute_pfb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_outputs 
Execute       schedule -model write_outputs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'write_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.verbose.sched.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.sched.adb -f 
INFO-FLOW: Finish scheduling write_outputs.
Execute       set_default_model write_outputs 
Execute       bind -model write_outputs 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.verbose.bind.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.bind.adb -f 
INFO-FLOW: Finish binding write_outputs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pfb_multichannel_decimator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pfb_multichannel_decimator 
Execute       schedule -model pfb_multichannel_decimator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.verbose.sched.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.sched.adb -f 
INFO-FLOW: Finish scheduling pfb_multichannel_decimator.
Execute       set_default_model pfb_multichannel_decimator 
Execute       bind -model pfb_multichannel_decimator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.957 MB.
Execute       syn_report -verbosereport -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.verbose.bind.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.bind.adb -f 
INFO-FLOW: Finish binding pfb_multichannel_decimator.
Execute       get_model_list pfb_multichannel_decimator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess read_inputs 
Execute       rtl_gen_preprocess compute_pfb_Pipeline_load_coeffs 
Execute       rtl_gen_preprocess compute_pfb_Pipeline_compute_loop 
Execute       rtl_gen_preprocess compute_pfb 
Execute       rtl_gen_preprocess write_outputs 
Execute       rtl_gen_preprocess pfb_multichannel_decimator 
INFO-FLOW: Model list for RTL generation: read_inputs compute_pfb_Pipeline_load_coeffs compute_pfb_Pipeline_compute_loop compute_pfb write_outputs pfb_multichannel_decimator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_inputs -top_prefix pfb_multichannel_decimator_ -sub_prefix pfb_multichannel_decimator_ -mg_file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.238 MB.
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_inputs -style xilinx -f -lang vhdl -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/vhdl/pfb_multichannel_decimator_read_inputs 
Execute       gen_rtl read_inputs -style xilinx -f -lang vlog -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/verilog/pfb_multichannel_decimator_read_inputs 
Execute       syn_report -csynth -model read_inputs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/read_inputs_csynth.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -rtlxml -model read_inputs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/read_inputs_csynth.xml 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -verbosereport -model read_inputs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.verbose.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -model read_inputs -f -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.adb 
Execute       db_write -model read_inputs -bindview -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_inputs -p /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb_Pipeline_load_coeffs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_pfb_Pipeline_load_coeffs -top_prefix pfb_multichannel_decimator_ -sub_prefix pfb_multichannel_decimator_ -mg_file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_pfb_Pipeline_load_coeffs/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb_Pipeline_load_coeffs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 354.570 MB.
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pfb_Pipeline_load_coeffs -style xilinx -f -lang vhdl -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/vhdl/pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs 
Execute       gen_rtl compute_pfb_Pipeline_load_coeffs -style xilinx -f -lang vlog -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs 
Execute       syn_report -csynth -model compute_pfb_Pipeline_load_coeffs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/compute_pfb_Pipeline_load_coeffs_csynth.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -rtlxml -model compute_pfb_Pipeline_load_coeffs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/compute_pfb_Pipeline_load_coeffs_csynth.xml 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -verbosereport -model compute_pfb_Pipeline_load_coeffs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.verbose.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -model compute_pfb_Pipeline_load_coeffs -f -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.adb 
Execute       db_write -model compute_pfb_Pipeline_load_coeffs -bindview -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_pfb_Pipeline_load_coeffs -p /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb_Pipeline_compute_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_pfb_Pipeline_compute_loop -top_prefix pfb_multichannel_decimator_ -sub_prefix pfb_multichannel_decimator_ -mg_file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_RAM_1P_BRAM_1R1W' to 'compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_31s_31_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_13ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_31_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb_Pipeline_compute_loop'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 359.738 MB.
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pfb_Pipeline_compute_loop -style xilinx -f -lang vhdl -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/vhdl/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop 
Execute       gen_rtl compute_pfb_Pipeline_compute_loop -style xilinx -f -lang vlog -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/verilog/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop 
Execute       syn_report -csynth -model compute_pfb_Pipeline_compute_loop -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/compute_pfb_Pipeline_compute_loop_csynth.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -rtlxml -model compute_pfb_Pipeline_compute_loop -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/compute_pfb_Pipeline_compute_loop_csynth.xml 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -verbosereport -model compute_pfb_Pipeline_compute_loop -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.verbose.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -model compute_pfb_Pipeline_compute_loop -f -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.adb 
Execute       db_write -model compute_pfb_Pipeline_compute_loop -bindview -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_pfb_Pipeline_compute_loop -p /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pfb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_pfb -top_prefix pfb_multichannel_decimator_ -sub_prefix pfb_multichannel_decimator_ -mg_file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'coeff_loaded' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_RAM_AUTO_1R1W' to 'compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Lf8' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'write_bank_idx' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pfb'.
INFO: [RTMG 210-278] Implementing memory 'pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 368.082 MB.
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pfb -style xilinx -f -lang vhdl -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/vhdl/pfb_multichannel_decimator_compute_pfb 
Execute       gen_rtl compute_pfb -style xilinx -f -lang vlog -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/verilog/pfb_multichannel_decimator_compute_pfb 
Execute       syn_report -csynth -model compute_pfb -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/compute_pfb_csynth.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -rtlxml -model compute_pfb -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/compute_pfb_csynth.xml 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -verbosereport -model compute_pfb -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.verbose.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -model compute_pfb -f -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.adb 
Execute       db_write -model compute_pfb -bindview -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_pfb -p /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_outputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_outputs -top_prefix pfb_multichannel_decimator_ -sub_prefix pfb_multichannel_decimator_ -mg_file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_outputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 369.449 MB.
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_outputs -style xilinx -f -lang vhdl -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/vhdl/pfb_multichannel_decimator_write_outputs 
Execute       gen_rtl write_outputs -style xilinx -f -lang vlog -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/verilog/pfb_multichannel_decimator_write_outputs 
Execute       syn_report -csynth -model write_outputs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/write_outputs_csynth.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -rtlxml -model write_outputs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/write_outputs_csynth.xml 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -verbosereport -model write_outputs -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.verbose.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -model write_outputs -f -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.adb 
Execute       db_write -model write_outputs -bindview -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_outputs -p /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pfb_multichannel_decimator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pfb_multichannel_decimator -top_prefix  -sub_prefix pfb_multichannel_decimator_ -mg_file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_i3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/din_data_q3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/dout_data_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pfb_multichannel_decimator/coeff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pfb_multichannel_decimator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'coeff' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pfb_multichannel_decimator'.
INFO: [RTMG 210-285] Implementing FIFO 'stream_read_to_compute_U(pfb_multichannel_decimator_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'stream_compute_to_write_U(pfb_multichannel_decimator_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_outputs_U0_U(pfb_multichannel_decimator_start_for_write_outputs_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 371.285 MB.
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute       gen_rtl pfb_multichannel_decimator -istop -style xilinx -f -lang vhdl -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/vhdl/pfb_multichannel_decimator 
Execute       gen_rtl pfb_multichannel_decimator -istop -style xilinx -f -lang vlog -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/verilog/pfb_multichannel_decimator 
Execute       syn_report -csynth -model pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/pfb_multichannel_decimator_csynth.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -rtlxml -model pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/pfb_multichannel_decimator_csynth.xml 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -verbosereport -model pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.verbose.rpt 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       db_write -model pfb_multichannel_decimator -f -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.adb 
Execute       db_write -model pfb_multichannel_decimator -bindview -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pfb_multichannel_decimator -p /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator 
Execute       export_constraint_db -f -tool general -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.constraint.tcl 
Execute       syn_report -designview -model pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.design.xml 
Execute       syn_report -csynthDesign -model pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth.rpt -MHOut /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z045-ffg900-2 
Execute           ap_family_info -name xc7z045-ffg900-2 -data names 
Execute           ap_part_info -quiet -name xc7z045-ffg900-2 -data family 
Execute       syn_report -wcfg -model pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pfb_multichannel_decimator -o /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.protoinst 
Execute       sc_get_clocks pfb_multichannel_decimator 
Execute       sc_get_portdomain pfb_multichannel_decimator 
INFO-FLOW: Model list for RTL component generation: read_inputs compute_pfb_Pipeline_load_coeffs compute_pfb_Pipeline_compute_loop compute_pfb write_outputs pfb_multichannel_decimator
INFO-FLOW: Handling components in module [read_inputs] ... 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.compgen.tcl 
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Handling components in module [compute_pfb_Pipeline_load_coeffs] ... 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.compgen.tcl 
INFO-FLOW: Handling components in module [compute_pfb_Pipeline_compute_loop] ... 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.compgen.tcl 
INFO-FLOW: Found component pfb_multichannel_decimator_mul_11ns_13ns_23_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_mul_11ns_13ns_23_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_mul_12ns_14ns_25_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_sparsemux_11_3_16_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_sparsemux_11_3_16_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_sparsemux_9_2_16_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_sparsemux_9_2_16_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_sparsemux_9_2_16_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_sparsemux_11_3_16_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_sparsemux_11_3_16_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_mul_16s_16s_31_1_1.
INFO-FLOW: Append model pfb_multichannel_decimator_mul_16s_16s_31_1_1
INFO-FLOW: Found component pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1.
INFO-FLOW: Append model pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
INFO-FLOW: Found component pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb.
INFO-FLOW: Append model pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
INFO-FLOW: Handling components in module [compute_pfb] ... 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.compgen.tcl 
INFO-FLOW: Found component pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu.
INFO-FLOW: Append model pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu
INFO-FLOW: Handling components in module [write_outputs] ... 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.compgen.tcl 
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Found component pfb_multichannel_decimator_regslice_both.
INFO-FLOW: Append model pfb_multichannel_decimator_regslice_both
INFO-FLOW: Handling components in module [pfb_multichannel_decimator] ... 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.tcl 
INFO-FLOW: Found component pfb_multichannel_decimator_fifo_w128_d16_A.
INFO-FLOW: Append model pfb_multichannel_decimator_fifo_w128_d16_A
INFO-FLOW: Found component pfb_multichannel_decimator_fifo_w128_d16_A.
INFO-FLOW: Append model pfb_multichannel_decimator_fifo_w128_d16_A
INFO-FLOW: Found component pfb_multichannel_decimator_start_for_write_outputs_U0.
INFO-FLOW: Append model pfb_multichannel_decimator_start_for_write_outputs_U0
INFO-FLOW: Found component pfb_multichannel_decimator_gmem_m_axi.
INFO-FLOW: Append model pfb_multichannel_decimator_gmem_m_axi
INFO-FLOW: Found component pfb_multichannel_decimator_control_s_axi.
INFO-FLOW: Append model pfb_multichannel_decimator_control_s_axi
INFO-FLOW: Found component pfb_multichannel_decimator_control_r_s_axi.
INFO-FLOW: Append model pfb_multichannel_decimator_control_r_s_axi
INFO-FLOW: Append model read_inputs
INFO-FLOW: Append model compute_pfb_Pipeline_load_coeffs
INFO-FLOW: Append model compute_pfb_Pipeline_compute_loop
INFO-FLOW: Append model compute_pfb
INFO-FLOW: Append model write_outputs
INFO-FLOW: Append model pfb_multichannel_decimator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_mul_11ns_13ns_23_1_1 pfb_multichannel_decimator_mul_12ns_14ns_25_1_1 pfb_multichannel_decimator_sparsemux_11_3_16_1_1 pfb_multichannel_decimator_sparsemux_11_3_16_1_1 pfb_multichannel_decimator_sparsemux_9_2_16_1_1 pfb_multichannel_decimator_sparsemux_9_2_16_1_1 pfb_multichannel_decimator_sparsemux_9_2_16_1_1 pfb_multichannel_decimator_sparsemux_11_3_16_1_1 pfb_multichannel_decimator_sparsemux_11_3_16_1_1 pfb_multichannel_decimator_mul_16s_16s_31_1_1 pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1 pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_regslice_both pfb_multichannel_decimator_fifo_w128_d16_A pfb_multichannel_decimator_fifo_w128_d16_A pfb_multichannel_decimator_start_for_write_outputs_U0 pfb_multichannel_decimator_gmem_m_axi pfb_multichannel_decimator_control_s_axi pfb_multichannel_decimator_control_r_s_axi read_inputs compute_pfb_Pipeline_load_coeffs compute_pfb_Pipeline_compute_loop compute_pfb write_outputs pfb_multichannel_decimator
INFO-FLOW: Generating /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_mul_11ns_13ns_23_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_sparsemux_9_2_16_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_sparsemux_11_3_16_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_mul_16s_16s_31_1_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
INFO-FLOW: To file: write model pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
INFO-FLOW: To file: write model pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_regslice_both
INFO-FLOW: To file: write model pfb_multichannel_decimator_fifo_w128_d16_A
INFO-FLOW: To file: write model pfb_multichannel_decimator_fifo_w128_d16_A
INFO-FLOW: To file: write model pfb_multichannel_decimator_start_for_write_outputs_U0
INFO-FLOW: To file: write model pfb_multichannel_decimator_gmem_m_axi
INFO-FLOW: To file: write model pfb_multichannel_decimator_control_s_axi
INFO-FLOW: To file: write model pfb_multichannel_decimator_control_r_s_axi
INFO-FLOW: To file: write model read_inputs
INFO-FLOW: To file: write model compute_pfb_Pipeline_load_coeffs
INFO-FLOW: To file: write model compute_pfb_Pipeline_compute_loop
INFO-FLOW: To file: write model compute_pfb
INFO-FLOW: To file: write model write_outputs
INFO-FLOW: To file: write model pfb_multichannel_decimator
INFO-FLOW: Generating /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/vhdl' dstVlogDir='/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/vlog' tclDir='/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db' modelList='pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_mul_11ns_13ns_23_1_1
pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_mul_16s_16s_31_1_1
pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_fifo_w128_d16_A
pfb_multichannel_decimator_fifo_w128_d16_A
pfb_multichannel_decimator_start_for_write_outputs_U0
pfb_multichannel_decimator_gmem_m_axi
pfb_multichannel_decimator_control_s_axi
pfb_multichannel_decimator_control_r_s_axi
read_inputs
compute_pfb_Pipeline_load_coeffs
compute_pfb_Pipeline_compute_loop
compute_pfb
write_outputs
pfb_multichannel_decimator
' expOnly='0'
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.compgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.compgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.compgen.tcl 
Execute         ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.compgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.compgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 374.652 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pfb_multichannel_decimator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_mul_11ns_13ns_23_1_1
pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_mul_16s_16s_31_1_1
pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_fifo_w128_d16_A
pfb_multichannel_decimator_fifo_w128_d16_A
pfb_multichannel_decimator_start_for_write_outputs_U0
pfb_multichannel_decimator_gmem_m_axi
pfb_multichannel_decimator_control_s_axi
pfb_multichannel_decimator_control_r_s_axi
read_inputs
compute_pfb_Pipeline_load_coeffs
compute_pfb_Pipeline_compute_loop
compute_pfb
write_outputs
pfb_multichannel_decimator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.tbgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.tbgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.tbgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.tbgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.tbgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.constraint.tcl 
Execute       sc_get_clocks pfb_multichannel_decimator 
Execute       source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST pfb_multichannel_decimator MODULE2INSTS {pfb_multichannel_decimator pfb_multichannel_decimator read_inputs read_inputs_U0 compute_pfb compute_pfb_U0 compute_pfb_Pipeline_load_coeffs grp_compute_pfb_Pipeline_load_coeffs_fu_151 compute_pfb_Pipeline_compute_loop grp_compute_pfb_Pipeline_compute_loop_fu_168 write_outputs write_outputs_U0} INST2MODULE {pfb_multichannel_decimator pfb_multichannel_decimator read_inputs_U0 read_inputs compute_pfb_U0 compute_pfb grp_compute_pfb_Pipeline_load_coeffs_fu_151 compute_pfb_Pipeline_load_coeffs grp_compute_pfb_Pipeline_compute_loop_fu_168 compute_pfb_Pipeline_compute_loop write_outputs_U0 write_outputs} INSTDATA {pfb_multichannel_decimator {DEPTH 1 CHILDREN {read_inputs_U0 compute_pfb_U0 write_outputs_U0}} read_inputs_U0 {DEPTH 2 CHILDREN {}} compute_pfb_U0 {DEPTH 2 CHILDREN {grp_compute_pfb_Pipeline_load_coeffs_fu_151 grp_compute_pfb_Pipeline_compute_loop_fu_168}} grp_compute_pfb_Pipeline_load_coeffs_fu_151 {DEPTH 3 CHILDREN {}} grp_compute_pfb_Pipeline_compute_loop_fu_168 {DEPTH 3 CHILDREN {}} write_outputs_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_inputs {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_131_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:12 VARIABLE i_4 LOOP read_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_pfb_Pipeline_load_coeffs {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_197_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49 VARIABLE add_ln49 LOOP load_coeffs BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_246_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49 VARIABLE add_ln49_1 LOOP load_coeffs BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_2_fu_207_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:49 VARIABLE add_ln49_2 LOOP load_coeffs BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_pfb_Pipeline_compute_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_892_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56 VARIABLE add_ln56 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_1033_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:56 VARIABLE add_ln56_1 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U74 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U75 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_13ns_23_1_1_U25 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78 VARIABLE mul_ln78 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_14ns_25_1_1_U27 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78 VARIABLE mul_ln78_1 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_14ns_25_1_1_U26 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:78 VARIABLE mul_ln78_2 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U76 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81_1 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U77 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_1 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U78 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81_2 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U79 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_2 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U56 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81_3 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U57 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_3 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U58 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_4 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U59 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_5 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U80 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80 VARIABLE mul_ln80 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U74 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp3 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U80 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp7 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_2097_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp2 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U60 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_6 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U61 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_7 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U81 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80 VARIABLE mul_ln80_1 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U76 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp11 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U81 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp15 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp6_fu_2111_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp6 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U62 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_8 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U63 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_9 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U82 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80 VARIABLE mul_ln80_2 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U78 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp19 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U82 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp23 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10_fu_2125_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp10 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U64 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_10 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U65 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_11 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U66 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_12 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U67 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_13 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U83 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81_4 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U75 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp27 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U83 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp31 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp14_fu_2139_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp14 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U68 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_14 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U69 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_15 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U84 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81_5 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U77 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp32 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U84 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp33 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_2153_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp18 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U70 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_16 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U71 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_17 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U85 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81_6 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U79 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp34 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U85 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp35 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp22_fu_2167_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp22 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U72 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_18 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_31_1_1_U73 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE mul_ln77_19 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_958_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE add_ln77 LOOP compute_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U86 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:80 VARIABLE mul_ln80_3 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U86 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp37 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U87 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:81 VARIABLE mul_ln81_7 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_31s_31_4_1_U87 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:77 VARIABLE tmp39 LOOP compute_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 1024 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}}} AREA {DSP 35 BRAM 32 URAM 0}} compute_pfb {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_287_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:90 VARIABLE add_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 820 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 820 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 820 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 820 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_U SOURCE {} VARIABLE compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 820 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 35 BRAM 37 URAM 0}} write_outputs {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_134_p2 SOURCE /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp:106 VARIABLE i_2 LOOP write_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pfb_multichannel_decimator {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_read_to_compute_U SOURCE :0 VARIABLE stream_read_to_compute LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME stream_compute_to_write_U SOURCE :0 VARIABLE stream_compute_to_write LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {128 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 35 BRAM 55 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 383.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pfb_multichannel_decimator.
INFO: [VLOG 209-307] Generating Verilog RTL for pfb_multichannel_decimator.
Execute       syn_report -model pfb_multichannel_decimator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.03 sec.
Command   csynth_design done; 8.66 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.52 seconds. CPU system time: 0.37 seconds. Elapsed time: 8.66 seconds; current allocated memory: 109.812 MB.
Execute   export_design -flow none -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow none -format ip_catalog 
Execute     config_export -flow=none -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pfb_multichannel_decimator xml_exists=0
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pfb_multichannel_decimator
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=37 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_mul_11ns_13ns_23_1_1
pfb_multichannel_decimator_mul_12ns_14ns_25_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_9_2_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_sparsemux_11_3_16_1_1
pfb_multichannel_decimator_mul_16s_16s_31_1_1
pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1
pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb
pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_regslice_both
pfb_multichannel_decimator_fifo_w128_d16_A
pfb_multichannel_decimator_fifo_w128_d16_A
pfb_multichannel_decimator_start_for_write_outputs_U0
pfb_multichannel_decimator_gmem_m_axi
pfb_multichannel_decimator_control_s_axi
pfb_multichannel_decimator_control_r_s_axi
read_inputs
compute_pfb_Pipeline_load_coeffs
compute_pfb_Pipeline_compute_loop
compute_pfb
write_outputs
pfb_multichannel_decimator
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/read_inputs.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_load_coeffs.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb_Pipeline_compute_loop.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/compute_pfb.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/write_outputs.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.constraint.tcl 
Execute     sc_get_clocks pfb_multichannel_decimator 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pfb_multichannel_decimator
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.compgen.dataonly.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=pfb_multichannel_decimator
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.constraint.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s hls_pfb/pfb_multichannel_decimator.zip 
INFO: [HLS 200-802] Generated output file hls_pfb/pfb_multichannel_decimator.zip
Command   export_design done; 8.43 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5.8 seconds. CPU system time: 0.18 seconds. Elapsed time: 8.43 seconds; current allocated memory: 6.809 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls opened at Thu Jan 08 20:13:14 PST 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
Execute     add_files -tb /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
Execute     set_top pfb_multichannel_decimator 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
Execute     set_part xc7z045ffg900-2 
Execute       create_platform xc7z045ffg900-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
Command       create_platform done; 0.36 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.41 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
Execute     config_csim -ldflags=-B/usr/lib/x86_64-linux-gnu/ 
Command   apply_ini done; 0.41 sec.
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: TB processing: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.75 sec.
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: TB processing: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.79 sec.
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 4.85 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4.46 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.85 seconds; current allocated memory: 14.148 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls opened at Thu Jan 08 20:14:00 PST 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
Execute     add_files -tb /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
Execute     set_top pfb_multichannel_decimator 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
Execute     set_part xc7z045ffg900-2 
Execute       create_platform xc7z045ffg900-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
Command       create_platform done; 0.36 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
Execute     config_csim -ldflags=-B/usr/lib/x86_64-linux-gnu/ 
Command   apply_ini done; 0.44 sec.
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: TB processing: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.75 sec.
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: TB processing: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.79 sec.
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 4.82 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4.41 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.82 seconds; current allocated memory: 20.285 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls opened at Thu Jan 08 20:14:24 PST 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=pfb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(8)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(9)
Execute     add_files /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h 
INFO: [HLS 200-10] Adding design file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'tb.file=pfb_tb.cpp' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(5)
Execute     add_files -tb /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'syn.top=pfb_multichannel_decimator' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(4)
Execute     set_top pfb_multichannel_decimator 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z045ffg900-2' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(1)
Execute     set_part xc7z045ffg900-2 
Execute       create_platform xc7z045ffg900-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
Command       create_platform done; 0.35 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(6)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-B/usr/lib/x86_64-linux-gnu/' at /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_config.cfg(7)
Execute     config_csim -ldflags=-B/usr/lib/x86_64-linux-gnu/ 
Command   apply_ini done; 0.47 sec.
Execute   apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/config.cmdline
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z045-ffg900-2 -data names -quiet 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info -quiet 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: TB processing: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_tb.cpp /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.75 sec.
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: TB processing: /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb.cpp /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/pfb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.77 sec.
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.rtl_wrap.cfg.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     ap_part_info -name xc7z045-ffg900-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.31 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.DependenceCheck.tcl 
Execute     source /home/brett/Documents/FX_Correlator/pfb/hls_pfb/hls_pfb/hls/.autopilot/db/pfb_multichannel_decimator.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 5.97 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 12.46 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 15.87 seconds. CPU system time: 0.85 seconds. Elapsed time: 12.46 seconds; current allocated memory: 20.293 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
