module top_module( 
    input a, b, sel,
    output out );
    
    assign out = sel ? b : a; //if sel = 0, then out = a

endmodule
