<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADAS Graduation Project: RCC_MemoryMapType Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ADAS Graduation Project
   </div>
   <div id="projectbrief">ADAS Graduation Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_r_c_c___memory_map_type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RCC_MemoryMapType Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>RCC declaration structure for its registers.  
 <a href="struct_r_c_c___memory_map_type.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="_m_r_c_c__private_8h_source.html">COTS/MCAL/RCC/MRCC_private.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abab8fac8c1e8464cebada44cc0c95a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#abab8fac8c1e8464cebada44cc0c95a0e">CR</a></td></tr>
<tr class="memdesc:abab8fac8c1e8464cebada44cc0c95a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock control register  <a href="struct_r_c_c___memory_map_type.html#abab8fac8c1e8464cebada44cc0c95a0e">More...</a><br /></td></tr>
<tr class="separator:abab8fac8c1e8464cebada44cc0c95a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac261eeede91c6ce53358eb30bdc6fd55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#ac261eeede91c6ce53358eb30bdc6fd55">PLLCFGR</a></td></tr>
<tr class="memdesc:ac261eeede91c6ce53358eb30bdc6fd55"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL configuration register.  <a href="struct_r_c_c___memory_map_type.html#ac261eeede91c6ce53358eb30bdc6fd55">More...</a><br /></td></tr>
<tr class="separator:ac261eeede91c6ce53358eb30bdc6fd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea6bba0659159d639403ae98f9f9e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a6ea6bba0659159d639403ae98f9f9e05">CFGR</a></td></tr>
<tr class="memdesc:a6ea6bba0659159d639403ae98f9f9e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock configuration register  <a href="struct_r_c_c___memory_map_type.html#a6ea6bba0659159d639403ae98f9f9e05">More...</a><br /></td></tr>
<tr class="separator:a6ea6bba0659159d639403ae98f9f9e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4686a922c68e481a298f318715f3b60f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a4686a922c68e481a298f318715f3b60f">CIR</a></td></tr>
<tr class="memdesc:a4686a922c68e481a298f318715f3b60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock interrupt register  <a href="struct_r_c_c___memory_map_type.html#a4686a922c68e481a298f318715f3b60f">More...</a><br /></td></tr>
<tr class="separator:a4686a922c68e481a298f318715f3b60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a065976c7431ab490153a3602e5349441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a065976c7431ab490153a3602e5349441">AHB1RSTR</a></td></tr>
<tr class="memdesc:a065976c7431ab490153a3602e5349441"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral reset register.  <a href="struct_r_c_c___memory_map_type.html#a065976c7431ab490153a3602e5349441">More...</a><br /></td></tr>
<tr class="separator:a065976c7431ab490153a3602e5349441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7685d20b81b40cfaff585a65c88cd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#aed7685d20b81b40cfaff585a65c88cd7">AHB2RSTR</a></td></tr>
<tr class="memdesc:aed7685d20b81b40cfaff585a65c88cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral reset register.  <a href="struct_r_c_c___memory_map_type.html#aed7685d20b81b40cfaff585a65c88cd7">More...</a><br /></td></tr>
<tr class="separator:aed7685d20b81b40cfaff585a65c88cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2551729e80835d90ba56687f4bba8215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a2551729e80835d90ba56687f4bba8215">Reserved1</a></td></tr>
<tr class="memdesc:a2551729e80835d90ba56687f4bba8215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a2551729e80835d90ba56687f4bba8215">More...</a><br /></td></tr>
<tr class="separator:a2551729e80835d90ba56687f4bba8215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44abbf2cb0bc29204e5439ffaa6c45aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a44abbf2cb0bc29204e5439ffaa6c45aa">Reserved2</a></td></tr>
<tr class="memdesc:a44abbf2cb0bc29204e5439ffaa6c45aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a44abbf2cb0bc29204e5439ffaa6c45aa">More...</a><br /></td></tr>
<tr class="separator:a44abbf2cb0bc29204e5439ffaa6c45aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a616d7cef8937249b7c345427dfbc4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a4a616d7cef8937249b7c345427dfbc4f">APB1RSTR</a></td></tr>
<tr class="memdesc:a4a616d7cef8937249b7c345427dfbc4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral reset register.  <a href="struct_r_c_c___memory_map_type.html#a4a616d7cef8937249b7c345427dfbc4f">More...</a><br /></td></tr>
<tr class="separator:a4a616d7cef8937249b7c345427dfbc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15049925bcf2e2ae71bba509fe851a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#ad15049925bcf2e2ae71bba509fe851a8">APB2RSTR</a></td></tr>
<tr class="memdesc:ad15049925bcf2e2ae71bba509fe851a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral reset register.  <a href="struct_r_c_c___memory_map_type.html#ad15049925bcf2e2ae71bba509fe851a8">More...</a><br /></td></tr>
<tr class="separator:ad15049925bcf2e2ae71bba509fe851a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322081ed17c762c46e11655808af38a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a322081ed17c762c46e11655808af38a3">Reserved3</a></td></tr>
<tr class="memdesc:a322081ed17c762c46e11655808af38a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a322081ed17c762c46e11655808af38a3">More...</a><br /></td></tr>
<tr class="separator:a322081ed17c762c46e11655808af38a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612af1a32cabf3fc1cfcb203f64a71e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a612af1a32cabf3fc1cfcb203f64a71e6">Reserved4</a></td></tr>
<tr class="memdesc:a612af1a32cabf3fc1cfcb203f64a71e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a612af1a32cabf3fc1cfcb203f64a71e6">More...</a><br /></td></tr>
<tr class="separator:a612af1a32cabf3fc1cfcb203f64a71e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae114c307d2f179d3a1f694616d5b0bec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#ae114c307d2f179d3a1f694616d5b0bec">AHB1ENR</a></td></tr>
<tr class="memdesc:ae114c307d2f179d3a1f694616d5b0bec"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral clock enable register.  <a href="struct_r_c_c___memory_map_type.html#ae114c307d2f179d3a1f694616d5b0bec">More...</a><br /></td></tr>
<tr class="separator:ae114c307d2f179d3a1f694616d5b0bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0b1fce92a61dcadef2ec532a0b798b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a4b0b1fce92a61dcadef2ec532a0b798b">AHB2ENR</a></td></tr>
<tr class="memdesc:a4b0b1fce92a61dcadef2ec532a0b798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral clock enable register.  <a href="struct_r_c_c___memory_map_type.html#a4b0b1fce92a61dcadef2ec532a0b798b">More...</a><br /></td></tr>
<tr class="separator:a4b0b1fce92a61dcadef2ec532a0b798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01421028b76130f38ebb7278ec9b224a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a01421028b76130f38ebb7278ec9b224a">Reserved5</a></td></tr>
<tr class="memdesc:a01421028b76130f38ebb7278ec9b224a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a01421028b76130f38ebb7278ec9b224a">More...</a><br /></td></tr>
<tr class="separator:a01421028b76130f38ebb7278ec9b224a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23127965b20430c0e60a5affd64a693b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a23127965b20430c0e60a5affd64a693b">Reserved6</a></td></tr>
<tr class="memdesc:a23127965b20430c0e60a5affd64a693b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a23127965b20430c0e60a5affd64a693b">More...</a><br /></td></tr>
<tr class="separator:a23127965b20430c0e60a5affd64a693b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add081e847bb40126a8edce900d0648f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#add081e847bb40126a8edce900d0648f1">APB1ENR</a></td></tr>
<tr class="memdesc:add081e847bb40126a8edce900d0648f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral clock enable register.  <a href="struct_r_c_c___memory_map_type.html#add081e847bb40126a8edce900d0648f1">More...</a><br /></td></tr>
<tr class="separator:add081e847bb40126a8edce900d0648f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8706b786a18fe490f58b4c5e2e54af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a3e8706b786a18fe490f58b4c5e2e54af">APB2ENR</a></td></tr>
<tr class="memdesc:a3e8706b786a18fe490f58b4c5e2e54af"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral clock enable register.  <a href="struct_r_c_c___memory_map_type.html#a3e8706b786a18fe490f58b4c5e2e54af">More...</a><br /></td></tr>
<tr class="separator:a3e8706b786a18fe490f58b4c5e2e54af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2375a673c445d1c031797bb53d8d0b32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a2375a673c445d1c031797bb53d8d0b32">Reserved7</a></td></tr>
<tr class="memdesc:a2375a673c445d1c031797bb53d8d0b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a2375a673c445d1c031797bb53d8d0b32">More...</a><br /></td></tr>
<tr class="separator:a2375a673c445d1c031797bb53d8d0b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac5e0fdbbeb2315b558eb9a409f17c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#acac5e0fdbbeb2315b558eb9a409f17c6">Reserved8</a></td></tr>
<tr class="memdesc:acac5e0fdbbeb2315b558eb9a409f17c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#acac5e0fdbbeb2315b558eb9a409f17c6">More...</a><br /></td></tr>
<tr class="separator:acac5e0fdbbeb2315b558eb9a409f17c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59579f8bef126f4e79e5073692a41bbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a59579f8bef126f4e79e5073692a41bbc">AHB1LPENR</a></td></tr>
<tr class="memdesc:a59579f8bef126f4e79e5073692a41bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral clock enable in low power mode register.  <a href="struct_r_c_c___memory_map_type.html#a59579f8bef126f4e79e5073692a41bbc">More...</a><br /></td></tr>
<tr class="separator:a59579f8bef126f4e79e5073692a41bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76274869a7d570c6a31dcf460aad2cec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a76274869a7d570c6a31dcf460aad2cec">AHB2LPENR</a></td></tr>
<tr class="memdesc:a76274869a7d570c6a31dcf460aad2cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral clock enable in low power mode register.  <a href="struct_r_c_c___memory_map_type.html#a76274869a7d570c6a31dcf460aad2cec">More...</a><br /></td></tr>
<tr class="separator:a76274869a7d570c6a31dcf460aad2cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691232770077a4c690ec4dca92ace10a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a691232770077a4c690ec4dca92ace10a">Reserved9</a></td></tr>
<tr class="memdesc:a691232770077a4c690ec4dca92ace10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a691232770077a4c690ec4dca92ace10a">More...</a><br /></td></tr>
<tr class="separator:a691232770077a4c690ec4dca92ace10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1fa7690106165a439f4a6463cb7344c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#ae1fa7690106165a439f4a6463cb7344c">Reserved10</a></td></tr>
<tr class="memdesc:ae1fa7690106165a439f4a6463cb7344c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#ae1fa7690106165a439f4a6463cb7344c">More...</a><br /></td></tr>
<tr class="separator:ae1fa7690106165a439f4a6463cb7344c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6cf2f8460bb7bb7971086b123b783c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a6a6cf2f8460bb7bb7971086b123b783c">APB1LPENR</a></td></tr>
<tr class="memdesc:a6a6cf2f8460bb7bb7971086b123b783c"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral clock enable in low power mode register.  <a href="struct_r_c_c___memory_map_type.html#a6a6cf2f8460bb7bb7971086b123b783c">More...</a><br /></td></tr>
<tr class="separator:a6a6cf2f8460bb7bb7971086b123b783c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd9ce674779c4384eba140a631a596a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a5bd9ce674779c4384eba140a631a596a">APB2LPENR</a></td></tr>
<tr class="memdesc:a5bd9ce674779c4384eba140a631a596a"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral clock enable in low power mode register.  <a href="struct_r_c_c___memory_map_type.html#a5bd9ce674779c4384eba140a631a596a">More...</a><br /></td></tr>
<tr class="separator:a5bd9ce674779c4384eba140a631a596a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae032272144a00a3a9cc39d7fa5d0eed2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#ae032272144a00a3a9cc39d7fa5d0eed2">Reserved11</a></td></tr>
<tr class="memdesc:ae032272144a00a3a9cc39d7fa5d0eed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#ae032272144a00a3a9cc39d7fa5d0eed2">More...</a><br /></td></tr>
<tr class="separator:ae032272144a00a3a9cc39d7fa5d0eed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef1af3973e0f629d2747c85eb9571b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#aeef1af3973e0f629d2747c85eb9571b9">Reserved12</a></td></tr>
<tr class="memdesc:aeef1af3973e0f629d2747c85eb9571b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#aeef1af3973e0f629d2747c85eb9571b9">More...</a><br /></td></tr>
<tr class="separator:aeef1af3973e0f629d2747c85eb9571b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202a1ac917c03326ebe3bda3f68adeb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a202a1ac917c03326ebe3bda3f68adeb8">BDCR</a></td></tr>
<tr class="memdesc:a202a1ac917c03326ebe3bda3f68adeb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Backup domain control register.  <a href="struct_r_c_c___memory_map_type.html#a202a1ac917c03326ebe3bda3f68adeb8">More...</a><br /></td></tr>
<tr class="separator:a202a1ac917c03326ebe3bda3f68adeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3762c7fd395e63fc23f9385119d2a6a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a3762c7fd395e63fc23f9385119d2a6a0">CSR</a></td></tr>
<tr class="memdesc:a3762c7fd395e63fc23f9385119d2a6a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock control &amp; status register  <a href="struct_r_c_c___memory_map_type.html#a3762c7fd395e63fc23f9385119d2a6a0">More...</a><br /></td></tr>
<tr class="separator:a3762c7fd395e63fc23f9385119d2a6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb07252047e94344db30fede17fbf236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#adb07252047e94344db30fede17fbf236">Reserved13</a></td></tr>
<tr class="memdesc:adb07252047e94344db30fede17fbf236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#adb07252047e94344db30fede17fbf236">More...</a><br /></td></tr>
<tr class="separator:adb07252047e94344db30fede17fbf236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905aa62ac2893160d87f80589e97baa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a905aa62ac2893160d87f80589e97baa4">Reserved14</a></td></tr>
<tr class="memdesc:a905aa62ac2893160d87f80589e97baa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_r_c_c___memory_map_type.html#a905aa62ac2893160d87f80589e97baa4">More...</a><br /></td></tr>
<tr class="separator:a905aa62ac2893160d87f80589e97baa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e5679f6556facc72054bd01b159e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#a10e5679f6556facc72054bd01b159e96">SSCGR</a></td></tr>
<tr class="memdesc:a10e5679f6556facc72054bd01b159e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC spread spectrum clock generation register.  <a href="struct_r_c_c___memory_map_type.html#a10e5679f6556facc72054bd01b159e96">More...</a><br /></td></tr>
<tr class="separator:a10e5679f6556facc72054bd01b159e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ac5a3d2de00da0485c45aa09025f3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#aa2ac5a3d2de00da0485c45aa09025f3b">PLLI2SCFGR</a></td></tr>
<tr class="memdesc:aa2ac5a3d2de00da0485c45aa09025f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S configuration register.  <a href="struct_r_c_c___memory_map_type.html#aa2ac5a3d2de00da0485c45aa09025f3b">More...</a><br /></td></tr>
<tr class="separator:aa2ac5a3d2de00da0485c45aa09025f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf24e7300c84480c7c49ccb183aa83a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___memory_map_type.html#aadf24e7300c84480c7c49ccb183aa83a">DCKCFGR</a></td></tr>
<tr class="memdesc:aadf24e7300c84480c7c49ccb183aa83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dedicated Clocks Configuration Register.  <a href="struct_r_c_c___memory_map_type.html#aadf24e7300c84480c7c49ccb183aa83a">More...</a><br /></td></tr>
<tr class="separator:aadf24e7300c84480c7c49ccb183aa83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >RCC declaration structure for its registers. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00024">24</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abab8fac8c1e8464cebada44cc0c95a0e" name="abab8fac8c1e8464cebada44cc0c95a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abab8fac8c1e8464cebada44cc0c95a0e">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock control register </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00030">30</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ac261eeede91c6ce53358eb30bdc6fd55" name="ac261eeede91c6ce53358eb30bdc6fd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac261eeede91c6ce53358eb30bdc6fd55">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00035">35</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a6ea6bba0659159d639403ae98f9f9e05" name="a6ea6bba0659159d639403ae98f9f9e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea6bba0659159d639403ae98f9f9e05">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock configuration register </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00040">40</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a4686a922c68e481a298f318715f3b60f" name="a4686a922c68e481a298f318715f3b60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4686a922c68e481a298f318715f3b60f">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock interrupt register </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00045">45</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a065976c7431ab490153a3602e5349441" name="a065976c7431ab490153a3602e5349441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a065976c7431ab490153a3602e5349441">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00050">50</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aed7685d20b81b40cfaff585a65c88cd7" name="aed7685d20b81b40cfaff585a65c88cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7685d20b81b40cfaff585a65c88cd7">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00055">55</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a2551729e80835d90ba56687f4bba8215" name="a2551729e80835d90ba56687f4bba8215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2551729e80835d90ba56687f4bba8215">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00060">60</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a44abbf2cb0bc29204e5439ffaa6c45aa" name="a44abbf2cb0bc29204e5439ffaa6c45aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44abbf2cb0bc29204e5439ffaa6c45aa">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00065">65</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a4a616d7cef8937249b7c345427dfbc4f" name="a4a616d7cef8937249b7c345427dfbc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a616d7cef8937249b7c345427dfbc4f">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00070">70</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ad15049925bcf2e2ae71bba509fe851a8" name="ad15049925bcf2e2ae71bba509fe851a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15049925bcf2e2ae71bba509fe851a8">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00075">75</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a322081ed17c762c46e11655808af38a3" name="a322081ed17c762c46e11655808af38a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a322081ed17c762c46e11655808af38a3">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00080">80</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a612af1a32cabf3fc1cfcb203f64a71e6" name="a612af1a32cabf3fc1cfcb203f64a71e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612af1a32cabf3fc1cfcb203f64a71e6">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00085">85</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ae114c307d2f179d3a1f694616d5b0bec" name="ae114c307d2f179d3a1f694616d5b0bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae114c307d2f179d3a1f694616d5b0bec">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00090">90</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a4b0b1fce92a61dcadef2ec532a0b798b" name="a4b0b1fce92a61dcadef2ec532a0b798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0b1fce92a61dcadef2ec532a0b798b">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00095">95</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a01421028b76130f38ebb7278ec9b224a" name="a01421028b76130f38ebb7278ec9b224a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01421028b76130f38ebb7278ec9b224a">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00100">100</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a23127965b20430c0e60a5affd64a693b" name="a23127965b20430c0e60a5affd64a693b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23127965b20430c0e60a5affd64a693b">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00105">105</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="add081e847bb40126a8edce900d0648f1" name="add081e847bb40126a8edce900d0648f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add081e847bb40126a8edce900d0648f1">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00110">110</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a3e8706b786a18fe490f58b4c5e2e54af" name="a3e8706b786a18fe490f58b4c5e2e54af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8706b786a18fe490f58b4c5e2e54af">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00115">115</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a2375a673c445d1c031797bb53d8d0b32" name="a2375a673c445d1c031797bb53d8d0b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2375a673c445d1c031797bb53d8d0b32">&#9670;&#160;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00120">120</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="acac5e0fdbbeb2315b558eb9a409f17c6" name="acac5e0fdbbeb2315b558eb9a409f17c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac5e0fdbbeb2315b558eb9a409f17c6">&#9670;&#160;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00125">125</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a59579f8bef126f4e79e5073692a41bbc" name="a59579f8bef126f4e79e5073692a41bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59579f8bef126f4e79e5073692a41bbc">&#9670;&#160;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral clock enable in low power mode register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00130">130</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a76274869a7d570c6a31dcf460aad2cec" name="a76274869a7d570c6a31dcf460aad2cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76274869a7d570c6a31dcf460aad2cec">&#9670;&#160;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral clock enable in low power mode register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00135">135</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a691232770077a4c690ec4dca92ace10a" name="a691232770077a4c690ec4dca92ace10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691232770077a4c690ec4dca92ace10a">&#9670;&#160;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00140">140</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ae1fa7690106165a439f4a6463cb7344c" name="ae1fa7690106165a439f4a6463cb7344c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1fa7690106165a439f4a6463cb7344c">&#9670;&#160;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00145">145</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a6a6cf2f8460bb7bb7971086b123b783c" name="a6a6cf2f8460bb7bb7971086b123b783c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6cf2f8460bb7bb7971086b123b783c">&#9670;&#160;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral clock enable in low power mode register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00150">150</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a5bd9ce674779c4384eba140a631a596a" name="a5bd9ce674779c4384eba140a631a596a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd9ce674779c4384eba140a631a596a">&#9670;&#160;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral clock enable in low power mode register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00155">155</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="ae032272144a00a3a9cc39d7fa5d0eed2" name="ae032272144a00a3a9cc39d7fa5d0eed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae032272144a00a3a9cc39d7fa5d0eed2">&#9670;&#160;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00160">160</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aeef1af3973e0f629d2747c85eb9571b9" name="aeef1af3973e0f629d2747c85eb9571b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef1af3973e0f629d2747c85eb9571b9">&#9670;&#160;</a></span>Reserved12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00165">165</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a202a1ac917c03326ebe3bda3f68adeb8" name="a202a1ac917c03326ebe3bda3f68adeb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202a1ac917c03326ebe3bda3f68adeb8">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Backup domain control register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00170">170</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a3762c7fd395e63fc23f9385119d2a6a0" name="a3762c7fd395e63fc23f9385119d2a6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3762c7fd395e63fc23f9385119d2a6a0">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock control &amp; status register </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00175">175</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="adb07252047e94344db30fede17fbf236" name="adb07252047e94344db30fede17fbf236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb07252047e94344db30fede17fbf236">&#9670;&#160;</a></span>Reserved13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00180">180</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a905aa62ac2893160d87f80589e97baa4" name="a905aa62ac2893160d87f80589e97baa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905aa62ac2893160d87f80589e97baa4">&#9670;&#160;</a></span>Reserved14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> Reserved14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00185">185</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a10e5679f6556facc72054bd01b159e96" name="a10e5679f6556facc72054bd01b159e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e5679f6556facc72054bd01b159e96">&#9670;&#160;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC spread spectrum clock generation register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00190">190</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aa2ac5a3d2de00da0485c45aa09025f3b" name="aa2ac5a3d2de00da0485c45aa09025f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ac5a3d2de00da0485c45aa09025f3b">&#9670;&#160;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLI2S configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00195">195</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aadf24e7300c84480c7c49ccb183aa83a" name="aadf24e7300c84480c7c49ccb183aa83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf24e7300c84480c7c49ccb183aa83a">&#9670;&#160;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dedicated Clocks Configuration Register. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00200">200</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COTS/MCAL/RCC/<a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_c_c___memory_map_type.html">RCC_MemoryMapType</a></li>
    <li class="footer">Generated on Mon Dec 12 2022 20:46:23 for ADAS Graduation Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
