#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Oct 22 14:04:18 2018
# Process ID: 10660
# Current directory: E:/EES_351/ees_351_selftest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3076 E:\EES_351\ees_351_selftest\ees_351_selftest.xpr
# Log file: E:/EES_351/ees_351_selftest/vivado.log
# Journal file: E:/EES_351/ees_351_selftest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/EES_351/ees_351_selftest/ees_351_selftest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/sw_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/ees_351_selftest/ees_351_selftest.ip_user_files/xilinx.com_user_VGA_Display_Demon_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/ees_351_selftest/ees_351_selftest.ip_user_files/xilinx.com_user_but_led_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/ov5640'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/ees_dac0832_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/ees331_xadc_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/ees331_adv7511_display_demo2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/7seg_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/wifi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EES_351/351_test/ip_catalog/zed_audio_ctrl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 883.980 ; gain = 171.684
update_compile_order -fileset sources_1
launch_sdk -workspace E:/EES_351/ees_351_selftest/ees_351_selftest.sdk -hwspec E:/EES_351/ees_351_selftest/ees_351_selftest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/EES_351/ees_351_selftest/ees_351_selftest.sdk -hwspec E:/EES_351/ees_351_selftest/ees_351_selftest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace E:/EES_351/ees_351_selftest/ees_351_selftest.sdk -hwspec E:/EES_351/ees_351_selftest/ees_351_selftest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/EES_351/ees_351_selftest/ees_351_selftest.sdk -hwspec E:/EES_351/ees_351_selftest/ees_351_selftest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace E:/EES_351/ees_351_selftest/ees_351_selftest.sdk -hwspec E:/EES_351/ees_351_selftest/ees_351_selftest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/EES_351/ees_351_selftest/ees_351_selftest.sdk -hwspec E:/EES_351/ees_351_selftest/ees_351_selftest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project E:/LED_Display/la4_dma_sg/la4_dma_sg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/xilinx.com_user_led_display_top_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_led_display_top_0_0

open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 983.262 ; gain = 46.020
update_compile_order -fileset sources_1
open_bd_design {E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:led_display_top:1.0 - led_display_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /led_display_top_0/sclk(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.098 ; gain = 63.836
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tdata] [get_bd_nets axis_data_fifo_0_m_axis_tlast] [get_bd_nets led_display_top_0_sel] [get_bd_nets led_display_top_0_OE] [get_bd_nets led_display_top_0_lat] [get_bd_nets axis_data_fifo_0_m_axis_tvalid] [get_bd_nets led_display_top_0_tready] [get_bd_nets led_display_top_0_data] [get_bd_nets led_display_top_0_pclk] [get_bd_cells led_display_top_0]
delete_bd_objs [get_bd_ports data]
delete_bd_objs [get_bd_ports sel]
delete_bd_objs [get_bd_ports OE]
delete_bd_objs [get_bd_ports lat]
delete_bd_objs [get_bd_ports pclk]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE2_TYPE {1} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {5} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins axi_dma_0/m_axis_mm2s_tlast]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
delete_bd_objs [get_bd_nets axi_dma_0_m_axis_mm2s_tlast]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins axi_dma_0/m_axis_mm2s_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins axi_dma_0/m_axis_mm2s_tlast]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins axi_dma_0/m_axis_mm2s_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/m_axis_mm2s_tready]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {3}] [get_bd_cells ila_0]
endgroup
report_ip_status -name ip_status 
generate_target all [get_files  E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file e:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1438.293 ; gain = 252.918
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 4841f4f7867aa3e1; cache size = 15.950 MB.
export_ip_user_files -of_objects [get_files E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_ila_0_0_synth_1 design_1_xlconstant_0_0_synth_1}
[Mon Oct 22 14:33:47 2018] Launched design_1_ila_0_0_synth_1, design_1_xlconstant_0_0_synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/design_1_ila_0_0_synth_1/runme.log
design_1_xlconstant_0_0_synth_1: E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/design_1_xlconstant_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/LED_Display/la4_dma_sg/la4_dma_sg.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/LED_Display/la4_dma_sg/la4_dma_sg.ip_user_files/sim_scripts -ip_user_files_dir E:/LED_Display/la4_dma_sg/la4_dma_sg.ip_user_files -ipstatic_source_dir E:/LED_Display/la4_dma_sg/la4_dma_sg.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/LED_Display/la4_dma_sg/la4_dma_sg.cache/compile_simlib/modelsim} {questa=E:/LED_Display/la4_dma_sg/la4_dma_sg.cache/compile_simlib/questa} {riviera=E:/LED_Display/la4_dma_sg/la4_dma_sg.cache/compile_simlib/riviera} {activehdl=E:/LED_Display/la4_dma_sg/la4_dma_sg.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 22 14:34:17 2018] Launched design_1_ila_0_0_synth_1, design_1_xlconstant_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/design_1_ila_0_0_synth_1/runme.log
design_1_xlconstant_0_0_synth_1: E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/design_1_xlconstant_0_0_synth_1/runme.log
synth_1: E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/synth_1/runme.log
[Mon Oct 22 14:34:18 2018] Launched impl_1...
Run output will be captured here: E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/impl_1/runme.log
file mkdir E:/LED_Display/la4_dma_sg/la4_dma_sg.sdk
file copy -force E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/impl_1/design_1_wrapper.sysdef E:/LED_Display/la4_dma_sg/la4_dma_sg.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/LED_Display/la4_dma_sg/la4_dma_sg.sdk -hwspec E:/LED_Display/la4_dma_sg/la4_dma_sg.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/LED_Display/la4_dma_sg/la4_dma_sg.sdk -hwspec E:/LED_Display/la4_dma_sg/la4_dma_sg.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/la4_dma_sg/la4_dma_sg.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/la4_dma_sg/la4_dma_sg.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axi_dma_0_m_axis_mm2s_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
startgroup 
set_property CONTROL.DATA_DEPTH 64 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property CONTROL.TRIGGER_POSITION 63 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property CONTROL.WINDOW_COUNT 100 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
endgroup
set_property CONTROL.WINDOW_COUNT 10 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property CONTROL.DATA_DEPTH 256 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property CONTROL.DATA_DEPTH 512 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 14:57:24
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Oct-22 14:57:31
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 14:57:39
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw
close_project
open_project E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/xilinx.com_user_led_display_top_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.582 ; gain = 0.000
update_compile_order -fileset sources_1
launch_sdk -workspace E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk -hwspec E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk -hwspec E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:user:led_display_top:1.0 - led_display_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_display_top_0/sclk(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.582 ; gain = 0.000
close_project
open_project E:/LED_Display/lab5_dma_test/lab5_dma_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/xilinx.com_user_led_display_top_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.582 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/LED_Display/lab5_dma_test/lab5_dma_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <E:/LED_Display/lab5_dma_test/lab5_dma_test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2045.582 ; gain = 0.000
launch_sdk -workspace E:/LED_Display/lab5_dma_test/lab5_dma_test.sdk -hwspec E:/LED_Display/lab5_dma_test/lab5_dma_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/LED_Display/lab5_dma_test/lab5_dma_test.sdk -hwspec E:/LED_Display/lab5_dma_test/lab5_dma_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 15:16:16
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Oct-22 15:16:34
INFO: [Labtools 27-2213] The ILA core 'hw_ila_1' captured one window with '1024' samples.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 15:17:28
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'design_1_i/ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 15:25:02
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Oct-22 15:25:11
INFO: [Labtools 27-2213] The ILA core 'hw_ila_1' captured one window with '1024' samples.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 15:26:20
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Oct-22 15:26:36
INFO: [Labtools 27-2213] The ILA core 'hw_ila_1' captured one window with '1024' samples.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab5_dma_test/lab5_dma_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 15:28:43
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Oct-22 15:28:52
INFO: [Labtools 27-2213] The ILA core 'hw_ila_1' captured one window with '1024' samples.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 15:31:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '4' windows, at 2018-Oct-22 15:31:39.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab5_dma_test/lab5_dma_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_project
open_project E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/xilinx.com_user_led_display_top_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.582 ; gain = 0.000
open_bd_design {E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:user:led_display_top:1.0 - led_display_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_display_top_0/sclk(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2045.582 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name led_display_top_v1_0_project -directory E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.tmp/led_display_top_v1_0_project e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/xilinx.com_user_led_display_top_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/led_display/lab3_331_dma_axis/lab3_331_dma_axis.tmp/led_display_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/xilinx.com_user_led_display_top_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2045.582 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
delete_bd_objs [get_bd_nets axi_dma_0_m_axis_mm2s_tdata] [get_bd_nets axis_data_fifo_0_s_axis_tready] [get_bd_nets axi_dma_0_m_axis_mm2s_tvalid] [get_bd_cells ila_0]
generate_target all [get_files  E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_display_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2134.277 ; gain = 88.695
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 4841f4f7867aa3e1; cache size = 140.546 MB.
export_ip_user_files -of_objects [get_files E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/sim_scripts -ip_user_files_dir E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files -ipstatic_source_dir E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/modelsim} {questa=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/questa} {riviera=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/riviera} {activehdl=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 22 15:35:23 2018] Launched synth_1...
Run output will be captured here: E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.runs/synth_1/runme.log
[Mon Oct 22 15:35:23 2018] Launched impl_1...
Run output will be captured here: E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.runs/impl_1/runme.log
file mkdir E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk
file copy -force E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.runs/impl_1/design_1_wrapper.sysdef E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk -hwspec E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk -hwspec E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_TYPE {1} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {3} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {4 1135 409} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins axi_dma_0/m_axis_mm2s_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins axi_dma_0/m_axis_mm2s_tlast]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins axi_dma_0/m_axis_mm2s_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/m_axis_mm2s_tready]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
save_bd_design
Wrote  : <E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tlast has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_dma_0/m_axis_mm2s_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_dma_0_M_AXIS_MM2S 
Wrote  : <E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_display_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2298.750 ; gain = 96.086
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlconstant_0_0, cache-ID = 86b5648280ae401e; cache size = 140.546 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 4841f4f7867aa3e1; cache size = 140.546 MB.
export_ip_user_files -of_objects [get_files E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_ila_0_0_synth_1
[Mon Oct 22 17:14:31 2018] Launched design_1_ila_0_0_synth_1...
Run output will be captured here: E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.runs/design_1_ila_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/sim_scripts -ip_user_files_dir E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files -ipstatic_source_dir E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/modelsim} {questa=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/questa} {riviera=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/riviera} {activehdl=E:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_project_as lab6_stream_timing E:/LED_Display/lab6_stream_timing -force
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_sim_netlist.vhdl' to 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_sim_netlist.v' to 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_stub.vhdl' to 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_stub.v' to 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'e:/LED_Display/lab3_331_dma_axis/lab3_331_dma_axis.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' to 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 22 17:16:05 2018] Launched design_1_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/design_1_ila_0_0_synth_1/runme.log
synth_1: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/synth_1/runme.log
[Mon Oct 22 17:16:05 2018] Launched impl_1...
Run output will be captured here: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/runme.log
file mkdir E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk
file copy -force E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.sysdef E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk -hwspec E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk -hwspec E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
startgroup 
set_property CONTROL.DATA_DEPTH 128 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property CONTROL.WINDOW_COUNT 5 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 17:26:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '5' windows, at 2018-Oct-22 17:26:31.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'design_1_i/ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'design_1_i/ila_0' from probes file, since it cannot be found on the programmed device.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'design_1_i/ila_0' from probes file, since it cannot be found on the programmed device.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 17:50:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '5' windows, at 2018-Oct-22 17:50:27.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 17:51:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '5' windows, at 2018-Oct-22 17:51:30.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'design_1_i/ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 17:53:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '5' windows, at 2018-Oct-22 17:53:51.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'design_1_i/ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 17:55:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '5' windows, at 2018-Oct-22 17:55:34.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
delete_bd_objs [get_bd_nets axi_dma_0_m_axis_mm2s_tlast]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_nets axi_dma_0_m_axis_mm2s_tdata]
delete_bd_objs [get_bd_nets axi_dma_0_m_axis_mm2s_tvalid]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins axis_data_fifo_0/m_axis_tdata]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins axis_data_fifo_0/m_axis_tdata]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins axis_data_fifo_0/m_axis_tdata]'
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins led_display_top_0/tready]
generate_target all [get_files  E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
Wrote  : <E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_display_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2553.395 ; gain = 99.238
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_cells xlconstant_0]
generate_target all [get_files  E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
Wrote  : <E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_display_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2651.613 ; gain = 94.121
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
delete_bd_objs [get_bd_nets axis_data_fifo_0_m_axis_tdata]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tdata] [get_bd_pins ila_0/probe0]
WARNING: [BD 41-1306] The connection to interface pin /axis_data_fifo_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {2}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_tdata] [get_bd_pins led_display_top_0/fifo_data]
generate_target all [get_files  E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_display_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2737.777 ; gain = 69.965
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_ila_0_0_synth_1 design_1_auto_pc_0_synth_1}
[Mon Oct 22 18:00:10 2018] Launched design_1_ila_0_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/design_1_ila_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/LED_Display/lab6_stream_timing/lab6_stream_timing.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/LED_Display/lab6_stream_timing/lab6_stream_timing.ip_user_files/sim_scripts -ip_user_files_dir E:/LED_Display/lab6_stream_timing/lab6_stream_timing.ip_user_files -ipstatic_source_dir E:/LED_Display/lab6_stream_timing/lab6_stream_timing.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/LED_Display/lab6_stream_timing/lab6_stream_timing.cache/compile_simlib/modelsim} {questa=E:/LED_Display/lab6_stream_timing/lab6_stream_timing.cache/compile_simlib/questa} {riviera=E:/LED_Display/lab6_stream_timing/lab6_stream_timing.cache/compile_simlib/riviera} {activehdl=E:/LED_Display/lab6_stream_timing/lab6_stream_timing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 22 18:00:41 2018] Launched design_1_ila_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/design_1_ila_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/synth_1/runme.log
[Mon Oct 22 18:00:42 2018] Launched impl_1...
Run output will be captured here: E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/runme.log
file mkdir E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk
file copy -force E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.sysdef E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk -hwspec E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk -hwspec E:/LED_Display/lab6_stream_timing/lab6_stream_timing.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {E:/LED_Display/lab6_stream_timing/lab6_stream_timing.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
WARNING: Simulation object design_1_i/axi_dma_0_m_axis_mm2s_tdata was not found in the design.
WARNING: Simulation object design_1_i/axi_dma_0_m_axis_mm2s_tlast was not found in the design.
WARNING: Simulation object design_1_i/axi_dma_0_m_axis_mm2s_tvalid was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/led_display_top_0_tready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Oct-22 18:11:42
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axis_data_fifo_0_m_axis_tdata} {design_1_i/led_display_top_0_tready} }
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '5' windows, at 2018-Oct-22 18:11:53.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/LED_Display/lab6_stream_timing/lab6_stream_timing.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 22 18:33:31 2018...
