ISim log file
Running: /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/PicoTestbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/PicoTestbench_isim_beh.wdb 
ISim P.58f (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoFramework.v" Line 282.  For instance PicoFramework/\ext_clk.pipe_clock_i /, width 1 of formal port CLK_RXUSRCLK is not equal to width 8 of actual signal PIPE_RXUSRCLK_IN.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/PicoFramework.v" Line 283.  For instance PicoFramework/\ext_clk.pipe_clock_i /, width 8 of formal port CLK_RXOUTCLK_OUT is not equal to width 1 of actual signal PIPE_RXOUTCLK_IN.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 189.  For instance UserModule/aa/, width 20 of formal port rd_id_in is not equal to width 40 of actual signal rd_id.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 190.  For instance UserModule/aa/, width 165 of formal port rd_addr_in is not equal to width 330 of actual signal rd_addr.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 191.  For instance UserModule/aa/, width 40 of formal port rd_len_in is not equal to width 80 of actual signal rd_len.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 192.  For instance UserModule/aa/, width 5 of formal port rd_info_valid_in is not equal to width 10 of actual signal rd_info_valid.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 193.  For instance UserModule/aa/, width 5 of formal port rd_info_rdy_out is not equal to width 10 of actual signal rd_info_rdy.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 194.  For instance UserModule/aa/, width 1280 of formal port rd_data_out is not equal to width 2560 of actual signal rd_data.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 195.  For instance UserModule/aa/, width 5 of formal port rd_data_valid_out is not equal to width 10 of actual signal rd_data_valid.
WARNING: File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/SmithWatermanAccelerator.v" Line 196.  For instance UserModule/aa/, width 5 of formal port rd_data_rdy_in is not equal to width 10 of actual signal rd_data_rdy.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1s
Simulator is doing circuit initialization process.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[0].eng .ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[0].eng .ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[1].eng .ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[1].eng .ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[2].eng .ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[2].eng .ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[3].eng .ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[3].eng .ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[4].eng .ec.qsbram0.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module PicoTestbench.PicoSim.FPGA.UserWrapper.UserModule.\engine_gen[4].eng .ec.qsbram1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
                   0: PicoSimInit
Finished circuit initialization process.
Enable Stream 126 as   in
Enable Stream 126 as  out
Enable Stream 125 as   in
Enable Stream 125 as  out
Enable Stream   1 as   in
Enable Stream   1 as  out
Enable Stream   2 as   in
Enable Stream   2 as  out
Enable Stream   3 as   in
Enable Stream   3 as  out
Enable Stream   4 as   in
Enable Stream   4 as  out
Enable Stream   5 as   in
Enable Stream   5 as  out
Writing scoring parameters
Streaming query seq to FPGA
Streaming result from FPGA
25470000: Host received 128b 
	[Addr : 000] 0x00000000_00000000_00000000_00000002
Stream:1 Query:    0 Location:         2
30590000: Host received 128b 
	[Addr : 000] 0x00000000_00000000_00000000_ffffffff
Stream:1 Query:    0 Location:4294967295
All Tests Successful!
Stopped at time : 30866 ns :  in File "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/PicoTestbench.v" Line 151 
# exit 0
