head	1.7;
access;
symbols
	binutils-2_24-branch:1.7.0.2
	binutils-2_24-branchpoint:1.7
	binutils-2_21_1:1.6
	binutils-2_23_2:1.6
	binutils-2_23_1:1.6
	binutils-2_23:1.6
	binutils-2_23-branch:1.6.0.10
	binutils-2_23-branchpoint:1.6
	binutils-2_22_branch:1.6.0.8
	binutils-2_22:1.6
	binutils-2_22-branch:1.6.0.6
	binutils-2_22-branchpoint:1.6
	binutils-2_21:1.6
	binutils-2_21-branch:1.6.0.4
	binutils-2_21-branchpoint:1.6
	binutils-2_20_1:1.6
	binutils-2_20:1.6
	binutils-arc-20081103-branch:1.3.0.8
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.6.0.2
	binutils-2_20-branchpoint:1.6
	dje-cgen-play1-branch:1.4.0.2
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.3.0.6
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.4
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.2
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-2_17-branch:1.1.0.4
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.2
	binutils-csl-2_17-branchpoint:1.1
	binutils_latest_snapshot:1.7;
locks; strict;
comment	@# @;


1.7
date	2013.03.21.18.39.35;	author willnewton;	state Exp;
branches;
next	1.6;

1.6
date	2009.06.30.11.57.05;	author nickc;	state Exp;
branches;
next	1.5;

1.5
date	2009.06.29.08.08.15;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2009.04.01.14.02.57;	author nathan;	state Exp;
branches;
next	1.3;

1.3
date	2007.06.06.17.36.54;	author pbrook;	state Exp;
branches;
next	1.2;

1.2
date	2007.04.21.19.45.05;	author rearnsha;	state Exp;
branches;
next	1.1;

1.1
date	2005.09.06.16.59.24;	author pbrook;	state Exp;
branches;
next	;


desc
@@


1.7
log
@gas/ChangeLog:

2013-03-21  Will Newton  <will.newton@@linaro.org>

	* config/tc-arm.c (encode_thumb32_addr_mode): Emit an error for all
	pc-relative str instructions in Thumb mode.

gas/testsuite/ChangeLog:

2013-03-21  Will Newton  <will.newton@@linaro.org>

	* gas/arm/thumb2_relax.d: Strip out invalid pc-relative strs.
	* gas/arm/thumb2_relax.s: Likewise.
	* gas/arm/thumb32.d: Likewise.
	* gas/arm/thumb32.l: Likewise.
	* gas/arm/thumb32.s: Likewise.
	* gas/arm/thumb2_str-bad.d: New file.
	* gas/arm/thumb2_str-bad.l: Likewise.
	* gas/arm/thumb2_str-bad.s: Likewise.
@
text
@# as: -march=armv6kt2
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0+000 <[^>]+> 7829      	ldrb	r1, \[r5, #0\]
0+002 <[^>]+> f895 1023 	ldrb.w	r1, \[r5, #35\].*
0+006 <[^>]+> 7fe9      	ldrb	r1, \[r5, #31\]
0+008 <[^>]+> f895 101f 	ldrb.w	r1, \[r5, #31\]
0+00c <[^>]+> f815 1c1f 	ldrb.w	r1, \[r5, #-31\]
0+010 <[^>]+> f815 1b1f 	ldrb.w	r1, \[r5\], #31
0+014 <[^>]+> f815 1b1f 	ldrb.w	r1, \[r5\], #31
0+018 <[^>]+> f815 1f1f 	ldrb.w	r1, \[r5, #31\]!
0+01c <[^>]+> f815 1d1f 	ldrb.w	r1, \[r5, #-31\]!
0+020 <[^>]+> 5d29      	ldrb	r1, \[r5, r4\]
0+022 <[^>]+> f819 100c 	ldrb.w	r1, \[r9, ip\]
0+026 <[^>]+> f89f 1014 	ldrb.w	r1, \[pc, #20\]	; 0+03c <[^>]+>
0+02a <[^>]+> f89f 1010 	ldrb.w	r1, \[pc, #16\]	; 0+03c <[^>]+>
0+02e <[^>]+> f89f 800c 	ldrb.w	r8, \[pc, #12\]	; 0+03c <[^>]+>
0+032 <[^>]+> f89f 100a 	ldrb.w	r1, \[pc, #10\]	; 0+03e <[^>]+>
0+036 <[^>]+> f81f 1038 	ldrb.w	r1, \[pc, #-56\]	; 0+000 <[^>]+>
0+03a <[^>]+> bf00      	nop
0+03c <[^>]+> bf00      	nop
0+03e <[^>]+> f995 1000 	ldrsb.w	r1, \[r5\]
0+042 <[^>]+> f995 1023 	ldrsb.w	r1, \[r5, #35\].*
0+046 <[^>]+> f995 101f 	ldrsb.w	r1, \[r5, #31\]
0+04a <[^>]+> f995 101f 	ldrsb.w	r1, \[r5, #31\]
0+04e <[^>]+> f915 1c1f 	ldrsb.w	r1, \[r5, #-31\]
0+052 <[^>]+> f915 1b1f 	ldrsb.w	r1, \[r5\], #31
0+056 <[^>]+> f915 1b1f 	ldrsb.w	r1, \[r5\], #31
0+05a <[^>]+> f915 1f1f 	ldrsb.w	r1, \[r5, #31\]!
0+05e <[^>]+> f915 1d1f 	ldrsb.w	r1, \[r5, #-31\]!
0+062 <[^>]+> 5729      	ldrsb	r1, \[r5, r4\]
0+064 <[^>]+> f919 100c 	ldrsb.w	r1, \[r9, ip\]
0+068 <[^>]+> f99f 1010 	ldrsb.w	r1, \[pc, #16\]	; 0+07c <[^>]+>
0+06c <[^>]+> f99f 100c 	ldrsb.w	r1, \[pc, #12\]	; 0+07c <[^>]+>
0+070 <[^>]+> f99f 8008 	ldrsb.w	r8, \[pc, #8\]	; 0+07c <[^>]+>
0+074 <[^>]+> f99f 1006 	ldrsb.w	r1, \[pc, #6\]	; 0+07e <[^>]+>
0+078 <[^>]+> f91f 103e 	ldrsb.w	r1, \[pc, #-62\]	; 0+03e <[^>]+>
0+07c <[^>]+> bf00      	nop
0+07e <[^>]+> 8829      	ldrh	r1, \[r5, #0\]
0+080 <[^>]+> f8b5 1042 	ldrh.w	r1, \[r5, #66\].*
0+084 <[^>]+> 8fe9      	ldrh	r1, \[r5, #62\].*
0+086 <[^>]+> f8b5 103e 	ldrh.w	r1, \[r5, #62\].*
0+08a <[^>]+> f835 1c3e 	ldrh.w	r1, \[r5, #-62\].*
0+08e <[^>]+> f835 1b3e 	ldrh.w	r1, \[r5\], #62.*
0+092 <[^>]+> f835 1b3e 	ldrh.w	r1, \[r5\], #62.*
0+096 <[^>]+> f835 1f3e 	ldrh.w	r1, \[r5, #62\]!.*
0+09a <[^>]+> f835 1d3e 	ldrh.w	r1, \[r5, #-62\]!.*
0+09e <[^>]+> 5b29      	ldrh	r1, \[r5, r4\]
0+0a0 <[^>]+> f839 100c 	ldrh.w	r1, \[r9, ip\]
0+0a4 <[^>]+> f8bf 1010 	ldrh.w	r1, \[pc, #16\]	; 0+0b8 <[^>]+>
0+0a8 <[^>]+> f8bf 100c 	ldrh.w	r1, \[pc, #12\]	; 0+0b8 <[^>]+>
0+0ac <[^>]+> f8bf 8008 	ldrh.w	r8, \[pc, #8\]	; 0+0b8 <[^>]+>
0+0b0 <[^>]+> f8bf 1006 	ldrh.w	r1, \[pc, #6\]	; 0+0ba <[^>]+>
0+0b4 <[^>]+> f83f 103a 	ldrh.w	r1, \[pc, #-58\]	; 0+07e <[^>]+>
0+0b8 <[^>]+> bf00      	nop
0+0ba <[^>]+> f9b5 1000 	ldrsh.w	r1, \[r5\]
0+0be <[^>]+> f9b5 1042 	ldrsh.w	r1, \[r5, #66\].*
0+0c2 <[^>]+> f9b5 103e 	ldrsh.w	r1, \[r5, #62\].*
0+0c6 <[^>]+> f9b5 103e 	ldrsh.w	r1, \[r5, #62\].*
0+0ca <[^>]+> f935 1c3e 	ldrsh.w	r1, \[r5, #-62\].*
0+0ce <[^>]+> f935 1b3e 	ldrsh.w	r1, \[r5\], #62.*
0+0d2 <[^>]+> f935 1b3e 	ldrsh.w	r1, \[r5\], #62.*
0+0d6 <[^>]+> f935 1f3e 	ldrsh.w	r1, \[r5, #62\]!.*
0+0da <[^>]+> f935 1d3e 	ldrsh.w	r1, \[r5, #-62\]!.*
0+0de <[^>]+> 5f29      	ldrsh	r1, \[r5, r4\]
0+0e0 <[^>]+> f939 100c 	ldrsh.w	r1, \[r9, ip\]
0+0e4 <[^>]+> f9bf 1010 	ldrsh.w	r1, \[pc, #16\]	; 0+0f8 <[^>]+>
0+0e8 <[^>]+> f9bf 100c 	ldrsh.w	r1, \[pc, #12\]	; 0+0f8 <[^>]+>
0+0ec <[^>]+> f9bf 8008 	ldrsh.w	r8, \[pc, #8\]	; 0+0f8 <[^>]+>
0+0f0 <[^>]+> f9bf 1006 	ldrsh.w	r1, \[pc, #6\]	; 0+0fa <[^>]+>
0+0f4 <[^>]+> f93f 103e 	ldrsh.w	r1, \[pc, #-62\]	; 0+0ba <[^>]+>
0+0f8 <[^>]+> bf00      	nop
0+0fa <[^>]+> 6829      	ldr	r1, \[r5, #0\]
0+0fc <[^>]+> f8d5 1080 	ldr.w	r1, \[r5, #128\].*
0+100 <[^>]+> 6fe9      	ldr	r1, \[r5, #124\].*
0+102 <[^>]+> f8d5 107c 	ldr.w	r1, \[r5, #124\].*
0+106 <[^>]+> f855 1c7c 	ldr.w	r1, \[r5, #-124\].*
0+10a <[^>]+> f855 1b7c 	ldr.w	r1, \[r5\], #124.*
0+10e <[^>]+> f855 1b7c 	ldr.w	r1, \[r5\], #124.*
0+112 <[^>]+> f855 1f7c 	ldr.w	r1, \[r5, #124\]!.*
0+116 <[^>]+> f855 1d7c 	ldr.w	r1, \[r5, #-124\]!.*
0+11a <[^>]+> 5929      	ldr	r1, \[r5, r4\]
0+11c <[^>]+> f859 100c 	ldr.w	r1, \[r9, ip\]
0+120 <[^>]+> 4904      	ldr	r1, \[pc, #16\]	; \(0+134 <[^>]+>\)
0+122 <[^>]+> f8df 1010 	ldr.w	r1, \[pc, #16\]	; 0+134 <[^>]+>
0+126 <[^>]+> f8df 800c 	ldr.w	r8, \[pc, #12\]	; 0+134 <[^>]+>
0+12a <[^>]+> f8df 100a 	ldr.w	r1, \[pc, #10\]	; 0+136 <[^>]+>
0+12e <[^>]+> f85f 1036 	ldr.w	r1, \[pc, #-54\]	; 0+0fa <[^>]+>
0+132 <[^>]+> bf00      	nop
0+134 <[^>]+> bf00      	nop
0+136 <[^>]+> a104      	add	r1, pc, #16	; \(adr r1, 0+148 <[^>]+>\)
0+138 <[^>]+> f20f 010c 	addw	r1, pc, #12
0+13c <[^>]+> f20f 0808 	addw	r8, pc, #8
0+140 <[^>]+> f20f 0106 	addw	r1, pc, #6
0+144 <[^>]+> f2af 0112 	subw	r1, pc, #18
0+148 <[^>]+> bf00      	nop
0+14a <[^>]+> bf00      	nop
0+14c <[^>]+> f20f 0104 	addw	r1, pc, #4
0+150 <[^>]+> f20f 0102 	addw	r1, pc, #2
0+154 <[^>]+> bf00      	nop
0+156 <[^>]+> bf00      	nop
@


1.6
log
@        PR 10288
        * arm-dis.c (coprocessor): Print the LDC and STC versions of the
        LFM and SFM instructions as comments,.
        Improve consistency of formatting for instructions displayed as
        comments and decimal values displayed with their hexadecimal
        equivalents.
        Formatting tidy ups.

        Updated expected disassembler regexps.
@
text
@d94 11
a104 62
0+136 <[^>]+> 7029      	strb	r1, \[r5, #0\]
0+138 <[^>]+> f885 1023 	strb.w	r1, \[r5, #35\].*
0+13c <[^>]+> 77e9      	strb	r1, \[r5, #31\]
0+13e <[^>]+> f885 101f 	strb.w	r1, \[r5, #31\]
0+142 <[^>]+> f805 1c1f 	strb.w	r1, \[r5, #-31\]
0+146 <[^>]+> f805 1b1f 	strb.w	r1, \[r5\], #31
0+14a <[^>]+> f805 1b1f 	strb.w	r1, \[r5\], #31
0+14e <[^>]+> f805 1f1f 	strb.w	r1, \[r5, #31\]!
0+152 <[^>]+> f805 1d1f 	strb.w	r1, \[r5, #-31\]!
0+156 <[^>]+> 5529      	strb	r1, \[r5, r4\]
0+158 <[^>]+> f809 100c 	strb.w	r1, \[r9, ip\]
0+15c <[^>]+> f88f 1010 	strb.w	r1, \[pc, #16\]	; 0+170 <[^>]+>
0+160 <[^>]+> f88f 100c 	strb.w	r1, \[pc, #12\]	; 0+170 <[^>]+>
0+164 <[^>]+> f88f 8008 	strb.w	r8, \[pc, #8\]	; 0+170 <[^>]+>
0+168 <[^>]+> f88f 1006 	strb.w	r1, \[pc, #6\]	; 0+172 <[^>]+>
0+16c <[^>]+> f80f 103a 	strb.w	r1, \[pc, #-58\]	; 0+136 <[^>]+>
0+170 <[^>]+> bf00      	nop
0+172 <[^>]+> 8029      	strh	r1, \[r5, #0\]
0+174 <[^>]+> f8a5 1042 	strh.w	r1, \[r5, #66\].*
0+178 <[^>]+> 87e9      	strh	r1, \[r5, #62\].*
0+17a <[^>]+> f8a5 103e 	strh.w	r1, \[r5, #62\].*
0+17e <[^>]+> f825 1c3e 	strh.w	r1, \[r5, #-62\].*
0+182 <[^>]+> f825 1b3e 	strh.w	r1, \[r5\], #62.*
0+186 <[^>]+> f825 1b3e 	strh.w	r1, \[r5\], #62.*
0+18a <[^>]+> f825 1f3e 	strh.w	r1, \[r5, #62\]!.*
0+18e <[^>]+> f825 1d3e 	strh.w	r1, \[r5, #-62\]!.*
0+192 <[^>]+> 5329      	strh	r1, \[r5, r4\]
0+194 <[^>]+> f829 100c 	strh.w	r1, \[r9, ip\]
0+198 <[^>]+> f8af 1010 	strh.w	r1, \[pc, #16\]	; 0+1ac <[^>]+>
0+19c <[^>]+> f8af 100c 	strh.w	r1, \[pc, #12\]	; 0+1ac <[^>]+>
0+1a0 <[^>]+> f8af 8008 	strh.w	r8, \[pc, #8\]	; 0+1ac <[^>]+>
0+1a4 <[^>]+> f8af 1006 	strh.w	r1, \[pc, #6\]	; 0+1ae <[^>]+>
0+1a8 <[^>]+> f82f 103a 	strh.w	r1, \[pc, #-58\]	; 0+172 <[^>]+>
0+1ac <[^>]+> bf00      	nop
0+1ae <[^>]+> 6029      	str	r1, \[r5, #0\]
0+1b0 <[^>]+> f8c5 1080 	str.w	r1, \[r5, #128\].*
0+1b4 <[^>]+> 67e9      	str	r1, \[r5, #124\].*
0+1b6 <[^>]+> f8c5 107c 	str.w	r1, \[r5, #124\].*
0+1ba <[^>]+> f845 1c7c 	str.w	r1, \[r5, #-124\].*
0+1be <[^>]+> f845 1b7c 	str.w	r1, \[r5\], #124.*
0+1c2 <[^>]+> f845 1b7c 	str.w	r1, \[r5\], #124.*
0+1c6 <[^>]+> f845 1f7c 	str.w	r1, \[r5, #124\]!.*
0+1ca <[^>]+> f845 1d7c 	str.w	r1, \[r5, #-124\]!.*
0+1ce <[^>]+> 5129      	str	r1, \[r5, r4\]
0+1d0 <[^>]+> f849 100c 	str.w	r1, \[r9, ip\]
0+1d4 <[^>]+> f8cf 1010 	str.w	r1, \[pc, #16\]	; 0+1e8 <[^>]+>
0+1d8 <[^>]+> f8cf 100c 	str.w	r1, \[pc, #12\]	; 0+1e8 <[^>]+>
0+1dc <[^>]+> f8cf 8008 	str.w	r8, \[pc, #8\]	; 0+1e8 <[^>]+>
0+1e0 <[^>]+> f8cf 1006 	str.w	r1, \[pc, #6\]	; 0+1ea <[^>]+>
0+1e4 <[^>]+> f84f 103a 	str.w	r1, \[pc, #-58\]	; 0+1ae <[^>]+>
0+1e8 <[^>]+> bf00      	nop
0+1ea <[^>]+> a104      	add	r1, pc, #16	; \(adr r1, 0+1fc <[^>]+>\)
0+1ec <[^>]+> f20f 010c 	addw	r1, pc, #12
0+1f0 <[^>]+> f20f 0808 	addw	r8, pc, #8
0+1f4 <[^>]+> f20f 0106 	addw	r1, pc, #6
0+1f8 <[^>]+> f2af 0112 	subw	r1, pc, #18
0+1fc <[^>]+> bf00      	nop
0+1fe <[^>]+> bf00      	nop
0+200 <[^>]+> f20f 0104 	addw	r1, pc, #4
0+204 <[^>]+> f20f 0102 	addw	r1, pc, #2
0+208 <[^>]+> bf00      	nop
0+20a <[^>]+> bf00      	nop
@


1.5
log
@        PR 10288
        * arm-dis.c (enum opcode_sentinels): New:  Used to mark the
        boundary between variaant and generic coprocessor instuctions.
        (coprocessor): Use it.
        Fix architecture version of MCRR and MRRC instructions.
        (arm_opcdes): Fix patterns for STRB and STRH instructions.
        (print_insn_coprocessor): Check architecture and extension masks.
        Print a hexadecimal version of any decimal constant that is
        outside of the range of -16 to +32.
        (print_arm_address): Add a return value of the offset used in the
        adress, if it is worth printing a hexadecimal version of it.
        (print_insn_neon): Print a hexadecimal version of any decimal
        constant that is outside of the range of -16 to +32.
        (print_insn_arm): Likewise.
        (print_insn_thumb16): Likewise.
        (print_insn_thumb32): Likewise.

        PR 10297
        * arm-dis.c (UNDEFINED_INSTRUCTION): New macro for a description
        of an undefined instruction.
        (arm_opcodes): Use it.
        (thumb_opcod): Use it.
        (thumb32_opc): Use it.

        Update expected disassembly regrexps in GAS and LD testsuites.
@
text
@d87 1
a87 1
0+120 <[^>]+> 4904      	ldr	r1, \[pc, #16\]	\(0+134 <[^>]+>\)
d145 5
a149 5
0+1ea <[^>]+> a104      	add	r1, pc, #16	\(adr r1, 0+1fc <[^>]+>\)
0+1ec <[^>]+> f20f 010c 	addw	r1, pc, #12	; 0xc
0+1f0 <[^>]+> f20f 0808 	addw	r8, pc, #8	; 0x8
0+1f4 <[^>]+> f20f 0106 	addw	r1, pc, #6	; 0x6
0+1f8 <[^>]+> f2af 0112 	subw	r1, pc, #18	; 0x12
d152 2
a153 2
0+200 <[^>]+> f20f 0104 	addw	r1, pc, #4	; 0x4
0+204 <[^>]+> f20f 0102 	addw	r1, pc, #2	; 0x2
@


1.4
log
@	* config/tc-arm.c (do_nop): Generate v6k nops whenever possible.
	(arm_handle_align): Generate v6k ARM, thumb2 wide & narrow nops
	whenever possible.

	testsuite/
	* gas/arm/align.s, gas/arm/align.d: New.
	* gas/arm/thumb32.d, gas/arm/arch6zk.d, gas/arm/arch6zk.s,
	arm/thumb2_relax.d: Adjust for align changes.
@
text
@d8 1
a8 1
0+002 <[^>]+> f895 1023 	ldrb.w	r1, \[r5, #35\]
d26 1
a26 1
0+042 <[^>]+> f995 1023 	ldrsb.w	r1, \[r5, #35\]
d43 8
a50 8
0+080 <[^>]+> f8b5 1042 	ldrh.w	r1, \[r5, #66\]
0+084 <[^>]+> 8fe9      	ldrh	r1, \[r5, #62\]
0+086 <[^>]+> f8b5 103e 	ldrh.w	r1, \[r5, #62\]
0+08a <[^>]+> f835 1c3e 	ldrh.w	r1, \[r5, #-62\]
0+08e <[^>]+> f835 1b3e 	ldrh.w	r1, \[r5\], #62
0+092 <[^>]+> f835 1b3e 	ldrh.w	r1, \[r5\], #62
0+096 <[^>]+> f835 1f3e 	ldrh.w	r1, \[r5, #62\]!
0+09a <[^>]+> f835 1d3e 	ldrh.w	r1, \[r5, #-62\]!
d60 8
a67 8
0+0be <[^>]+> f9b5 1042 	ldrsh.w	r1, \[r5, #66\]
0+0c2 <[^>]+> f9b5 103e 	ldrsh.w	r1, \[r5, #62\]
0+0c6 <[^>]+> f9b5 103e 	ldrsh.w	r1, \[r5, #62\]
0+0ca <[^>]+> f935 1c3e 	ldrsh.w	r1, \[r5, #-62\]
0+0ce <[^>]+> f935 1b3e 	ldrsh.w	r1, \[r5\], #62
0+0d2 <[^>]+> f935 1b3e 	ldrsh.w	r1, \[r5\], #62
0+0d6 <[^>]+> f935 1f3e 	ldrsh.w	r1, \[r5, #62\]!
0+0da <[^>]+> f935 1d3e 	ldrsh.w	r1, \[r5, #-62\]!
d77 8
a84 8
0+0fc <[^>]+> f8d5 1080 	ldr.w	r1, \[r5, #128\]
0+100 <[^>]+> 6fe9      	ldr	r1, \[r5, #124\]
0+102 <[^>]+> f8d5 107c 	ldr.w	r1, \[r5, #124\]
0+106 <[^>]+> f855 1c7c 	ldr.w	r1, \[r5, #-124\]
0+10a <[^>]+> f855 1b7c 	ldr.w	r1, \[r5\], #124
0+10e <[^>]+> f855 1b7c 	ldr.w	r1, \[r5\], #124
0+112 <[^>]+> f855 1f7c 	ldr.w	r1, \[r5, #124\]!
0+116 <[^>]+> f855 1d7c 	ldr.w	r1, \[r5, #-124\]!
d95 1
a95 1
0+138 <[^>]+> f885 1023 	strb.w	r1, \[r5, #35\]
d112 8
a119 8
0+174 <[^>]+> f8a5 1042 	strh.w	r1, \[r5, #66\]
0+178 <[^>]+> 87e9      	strh	r1, \[r5, #62\]
0+17a <[^>]+> f8a5 103e 	strh.w	r1, \[r5, #62\]
0+17e <[^>]+> f825 1c3e 	strh.w	r1, \[r5, #-62\]
0+182 <[^>]+> f825 1b3e 	strh.w	r1, \[r5\], #62
0+186 <[^>]+> f825 1b3e 	strh.w	r1, \[r5\], #62
0+18a <[^>]+> f825 1f3e 	strh.w	r1, \[r5, #62\]!
0+18e <[^>]+> f825 1d3e 	strh.w	r1, \[r5, #-62\]!
d129 8
a136 8
0+1b0 <[^>]+> f8c5 1080 	str.w	r1, \[r5, #128\]
0+1b4 <[^>]+> 67e9      	str	r1, \[r5, #124\]
0+1b6 <[^>]+> f8c5 107c 	str.w	r1, \[r5, #124\]
0+1ba <[^>]+> f845 1c7c 	str.w	r1, \[r5, #-124\]
0+1be <[^>]+> f845 1b7c 	str.w	r1, \[r5\], #124
0+1c2 <[^>]+> f845 1b7c 	str.w	r1, \[r5\], #124
0+1c6 <[^>]+> f845 1f7c 	str.w	r1, \[r5, #124\]!
0+1ca <[^>]+> f845 1d7c 	str.w	r1, \[r5, #-124\]!
@


1.3
log
@2007-06-06  Paul Brook  <paul@@codesourcery.com>

	gas/
	* config/tc-arm.c (s_align): Pad code sections appropriately.

	gas/testsuite/
	* gas/arm/thumb.d: Update expected output.
	* gas/arm/thumb2_relax.d: Ditto.
@
text
@d23 1
a23 1
0+03a <[^>]+> 46c0      	nop			\(mov r8, r8\)
d92 1
a92 1
0+132 <[^>]+> 46c0      	nop			\(mov r8, r8\)
@


1.2
log
@	* gas/arm/arch4t.d: Convert to unified syntax.
	* gas/arm/archv6.d: Likewise.
	* gas/arm/archv6t2.d: Likewise.
	* gas/arm/arch3.d: Likewise.
	* gas/arm/arch7dm.d: Likewise.
	* gas/arm/arch7t.d: Likewise.
	* gas/arm/archv1.d: Likewise.
	* gas/arm/copro.d: Likewise.
	* gas/arm/inst.d: Likewise.
	* gas/arm/macro1.d: Likewise.
	* gas/arm/tcompat.d: Likewise.
	* gas/arm/wince_inst.d: Likewise.
	* gas/arm/xscale.d: Likewise.

	* gas/arm/thumb.d: White space cleanup.
	* gas/arm/thumb2_relax.d: Likewise.
	* gas/arm/thumb32.d: Likewise.
@
text
@d23 1
a23 1
0+03a <[^>]+> 0000      	lsls	r0, r0, #0
d92 1
a92 1
0+132 <[^>]+> 0000      	lsls	r0, r0, #0
@


1.1
log
@2005-09-06  Paul Brook  <paul@@codesourcery.com>

gas/
	* config/tc-arm.c (arm_it): Add relax field.
	(T16_32_TAB): Add addi, addis, add_pc, add_sp, dec_sp, inc_sp,
	b, bcond, ldr_pc, ldr_pc2, ldr_sp, str_sp, subi, subis.
	(do_t_add_sub, do_t_addr, do_t_branch, do_t_ldst,
	do_t_mov_cmp): Allow relaxation.
	(output_relax_insn): New function.
	(put_thumb32_insn): New function.
	(output_inst): Use new functions.
	(md_assemble): Don't throw error on relaxable instructions.
	(insns): Change "b" entry from TCE(...) to tCE(...).
	(md_estimate_size_before_relax): Return 2.
	(md_convert_frag, relax_immediate, relax_adr, relax_addsub,
	relax_branch, arm_relax_frag): New functions.
	(arm_force_relocation): Return 0 for Thumb-2 immediate operand
	relocations.
	* config/tc-arm.h (md_convert_frag): Remove definition.
	(md_relax_frag): Define.
	(arm_relax_frag): Add prototype.
gas/testsuite/
	* gas/arm/thumb2_relax.d: New test.
	* gas/arm/thumb2_relax.s: New test.
	* gas/arm/thumb32.d: Adjust expected results to include relaxation.
	* gas/arm/thumb32.s: Tweak for better coverage of relaxable
	instructions.  Remove load/store tests.
@
text
@d145 1
a145 1
0+1ea <[^>]+> a104      	add	r1, pc, #16	\(adr r1,0+1fc <[^>]+>\)
@

