// Seed: 3641921567
module module_0;
  id_2(
      1 != id_1
  );
  assign id_1 = 1;
  wire id_3;
  always begin : LABEL_0
    deassign id_2;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    output wire  id_4,
    output tri   id_5,
    output wand  id_6,
    input  tri   id_7,
    input  wor   id_8
);
  assign id_2 = id_3;
  supply1 id_10 = 1;
  uwire id_11, id_12;
  module_0 modCall_1 ();
  tri1 id_13 = 1;
  wire id_14;
  initial $display;
endmodule
