0.7
2020.2
May 22 2024
19:03:11
C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/addsub/addsub.srcs/sim_1/imports/ROM-testbank/ROM_tb_addsub.vhd,1730934396,vhdl,,,,rom_tb_addsub,,,,,,,,
C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/addsub/addsub.srcs/sources_1/imports/digitale-elektronica/digielek-git/digielek/Practicum 1/addsub.vhd,1729284553,vhdl,C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/addsub/addsub.srcs/sources_1/imports/digitale-elektronica/project_2/chapter4/addsub_board.vhd,,,addsub,,,,,,,,
C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/addsub/addsub.srcs/sources_1/imports/digitale-elektronica/project_2/chapter4/addsub_board.vhd,1728559072,vhdl,C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/addsub/addsub.srcs/sim_1/imports/ROM-testbank/ROM_tb_addsub.vhd,,,addsub_board,,,,,,,,
