0.7
2020.2
May 22 2024
19:03:11
C:/Users/anayf/ALU_Project/ALU_Project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/alu_test.v,1762665600,verilog,,,,alu_test,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_adder_circuit.v,1760139345,verilog,,,,tb_adder_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_and_circuit.v,1762638752,verilog,,,,tb_and_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_mult_circuit.v,1762634043,verilog,,,,tb_mult_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_or_circuit.v,1762639830,verilog,,,,tb_or_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_shift_left.v,1762645700,verilog,,,,tb_shift_left,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_shift_right.v,1762648592,verilog,,,,tb_shift_right,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_subtractor_circuit.v,1760139980,verilog,,,,tb_subtractor_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_two_comp.v,1762634923,verilog,,,,tb_two_comp,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/adder_circuit.v,1760139754,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/alu_circuit.v,,adder_circuit;carry_lookahead_logic;partial_full_adder,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/alu_circuit.v,1762664100,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/and_circuit.v,,alu_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/and_circuit.v,1762637653,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/multiplier_circuit.v,,and_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/multiplier_circuit.v,1762629738,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/or_circuit.v,,CLA7;PFA;cla_logic;multiplier_circuit;partial_mult,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/or_circuit.v,1762640198,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/shift_left.v,,or_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/shift_left.v,1762652452,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/shift_right.v,,shift_left,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/shift_right.v,1762652454,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/subtractor_circuit.v,,shift_right,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/subtractor_circuit.v,1762634639,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/two_complement.v,,subtractor_circuit;two_complement,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/two_complement.v,1762634725,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/alu_test.v,,two_comp,,,,,,,,
