/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [24:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [3:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z[3] ? in_data[116] : in_data[186]);
  assign celloutsig_1_19z = !(celloutsig_1_3z ? celloutsig_1_13z[3] : celloutsig_1_5z[4]);
  assign celloutsig_0_5z = !(celloutsig_0_0z[7] ? celloutsig_0_4z[12] : celloutsig_0_3z[3]);
  assign celloutsig_0_15z = !(celloutsig_0_9z ? celloutsig_0_10z[13] : celloutsig_0_14z[1]);
  assign celloutsig_0_24z = !(celloutsig_0_6z[0] ? celloutsig_0_17z : celloutsig_0_19z[1]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[115]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z[0] ^ celloutsig_0_8z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z[5] ^ celloutsig_0_2z[0]);
  assign celloutsig_0_25z = ~(celloutsig_0_13z ^ celloutsig_0_2z[1]);
  assign celloutsig_1_5z = celloutsig_1_0z[9:0] / { 1'h1, celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_4z[6:0] / { 1'h1, celloutsig_0_0z[6:1] };
  assign celloutsig_1_3z = { in_data[125], celloutsig_1_2z, celloutsig_1_2z } <= { celloutsig_1_0z[10:9], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_4z[1], celloutsig_1_9z } <= celloutsig_1_4z[6:3];
  assign celloutsig_1_14z = celloutsig_1_0z[5:1] <= celloutsig_1_5z[5:1];
  assign celloutsig_0_13z = celloutsig_0_4z[16:8] <= celloutsig_0_1z[9:1];
  assign celloutsig_0_29z = { celloutsig_0_4z[7:1], celloutsig_0_24z } <= { celloutsig_0_23z[5:0], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } || { celloutsig_1_0z[9:3], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z[3:1], celloutsig_1_2z, celloutsig_1_3z } || celloutsig_1_5z[4:0];
  assign celloutsig_1_11z = { celloutsig_1_0z[6:4], celloutsig_1_6z, celloutsig_1_9z } || celloutsig_1_4z;
  assign celloutsig_0_7z = celloutsig_0_1z[3:1] || celloutsig_0_2z[2:0];
  assign celloutsig_0_8z = in_data[33:18] || { celloutsig_0_6z[6:2], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_1z[7], celloutsig_0_1z } || { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_21z[3:0] || celloutsig_0_6z[3:0];
  assign celloutsig_0_0z = in_data[63:54] * in_data[32:23];
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z } * { celloutsig_1_5z[8], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_4z = { celloutsig_0_3z[7], celloutsig_0_2z, celloutsig_0_3z } * { in_data[41:28], celloutsig_0_2z };
  assign celloutsig_1_16z = { in_data[127:118], celloutsig_1_14z, celloutsig_1_9z } * { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_18z = { in_data[151:150], celloutsig_1_14z } * { celloutsig_1_16z[12:11], celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[30:21] * in_data[47:38];
  assign celloutsig_0_21z = { celloutsig_0_10z[12:9], celloutsig_0_17z } * in_data[33:29];
  assign celloutsig_0_23z = { in_data[30:23], celloutsig_0_15z } * { celloutsig_0_0z[8:2], celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_3z = { celloutsig_0_0z[7:5], celloutsig_0_0z } ^ { in_data[39:37], celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z[4:0], celloutsig_1_2z, celloutsig_1_1z } ^ { celloutsig_1_0z[7:2], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_4z[5:4], celloutsig_1_7z, celloutsig_1_1z } ^ { celloutsig_1_9z[1:0], celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z } ^ { celloutsig_0_4z[8:4], celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_3z[10:8] ^ { celloutsig_0_0z[3:2], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_3z[10:5], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z } ^ { celloutsig_0_6z[5:3], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[129:119] ^ in_data[165:155];
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_2z = celloutsig_0_1z[7:4];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
