0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Parameterized_Ping_Pong_Counter/Parameterized_Ping_Pong_Counter.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/ Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga.v,1540370829,verilog,,C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/Lab3_TeamX_Parameterized_Ping_Pong_Counter.v,,Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga;clock_divider;direction_display;segament_display;switch_pulse,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/Lab3_TeamX_Parameterized_Ping_Pong_Counter.v,1540372502,verilog,,C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/Lab3_TeamX_Parameterized_Ping_Pong_Counter_t.v,,Parameterized_Ping_Pong_Counter;clock_divider_count,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB3/Sources files/Lab3_TeamX_Parameterized_Ping_Pong_Counter_t.v,1540453068,verilog,,,,Parameterized_Ping_Pong_Counter_t,,,,,,,,
