Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec  3 11:53:57 2024
| Host         : WinLab running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file intConv_timing_summary_routed.rpt -pb intConv_timing_summary_routed.pb -rpx intConv_timing_summary_routed.rpx -warn_on_violation
| Design       : intConv
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uut/product_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.515        0.000                      0                   83        0.168        0.000                      0                   83        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.515        0.000                      0                   83        0.168        0.000                      0                   83        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.976%)  route 1.431ns (69.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.603     6.587    uut/partial_product_n_0
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250    14.250    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[0]/C
                         clock pessimism              0.225    14.475    
                         clock uncertainty           -0.035    14.440    
    SLICE_X33Y31         FDRE (Setup_fdre_C_CE)      -0.338    14.102    uut/partial_product_reg[0]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.976%)  route 1.431ns (69.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.603     6.587    uut/partial_product_n_0
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250    14.250    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[1]/C
                         clock pessimism              0.225    14.475    
                         clock uncertainty           -0.035    14.440    
    SLICE_X33Y31         FDRE (Setup_fdre_C_CE)      -0.338    14.102    uut/partial_product_reg[1]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.976%)  route 1.431ns (69.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.603     6.587    uut/partial_product_n_0
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250    14.250    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[2]/C
                         clock pessimism              0.225    14.475    
                         clock uncertainty           -0.035    14.440    
    SLICE_X33Y31         FDRE (Setup_fdre_C_CE)      -0.338    14.102    uut/partial_product_reg[2]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.642ns (30.976%)  route 1.431ns (69.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.603     6.587    uut/partial_product_n_0
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250    14.250    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[3]/C
                         clock pessimism              0.225    14.475    
                         clock uncertainty           -0.035    14.440    
    SLICE_X33Y31         FDRE (Setup_fdre_C_CE)      -0.338    14.102    uut/partial_product_reg[3]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.642ns (32.676%)  route 1.323ns (67.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.495     6.479    uut/partial_product_n_0
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.251    14.251    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[4]/C
                         clock pessimism              0.225    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X33Y32         FDRE (Setup_fdre_C_CE)      -0.338    14.103    uut/partial_product_reg[4]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.642ns (32.676%)  route 1.323ns (67.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.495     6.479    uut/partial_product_n_0
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.251    14.251    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[5]/C
                         clock pessimism              0.225    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X33Y32         FDRE (Setup_fdre_C_CE)      -0.338    14.103    uut/partial_product_reg[5]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.642ns (32.676%)  route 1.323ns (67.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.495     6.479    uut/partial_product_n_0
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.251    14.251    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[6]/C
                         clock pessimism              0.225    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X33Y32         FDRE (Setup_fdre_C_CE)      -0.338    14.103    uut/partial_product_reg[6]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 uut/shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.642ns (32.676%)  route 1.323ns (67.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/shift_count_reg[2]/Q
                         net (fo=7, routed)           0.828     5.740    uut/shift_count[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.244     5.984 r  uut/partial_product/O
                         net (fo=8, routed)           0.495     6.479    uut/partial_product_n_0
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.251    14.251    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[7]/C
                         clock pessimism              0.225    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X33Y32         FDRE (Setup_fdre_C_CE)      -0.338    14.103    uut/partial_product_reg[7]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 uut/CS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/multiplicand_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.651ns (37.621%)  route 1.079ns (62.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/CS_reg[1]/Q
                         net (fo=9, routed)           0.531     5.442    uut/CS[1]
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.253     5.695 r  uut/multiplicand[7]_i_1/O
                         net (fo=4, routed)           0.549     6.244    uut/multiplicand[7]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  uut/multiplicand_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.251    14.251    uut/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  uut/multiplicand_reg[4]/C
                         clock pessimism              0.225    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.514    13.927    uut/multiplicand_reg[4]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 uut/CS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/multiplicand_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.651ns (37.621%)  route 1.079ns (62.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.355     4.514    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.398     4.912 f  uut/CS_reg[1]/Q
                         net (fo=9, routed)           0.531     5.442    uut/CS[1]
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.253     5.695 r  uut/multiplicand[7]_i_1/O
                         net (fo=4, routed)           0.549     6.244    uut/multiplicand[7]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  uut/multiplicand_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.251    14.251    uut/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  uut/multiplicand_reg[5]/C
                         clock pessimism              0.225    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.514    13.927    uut/multiplicand_reg[5]
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  7.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uut/partial_product_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/product_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.947%)  route 0.136ns (49.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uut/partial_product_reg[2]/Q
                         net (fo=3, routed)           0.136     1.716    uut/partial_product_reg[2]
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[2]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.076     1.548    uut/product_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uut/multiplicand_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.249ns (74.737%)  route 0.084ns (25.263%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.440    uut/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  uut/multiplicand_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uut/multiplicand_reg[7]/Q
                         net (fo=1, routed)           0.084     1.665    uut/multiplicand[7]
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.710 r  uut/partial_product0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.710    uut/partial_product0_carry__0_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.773 r  uut/partial_product0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.773    uut/p_0_in__0[7]
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.824     1.951    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[7]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.105     1.558    uut/partial_product_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uut/partial_product_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/product_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.297%)  route 0.185ns (56.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uut/partial_product_reg[3]/Q
                         net (fo=3, routed)           0.185     1.765    uut/partial_product_reg[3]
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[3]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.076     1.548    uut/product_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut/partial_product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/product_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.489%)  route 0.191ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uut/partial_product_reg[1]/Q
                         net (fo=3, routed)           0.191     1.771    uut/partial_product_reg[1]
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[1]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.076     1.548    uut/product_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uut/partial_product_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/product_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.017%)  route 0.179ns (55.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.440    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uut/partial_product_reg[6]/Q
                         net (fo=3, routed)           0.179     1.760    uut/partial_product_reg[6]
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[6]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.064     1.536    uut/product_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut/partial_product_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.880%)  route 0.180ns (56.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.440    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uut/partial_product_reg[7]/Q
                         net (fo=2, routed)           0.180     1.761    uut/partial_product_reg[7]
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[7]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.064     1.536    uut/product_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uut/partial_product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/product_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.017%)  route 0.179ns (55.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.440    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uut/partial_product_reg[4]/Q
                         net (fo=3, routed)           0.179     1.760    uut/partial_product_reg[4]
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.060     1.532    uut/product_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uut/multiplicand_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.256ns (72.865%)  route 0.095ns (27.135%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  uut/multiplicand_reg[0]/Q
                         net (fo=2, routed)           0.095     1.675    uut/multiplicand[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.720 r  uut/partial_product0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.720    uut/partial_product0_carry_i_4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.790 r  uut/partial_product0_carry/O[0]
                         net (fo=1, routed)           0.000     1.790    uut/p_0_in__0[0]
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  uut/partial_product_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.105     1.557    uut/partial_product_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uut/multiplicand_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/partial_product_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.612%)  route 0.097ns (27.388%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.440    uut/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  uut/multiplicand_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uut/multiplicand_reg[4]/Q
                         net (fo=2, routed)           0.097     1.678    uut/multiplicand[4]
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.723 r  uut/partial_product0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.723    uut/partial_product0_carry__0_i_4_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.793 r  uut/partial_product0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.793    uut/p_0_in__0[4]
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.824     1.951    uut/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  uut/partial_product_reg[4]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X33Y32         FDRE (Hold_fdre_C_D)         0.105     1.558    uut/partial_product_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uut/shift_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.208ns (56.757%)  route 0.158ns (43.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.555     1.438    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  uut/shift_count_reg[1]/Q
                         net (fo=4, routed)           0.158     1.761    uut/shift_count[1]
    SLICE_X34Y31         LUT5 (Prop_lut5_I1_O)        0.044     1.805 r  uut/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uut/shift_count[2]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.822     1.949    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/shift_count_reg[2]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.131     1.569    uut/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   uut/CS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   uut/CS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   uut/NS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y31   uut/NS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   uut/multiplicand_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   uut/multiplicand_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   uut/multiplicand_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   uut/multiplicand_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   uut/multiplicand_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   uut/multiplicand_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   uut/multiplicand_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/CS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y31   uut/NS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   uut/multiplicand_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   uut/multiplicand_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 product_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            product[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 3.731ns (50.385%)  route 3.674ns (49.615%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[7]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[7]/Q
                         net (fo=1, routed)           3.674     4.138    product_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.267     7.405 r  product_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.405    product[7]
    L1                                                                r  product[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            product[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 3.728ns (52.859%)  route 3.324ns (47.141%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[4]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[4]/Q
                         net (fo=1, routed)           3.324     3.788    product_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.264     7.052 r  product_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.052    product[4]
    P3                                                                r  product[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            product[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 3.717ns (53.414%)  route 3.242ns (46.586%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[5]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[5]/Q
                         net (fo=1, routed)           3.242     3.706    product_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.253     6.959 r  product_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.959    product[5]
    N3                                                                r  product[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            product[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.683ns  (logic 3.725ns (55.740%)  route 2.958ns (44.260%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[6]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[6]/Q
                         net (fo=1, routed)           2.958     3.422    product_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.261     6.683 r  product_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.683    product[6]
    P1                                                                r  product[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            product[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.497ns  (logic 3.714ns (57.162%)  route 2.783ns (42.838%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         LDCE                         0.000     0.000 r  product_reg[0]/G
    SLICE_X35Y31         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[0]/Q
                         net (fo=1, routed)           2.783     3.247    product_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.250     6.497 r  product_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.497    product[0]
    V13                                                               r  product[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            product[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.735ns (61.120%)  route 2.376ns (38.880%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         LDCE                         0.000     0.000 r  product_reg[2]/G
    SLICE_X35Y33         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[2]/Q
                         net (fo=1, routed)           2.376     2.840    product_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.271     6.111 r  product_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.111    product[2]
    W3                                                                r  product[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            product[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 3.718ns (61.051%)  route 2.372ns (38.949%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         LDCE                         0.000     0.000 r  product_reg[1]/G
    SLICE_X35Y33         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[1]/Q
                         net (fo=1, routed)           2.372     2.836    product_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.254     6.090 r  product_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.090    product[1]
    V3                                                                r  product[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            product[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.713ns (63.780%)  route 2.109ns (36.220%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         LDCE                         0.000     0.000 r  product_reg[3]/G
    SLICE_X35Y31         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  product_reg[3]/Q
                         net (fo=1, routed)           2.109     2.573    product_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.249     5.822 r  product_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.822    product[3]
    U3                                                                r  product[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 product_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            product[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.363ns (64.297%)  route 0.757ns (35.703%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         LDCE                         0.000     0.000 r  product_reg[3]/G
    SLICE_X35Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[3]/Q
                         net (fo=1, routed)           0.757     0.915    product_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.205     2.120 r  product_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.120    product[3]
    U3                                                                r  product[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            product[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.367ns (60.255%)  route 0.902ns (39.745%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         LDCE                         0.000     0.000 r  product_reg[1]/G
    SLICE_X35Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[1]/Q
                         net (fo=1, routed)           0.902     1.060    product_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.269 r  product_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.269    product[1]
    V3                                                                r  product[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            product[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.384ns (60.708%)  route 0.896ns (39.292%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         LDCE                         0.000     0.000 r  product_reg[2]/G
    SLICE_X35Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[2]/Q
                         net (fo=1, routed)           0.896     1.054    product_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.280 r  product_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.280    product[2]
    W3                                                                r  product[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            product[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.363ns (54.111%)  route 1.156ns (45.889%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         LDCE                         0.000     0.000 r  product_reg[0]/G
    SLICE_X35Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[0]/Q
                         net (fo=1, routed)           1.156     1.314    product_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.519 r  product_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.519    product[0]
    V13                                                               r  product[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            product[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.374ns (53.620%)  route 1.189ns (46.380%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[6]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[6]/Q
                         net (fo=1, routed)           1.189     1.347    product_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.563 r  product_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.563    product[6]
    P1                                                                r  product[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            product[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.366ns (49.956%)  route 1.369ns (50.044%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[5]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[5]/Q
                         net (fo=1, routed)           1.369     1.527    product_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.735 r  product_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.735    product[5]
    N3                                                                r  product[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            product[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.377ns (49.473%)  route 1.406ns (50.527%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[4]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[4]/Q
                         net (fo=1, routed)           1.406     1.564    product_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.784 r  product_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.784    product[4]
    P3                                                                r  product[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 product_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            product[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.380ns (46.645%)  route 1.579ns (53.355%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  product_reg[7]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  product_reg[7]/Q
                         net (fo=1, routed)           1.579     1.737    product_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.959 r  product_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.959    product[7]
    L1                                                                r  product[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.843ns  (logic 0.433ns (51.374%)  route 0.410ns (48.627%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.433     4.948 r  uut/product_reg[1]/Q
                         net (fo=2, routed)           0.410     5.358    out[1]
    SLICE_X35Y33         LDCE                                         r  product_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.842ns  (logic 0.433ns (51.453%)  route 0.409ns (48.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.433     4.948 r  uut/product_reg[2]/Q
                         net (fo=2, routed)           0.409     5.357    out[2]
    SLICE_X35Y33         LDCE                                         r  product_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.812ns  (logic 0.433ns (53.343%)  route 0.379ns (46.658%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.433     4.948 r  uut/product_reg[3]/Q
                         net (fo=2, routed)           0.379     5.327    out[3]
    SLICE_X35Y31         LDCE                                         r  product_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.807ns  (logic 0.398ns (49.335%)  route 0.409ns (50.665%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.398     4.913 r  uut/product_reg[6]/Q
                         net (fo=2, routed)           0.409     5.322    out[6]
    SLICE_X35Y32         LDCE                                         r  product_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.697ns  (logic 0.433ns (62.134%)  route 0.264ns (37.866%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.433     4.948 r  uut/product_reg[0]/Q
                         net (fo=2, routed)           0.264     5.212    out[0]
    SLICE_X35Y31         LDCE                                         r  product_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.697ns  (logic 0.398ns (57.115%)  route 0.299ns (42.885%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.398     4.913 r  uut/product_reg[5]/Q
                         net (fo=2, routed)           0.299     5.212    out[5]
    SLICE_X35Y32         LDCE                                         r  product_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.674ns  (logic 0.398ns (59.076%)  route 0.276ns (40.924%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.398     4.913 r  uut/product_reg[4]/Q
                         net (fo=2, routed)           0.276     5.189    out[4]
    SLICE_X35Y32         LDCE                                         r  product_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.665ns  (logic 0.398ns (59.888%)  route 0.267ns (40.112%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.356     4.515    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.398     4.913 r  uut/product_reg[7]/Q
                         net (fo=2, routed)           0.267     5.180    out[7]
    SLICE_X35Y32         LDCE                                         r  product_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/product_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.148ns (54.698%)  route 0.123ns (45.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  uut/product_reg[7]/Q
                         net (fo=2, routed)           0.123     1.710    out[7]
    SLICE_X35Y32         LDCE                                         r  product_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.148ns (54.045%)  route 0.126ns (45.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  uut/product_reg[5]/Q
                         net (fo=2, routed)           0.126     1.713    out[5]
    SLICE_X35Y32         LDCE                                         r  product_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.148ns (53.876%)  route 0.127ns (46.124%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  uut/product_reg[4]/Q
                         net (fo=2, routed)           0.127     1.714    out[4]
    SLICE_X35Y32         LDCE                                         r  product_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.975%)  route 0.119ns (42.025%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  uut/product_reg[0]/Q
                         net (fo=2, routed)           0.119     1.722    out[0]
    SLICE_X35Y31         LDCE                                         r  product_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.148ns (45.298%)  route 0.179ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  uut/product_reg[6]/Q
                         net (fo=2, routed)           0.179     1.766    out[6]
    SLICE_X35Y32         LDCE                                         r  product_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.273%)  route 0.176ns (51.727%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  uut/product_reg[3]/Q
                         net (fo=2, routed)           0.176     1.779    out[3]
    SLICE_X35Y31         LDCE                                         r  product_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  uut/product_reg[2]/Q
                         net (fo=2, routed)           0.180     1.783    out[2]
    SLICE_X35Y33         LDCE                                         r  product_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            product_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.164ns (46.217%)  route 0.191ns (53.783%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.439    uut/clk_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  uut/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  uut/product_reg[1]/Q
                         net (fo=2, routed)           0.191     1.794    out[1]
    SLICE_X35Y33         LDCE                                         r  product_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            uut/multiplicand_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.487ns (38.028%)  route 2.423ns (61.972%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           2.423     3.805    uut/b_IBUF[0]
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.105     3.910 r  uut/multiplicand[0]_i_1/O
                         net (fo=1, routed)           0.000     3.910    uut/p_0_in[0]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[0]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            uut/operand_bb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 1.497ns (38.706%)  route 2.371ns (61.294%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           2.371     3.763    uut/a_IBUF[1]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.105     3.868 r  uut/operand_bb[1]_i_1/O
                         net (fo=1, routed)           0.000     3.868    uut/operand_bb[1]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[1]/C

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            uut/multiplicand_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.507ns (39.027%)  route 2.354ns (60.973%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.381     1.381 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           2.354     3.735    uut/b_IBUF[2]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.126     3.861 r  uut/multiplicand[2]_i_1/O
                         net (fo=1, routed)           0.000     3.861    uut/p_0_in[2]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[2]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            uut/multiplicand_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 1.502ns (39.235%)  route 2.326ns (60.765%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           2.326     3.723    uut/b_IBUF[1]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.105     3.828 r  uut/multiplicand[1]_i_1/O
                         net (fo=1, routed)           0.000     3.828    uut/p_0_in[1]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[1]/C

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            uut/operand_bb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.799ns  (logic 1.500ns (39.497%)  route 2.299ns (60.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.379     1.379 r  a_IBUF[3]_inst/O
                         net (fo=1, routed)           2.299     3.678    uut/a_IBUF[3]
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.121     3.799 r  uut/operand_bb[3]_i_2/O
                         net (fo=1, routed)           0.000     3.799    uut/operand_bb[3]_i_2_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[3]/C

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            uut/operand_bb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.518ns (40.574%)  route 2.223ns (59.426%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           2.223     3.618    uut/a_IBUF[2]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.123     3.741 r  uut/operand_bb[2]_i_1/O
                         net (fo=1, routed)           0.000     3.741    uut/operand_bb[2]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/CS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.653ns  (logic 1.512ns (41.398%)  route 2.141ns (58.602%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.387     1.387 f  rst_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.528    uut/rst_IBUF
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.125     3.653 r  uut/CS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.653    uut/CS[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.247     4.247    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/CS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.492ns (41.076%)  route 2.141ns (58.924%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.387     1.387 f  rst_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.528    uut/rst_IBUF
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.105     3.633 r  uut/CS[0]_i_1/O
                         net (fo=1, routed)           0.000     3.633    uut/CS[0]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.247     4.247    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[0]/C

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            uut/multiplicand_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.626ns  (logic 1.498ns (41.315%)  route 2.128ns (58.685%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  b_IBUF[3]_inst/O
                         net (fo=1, routed)           2.128     3.518    uut/b_IBUF[3]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.108     3.626 r  uut/multiplicand[3]_i_1/O
                         net (fo=1, routed)           0.000     3.626    uut/p_0_in[3]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[3]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            uut/operand_bb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 1.489ns (41.717%)  route 2.080ns (58.283%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           2.080     3.464    uut/a_IBUF[0]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.105     3.569 r  uut/operand_bb[0]_i_1/O
                         net (fo=1, routed)           0.000     3.569    uut/operand_bb[0]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.250     4.250    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/CS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.267ns (19.610%)  route 1.096ns (80.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.320    uut/rst_IBUF
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.043     1.363 r  uut/CS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.363    uut/CS[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.822     1.949    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/CS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.269ns (19.728%)  route 1.096ns (80.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.096     1.320    uut/rst_IBUF
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.365 r  uut/CS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    uut/CS[0]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.822     1.949    uut/clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  uut/CS_reg[0]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            uut/operand_bb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.266ns (18.983%)  route 1.135ns (81.017%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.135     1.356    uut/a_IBUF[0]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.401 r  uut/operand_bb[0]_i_1/O
                         net (fo=1, routed)           0.000     1.401    uut/operand_bb[0]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[0]/C

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            uut/operand_bb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.274ns (19.243%)  route 1.149ns (80.757%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.149     1.381    uut/a_IBUF[2]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.042     1.423 r  uut/operand_bb[2]_i_1/O
                         net (fo=1, routed)           0.000     1.423    uut/operand_bb[2]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[2]/C

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            uut/multiplicand_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.275ns (19.313%)  route 1.149ns (80.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=1, routed)           1.149     1.376    uut/b_IBUF[3]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.048     1.424 r  uut/multiplicand[3]_i_1/O
                         net (fo=1, routed)           0.000     1.424    uut/p_0_in[3]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[3]/C

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            uut/operand_bb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.261ns (17.961%)  route 1.191ns (82.039%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=1, routed)           1.191     1.407    uut/a_IBUF[3]
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.044     1.451 r  uut/operand_bb[3]_i_2/O
                         net (fo=1, routed)           0.000     1.451    uut/operand_bb[3]_i_2_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[3]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            uut/multiplicand_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.279ns (18.723%)  route 1.211ns (81.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           1.211     1.445    uut/b_IBUF[1]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.490 r  uut/multiplicand[1]_i_1/O
                         net (fo=1, routed)           0.000     1.490    uut/p_0_in[1]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[1]/C

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            uut/operand_bb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.274ns (18.284%)  route 1.226ns (81.716%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           1.226     1.455    uut/a_IBUF[1]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.500 r  uut/operand_bb[1]_i_1/O
                         net (fo=1, routed)           0.000     1.500    uut/operand_bb[1]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/operand_bb_reg[1]/C

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            uut/multiplicand_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.263ns (17.491%)  route 1.240ns (82.509%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           1.240     1.458    uut/b_IBUF[2]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.503 r  uut/multiplicand[2]_i_1/O
                         net (fo=1, routed)           0.000     1.503    uut/p_0_in[2]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[2]/C

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            uut/multiplicand_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.264ns (17.467%)  route 1.247ns (82.533%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           1.247     1.466    uut/b_IBUF[0]
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.511 r  uut/multiplicand[0]_i_1/O
                         net (fo=1, routed)           0.000     1.511    uut/p_0_in[0]
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.823     1.950    uut/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uut/multiplicand_reg[0]/C





