

================================================================
== Vitis HLS Report for 'matprod_Pipeline_4'
================================================================
* Date:           Wed Nov 29 19:42:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
    |   min   |         max         |    min    |     max     | min |         max         |   Type  |
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+
    |        5|  4611686018427387904|  50.000 ns|  4.6e+10 sec|    5|  4611686018427387904|       no|
    +---------+---------------------+-----------+-------------+-----+---------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |          |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        | Loop Name|   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- Loop 1  |        3|  4611686018427387904|         3|          1|          1|  1 ~ 4611686018427387903|       yes|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln42_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln42"   --->   Operation 7 'read' 'sext_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast3_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast3_cast"   --->   Operation 8 'read' 'p_cast3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln42_cast = sext i32 %sext_ln42_read"   --->   Operation 9 'sext' 'sext_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_cast3_cast_cast = sext i62 %p_cast3_cast_read"   --->   Operation 10 'sext' 'p_cast3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i62 0, i62 %loop_index"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.33>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_load = load i62 %loop_index"   --->   Operation 14 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i62 %loop_index_load"   --->   Operation 15 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i32 %m3_buffer, i64 0, i64 %loop_index_cast"   --->   Operation 16 'getelementptr' 'm3_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%m3_buffer_load = load i10 %m3_buffer_addr"   --->   Operation 17 'load' 'm3_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 18 [1/1] (3.50ns)   --->   "%empty = add i62 %loop_index_load, i62 1"   --->   Operation 18 'add' 'empty' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.82ns)   --->   "%exitcond = icmp_eq  i62 %empty, i62 %sext_ln42_cast"   --->   Operation 19 'icmp' 'exitcond' <Predicate = true> <Delay = 2.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond, void %loop-memcpy-expansion.loop-memcpy-expansion_crit_edge, void %post-loop-memcpy-expansion.loopexit.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%m3_buffer_load = load i10 %m3_buffer_addr"   --->   Operation 21 'load' 'm3_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln0 = store i62 %empty, i62 %loop_index"   --->   Operation 22 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 1.61>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast3_cast_cast"   --->   Operation 25 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %m3_buffer_load, i4 15"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 4611686018427387903, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('loop_index') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'loop_index' [11]  (1.61 ns)

 <State 2>: 6.34ns
The critical path consists of the following:
	'load' operation ('loop_index_load') on local variable 'loop_index' [14]  (0 ns)
	'add' operation ('empty') [22]  (3.51 ns)
	'icmp' operation ('exitcond') [23]  (2.83 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('m3_buffer_load') on array 'm3_buffer' [20]  (3.26 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [16]  (0 ns)
	bus write operation ('write_ln0') on port 'gmem' [21]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
