# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# work
# ** Warning: (vlib-34) Library already exists at "work".
# reading modelsim.ini
# F:/app/anlogic_app_demo/each_app/memory/sdram_as_ram/source_code/include
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap secureip D:/lib/ise14_7_lib/secureip 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap unisim D:/lib/ise14_7_lib/unisim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap unimacro D:/lib/ise14_7_lib/unimacro 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap unisims_ver D:/lib/ise14_7_lib/unisims_ver 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap unimacro_ver D:/lib/ise14_7_lib/unimacro_ver 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap simprim D:/lib/ise14_7_lib/simprim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap simprims_ver D:/lib/ise14_7_lib/simprims_ver 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xilinxcorelib D:/lib/ise14_7_lib/xilinxcorelib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xilinxcorelib_ver D:/lib/ise14_7_lib/xilinxcorelib_ver 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap uni9000_ver D:/lib/ise14_7_lib/uni9000_ver 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cpld D:/lib/ise14_7_lib/cpld 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cpld_ver D:/lib/ise14_7_lib/cpld_ver 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap edk D:/lib/ise14_7_lib/edk 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap al D:/lib/anlogic/al 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ef2 D:/lib/anlogic/ef2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ef3 D:/lib/anlogic/ef3 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap eg D:/lib/anlogic/eg 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap elf D:/lib/anlogic/elf 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap ph1 D:/lib/anlogic/ph1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:50:32 on Oct 22,2020
# vlog -reportprogress 300 -work work "+incdir+F:/app/anlogic_app_demo/each_app/memory/sdram_as_ram/source_code/include" "+define+SIMULATION" ../source_code/rtl/app_wrrd.v ../source_code/rtl/top.v 
# -- Compiling module app_wrrd
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:50:33 on Oct 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:50:33 on Oct 22,2020
# vlog -reportprogress 300 -incr "+incdir+F:/app/anlogic_app_demo/each_app/memory/sdram_as_ram/source_code/include" ../source_code/rtl/enc_file/sdr_as_ram.enc.v ../source_code/rtl/enc_file/sdr_init_ref.enc.v ../source_code/rtl/enc_file/sdr_wrrd.enc.v 
# -- Skipping module sdr_as_ram
# 
# Top level modules:
# 	sdr_as_ram
# End time: 09:50:34 on Oct 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:50:34 on Oct 22,2020
# vlog -reportprogress 300 -incr "+incdir+F:/app/anlogic_app_demo/each_app/memory/sdram_as_ram/source_code/include" ../source_code/model/IS42s32200.v 
# -- Skipping module IS42s32200
# 
# Top level modules:
# 	IS42s32200
# End time: 09:50:34 on Oct 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:50:34 on Oct 22,2020
# vlog -reportprogress 300 -incr "+incdir+F:/app/anlogic_app_demo/each_app/memory/sdram_as_ram/source_code/include" "+define+SIMULATION" ../source_code/tb/eg_phy_glbl.v ../source_code/tb/tb.v 
# -- Skipping module glbl
# -- Skipping module tb
# 
# Top level modules:
# 	glbl
# 	tb
# End time: 09:50:34 on Oct 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:50:34 on Oct 22,2020
# vlog -reportprogress 300 -incr "+incdir+F:/app/anlogic_app_demo/each_app/memory/sdram_as_ram/source_code/include" "+define+SIMULATION" ../prj/al_ip/clk_pll_sim.v 
# -- Skipping module clk_pll
# 
# Top level modules:
# 	clk_pll
# End time: 09:50:34 on Oct 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ps -voptargs=""+acc"" "+transport_int_delays+transport_path_delay+notimingchecks" -L al -L eg work.tb work.glbl 
# Start time: 09:50:34 on Oct 22,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.clk_pll(fast)
# Loading eg.EG_PHY_GCLK(fast)
# Loading eg.EG_PHY_CONFIG(fast)
# Loading eg.EG_PHY_PLL(fast)
# Loading eg.eg_dphase_sel(fast)
# Loading eg.eg_dphase_sel(fast__1)
# Loading eg.prediv_mux(fast)
# Loading eg.eg_pll_div2(fast)
# Loading eg.eg_clko_premux(fast)
# Loading eg.eg_pll_div128(fast)
# Loading eg.eg_pll_div128(fast__1)
# Loading eg.eg_pll_div128(fast__2)
# Loading eg.eg_pll_div128(fast__3)
# Loading eg.eg_clko_ctrl(fast)
# Loading work.app_wrrd(fast)
# Loading work.sdr_as_ram(fast)
# Loading work.IS42s32200(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3017) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Too few port connections. Expected 23, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/u0_clk/config_inst File: C:/Anlogic/TD5.0.2/sim_release/eg/eg_phy_config.v
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jrstn'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jrti'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jshift'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jtck'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jtdi'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jupdate'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jscanen'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jtms'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jtdo'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jtag8_ipa'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'jtag8_ipb'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'done'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'highz'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'cclk_en'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'gsrn_sync_clk'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'usr_gsrn'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'dna_dout'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'dna_clk'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'dna_din'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'dna_shift_en'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'mboot_rebootn'.
# ** Warning: (vsim-3722) ../prj/al_ip/clk_pll_sim.v(32): [TFMPC] - Missing connection for port 'mboot_dynamic_addr'.
# ** Warning: (vsim-3015) ../prj/al_ip/clk_pll_sim.v(98): [PCDPC] - Port size (5) does not match connection size (1) for port 'load_reg'. The port definition is at: C:/Anlogic/TD5.0.2/sim_release/eg/eg_phy_pll.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/u0_clk/pll_inst File: C:/Anlogic/TD5.0.2/sim_release/eg/eg_phy_pll.v
# .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# unsigned
# ******************** : The Attribute            REFCLK_DIV on pll instance tb.DUT.u0_clk.pll_inst.para_int_range_chk is set to           2.  Legal values for this attribute are           1 to         128.
# ******************** : The Attribute             FBCLK_DIV on pll instance tb.DUT.u0_clk.pll_inst.para_int_range_chk is set to           1.  Legal values for this attribute are           1 to         128.
# ******************** : The Attribute             CLKC0_DIV on pll instance tb.DUT.u0_clk.pll_inst.para_int_range_chk is set to          84.  Legal values for this attribute are           1 to         128.
# ******************** : The Attribute             CLKC1_DIV on pll instance tb.DUT.u0_clk.pll_inst.para_int_range_chk is set to           7.  Legal values for this attribute are           1 to         128.
# ******************** : The Attribute             CLKC2_DIV on pll instance tb.DUT.u0_clk.pll_inst.para_int_range_chk is set to           7.  Legal values for this attribute are           1 to         128.
# ******************** : The Attribute             CLKC3_DIV on pll instance tb.DUT.u0_clk.pll_inst.para_int_range_chk is set to           1.  Legal values for this attribute are           1 to         128.
# ******************** : The Attribute             CLKC4_DIV on pll instance tb.DUT.u0_clk.pll_inst.para_int_range_chk is set to           1.  Legal values for this attribute are           1 to         128.
# ** Error: ../source_code/model/IS42s32200.v(957): $hold( posedge Clk:200 ps, Ba:200 ps, 1 ns );
#    Time: 200 ps  Iteration: 1  Instance: /tb/SDR1
# ** Error: ../source_code/model/IS42s32200.v(956): $hold( posedge Clk:200 ps, Addr:200 ps, 1 ns );
#    Time: 200 ps  Iteration: 1  Instance: /tb/SDR1
# ** Error: ../source_code/model/IS42s32200.v(955): $hold( posedge Clk:200 ps, We_n:200 ps, 1 ns );
#    Time: 200 ps  Iteration: 1  Instance: /tb/SDR1
# ** Error: ../source_code/model/IS42s32200.v(953): $hold( posedge Clk:200 ps, Cas_n:200 ps, 1 ns );
#    Time: 200 ps  Iteration: 1  Instance: /tb/SDR1
# ** Error: ../source_code/model/IS42s32200.v(954): $hold( posedge Clk:200 ps, Ras_n:200 ps, 1 ns );
#    Time: 200 ps  Iteration: 1  Instance: /tb/SDR1
# ** Error: ../source_code/model/IS42s32200.v(947): $width( posedge Clk:2224952 ps, :2227808 ps, 3 ns );
#    Time: 2227808 ps  Iteration: 0  Instance: /tb/SDR1
# ** Error: ../source_code/model/IS42s32200.v(948): $width( negedge Clk:2227808 ps, :2230664 ps, 3 ns );
#    Time: 2230664 ps  Iteration: 1  Instance: /tb/SDR1
# ** Error: ../source_code/model/IS42s32200.v(950): $period( posedge Clk:2224952 ps, :2230664 ps, 7 ns );
#    Time: 2230664 ps  Iteration: 1  Instance: /tb/SDR1
# Break key hit
# Break in Module EG_PHY_PLL at C:/Anlogic/TD5.0.2/sim_release/eg/eg_phy_pll.v line 699
# End time: 09:51:06 on Oct 22,2020, Elapsed time: 0:00:32
# Errors: 8, Warnings: 25
