

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'
================================================================
* Date:           Wed Dec 27 21:19:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 3.256 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 2 'read' 'kernel_window_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 3 'read' 'kernel_window_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 4 'read' 'kernel_window_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 5 'read' 'kernel_window_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_elem_data_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 6 'read' 'in_elem_data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:226]   --->   Operation 7 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str42) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 8 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.62ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[28 x i16]P"(i16* getelementptr inbounds ([28 x i16]* @line_buffer_Array_V_0_0, i64 0, i64 27), i16 %in_elem_data_V_read_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 9 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 28> <ShiftMem>
ST_1 : Operation 10 [1/1] (1.62ns)   --->   "%DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[28 x i16]P"(i16* getelementptr inbounds ([28 x i16]* @line_buffer_Array_V_1282_0, i64 0, i64 27), i16 %DataOut_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 10 'memshiftread' 'DataOut_V_8' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 28> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%newret1 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } undef, i16 %kernel_window_4_V_read_2, 0" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 11 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%newret3 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret1, i16 %kernel_window_7_V_read_2, 1" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 12 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%newret5 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret3, i16 %DataOut_V_8, 2" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 13 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%newret7 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret5, i16 %kernel_window_5_V_read_1, 3" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 14 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%newret9 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret7, i16 %DataOut_V, 4" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 15 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%newret11 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret9, i16 %kernel_window_8_V_read_2, 5" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 16 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%newret13 = insertvalue { i16, i16, i16, i16, i16, i16, i16 } %newret11, i16 %in_elem_data_V_read_1, 6" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 17 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16 } %newret13" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_window_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1282_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_window_8_V_read_2 (read        ) [ 00]
kernel_window_7_V_read_2 (read        ) [ 00]
kernel_window_5_V_read_1 (read        ) [ 00]
kernel_window_4_V_read_2 (read        ) [ 00]
in_elem_data_V_read_1    (read        ) [ 00]
specpipeline_ln226       (specpipeline) [ 00]
specloopname_ln241       (specloopname) [ 00]
DataOut_V                (memshiftread) [ 00]
DataOut_V_8              (memshiftread) [ 00]
newret1                  (insertvalue ) [ 00]
newret3                  (insertvalue ) [ 00]
newret5                  (insertvalue ) [ 00]
newret7                  (insertvalue ) [ 00]
newret9                  (insertvalue ) [ 00]
newret11                 (insertvalue ) [ 00]
newret13                 (insertvalue ) [ 00]
ret_ln221                (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_window_4_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_window_5_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_window_7_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_window_8_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_window_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_Array_V_1282_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1282_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[28 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="kernel_window_8_V_read_2_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_8_V_read_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="kernel_window_7_V_read_2_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_7_V_read_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="kernel_window_5_V_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="kernel_window_4_V_read_2_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_window_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in_elem_data_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_data_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="DataOut_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="DataOut_V_8_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_8/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="newret1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="112" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="newret3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="112" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="newret5_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="112" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="newret7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="112" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="newret9_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="112" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret9/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="newret11_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="112" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret11/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="newret13_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="112" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="112" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret13/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="64" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="70" pin="4"/><net_sink comp="80" pin=2"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="58" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="46" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="80" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="52" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="70" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="40" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="64" pin="2"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer_Array_V_0_0 | {1 }
	Port: line_buffer_Array_V_1282_0 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> : in_elem_data_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> : kernel_window_4_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> : kernel_window_5_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> : kernel_window_7_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> : kernel_window_8_V_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> : line_buffer_Array_V_0_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> : line_buffer_Array_V_1282_0 | {1 }
  - Chain level:
	State 1
		DataOut_V_8 : 1
		newret3 : 1
		newret5 : 2
		newret7 : 3
		newret9 : 4
		newret11 : 5
		newret13 : 6
		ret_ln221 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
|          | kernel_window_8_V_read_2_read_fu_40 |
|          | kernel_window_7_V_read_2_read_fu_46 |
|   read   | kernel_window_5_V_read_1_read_fu_52 |
|          | kernel_window_4_V_read_2_read_fu_58 |
|          |   in_elem_data_V_read_1_read_fu_64  |
|----------|-------------------------------------|
|memshiftread|           DataOut_V_fu_70           |
|          |          DataOut_V_8_fu_80          |
|----------|-------------------------------------|
|          |            newret1_fu_90            |
|          |            newret3_fu_96            |
|          |            newret5_fu_102           |
|insertvalue|            newret7_fu_108           |
|          |            newret9_fu_114           |
|          |           newret11_fu_120           |
|          |           newret13_fu_126           |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
