
Allocating common symbols
Common symbol       size              file

gSDMMCBoot          0x18              sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
gEntryPoint         0x4               ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o

Memory Configuration

Name             Origin             Length             Attributes
*default*        0x00000000         0xffffffff

Linker script and memory map

                0x02000000                EMIFStart = 0x2000000
                0x02000000                EMIFSize = 0x2000000
                0x00000000                IRAMStart = 0x0
                0x00008000                IRAMSize = 0x8000
                0x00010000                DRAMStart = 0x10000
                0x00008000                DRAMSize = 0x8000
                0x80000000                DDRStart = 0x80000000
                0x10000000                DDRSize = 0x10000000
                0x80000000                EXTERNAL_RAM_START = 0x80000000
                0x90000000                EXTERNAL_RAM_END = (EXTERNAL_RAM_START + DDRSize)
                0x00018000                STACKStart = (DRAMStart + DRAMSize)
                0x02000000                . = EMIFStart
                0x02000000                __selfcopysrc = EMIFStart
                0x00010020                __selfcopydest = (DRAMStart + 0x20)

.selfcopy       0x02000000       0xe0 load address 0x00000000
 *(.selfcopy)
 .selfcopy      0x02000000       0x64 selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x02000050                _dramstart
                0x0200005c                _selfcopydest
                0x02000000                selfcopy
                0x02000058                _selfcopysrc
                0x02000060                _selfcopysrcend
                0x020000e0                . = 0xe0
 *fill*         0x02000064       0x7c 00
                0x00000100                . = 0x100

.boot           0x00000100       0x4c load address 0x000000e0
 *(.boot)
 .boot          0x00000100       0x4c boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00000100                boot
                0x00000148                _stack
                0x0000014c                . = ALIGN (0x4)

.text           0x00000160     0x2140 load address 0x00000140
 *(.text)
 .text          0x00000160      0x124 ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00000160                main
 .text          0x00000284        0x0 boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .text          0x00000284        0x0 selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .text          0x00000284      0x1d8 uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x0000028c                UARTBOOT_copy
 .text          0x0000045c      0x9fc device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x000007ac                DEVICE_I2C0Init
                0x00000890                DEVICE_TIMER0Status
                0x0000095c                DEVICE_DDR2Init
                0x00000824                DEVICE_TIMER0Start
                0x000005b0                DEVICE_LPSCTransition
                0x00000d34                DEVICE_init
                0x00000638                DEVICE_pinmuxControl
                0x00000c10                DEVICE_PLL1Init
                0x000007e0                DEVICE_TIMER0Init
                0x00000738                DDR_Get_Val
                0x0000055c                POR_RESET
                0x000004e4                WDT_RESET
                0x00000770                DEVICE_EMIFInit
                0x000008a4                DEVICE_I2C0Reset
                0x00000af4                DEVICE_PLL2Init
                0x0000045c                WDT_FLAG_ON
                0x0000065c                DEVICE_bootMode
                0x00000900                DEVICE_UART0Init
                0x00000688                DEVICE_PSCInit
                0x0000048c                VPSS_SYNC_RESET
                0x00000670                DEVICE_emifBusWidth
                0x00000860                DEVICE_TIMER0Stop
 .text          0x00000e58       0x4c debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00000e74                DEBUG_readString
                0x00000e58                DEBUG_readChar
                0x00000e78                DEBUG_printString
                0x00000e80                DEBUG_printHexInt
 .text          0x00000ea4      0x388 uart_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x000011d8                UART_sendHexInt
                0x00001090                UART_recvStringN
                0x00000ff8                UART_checkSequence
                0x00001150                UART_sendString
                0x00000edc                UART_recvHexData
                0x00001134                UART_recvString
 .text          0x0000122c      0x25c util_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00001428                UTIL_buildCRC32Table
                0x0000124c                UTIL_allocMem
                0x00001324                UTIL_calcCRC16
                0x00001294                UTIL_callocMem
                0x000012c0                UTIL_waitLoop
                0x000012dc                UTIL_waitLoopAccurate
                0x000012e0                UTIL_calcCRC32
                0x000013b8                UTIL_buildCRC16Table
                0x0000122c                UTIL_getCurrMemPtr
                0x0000123c                UTIL_setCurrMemPtr
 .text          0x00001488      0xb64 sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00001628                SDMMCWriteNWords
                0x00001498                SDMMCClearResponse
                0x00001980                SDMMCMultipleBlkWrite
                0x00001490                SDMMC_eraseBytes
                0x00001df0                SDMMC_open
                0x000015c0                SDMMCSendCmd
                0x000016ec                SDMMCSingleBlkWrite
                0x00001bbc                SDMMCSingleBlkRead
                0x000014cc                SDMMCGetResponse
                0x00001d20                SDMMC_Identify_Card
                0x00001794                SDMMC_Set_BusWidth
                0x00001900                SDMMC_Select_Card
                0x000017f0                SDMMC_Read_CSD
                0x00001488                SDMMC_globalErase
                0x00001a64                SDMMCMultipleBlkRead
                0x00001cd4                SDMMC_Send_Op_Cmd
                0x00001540                SDMMCReadNWords
 .text          0x00001fec       0xf8 sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00001fec                SDMMCBOOT
                0x000020b8                SDMMCBOOT_copy
 .text          0x000020e4       0xc4 /tmp/ccSeqVPz.o
                0x000020e4                __udivsi3
                0x000020e4                __aeabi_uidiv
                0x00002178                __aeabi_uidivmod
                0x00002190                __aeabi_idivmod
 *fill*         0x000021a8       0x18 00
 .text          0x000021c0       0xe0 /tmp/cceZZQRj.o
                0x000021c0                __aeabi_idiv
                0x000021c0                __divsi3
                0x000022a0                . = ALIGN (0x4)

.glue_7         0x000022a0        0x0 load address 0x00002280
 .glue_7        0x00000000        0x0 linker stubs

.glue_7t        0x000022a0        0x0 load address 0x00002280
 .glue_7t       0x00000000        0x0 linker stubs

.vfp11_veneer   0x000022a0        0x0 load address 0x00002280
 .vfp11_veneer  0x00000000        0x0 linker stubs

.v4_bx          0x000022a0        0x0 load address 0x00002280
 .v4_bx         0x00000000        0x0 linker stubs
                0x000122a0                . = (. + (DRAMStart - IRAMStart))

.rodata         0x000122a0      0x1a8 load address 0x00002280
 *(.rodata*)
 .rodata.str1.1
                0x000122a0       0xdf ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                                 0xe3 (size before relaxing)
 .rodata.str1.1
                0x0001237f       0x90 uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 *fill*         0x0001240f        0x1 00
 .rodata        0x00012410        0x4 device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00012410                devString
 .rodata.str1.1
                0x00012414        0x6 device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .rodata.str1.1
                0x0001241a        0x3 debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 *fill*         0x0001241d        0x3 00
 .rodata        0x00012420       0x28 sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00012444                hDEFAULT_SDMMC_CONFIG
                0x00012420                DEFAULT_SDMMC_CONFIG
 *(.rodata)
                0x00012448                . = ALIGN (0x4)

.data           0x00012448        0x0 load address 0x00002428
 *(.data)
 .data          0x00012448        0x0 ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 uart_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 util_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .data          0x00012448        0x0 /tmp/ccSeqVPz.o
 .data          0x00012448        0x0 /tmp/cceZZQRj.o
                0x00012448                . = ALIGN (0x4)
                0x02002414                __selfcopysrcend = (((((__selfcopysrc + SIZEOF (.selfcopy)) + SIZEOF (.boot)) + SIZEOF (.text)) + SIZEOF (.data)) + SIZEOF (.rodata))

.bss            0x00012448       0x24 load address 0x00002428
 *(.bss)
 .bss           0x00012448        0x4 ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x0001244c        0x0 boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x0001244c        0x0 selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x0001244c        0x0 uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x0001244c        0x0 device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x0001244c        0x0 debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x0001244c        0x0 uart_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x0001244c        0x4 util_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x00012450        0x0 sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x00012450        0x0 sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .bss           0x00012450        0x0 /tmp/ccSeqVPz.o
 .bss           0x00012450        0x0 /tmp/cceZZQRj.o
 *(COMMON)
 COMMON         0x00012450        0x4 ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00012450                gEntryPoint
 COMMON         0x00012454       0x18 sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
                0x00012454                gSDMMCBoot
                0x0001246c                . = ALIGN (0x4)
LOAD ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD uart_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD util_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
LOAD /tmp/ccSeqVPz.o
LOAD /tmp/cceZZQRj.o
OUTPUT(ubl_DM36x_ARM297_DDR277_OSC27_sdmmc elf32-littlearm)

.comment        0x00000000      0x1ae
 .comment       0x00000000       0x2b ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x0000002b       0x2b boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x00000056       0x2b selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x00000081       0x2b uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x000000ac       0x2b device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x000000d7       0x2b debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x00000102       0x2b uart_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x0000012d       0x2b util_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x00000158       0x2b sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .comment       0x00000183       0x2b sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o

.note.GNU-stack
                0x00000000        0x0
 .note.GNU-stack
                0x00000000        0x0 ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 uart_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 util_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .note.GNU-stack
                0x00000000        0x0 sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o

.ARM.attributes
                0x00000000       0x2f
 .ARM.attributes
                0x00000000       0x31 ubl_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x00000031       0x31 boot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x00000062       0x31 selfcopy_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x00000093       0x31 uartboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x000000c4       0x31 device_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x000000f5       0x31 debug_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x00000126       0x31 uart_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x00000157       0x31 util_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x00000188       0x31 sdmmc_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x000001b9       0x31 sdmmcboot_DM36x_ARM297_DDR277_OSC27_sdmmc.o
 .ARM.attributes
                0x000001ea       0x14 /tmp/ccSeqVPz.o
 .ARM.attributes
                0x000001fe       0x14 /tmp/cceZZQRj.o
