// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ecg_cnn_ecg_cnn,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.000000,HLS_SYN_LAT=60677,HLS_SYN_TPT=none,HLS_SYN_MEM=53,HLS_SYN_DSP=0,HLS_SYN_FF=10845,HLS_SYN_LUT=10733,HLS_VERSION=2025_1}" *)

module ecg_cnn (
        ap_clk,
        ap_rst_n,
        m_axi_INPUT_r_AWVALID,
        m_axi_INPUT_r_AWREADY,
        m_axi_INPUT_r_AWADDR,
        m_axi_INPUT_r_AWID,
        m_axi_INPUT_r_AWLEN,
        m_axi_INPUT_r_AWSIZE,
        m_axi_INPUT_r_AWBURST,
        m_axi_INPUT_r_AWLOCK,
        m_axi_INPUT_r_AWCACHE,
        m_axi_INPUT_r_AWPROT,
        m_axi_INPUT_r_AWQOS,
        m_axi_INPUT_r_AWREGION,
        m_axi_INPUT_r_AWUSER,
        m_axi_INPUT_r_WVALID,
        m_axi_INPUT_r_WREADY,
        m_axi_INPUT_r_WDATA,
        m_axi_INPUT_r_WSTRB,
        m_axi_INPUT_r_WLAST,
        m_axi_INPUT_r_WID,
        m_axi_INPUT_r_WUSER,
        m_axi_INPUT_r_ARVALID,
        m_axi_INPUT_r_ARREADY,
        m_axi_INPUT_r_ARADDR,
        m_axi_INPUT_r_ARID,
        m_axi_INPUT_r_ARLEN,
        m_axi_INPUT_r_ARSIZE,
        m_axi_INPUT_r_ARBURST,
        m_axi_INPUT_r_ARLOCK,
        m_axi_INPUT_r_ARCACHE,
        m_axi_INPUT_r_ARPROT,
        m_axi_INPUT_r_ARQOS,
        m_axi_INPUT_r_ARREGION,
        m_axi_INPUT_r_ARUSER,
        m_axi_INPUT_r_RVALID,
        m_axi_INPUT_r_RREADY,
        m_axi_INPUT_r_RDATA,
        m_axi_INPUT_r_RLAST,
        m_axi_INPUT_r_RID,
        m_axi_INPUT_r_RUSER,
        m_axi_INPUT_r_RRESP,
        m_axi_INPUT_r_BVALID,
        m_axi_INPUT_r_BREADY,
        m_axi_INPUT_r_BRESP,
        m_axi_INPUT_r_BID,
        m_axi_INPUT_r_BUSER,
        m_axi_OUTPUT_r_AWVALID,
        m_axi_OUTPUT_r_AWREADY,
        m_axi_OUTPUT_r_AWADDR,
        m_axi_OUTPUT_r_AWID,
        m_axi_OUTPUT_r_AWLEN,
        m_axi_OUTPUT_r_AWSIZE,
        m_axi_OUTPUT_r_AWBURST,
        m_axi_OUTPUT_r_AWLOCK,
        m_axi_OUTPUT_r_AWCACHE,
        m_axi_OUTPUT_r_AWPROT,
        m_axi_OUTPUT_r_AWQOS,
        m_axi_OUTPUT_r_AWREGION,
        m_axi_OUTPUT_r_AWUSER,
        m_axi_OUTPUT_r_WVALID,
        m_axi_OUTPUT_r_WREADY,
        m_axi_OUTPUT_r_WDATA,
        m_axi_OUTPUT_r_WSTRB,
        m_axi_OUTPUT_r_WLAST,
        m_axi_OUTPUT_r_WID,
        m_axi_OUTPUT_r_WUSER,
        m_axi_OUTPUT_r_ARVALID,
        m_axi_OUTPUT_r_ARREADY,
        m_axi_OUTPUT_r_ARADDR,
        m_axi_OUTPUT_r_ARID,
        m_axi_OUTPUT_r_ARLEN,
        m_axi_OUTPUT_r_ARSIZE,
        m_axi_OUTPUT_r_ARBURST,
        m_axi_OUTPUT_r_ARLOCK,
        m_axi_OUTPUT_r_ARCACHE,
        m_axi_OUTPUT_r_ARPROT,
        m_axi_OUTPUT_r_ARQOS,
        m_axi_OUTPUT_r_ARREGION,
        m_axi_OUTPUT_r_ARUSER,
        m_axi_OUTPUT_r_RVALID,
        m_axi_OUTPUT_r_RREADY,
        m_axi_OUTPUT_r_RDATA,
        m_axi_OUTPUT_r_RLAST,
        m_axi_OUTPUT_r_RID,
        m_axi_OUTPUT_r_RUSER,
        m_axi_OUTPUT_r_RRESP,
        m_axi_OUTPUT_r_BVALID,
        m_axi_OUTPUT_r_BREADY,
        m_axi_OUTPUT_r_BRESP,
        m_axi_OUTPUT_r_BID,
        m_axi_OUTPUT_r_BUSER,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 48'd1;
parameter    ap_ST_fsm_state2 = 48'd2;
parameter    ap_ST_fsm_state3 = 48'd4;
parameter    ap_ST_fsm_state4 = 48'd8;
parameter    ap_ST_fsm_state5 = 48'd16;
parameter    ap_ST_fsm_state6 = 48'd32;
parameter    ap_ST_fsm_state7 = 48'd64;
parameter    ap_ST_fsm_state8 = 48'd128;
parameter    ap_ST_fsm_state9 = 48'd256;
parameter    ap_ST_fsm_state10 = 48'd512;
parameter    ap_ST_fsm_state11 = 48'd1024;
parameter    ap_ST_fsm_state12 = 48'd2048;
parameter    ap_ST_fsm_state13 = 48'd4096;
parameter    ap_ST_fsm_state14 = 48'd8192;
parameter    ap_ST_fsm_state15 = 48'd16384;
parameter    ap_ST_fsm_state16 = 48'd32768;
parameter    ap_ST_fsm_state17 = 48'd65536;
parameter    ap_ST_fsm_state18 = 48'd131072;
parameter    ap_ST_fsm_state19 = 48'd262144;
parameter    ap_ST_fsm_state20 = 48'd524288;
parameter    ap_ST_fsm_state21 = 48'd1048576;
parameter    ap_ST_fsm_state22 = 48'd2097152;
parameter    ap_ST_fsm_state23 = 48'd4194304;
parameter    ap_ST_fsm_state24 = 48'd8388608;
parameter    ap_ST_fsm_state25 = 48'd16777216;
parameter    ap_ST_fsm_state26 = 48'd33554432;
parameter    ap_ST_fsm_state27 = 48'd67108864;
parameter    ap_ST_fsm_state28 = 48'd134217728;
parameter    ap_ST_fsm_state29 = 48'd268435456;
parameter    ap_ST_fsm_state30 = 48'd536870912;
parameter    ap_ST_fsm_state31 = 48'd1073741824;
parameter    ap_ST_fsm_state32 = 48'd2147483648;
parameter    ap_ST_fsm_state33 = 48'd4294967296;
parameter    ap_ST_fsm_state34 = 48'd8589934592;
parameter    ap_ST_fsm_state35 = 48'd17179869184;
parameter    ap_ST_fsm_state36 = 48'd34359738368;
parameter    ap_ST_fsm_state37 = 48'd68719476736;
parameter    ap_ST_fsm_state38 = 48'd137438953472;
parameter    ap_ST_fsm_state39 = 48'd274877906944;
parameter    ap_ST_fsm_state40 = 48'd549755813888;
parameter    ap_ST_fsm_state41 = 48'd1099511627776;
parameter    ap_ST_fsm_state42 = 48'd2199023255552;
parameter    ap_ST_fsm_state43 = 48'd4398046511104;
parameter    ap_ST_fsm_state44 = 48'd8796093022208;
parameter    ap_ST_fsm_state45 = 48'd17592186044416;
parameter    ap_ST_fsm_state46 = 48'd35184372088832;
parameter    ap_ST_fsm_state47 = 48'd70368744177664;
parameter    ap_ST_fsm_state48 = 48'd140737488355328;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_INPUT_R_ID_WIDTH = 1;
parameter    C_M_AXI_INPUT_R_ADDR_WIDTH = 64;
parameter    C_M_AXI_INPUT_R_DATA_WIDTH = 32;
parameter    C_M_AXI_INPUT_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_INPUT_R_USER_VALUE = 0;
parameter    C_M_AXI_INPUT_R_PROT_VALUE = 0;
parameter    C_M_AXI_INPUT_R_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_OUTPUT_R_ID_WIDTH = 1;
parameter    C_M_AXI_OUTPUT_R_ADDR_WIDTH = 64;
parameter    C_M_AXI_OUTPUT_R_DATA_WIDTH = 32;
parameter    C_M_AXI_OUTPUT_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_OUTPUT_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_OUTPUT_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_OUTPUT_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_OUTPUT_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_OUTPUT_R_USER_VALUE = 0;
parameter    C_M_AXI_OUTPUT_R_PROT_VALUE = 0;
parameter    C_M_AXI_OUTPUT_R_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_INPUT_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_OUTPUT_R_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_INPUT_r_AWVALID;
input   m_axi_INPUT_r_AWREADY;
output  [C_M_AXI_INPUT_R_ADDR_WIDTH - 1:0] m_axi_INPUT_r_AWADDR;
output  [C_M_AXI_INPUT_R_ID_WIDTH - 1:0] m_axi_INPUT_r_AWID;
output  [7:0] m_axi_INPUT_r_AWLEN;
output  [2:0] m_axi_INPUT_r_AWSIZE;
output  [1:0] m_axi_INPUT_r_AWBURST;
output  [1:0] m_axi_INPUT_r_AWLOCK;
output  [3:0] m_axi_INPUT_r_AWCACHE;
output  [2:0] m_axi_INPUT_r_AWPROT;
output  [3:0] m_axi_INPUT_r_AWQOS;
output  [3:0] m_axi_INPUT_r_AWREGION;
output  [C_M_AXI_INPUT_R_AWUSER_WIDTH - 1:0] m_axi_INPUT_r_AWUSER;
output   m_axi_INPUT_r_WVALID;
input   m_axi_INPUT_r_WREADY;
output  [C_M_AXI_INPUT_R_DATA_WIDTH - 1:0] m_axi_INPUT_r_WDATA;
output  [C_M_AXI_INPUT_R_WSTRB_WIDTH - 1:0] m_axi_INPUT_r_WSTRB;
output   m_axi_INPUT_r_WLAST;
output  [C_M_AXI_INPUT_R_ID_WIDTH - 1:0] m_axi_INPUT_r_WID;
output  [C_M_AXI_INPUT_R_WUSER_WIDTH - 1:0] m_axi_INPUT_r_WUSER;
output   m_axi_INPUT_r_ARVALID;
input   m_axi_INPUT_r_ARREADY;
output  [C_M_AXI_INPUT_R_ADDR_WIDTH - 1:0] m_axi_INPUT_r_ARADDR;
output  [C_M_AXI_INPUT_R_ID_WIDTH - 1:0] m_axi_INPUT_r_ARID;
output  [7:0] m_axi_INPUT_r_ARLEN;
output  [2:0] m_axi_INPUT_r_ARSIZE;
output  [1:0] m_axi_INPUT_r_ARBURST;
output  [1:0] m_axi_INPUT_r_ARLOCK;
output  [3:0] m_axi_INPUT_r_ARCACHE;
output  [2:0] m_axi_INPUT_r_ARPROT;
output  [3:0] m_axi_INPUT_r_ARQOS;
output  [3:0] m_axi_INPUT_r_ARREGION;
output  [C_M_AXI_INPUT_R_ARUSER_WIDTH - 1:0] m_axi_INPUT_r_ARUSER;
input   m_axi_INPUT_r_RVALID;
output   m_axi_INPUT_r_RREADY;
input  [C_M_AXI_INPUT_R_DATA_WIDTH - 1:0] m_axi_INPUT_r_RDATA;
input   m_axi_INPUT_r_RLAST;
input  [C_M_AXI_INPUT_R_ID_WIDTH - 1:0] m_axi_INPUT_r_RID;
input  [C_M_AXI_INPUT_R_RUSER_WIDTH - 1:0] m_axi_INPUT_r_RUSER;
input  [1:0] m_axi_INPUT_r_RRESP;
input   m_axi_INPUT_r_BVALID;
output   m_axi_INPUT_r_BREADY;
input  [1:0] m_axi_INPUT_r_BRESP;
input  [C_M_AXI_INPUT_R_ID_WIDTH - 1:0] m_axi_INPUT_r_BID;
input  [C_M_AXI_INPUT_R_BUSER_WIDTH - 1:0] m_axi_INPUT_r_BUSER;
output   m_axi_OUTPUT_r_AWVALID;
input   m_axi_OUTPUT_r_AWREADY;
output  [C_M_AXI_OUTPUT_R_ADDR_WIDTH - 1:0] m_axi_OUTPUT_r_AWADDR;
output  [C_M_AXI_OUTPUT_R_ID_WIDTH - 1:0] m_axi_OUTPUT_r_AWID;
output  [7:0] m_axi_OUTPUT_r_AWLEN;
output  [2:0] m_axi_OUTPUT_r_AWSIZE;
output  [1:0] m_axi_OUTPUT_r_AWBURST;
output  [1:0] m_axi_OUTPUT_r_AWLOCK;
output  [3:0] m_axi_OUTPUT_r_AWCACHE;
output  [2:0] m_axi_OUTPUT_r_AWPROT;
output  [3:0] m_axi_OUTPUT_r_AWQOS;
output  [3:0] m_axi_OUTPUT_r_AWREGION;
output  [C_M_AXI_OUTPUT_R_AWUSER_WIDTH - 1:0] m_axi_OUTPUT_r_AWUSER;
output   m_axi_OUTPUT_r_WVALID;
input   m_axi_OUTPUT_r_WREADY;
output  [C_M_AXI_OUTPUT_R_DATA_WIDTH - 1:0] m_axi_OUTPUT_r_WDATA;
output  [C_M_AXI_OUTPUT_R_WSTRB_WIDTH - 1:0] m_axi_OUTPUT_r_WSTRB;
output   m_axi_OUTPUT_r_WLAST;
output  [C_M_AXI_OUTPUT_R_ID_WIDTH - 1:0] m_axi_OUTPUT_r_WID;
output  [C_M_AXI_OUTPUT_R_WUSER_WIDTH - 1:0] m_axi_OUTPUT_r_WUSER;
output   m_axi_OUTPUT_r_ARVALID;
input   m_axi_OUTPUT_r_ARREADY;
output  [C_M_AXI_OUTPUT_R_ADDR_WIDTH - 1:0] m_axi_OUTPUT_r_ARADDR;
output  [C_M_AXI_OUTPUT_R_ID_WIDTH - 1:0] m_axi_OUTPUT_r_ARID;
output  [7:0] m_axi_OUTPUT_r_ARLEN;
output  [2:0] m_axi_OUTPUT_r_ARSIZE;
output  [1:0] m_axi_OUTPUT_r_ARBURST;
output  [1:0] m_axi_OUTPUT_r_ARLOCK;
output  [3:0] m_axi_OUTPUT_r_ARCACHE;
output  [2:0] m_axi_OUTPUT_r_ARPROT;
output  [3:0] m_axi_OUTPUT_r_ARQOS;
output  [3:0] m_axi_OUTPUT_r_ARREGION;
output  [C_M_AXI_OUTPUT_R_ARUSER_WIDTH - 1:0] m_axi_OUTPUT_r_ARUSER;
input   m_axi_OUTPUT_r_RVALID;
output   m_axi_OUTPUT_r_RREADY;
input  [C_M_AXI_OUTPUT_R_DATA_WIDTH - 1:0] m_axi_OUTPUT_r_RDATA;
input   m_axi_OUTPUT_r_RLAST;
input  [C_M_AXI_OUTPUT_R_ID_WIDTH - 1:0] m_axi_OUTPUT_r_RID;
input  [C_M_AXI_OUTPUT_R_RUSER_WIDTH - 1:0] m_axi_OUTPUT_r_RUSER;
input  [1:0] m_axi_OUTPUT_r_RRESP;
input   m_axi_OUTPUT_r_BVALID;
output   m_axi_OUTPUT_r_BREADY;
input  [1:0] m_axi_OUTPUT_r_BRESP;
input  [C_M_AXI_OUTPUT_R_ID_WIDTH - 1:0] m_axi_OUTPUT_r_BID;
input  [C_M_AXI_OUTPUT_R_BUSER_WIDTH - 1:0] m_axi_OUTPUT_r_BUSER;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_r_r;
wire   [63:0] output_r_r;
reg    OUTPUT_r_blk_n_AW;
wire    ap_CS_fsm_state11;
reg    OUTPUT_r_blk_n_W;
wire    ap_CS_fsm_state43;
reg    OUTPUT_r_blk_n_B;
wire    ap_CS_fsm_state48;
reg   [63:0] input_r_r_read_reg_862;
reg   [63:0] OUTPUT_r_addr_reg_1059;
wire    ap_CS_fsm_state12;
wire   [11:0] grp_exp_12_3_s_fu_594_ap_return;
reg   [11:0] e_reg_1167;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire   [10:0] ref_tmp_i_i_0_fu_833_p3;
reg   [10:0] ref_tmp_i_i_0_reg_1177;
wire    ap_CS_fsm_state42;
wire   [0:0] label_fu_841_p2;
reg   [0:0] label_reg_1182;
reg   [11:0] conv1_out_address0;
reg    conv1_out_ce0;
reg    conv1_out_we0;
wire   [10:0] conv1_out_q0;
reg    conv1_out_ce1;
wire   [10:0] conv1_out_q1;
reg   [11:0] conv1_out_1_address0;
reg    conv1_out_1_ce0;
reg    conv1_out_1_we0;
wire   [10:0] conv1_out_1_q0;
reg    conv1_out_1_ce1;
wire   [10:0] conv1_out_1_q1;
reg   [8:0] pool1_out_address0;
reg    pool1_out_ce0;
reg    pool1_out_we0;
wire   [10:0] pool1_out_q0;
reg    pool1_out_ce1;
wire   [10:0] pool1_out_q1;
reg   [8:0] pool1_out_1_address0;
reg    pool1_out_1_ce0;
reg    pool1_out_1_we0;
wire   [10:0] pool1_out_1_q0;
reg    pool1_out_1_ce1;
wire   [10:0] pool1_out_1_q1;
reg   [8:0] pool1_out_2_address0;
reg    pool1_out_2_ce0;
reg    pool1_out_2_we0;
wire   [10:0] pool1_out_2_q0;
reg    pool1_out_2_ce1;
wire   [10:0] pool1_out_2_q1;
reg   [8:0] pool1_out_3_address0;
reg    pool1_out_3_ce0;
reg    pool1_out_3_we0;
wire   [10:0] pool1_out_3_q0;
reg    pool1_out_3_ce1;
wire   [10:0] pool1_out_3_q1;
reg   [8:0] pool1_out_4_address0;
reg    pool1_out_4_ce0;
reg    pool1_out_4_we0;
wire   [10:0] pool1_out_4_q0;
reg    pool1_out_4_ce1;
wire   [10:0] pool1_out_4_q1;
reg   [8:0] pool1_out_5_address0;
reg    pool1_out_5_ce0;
reg    pool1_out_5_we0;
wire   [10:0] pool1_out_5_q0;
reg    pool1_out_5_ce1;
wire   [10:0] pool1_out_5_q1;
reg   [8:0] pool1_out_6_address0;
reg    pool1_out_6_ce0;
reg    pool1_out_6_we0;
wire   [10:0] pool1_out_6_q0;
reg    pool1_out_6_ce1;
wire   [10:0] pool1_out_6_q1;
reg   [8:0] pool1_out_7_address0;
reg    pool1_out_7_ce0;
reg    pool1_out_7_we0;
wire   [10:0] pool1_out_7_q0;
reg    pool1_out_7_ce1;
wire   [10:0] pool1_out_7_q1;
reg   [8:0] pool1_out_8_address0;
reg    pool1_out_8_ce0;
reg    pool1_out_8_we0;
wire   [10:0] pool1_out_8_q0;
reg    pool1_out_8_ce1;
wire   [10:0] pool1_out_8_q1;
reg   [8:0] pool1_out_9_address0;
reg    pool1_out_9_ce0;
reg    pool1_out_9_we0;
wire   [10:0] pool1_out_9_q0;
reg    pool1_out_9_ce1;
wire   [10:0] pool1_out_9_q1;
reg   [10:0] conv2_out_address0;
reg    conv2_out_ce0;
reg    conv2_out_we0;
wire   [10:0] conv2_out_q0;
reg   [10:0] conv2_out_1_address0;
reg    conv2_out_1_ce0;
reg    conv2_out_1_we0;
wire   [10:0] conv2_out_1_q0;
reg   [10:0] conv2_out_2_address0;
reg    conv2_out_2_ce0;
reg    conv2_out_2_we0;
wire   [10:0] conv2_out_2_q0;
reg   [10:0] conv2_out_3_address0;
reg    conv2_out_3_ce0;
reg    conv2_out_3_we0;
wire   [10:0] conv2_out_3_q0;
wire    grp_conv1d_relu_fu_406_ap_start;
wire    grp_conv1d_relu_fu_406_ap_done;
wire    grp_conv1d_relu_fu_406_ap_idle;
wire    grp_conv1d_relu_fu_406_ap_ready;
wire    grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWVALID;
wire   [63:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWADDR;
wire   [0:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWID;
wire   [31:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWLEN;
wire   [2:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWSIZE;
wire   [1:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWBURST;
wire   [1:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWLOCK;
wire   [3:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWCACHE;
wire   [2:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWPROT;
wire   [3:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWQOS;
wire   [3:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWREGION;
wire   [0:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWUSER;
wire    grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WVALID;
wire   [15:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WDATA;
wire   [1:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WSTRB;
wire    grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WLAST;
wire   [0:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WID;
wire   [0:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WUSER;
wire    grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARVALID;
wire   [63:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARADDR;
wire   [0:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARID;
wire   [31:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARLEN;
wire   [2:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARSIZE;
wire   [1:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARBURST;
wire   [1:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARLOCK;
wire   [3:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARCACHE;
wire   [2:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARPROT;
wire   [3:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARQOS;
wire   [3:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARREGION;
wire   [0:0] grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARUSER;
wire    grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_RREADY;
wire    grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_BREADY;
wire   [11:0] grp_conv1d_relu_fu_406_output_0_address0;
wire    grp_conv1d_relu_fu_406_output_0_ce0;
wire    grp_conv1d_relu_fu_406_output_0_we0;
wire   [10:0] grp_conv1d_relu_fu_406_output_0_d0;
wire   [11:0] grp_conv1d_relu_fu_406_output_1_address0;
wire    grp_conv1d_relu_fu_406_output_1_ce0;
wire    grp_conv1d_relu_fu_406_output_1_we0;
wire   [10:0] grp_conv1d_relu_fu_406_output_1_d0;
wire    grp_maxpool_fu_432_ap_start;
wire    grp_maxpool_fu_432_ap_done;
wire    grp_maxpool_fu_432_ap_idle;
wire    grp_maxpool_fu_432_ap_ready;
wire   [11:0] grp_maxpool_fu_432_input_0_address0;
wire    grp_maxpool_fu_432_input_0_ce0;
wire   [11:0] grp_maxpool_fu_432_input_0_address1;
wire    grp_maxpool_fu_432_input_0_ce1;
wire   [11:0] grp_maxpool_fu_432_input_1_address0;
wire    grp_maxpool_fu_432_input_1_ce0;
wire   [11:0] grp_maxpool_fu_432_input_1_address1;
wire    grp_maxpool_fu_432_input_1_ce1;
wire   [8:0] grp_maxpool_fu_432_output_0_0_address0;
wire    grp_maxpool_fu_432_output_0_0_ce0;
wire    grp_maxpool_fu_432_output_0_0_we0;
wire   [10:0] grp_maxpool_fu_432_output_0_0_d0;
wire   [8:0] grp_maxpool_fu_432_output_0_1_address0;
wire    grp_maxpool_fu_432_output_0_1_ce0;
wire    grp_maxpool_fu_432_output_0_1_we0;
wire   [10:0] grp_maxpool_fu_432_output_0_1_d0;
wire   [8:0] grp_maxpool_fu_432_output_0_2_address0;
wire    grp_maxpool_fu_432_output_0_2_ce0;
wire    grp_maxpool_fu_432_output_0_2_we0;
wire   [10:0] grp_maxpool_fu_432_output_0_2_d0;
wire   [8:0] grp_maxpool_fu_432_output_0_3_address0;
wire    grp_maxpool_fu_432_output_0_3_ce0;
wire    grp_maxpool_fu_432_output_0_3_we0;
wire   [10:0] grp_maxpool_fu_432_output_0_3_d0;
wire   [8:0] grp_maxpool_fu_432_output_0_4_address0;
wire    grp_maxpool_fu_432_output_0_4_ce0;
wire    grp_maxpool_fu_432_output_0_4_we0;
wire   [10:0] grp_maxpool_fu_432_output_0_4_d0;
wire   [8:0] grp_maxpool_fu_432_output_1_0_address0;
wire    grp_maxpool_fu_432_output_1_0_ce0;
wire    grp_maxpool_fu_432_output_1_0_we0;
wire   [10:0] grp_maxpool_fu_432_output_1_0_d0;
wire   [8:0] grp_maxpool_fu_432_output_1_1_address0;
wire    grp_maxpool_fu_432_output_1_1_ce0;
wire    grp_maxpool_fu_432_output_1_1_we0;
wire   [10:0] grp_maxpool_fu_432_output_1_1_d0;
wire   [8:0] grp_maxpool_fu_432_output_1_2_address0;
wire    grp_maxpool_fu_432_output_1_2_ce0;
wire    grp_maxpool_fu_432_output_1_2_we0;
wire   [10:0] grp_maxpool_fu_432_output_1_2_d0;
wire   [8:0] grp_maxpool_fu_432_output_1_3_address0;
wire    grp_maxpool_fu_432_output_1_3_ce0;
wire    grp_maxpool_fu_432_output_1_3_we0;
wire   [10:0] grp_maxpool_fu_432_output_1_3_d0;
wire   [8:0] grp_maxpool_fu_432_output_1_4_address0;
wire    grp_maxpool_fu_432_output_1_4_ce0;
wire    grp_maxpool_fu_432_output_1_4_we0;
wire   [10:0] grp_maxpool_fu_432_output_1_4_d0;
wire    grp_conv1d_relu2_fu_448_ap_start;
wire    grp_conv1d_relu2_fu_448_ap_done;
wire    grp_conv1d_relu2_fu_448_ap_idle;
wire    grp_conv1d_relu2_fu_448_ap_ready;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_0_address0;
wire    grp_conv1d_relu2_fu_448_input_0_0_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_0_address1;
wire    grp_conv1d_relu2_fu_448_input_0_0_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_1_address0;
wire    grp_conv1d_relu2_fu_448_input_0_1_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_1_address1;
wire    grp_conv1d_relu2_fu_448_input_0_1_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_2_address0;
wire    grp_conv1d_relu2_fu_448_input_0_2_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_2_address1;
wire    grp_conv1d_relu2_fu_448_input_0_2_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_3_address0;
wire    grp_conv1d_relu2_fu_448_input_0_3_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_3_address1;
wire    grp_conv1d_relu2_fu_448_input_0_3_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_4_address0;
wire    grp_conv1d_relu2_fu_448_input_0_4_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_0_4_address1;
wire    grp_conv1d_relu2_fu_448_input_0_4_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_0_address0;
wire    grp_conv1d_relu2_fu_448_input_1_0_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_0_address1;
wire    grp_conv1d_relu2_fu_448_input_1_0_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_1_address0;
wire    grp_conv1d_relu2_fu_448_input_1_1_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_1_address1;
wire    grp_conv1d_relu2_fu_448_input_1_1_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_2_address0;
wire    grp_conv1d_relu2_fu_448_input_1_2_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_2_address1;
wire    grp_conv1d_relu2_fu_448_input_1_2_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_3_address0;
wire    grp_conv1d_relu2_fu_448_input_1_3_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_3_address1;
wire    grp_conv1d_relu2_fu_448_input_1_3_ce1;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_4_address0;
wire    grp_conv1d_relu2_fu_448_input_1_4_ce0;
wire   [8:0] grp_conv1d_relu2_fu_448_input_1_4_address1;
wire    grp_conv1d_relu2_fu_448_input_1_4_ce1;
wire   [10:0] grp_conv1d_relu2_fu_448_output_0_address0;
wire    grp_conv1d_relu2_fu_448_output_0_ce0;
wire    grp_conv1d_relu2_fu_448_output_0_we0;
wire   [10:0] grp_conv1d_relu2_fu_448_output_0_d0;
wire   [10:0] grp_conv1d_relu2_fu_448_output_1_address0;
wire    grp_conv1d_relu2_fu_448_output_1_ce0;
wire    grp_conv1d_relu2_fu_448_output_1_we0;
wire   [10:0] grp_conv1d_relu2_fu_448_output_1_d0;
wire   [10:0] grp_conv1d_relu2_fu_448_output_2_address0;
wire    grp_conv1d_relu2_fu_448_output_2_ce0;
wire    grp_conv1d_relu2_fu_448_output_2_we0;
wire   [10:0] grp_conv1d_relu2_fu_448_output_2_d0;
wire   [10:0] grp_conv1d_relu2_fu_448_output_3_address0;
wire    grp_conv1d_relu2_fu_448_output_3_ce0;
wire    grp_conv1d_relu2_fu_448_output_3_we0;
wire   [10:0] grp_conv1d_relu2_fu_448_output_3_d0;
wire    grp_gap_fu_506_ap_start;
wire    grp_gap_fu_506_ap_done;
wire    grp_gap_fu_506_ap_idle;
wire    grp_gap_fu_506_ap_ready;
wire   [10:0] grp_gap_fu_506_input_0_address0;
wire    grp_gap_fu_506_input_0_ce0;
wire   [10:0] grp_gap_fu_506_input_1_address0;
wire    grp_gap_fu_506_input_1_ce0;
wire   [10:0] grp_gap_fu_506_input_2_address0;
wire    grp_gap_fu_506_input_2_ce0;
wire   [10:0] grp_gap_fu_506_input_3_address0;
wire    grp_gap_fu_506_input_3_ce0;
wire   [11:0] grp_gap_fu_506_output_0;
wire    grp_gap_fu_506_output_0_ap_vld;
wire   [11:0] grp_gap_fu_506_output_1;
wire    grp_gap_fu_506_output_1_ap_vld;
wire   [11:0] grp_gap_fu_506_output_2;
wire    grp_gap_fu_506_output_2_ap_vld;
wire   [11:0] grp_gap_fu_506_output_3;
wire    grp_gap_fu_506_output_3_ap_vld;
wire   [11:0] grp_gap_fu_506_output_4;
wire    grp_gap_fu_506_output_4_ap_vld;
wire   [11:0] grp_gap_fu_506_output_5;
wire    grp_gap_fu_506_output_5_ap_vld;
wire   [11:0] grp_gap_fu_506_output_6;
wire    grp_gap_fu_506_output_6_ap_vld;
wire   [11:0] grp_gap_fu_506_output_7;
wire    grp_gap_fu_506_output_7_ap_vld;
wire   [11:0] grp_gap_fu_506_output_8;
wire    grp_gap_fu_506_output_8_ap_vld;
wire   [11:0] grp_gap_fu_506_output_9;
wire    grp_gap_fu_506_output_9_ap_vld;
wire   [11:0] grp_gap_fu_506_output_10;
wire    grp_gap_fu_506_output_10_ap_vld;
wire   [11:0] grp_gap_fu_506_output_11;
wire    grp_gap_fu_506_output_11_ap_vld;
wire   [11:0] grp_gap_fu_506_output_12;
wire    grp_gap_fu_506_output_12_ap_vld;
wire   [11:0] grp_gap_fu_506_output_13;
wire    grp_gap_fu_506_output_13_ap_vld;
wire   [11:0] grp_gap_fu_506_output_14;
wire    grp_gap_fu_506_output_14_ap_vld;
wire   [11:0] grp_gap_fu_506_output_15;
wire    grp_gap_fu_506_output_15_ap_vld;
wire    grp_dense_relu_fu_530_ap_start;
wire    grp_dense_relu_fu_530_ap_done;
wire    grp_dense_relu_fu_530_ap_idle;
wire    grp_dense_relu_fu_530_ap_ready;
wire   [10:0] grp_dense_relu_fu_530_output_0;
wire    grp_dense_relu_fu_530_output_0_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_1;
wire    grp_dense_relu_fu_530_output_1_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_2;
wire    grp_dense_relu_fu_530_output_2_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_3;
wire    grp_dense_relu_fu_530_output_3_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_4;
wire    grp_dense_relu_fu_530_output_4_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_5;
wire    grp_dense_relu_fu_530_output_5_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_6;
wire    grp_dense_relu_fu_530_output_6_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_7;
wire    grp_dense_relu_fu_530_output_7_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_8;
wire    grp_dense_relu_fu_530_output_8_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_9;
wire    grp_dense_relu_fu_530_output_9_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_10;
wire    grp_dense_relu_fu_530_output_10_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_11;
wire    grp_dense_relu_fu_530_output_11_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_12;
wire    grp_dense_relu_fu_530_output_12_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_13;
wire    grp_dense_relu_fu_530_output_13_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_14;
wire    grp_dense_relu_fu_530_output_14_ap_vld;
wire   [10:0] grp_dense_relu_fu_530_output_15;
wire    grp_dense_relu_fu_530_output_15_ap_vld;
wire    grp_dense_linear_fu_574_ap_start;
wire    grp_dense_linear_fu_574_ap_done;
wire    grp_dense_linear_fu_574_ap_idle;
wire    grp_dense_linear_fu_574_ap_ready;
wire   [11:0] grp_dense_linear_fu_574_ap_return;
wire   [11:0] grp_exp_12_3_s_fu_594_x;
reg    grp_exp_12_3_s_fu_594_ap_ce;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    INPUT_r_0_AWREADY;
wire    INPUT_r_0_WREADY;
reg    INPUT_r_0_ARVALID;
wire    INPUT_r_0_ARREADY;
wire    INPUT_r_0_RVALID;
reg    INPUT_r_0_RREADY;
wire   [15:0] INPUT_r_0_RDATA;
wire   [9:0] INPUT_r_0_RFIFONUM;
wire    INPUT_r_0_BVALID;
reg    OUTPUT_r_0_AWVALID;
wire    OUTPUT_r_0_AWREADY;
wire   [31:0] OUTPUT_r_0_AWLEN;
reg    OUTPUT_r_0_WVALID;
wire    OUTPUT_r_0_WREADY;
wire   [31:0] OUTPUT_r_0_WDATA;
wire    OUTPUT_r_0_ARREADY;
wire    OUTPUT_r_0_RVALID;
wire   [31:0] OUTPUT_r_0_RDATA;
wire   [8:0] OUTPUT_r_0_RFIFONUM;
wire    OUTPUT_r_0_BVALID;
reg    OUTPUT_r_0_BREADY;
reg    grp_conv1d_relu_fu_406_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_maxpool_fu_432_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_conv1d_relu2_fu_448_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_gap_fu_506_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [11:0] gap_out_fu_246;
reg   [11:0] gap_out_1_fu_250;
reg   [11:0] gap_out_2_fu_254;
reg   [11:0] gap_out_3_fu_258;
reg   [11:0] gap_out_4_fu_262;
reg   [11:0] gap_out_5_fu_266;
reg   [11:0] gap_out_6_fu_270;
reg   [11:0] gap_out_7_fu_274;
reg   [11:0] gap_out_8_fu_278;
reg   [11:0] gap_out_9_fu_282;
reg   [11:0] gap_out_10_fu_286;
reg   [11:0] gap_out_11_fu_290;
reg   [11:0] gap_out_12_fu_294;
reg   [11:0] gap_out_13_fu_298;
reg   [11:0] gap_out_14_fu_302;
reg   [11:0] gap_out_15_fu_306;
reg    grp_dense_relu_fu_530_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [10:0] dense1_out_fu_310;
reg   [10:0] dense1_out_1_fu_314;
reg   [10:0] dense1_out_2_fu_318;
reg   [10:0] dense1_out_3_fu_322;
reg   [10:0] dense1_out_4_fu_326;
reg   [10:0] dense1_out_5_fu_330;
reg   [10:0] dense1_out_6_fu_334;
reg   [10:0] dense1_out_7_fu_338;
reg   [10:0] dense1_out_8_fu_342;
reg   [10:0] dense1_out_9_fu_346;
reg   [10:0] dense1_out_10_fu_350;
reg   [10:0] dense1_out_11_fu_354;
reg   [10:0] dense1_out_12_fu_358;
reg   [10:0] dense1_out_13_fu_362;
reg   [10:0] dense1_out_14_fu_366;
reg   [10:0] dense1_out_15_fu_370;
reg    grp_dense_linear_fu_574_ap_start_reg;
wire  signed [63:0] sext_ln261_fu_615_p1;
wire   [61:0] trunc_ln_fu_605_p4;
wire  signed [12:0] sext_ln248_fu_760_p1;
wire  signed [12:0] add_ln248_fu_763_p2;
wire   [19:0] grp_fu_773_p2;
wire   [0:0] trunc_ln252_fu_801_p1;
wire   [8:0] tmp_9_fu_805_p3;
wire   [10:0] tmp_fu_783_p4;
wire   [0:0] icmp_ln252_fu_813_p2;
wire   [10:0] add_ln252_fu_819_p2;
wire   [0:0] tmp_12_fu_793_p3;
wire   [10:0] select_ln252_fu_825_p3;
wire   [11:0] prob_fu_779_p1;
wire   [11:0] packed_fu_847_p3;
wire  signed [16:0] sext_ln260_fu_853_p1;
reg    grp_fu_773_ap_start;
wire    grp_fu_773_ap_done;
reg   [47:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
#0 grp_conv1d_relu_fu_406_ap_start_reg = 1'b0;
#0 grp_maxpool_fu_432_ap_start_reg = 1'b0;
#0 grp_conv1d_relu2_fu_448_ap_start_reg = 1'b0;
#0 grp_gap_fu_506_ap_start_reg = 1'b0;
#0 grp_dense_relu_fu_530_ap_start_reg = 1'b0;
#0 grp_dense_linear_fu_574_ap_start_reg = 1'b0;
end

ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 2856 ),
    .AddressWidth( 12 ))
conv1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv1_out_address0),
    .ce0(conv1_out_ce0),
    .we0(conv1_out_we0),
    .d0(grp_conv1d_relu_fu_406_output_0_d0),
    .q0(conv1_out_q0),
    .address1(grp_maxpool_fu_432_input_0_address1),
    .ce1(conv1_out_ce1),
    .q1(conv1_out_q1)
);

ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 2856 ),
    .AddressWidth( 12 ))
conv1_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv1_out_1_address0),
    .ce0(conv1_out_1_ce0),
    .we0(conv1_out_1_we0),
    .d0(grp_conv1d_relu_fu_406_output_1_d0),
    .q0(conv1_out_1_q0),
    .address1(grp_maxpool_fu_432_input_1_address1),
    .ce1(conv1_out_1_ce1),
    .q1(conv1_out_1_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_address0),
    .ce0(pool1_out_ce0),
    .we0(pool1_out_we0),
    .d0(grp_maxpool_fu_432_output_0_0_d0),
    .q0(pool1_out_q0),
    .address1(grp_conv1d_relu2_fu_448_input_0_0_address1),
    .ce1(pool1_out_ce1),
    .q1(pool1_out_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_1_address0),
    .ce0(pool1_out_1_ce0),
    .we0(pool1_out_1_we0),
    .d0(grp_maxpool_fu_432_output_0_1_d0),
    .q0(pool1_out_1_q0),
    .address1(grp_conv1d_relu2_fu_448_input_0_1_address1),
    .ce1(pool1_out_1_ce1),
    .q1(pool1_out_1_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_2_address0),
    .ce0(pool1_out_2_ce0),
    .we0(pool1_out_2_we0),
    .d0(grp_maxpool_fu_432_output_0_2_d0),
    .q0(pool1_out_2_q0),
    .address1(grp_conv1d_relu2_fu_448_input_0_2_address1),
    .ce1(pool1_out_2_ce1),
    .q1(pool1_out_2_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_3_address0),
    .ce0(pool1_out_3_ce0),
    .we0(pool1_out_3_we0),
    .d0(grp_maxpool_fu_432_output_0_3_d0),
    .q0(pool1_out_3_q0),
    .address1(grp_conv1d_relu2_fu_448_input_0_3_address1),
    .ce1(pool1_out_3_ce1),
    .q1(pool1_out_3_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_4_address0),
    .ce0(pool1_out_4_ce0),
    .we0(pool1_out_4_we0),
    .d0(grp_maxpool_fu_432_output_0_4_d0),
    .q0(pool1_out_4_q0),
    .address1(grp_conv1d_relu2_fu_448_input_0_4_address1),
    .ce1(pool1_out_4_ce1),
    .q1(pool1_out_4_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_5_address0),
    .ce0(pool1_out_5_ce0),
    .we0(pool1_out_5_we0),
    .d0(grp_maxpool_fu_432_output_1_0_d0),
    .q0(pool1_out_5_q0),
    .address1(grp_conv1d_relu2_fu_448_input_1_0_address1),
    .ce1(pool1_out_5_ce1),
    .q1(pool1_out_5_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_6_address0),
    .ce0(pool1_out_6_ce0),
    .we0(pool1_out_6_we0),
    .d0(grp_maxpool_fu_432_output_1_1_d0),
    .q0(pool1_out_6_q0),
    .address1(grp_conv1d_relu2_fu_448_input_1_1_address1),
    .ce1(pool1_out_6_ce1),
    .q1(pool1_out_6_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_7_address0),
    .ce0(pool1_out_7_ce0),
    .we0(pool1_out_7_we0),
    .d0(grp_maxpool_fu_432_output_1_2_d0),
    .q0(pool1_out_7_q0),
    .address1(grp_conv1d_relu2_fu_448_input_1_2_address1),
    .ce1(pool1_out_7_ce1),
    .q1(pool1_out_7_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_8_address0),
    .ce0(pool1_out_8_ce0),
    .we0(pool1_out_8_we0),
    .d0(grp_maxpool_fu_432_output_1_3_d0),
    .q0(pool1_out_8_q0),
    .address1(grp_conv1d_relu2_fu_448_input_1_3_address1),
    .ce1(pool1_out_8_ce1),
    .q1(pool1_out_8_q1)
);

ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
pool1_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pool1_out_9_address0),
    .ce0(pool1_out_9_ce0),
    .we0(pool1_out_9_we0),
    .d0(grp_maxpool_fu_432_output_1_4_d0),
    .q0(pool1_out_9_q0),
    .address1(grp_conv1d_relu2_fu_448_input_1_4_address1),
    .ce1(pool1_out_9_ce1),
    .q1(pool1_out_9_q1)
);

ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 1412 ),
    .AddressWidth( 11 ))
conv2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2_out_address0),
    .ce0(conv2_out_ce0),
    .we0(conv2_out_we0),
    .d0(grp_conv1d_relu2_fu_448_output_0_d0),
    .q0(conv2_out_q0)
);

ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 1412 ),
    .AddressWidth( 11 ))
conv2_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2_out_1_address0),
    .ce0(conv2_out_1_ce0),
    .we0(conv2_out_1_we0),
    .d0(grp_conv1d_relu2_fu_448_output_1_d0),
    .q0(conv2_out_1_q0)
);

ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 1412 ),
    .AddressWidth( 11 ))
conv2_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2_out_2_address0),
    .ce0(conv2_out_2_ce0),
    .we0(conv2_out_2_we0),
    .d0(grp_conv1d_relu2_fu_448_output_2_d0),
    .q0(conv2_out_2_q0)
);

ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 1412 ),
    .AddressWidth( 11 ))
conv2_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv2_out_3_address0),
    .ce0(conv2_out_3_ce0),
    .we0(conv2_out_3_we0),
    .d0(grp_conv1d_relu2_fu_448_output_3_d0),
    .q0(conv2_out_3_q0)
);

ecg_cnn_conv1d_relu grp_conv1d_relu_fu_406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv1d_relu_fu_406_ap_start),
    .ap_done(grp_conv1d_relu_fu_406_ap_done),
    .ap_idle(grp_conv1d_relu_fu_406_ap_idle),
    .ap_ready(grp_conv1d_relu_fu_406_ap_ready),
    .m_axi_INPUT_r_0_AWVALID(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWVALID),
    .m_axi_INPUT_r_0_AWREADY(1'b0),
    .m_axi_INPUT_r_0_AWADDR(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWADDR),
    .m_axi_INPUT_r_0_AWID(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWID),
    .m_axi_INPUT_r_0_AWLEN(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWLEN),
    .m_axi_INPUT_r_0_AWSIZE(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWSIZE),
    .m_axi_INPUT_r_0_AWBURST(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWBURST),
    .m_axi_INPUT_r_0_AWLOCK(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWLOCK),
    .m_axi_INPUT_r_0_AWCACHE(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWCACHE),
    .m_axi_INPUT_r_0_AWPROT(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWPROT),
    .m_axi_INPUT_r_0_AWQOS(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWQOS),
    .m_axi_INPUT_r_0_AWREGION(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWREGION),
    .m_axi_INPUT_r_0_AWUSER(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_AWUSER),
    .m_axi_INPUT_r_0_WVALID(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WVALID),
    .m_axi_INPUT_r_0_WREADY(1'b0),
    .m_axi_INPUT_r_0_WDATA(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WDATA),
    .m_axi_INPUT_r_0_WSTRB(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WSTRB),
    .m_axi_INPUT_r_0_WLAST(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WLAST),
    .m_axi_INPUT_r_0_WID(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WID),
    .m_axi_INPUT_r_0_WUSER(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_WUSER),
    .m_axi_INPUT_r_0_ARVALID(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARVALID),
    .m_axi_INPUT_r_0_ARREADY(INPUT_r_0_ARREADY),
    .m_axi_INPUT_r_0_ARADDR(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARADDR),
    .m_axi_INPUT_r_0_ARID(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARID),
    .m_axi_INPUT_r_0_ARLEN(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARLEN),
    .m_axi_INPUT_r_0_ARSIZE(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARSIZE),
    .m_axi_INPUT_r_0_ARBURST(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARBURST),
    .m_axi_INPUT_r_0_ARLOCK(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARLOCK),
    .m_axi_INPUT_r_0_ARCACHE(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARCACHE),
    .m_axi_INPUT_r_0_ARPROT(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARPROT),
    .m_axi_INPUT_r_0_ARQOS(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARQOS),
    .m_axi_INPUT_r_0_ARREGION(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARREGION),
    .m_axi_INPUT_r_0_ARUSER(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARUSER),
    .m_axi_INPUT_r_0_RVALID(INPUT_r_0_RVALID),
    .m_axi_INPUT_r_0_RREADY(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_RREADY),
    .m_axi_INPUT_r_0_RDATA(INPUT_r_0_RDATA),
    .m_axi_INPUT_r_0_RLAST(1'b0),
    .m_axi_INPUT_r_0_RID(1'd0),
    .m_axi_INPUT_r_0_RFIFONUM(INPUT_r_0_RFIFONUM),
    .m_axi_INPUT_r_0_RUSER(1'd0),
    .m_axi_INPUT_r_0_RRESP(2'd0),
    .m_axi_INPUT_r_0_BVALID(1'b0),
    .m_axi_INPUT_r_0_BREADY(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_BREADY),
    .m_axi_INPUT_r_0_BRESP(2'd0),
    .m_axi_INPUT_r_0_BID(1'd0),
    .m_axi_INPUT_r_0_BUSER(1'd0),
    .input_r_r(input_r_r_read_reg_862),
    .output_0_address0(grp_conv1d_relu_fu_406_output_0_address0),
    .output_0_ce0(grp_conv1d_relu_fu_406_output_0_ce0),
    .output_0_we0(grp_conv1d_relu_fu_406_output_0_we0),
    .output_0_d0(grp_conv1d_relu_fu_406_output_0_d0),
    .output_1_address0(grp_conv1d_relu_fu_406_output_1_address0),
    .output_1_ce0(grp_conv1d_relu_fu_406_output_1_ce0),
    .output_1_we0(grp_conv1d_relu_fu_406_output_1_we0),
    .output_1_d0(grp_conv1d_relu_fu_406_output_1_d0)
);

ecg_cnn_maxpool grp_maxpool_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_maxpool_fu_432_ap_start),
    .ap_done(grp_maxpool_fu_432_ap_done),
    .ap_idle(grp_maxpool_fu_432_ap_idle),
    .ap_ready(grp_maxpool_fu_432_ap_ready),
    .input_0_address0(grp_maxpool_fu_432_input_0_address0),
    .input_0_ce0(grp_maxpool_fu_432_input_0_ce0),
    .input_0_q0(conv1_out_q0),
    .input_0_address1(grp_maxpool_fu_432_input_0_address1),
    .input_0_ce1(grp_maxpool_fu_432_input_0_ce1),
    .input_0_q1(conv1_out_q1),
    .input_1_address0(grp_maxpool_fu_432_input_1_address0),
    .input_1_ce0(grp_maxpool_fu_432_input_1_ce0),
    .input_1_q0(conv1_out_1_q0),
    .input_1_address1(grp_maxpool_fu_432_input_1_address1),
    .input_1_ce1(grp_maxpool_fu_432_input_1_ce1),
    .input_1_q1(conv1_out_1_q1),
    .output_0_0_address0(grp_maxpool_fu_432_output_0_0_address0),
    .output_0_0_ce0(grp_maxpool_fu_432_output_0_0_ce0),
    .output_0_0_we0(grp_maxpool_fu_432_output_0_0_we0),
    .output_0_0_d0(grp_maxpool_fu_432_output_0_0_d0),
    .output_0_1_address0(grp_maxpool_fu_432_output_0_1_address0),
    .output_0_1_ce0(grp_maxpool_fu_432_output_0_1_ce0),
    .output_0_1_we0(grp_maxpool_fu_432_output_0_1_we0),
    .output_0_1_d0(grp_maxpool_fu_432_output_0_1_d0),
    .output_0_2_address0(grp_maxpool_fu_432_output_0_2_address0),
    .output_0_2_ce0(grp_maxpool_fu_432_output_0_2_ce0),
    .output_0_2_we0(grp_maxpool_fu_432_output_0_2_we0),
    .output_0_2_d0(grp_maxpool_fu_432_output_0_2_d0),
    .output_0_3_address0(grp_maxpool_fu_432_output_0_3_address0),
    .output_0_3_ce0(grp_maxpool_fu_432_output_0_3_ce0),
    .output_0_3_we0(grp_maxpool_fu_432_output_0_3_we0),
    .output_0_3_d0(grp_maxpool_fu_432_output_0_3_d0),
    .output_0_4_address0(grp_maxpool_fu_432_output_0_4_address0),
    .output_0_4_ce0(grp_maxpool_fu_432_output_0_4_ce0),
    .output_0_4_we0(grp_maxpool_fu_432_output_0_4_we0),
    .output_0_4_d0(grp_maxpool_fu_432_output_0_4_d0),
    .output_1_0_address0(grp_maxpool_fu_432_output_1_0_address0),
    .output_1_0_ce0(grp_maxpool_fu_432_output_1_0_ce0),
    .output_1_0_we0(grp_maxpool_fu_432_output_1_0_we0),
    .output_1_0_d0(grp_maxpool_fu_432_output_1_0_d0),
    .output_1_1_address0(grp_maxpool_fu_432_output_1_1_address0),
    .output_1_1_ce0(grp_maxpool_fu_432_output_1_1_ce0),
    .output_1_1_we0(grp_maxpool_fu_432_output_1_1_we0),
    .output_1_1_d0(grp_maxpool_fu_432_output_1_1_d0),
    .output_1_2_address0(grp_maxpool_fu_432_output_1_2_address0),
    .output_1_2_ce0(grp_maxpool_fu_432_output_1_2_ce0),
    .output_1_2_we0(grp_maxpool_fu_432_output_1_2_we0),
    .output_1_2_d0(grp_maxpool_fu_432_output_1_2_d0),
    .output_1_3_address0(grp_maxpool_fu_432_output_1_3_address0),
    .output_1_3_ce0(grp_maxpool_fu_432_output_1_3_ce0),
    .output_1_3_we0(grp_maxpool_fu_432_output_1_3_we0),
    .output_1_3_d0(grp_maxpool_fu_432_output_1_3_d0),
    .output_1_4_address0(grp_maxpool_fu_432_output_1_4_address0),
    .output_1_4_ce0(grp_maxpool_fu_432_output_1_4_ce0),
    .output_1_4_we0(grp_maxpool_fu_432_output_1_4_we0),
    .output_1_4_d0(grp_maxpool_fu_432_output_1_4_d0)
);

ecg_cnn_conv1d_relu2 grp_conv1d_relu2_fu_448(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv1d_relu2_fu_448_ap_start),
    .ap_done(grp_conv1d_relu2_fu_448_ap_done),
    .ap_idle(grp_conv1d_relu2_fu_448_ap_idle),
    .ap_ready(grp_conv1d_relu2_fu_448_ap_ready),
    .input_0_0_address0(grp_conv1d_relu2_fu_448_input_0_0_address0),
    .input_0_0_ce0(grp_conv1d_relu2_fu_448_input_0_0_ce0),
    .input_0_0_q0(pool1_out_q0),
    .input_0_0_address1(grp_conv1d_relu2_fu_448_input_0_0_address1),
    .input_0_0_ce1(grp_conv1d_relu2_fu_448_input_0_0_ce1),
    .input_0_0_q1(pool1_out_q1),
    .input_0_1_address0(grp_conv1d_relu2_fu_448_input_0_1_address0),
    .input_0_1_ce0(grp_conv1d_relu2_fu_448_input_0_1_ce0),
    .input_0_1_q0(pool1_out_1_q0),
    .input_0_1_address1(grp_conv1d_relu2_fu_448_input_0_1_address1),
    .input_0_1_ce1(grp_conv1d_relu2_fu_448_input_0_1_ce1),
    .input_0_1_q1(pool1_out_1_q1),
    .input_0_2_address0(grp_conv1d_relu2_fu_448_input_0_2_address0),
    .input_0_2_ce0(grp_conv1d_relu2_fu_448_input_0_2_ce0),
    .input_0_2_q0(pool1_out_2_q0),
    .input_0_2_address1(grp_conv1d_relu2_fu_448_input_0_2_address1),
    .input_0_2_ce1(grp_conv1d_relu2_fu_448_input_0_2_ce1),
    .input_0_2_q1(pool1_out_2_q1),
    .input_0_3_address0(grp_conv1d_relu2_fu_448_input_0_3_address0),
    .input_0_3_ce0(grp_conv1d_relu2_fu_448_input_0_3_ce0),
    .input_0_3_q0(pool1_out_3_q0),
    .input_0_3_address1(grp_conv1d_relu2_fu_448_input_0_3_address1),
    .input_0_3_ce1(grp_conv1d_relu2_fu_448_input_0_3_ce1),
    .input_0_3_q1(pool1_out_3_q1),
    .input_0_4_address0(grp_conv1d_relu2_fu_448_input_0_4_address0),
    .input_0_4_ce0(grp_conv1d_relu2_fu_448_input_0_4_ce0),
    .input_0_4_q0(pool1_out_4_q0),
    .input_0_4_address1(grp_conv1d_relu2_fu_448_input_0_4_address1),
    .input_0_4_ce1(grp_conv1d_relu2_fu_448_input_0_4_ce1),
    .input_0_4_q1(pool1_out_4_q1),
    .input_1_0_address0(grp_conv1d_relu2_fu_448_input_1_0_address0),
    .input_1_0_ce0(grp_conv1d_relu2_fu_448_input_1_0_ce0),
    .input_1_0_q0(pool1_out_5_q0),
    .input_1_0_address1(grp_conv1d_relu2_fu_448_input_1_0_address1),
    .input_1_0_ce1(grp_conv1d_relu2_fu_448_input_1_0_ce1),
    .input_1_0_q1(pool1_out_5_q1),
    .input_1_1_address0(grp_conv1d_relu2_fu_448_input_1_1_address0),
    .input_1_1_ce0(grp_conv1d_relu2_fu_448_input_1_1_ce0),
    .input_1_1_q0(pool1_out_6_q0),
    .input_1_1_address1(grp_conv1d_relu2_fu_448_input_1_1_address1),
    .input_1_1_ce1(grp_conv1d_relu2_fu_448_input_1_1_ce1),
    .input_1_1_q1(pool1_out_6_q1),
    .input_1_2_address0(grp_conv1d_relu2_fu_448_input_1_2_address0),
    .input_1_2_ce0(grp_conv1d_relu2_fu_448_input_1_2_ce0),
    .input_1_2_q0(pool1_out_7_q0),
    .input_1_2_address1(grp_conv1d_relu2_fu_448_input_1_2_address1),
    .input_1_2_ce1(grp_conv1d_relu2_fu_448_input_1_2_ce1),
    .input_1_2_q1(pool1_out_7_q1),
    .input_1_3_address0(grp_conv1d_relu2_fu_448_input_1_3_address0),
    .input_1_3_ce0(grp_conv1d_relu2_fu_448_input_1_3_ce0),
    .input_1_3_q0(pool1_out_8_q0),
    .input_1_3_address1(grp_conv1d_relu2_fu_448_input_1_3_address1),
    .input_1_3_ce1(grp_conv1d_relu2_fu_448_input_1_3_ce1),
    .input_1_3_q1(pool1_out_8_q1),
    .input_1_4_address0(grp_conv1d_relu2_fu_448_input_1_4_address0),
    .input_1_4_ce0(grp_conv1d_relu2_fu_448_input_1_4_ce0),
    .input_1_4_q0(pool1_out_9_q0),
    .input_1_4_address1(grp_conv1d_relu2_fu_448_input_1_4_address1),
    .input_1_4_ce1(grp_conv1d_relu2_fu_448_input_1_4_ce1),
    .input_1_4_q1(pool1_out_9_q1),
    .output_0_address0(grp_conv1d_relu2_fu_448_output_0_address0),
    .output_0_ce0(grp_conv1d_relu2_fu_448_output_0_ce0),
    .output_0_we0(grp_conv1d_relu2_fu_448_output_0_we0),
    .output_0_d0(grp_conv1d_relu2_fu_448_output_0_d0),
    .output_1_address0(grp_conv1d_relu2_fu_448_output_1_address0),
    .output_1_ce0(grp_conv1d_relu2_fu_448_output_1_ce0),
    .output_1_we0(grp_conv1d_relu2_fu_448_output_1_we0),
    .output_1_d0(grp_conv1d_relu2_fu_448_output_1_d0),
    .output_2_address0(grp_conv1d_relu2_fu_448_output_2_address0),
    .output_2_ce0(grp_conv1d_relu2_fu_448_output_2_ce0),
    .output_2_we0(grp_conv1d_relu2_fu_448_output_2_we0),
    .output_2_d0(grp_conv1d_relu2_fu_448_output_2_d0),
    .output_3_address0(grp_conv1d_relu2_fu_448_output_3_address0),
    .output_3_ce0(grp_conv1d_relu2_fu_448_output_3_ce0),
    .output_3_we0(grp_conv1d_relu2_fu_448_output_3_we0),
    .output_3_d0(grp_conv1d_relu2_fu_448_output_3_d0)
);

ecg_cnn_gap grp_gap_fu_506(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gap_fu_506_ap_start),
    .ap_done(grp_gap_fu_506_ap_done),
    .ap_idle(grp_gap_fu_506_ap_idle),
    .ap_ready(grp_gap_fu_506_ap_ready),
    .input_0_address0(grp_gap_fu_506_input_0_address0),
    .input_0_ce0(grp_gap_fu_506_input_0_ce0),
    .input_0_q0(conv2_out_q0),
    .input_1_address0(grp_gap_fu_506_input_1_address0),
    .input_1_ce0(grp_gap_fu_506_input_1_ce0),
    .input_1_q0(conv2_out_1_q0),
    .input_2_address0(grp_gap_fu_506_input_2_address0),
    .input_2_ce0(grp_gap_fu_506_input_2_ce0),
    .input_2_q0(conv2_out_2_q0),
    .input_3_address0(grp_gap_fu_506_input_3_address0),
    .input_3_ce0(grp_gap_fu_506_input_3_ce0),
    .input_3_q0(conv2_out_3_q0),
    .output_0(grp_gap_fu_506_output_0),
    .output_0_ap_vld(grp_gap_fu_506_output_0_ap_vld),
    .output_1(grp_gap_fu_506_output_1),
    .output_1_ap_vld(grp_gap_fu_506_output_1_ap_vld),
    .output_2(grp_gap_fu_506_output_2),
    .output_2_ap_vld(grp_gap_fu_506_output_2_ap_vld),
    .output_3(grp_gap_fu_506_output_3),
    .output_3_ap_vld(grp_gap_fu_506_output_3_ap_vld),
    .output_4(grp_gap_fu_506_output_4),
    .output_4_ap_vld(grp_gap_fu_506_output_4_ap_vld),
    .output_5(grp_gap_fu_506_output_5),
    .output_5_ap_vld(grp_gap_fu_506_output_5_ap_vld),
    .output_6(grp_gap_fu_506_output_6),
    .output_6_ap_vld(grp_gap_fu_506_output_6_ap_vld),
    .output_7(grp_gap_fu_506_output_7),
    .output_7_ap_vld(grp_gap_fu_506_output_7_ap_vld),
    .output_8(grp_gap_fu_506_output_8),
    .output_8_ap_vld(grp_gap_fu_506_output_8_ap_vld),
    .output_9(grp_gap_fu_506_output_9),
    .output_9_ap_vld(grp_gap_fu_506_output_9_ap_vld),
    .output_10(grp_gap_fu_506_output_10),
    .output_10_ap_vld(grp_gap_fu_506_output_10_ap_vld),
    .output_11(grp_gap_fu_506_output_11),
    .output_11_ap_vld(grp_gap_fu_506_output_11_ap_vld),
    .output_12(grp_gap_fu_506_output_12),
    .output_12_ap_vld(grp_gap_fu_506_output_12_ap_vld),
    .output_13(grp_gap_fu_506_output_13),
    .output_13_ap_vld(grp_gap_fu_506_output_13_ap_vld),
    .output_14(grp_gap_fu_506_output_14),
    .output_14_ap_vld(grp_gap_fu_506_output_14_ap_vld),
    .output_15(grp_gap_fu_506_output_15),
    .output_15_ap_vld(grp_gap_fu_506_output_15_ap_vld)
);

ecg_cnn_dense_relu grp_dense_relu_fu_530(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_relu_fu_530_ap_start),
    .ap_done(grp_dense_relu_fu_530_ap_done),
    .ap_idle(grp_dense_relu_fu_530_ap_idle),
    .ap_ready(grp_dense_relu_fu_530_ap_ready),
    .input_0_val(gap_out_fu_246),
    .input_1_val(gap_out_1_fu_250),
    .input_2_val(gap_out_2_fu_254),
    .input_3_val(gap_out_3_fu_258),
    .input_4_val(gap_out_4_fu_262),
    .input_5_val(gap_out_5_fu_266),
    .input_6_val(gap_out_6_fu_270),
    .input_7_val(gap_out_7_fu_274),
    .input_8_val(gap_out_8_fu_278),
    .input_9_val(gap_out_9_fu_282),
    .input_10_val(gap_out_10_fu_286),
    .input_11_val(gap_out_11_fu_290),
    .input_12_val(gap_out_12_fu_294),
    .input_13_val(gap_out_13_fu_298),
    .input_14_val(gap_out_14_fu_302),
    .input_15_val(gap_out_15_fu_306),
    .output_0(grp_dense_relu_fu_530_output_0),
    .output_0_ap_vld(grp_dense_relu_fu_530_output_0_ap_vld),
    .output_1(grp_dense_relu_fu_530_output_1),
    .output_1_ap_vld(grp_dense_relu_fu_530_output_1_ap_vld),
    .output_2(grp_dense_relu_fu_530_output_2),
    .output_2_ap_vld(grp_dense_relu_fu_530_output_2_ap_vld),
    .output_3(grp_dense_relu_fu_530_output_3),
    .output_3_ap_vld(grp_dense_relu_fu_530_output_3_ap_vld),
    .output_4(grp_dense_relu_fu_530_output_4),
    .output_4_ap_vld(grp_dense_relu_fu_530_output_4_ap_vld),
    .output_5(grp_dense_relu_fu_530_output_5),
    .output_5_ap_vld(grp_dense_relu_fu_530_output_5_ap_vld),
    .output_6(grp_dense_relu_fu_530_output_6),
    .output_6_ap_vld(grp_dense_relu_fu_530_output_6_ap_vld),
    .output_7(grp_dense_relu_fu_530_output_7),
    .output_7_ap_vld(grp_dense_relu_fu_530_output_7_ap_vld),
    .output_8(grp_dense_relu_fu_530_output_8),
    .output_8_ap_vld(grp_dense_relu_fu_530_output_8_ap_vld),
    .output_9(grp_dense_relu_fu_530_output_9),
    .output_9_ap_vld(grp_dense_relu_fu_530_output_9_ap_vld),
    .output_10(grp_dense_relu_fu_530_output_10),
    .output_10_ap_vld(grp_dense_relu_fu_530_output_10_ap_vld),
    .output_11(grp_dense_relu_fu_530_output_11),
    .output_11_ap_vld(grp_dense_relu_fu_530_output_11_ap_vld),
    .output_12(grp_dense_relu_fu_530_output_12),
    .output_12_ap_vld(grp_dense_relu_fu_530_output_12_ap_vld),
    .output_13(grp_dense_relu_fu_530_output_13),
    .output_13_ap_vld(grp_dense_relu_fu_530_output_13_ap_vld),
    .output_14(grp_dense_relu_fu_530_output_14),
    .output_14_ap_vld(grp_dense_relu_fu_530_output_14_ap_vld),
    .output_15(grp_dense_relu_fu_530_output_15),
    .output_15_ap_vld(grp_dense_relu_fu_530_output_15_ap_vld)
);

ecg_cnn_dense_linear grp_dense_linear_fu_574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_linear_fu_574_ap_start),
    .ap_done(grp_dense_linear_fu_574_ap_done),
    .ap_idle(grp_dense_linear_fu_574_ap_idle),
    .ap_ready(grp_dense_linear_fu_574_ap_ready),
    .input_0_val(dense1_out_fu_310),
    .input_1_val(dense1_out_1_fu_314),
    .input_2_val(dense1_out_2_fu_318),
    .input_3_val(dense1_out_3_fu_322),
    .input_4_val(dense1_out_4_fu_326),
    .input_5_val(dense1_out_5_fu_330),
    .input_6_val(dense1_out_6_fu_334),
    .input_7_val(dense1_out_7_fu_338),
    .input_8_val(dense1_out_8_fu_342),
    .input_9_val(dense1_out_9_fu_346),
    .input_10_val(dense1_out_10_fu_350),
    .input_11_val(dense1_out_11_fu_354),
    .input_12_val(dense1_out_12_fu_358),
    .input_13_val(dense1_out_13_fu_362),
    .input_14_val(dense1_out_14_fu_366),
    .input_15_val(dense1_out_15_fu_370),
    .ap_return(grp_dense_linear_fu_574_ap_return)
);

ecg_cnn_exp_12_3_s grp_exp_12_3_s_fu_594(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x(grp_exp_12_3_s_fu_594_x),
    .ap_return(grp_exp_12_3_s_fu_594_ap_return),
    .ap_ce(grp_exp_12_3_s_fu_594_ap_ce)
);

ecg_cnn_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_r_r(input_r_r),
    .output_r_r(output_r_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

ecg_cnn_INPUT_r_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_INPUT_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_INPUT_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_INPUT_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_INPUT_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_INPUT_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_INPUT_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_INPUT_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_INPUT_R_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_INPUT_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_INPUT_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_INPUT_R_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 10 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
INPUT_r_m_axi_U(
    .AWVALID(m_axi_INPUT_r_AWVALID),
    .AWREADY(m_axi_INPUT_r_AWREADY),
    .AWADDR(m_axi_INPUT_r_AWADDR),
    .AWID(m_axi_INPUT_r_AWID),
    .AWLEN(m_axi_INPUT_r_AWLEN),
    .AWSIZE(m_axi_INPUT_r_AWSIZE),
    .AWBURST(m_axi_INPUT_r_AWBURST),
    .AWLOCK(m_axi_INPUT_r_AWLOCK),
    .AWCACHE(m_axi_INPUT_r_AWCACHE),
    .AWPROT(m_axi_INPUT_r_AWPROT),
    .AWQOS(m_axi_INPUT_r_AWQOS),
    .AWREGION(m_axi_INPUT_r_AWREGION),
    .AWUSER(m_axi_INPUT_r_AWUSER),
    .WVALID(m_axi_INPUT_r_WVALID),
    .WREADY(m_axi_INPUT_r_WREADY),
    .WDATA(m_axi_INPUT_r_WDATA),
    .WSTRB(m_axi_INPUT_r_WSTRB),
    .WLAST(m_axi_INPUT_r_WLAST),
    .WID(m_axi_INPUT_r_WID),
    .WUSER(m_axi_INPUT_r_WUSER),
    .ARVALID(m_axi_INPUT_r_ARVALID),
    .ARREADY(m_axi_INPUT_r_ARREADY),
    .ARADDR(m_axi_INPUT_r_ARADDR),
    .ARID(m_axi_INPUT_r_ARID),
    .ARLEN(m_axi_INPUT_r_ARLEN),
    .ARSIZE(m_axi_INPUT_r_ARSIZE),
    .ARBURST(m_axi_INPUT_r_ARBURST),
    .ARLOCK(m_axi_INPUT_r_ARLOCK),
    .ARCACHE(m_axi_INPUT_r_ARCACHE),
    .ARPROT(m_axi_INPUT_r_ARPROT),
    .ARQOS(m_axi_INPUT_r_ARQOS),
    .ARREGION(m_axi_INPUT_r_ARREGION),
    .ARUSER(m_axi_INPUT_r_ARUSER),
    .RVALID(m_axi_INPUT_r_RVALID),
    .RREADY(m_axi_INPUT_r_RREADY),
    .RDATA(m_axi_INPUT_r_RDATA),
    .RLAST(m_axi_INPUT_r_RLAST),
    .RID(m_axi_INPUT_r_RID),
    .RUSER(m_axi_INPUT_r_RUSER),
    .RRESP(m_axi_INPUT_r_RRESP),
    .BVALID(m_axi_INPUT_r_BVALID),
    .BREADY(m_axi_INPUT_r_BREADY),
    .BRESP(m_axi_INPUT_r_BRESP),
    .BID(m_axi_INPUT_r_BID),
    .BUSER(m_axi_INPUT_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(INPUT_r_0_ARVALID),
    .I_CH0_ARREADY(INPUT_r_0_ARREADY),
    .I_CH0_ARADDR(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARADDR),
    .I_CH0_ARLEN(grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARLEN),
    .I_CH0_RVALID(INPUT_r_0_RVALID),
    .I_CH0_RREADY(INPUT_r_0_RREADY),
    .I_CH0_RDATA(INPUT_r_0_RDATA),
    .I_CH0_RFIFONUM(INPUT_r_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(INPUT_r_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(INPUT_r_0_WREADY),
    .I_CH0_WDATA(16'd0),
    .I_CH0_WSTRB(2'd0),
    .I_CH0_BVALID(INPUT_r_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

ecg_cnn_OUTPUT_r_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_OUTPUT_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_OUTPUT_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_OUTPUT_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_OUTPUT_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_OUTPUT_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_OUTPUT_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_OUTPUT_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_OUTPUT_R_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_OUTPUT_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_OUTPUT_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_OUTPUT_R_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
OUTPUT_r_m_axi_U(
    .AWVALID(m_axi_OUTPUT_r_AWVALID),
    .AWREADY(m_axi_OUTPUT_r_AWREADY),
    .AWADDR(m_axi_OUTPUT_r_AWADDR),
    .AWID(m_axi_OUTPUT_r_AWID),
    .AWLEN(m_axi_OUTPUT_r_AWLEN),
    .AWSIZE(m_axi_OUTPUT_r_AWSIZE),
    .AWBURST(m_axi_OUTPUT_r_AWBURST),
    .AWLOCK(m_axi_OUTPUT_r_AWLOCK),
    .AWCACHE(m_axi_OUTPUT_r_AWCACHE),
    .AWPROT(m_axi_OUTPUT_r_AWPROT),
    .AWQOS(m_axi_OUTPUT_r_AWQOS),
    .AWREGION(m_axi_OUTPUT_r_AWREGION),
    .AWUSER(m_axi_OUTPUT_r_AWUSER),
    .WVALID(m_axi_OUTPUT_r_WVALID),
    .WREADY(m_axi_OUTPUT_r_WREADY),
    .WDATA(m_axi_OUTPUT_r_WDATA),
    .WSTRB(m_axi_OUTPUT_r_WSTRB),
    .WLAST(m_axi_OUTPUT_r_WLAST),
    .WID(m_axi_OUTPUT_r_WID),
    .WUSER(m_axi_OUTPUT_r_WUSER),
    .ARVALID(m_axi_OUTPUT_r_ARVALID),
    .ARREADY(m_axi_OUTPUT_r_ARREADY),
    .ARADDR(m_axi_OUTPUT_r_ARADDR),
    .ARID(m_axi_OUTPUT_r_ARID),
    .ARLEN(m_axi_OUTPUT_r_ARLEN),
    .ARSIZE(m_axi_OUTPUT_r_ARSIZE),
    .ARBURST(m_axi_OUTPUT_r_ARBURST),
    .ARLOCK(m_axi_OUTPUT_r_ARLOCK),
    .ARCACHE(m_axi_OUTPUT_r_ARCACHE),
    .ARPROT(m_axi_OUTPUT_r_ARPROT),
    .ARQOS(m_axi_OUTPUT_r_ARQOS),
    .ARREGION(m_axi_OUTPUT_r_ARREGION),
    .ARUSER(m_axi_OUTPUT_r_ARUSER),
    .RVALID(m_axi_OUTPUT_r_RVALID),
    .RREADY(m_axi_OUTPUT_r_RREADY),
    .RDATA(m_axi_OUTPUT_r_RDATA),
    .RLAST(m_axi_OUTPUT_r_RLAST),
    .RID(m_axi_OUTPUT_r_RID),
    .RUSER(m_axi_OUTPUT_r_RUSER),
    .RRESP(m_axi_OUTPUT_r_RRESP),
    .BVALID(m_axi_OUTPUT_r_BVALID),
    .BREADY(m_axi_OUTPUT_r_BREADY),
    .BRESP(m_axi_OUTPUT_r_BRESP),
    .BID(m_axi_OUTPUT_r_BID),
    .BUSER(m_axi_OUTPUT_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(OUTPUT_r_0_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(OUTPUT_r_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(OUTPUT_r_0_RDATA),
    .I_CH0_RFIFONUM(OUTPUT_r_0_RFIFONUM),
    .I_CH0_AWVALID(OUTPUT_r_0_AWVALID),
    .I_CH0_AWREADY(OUTPUT_r_0_AWREADY),
    .I_CH0_AWADDR(OUTPUT_r_addr_reg_1059),
    .I_CH0_AWLEN(OUTPUT_r_0_AWLEN),
    .I_CH0_WVALID(OUTPUT_r_0_WVALID),
    .I_CH0_WREADY(OUTPUT_r_0_WREADY),
    .I_CH0_WDATA(OUTPUT_r_0_WDATA),
    .I_CH0_WSTRB(4'd15),
    .I_CH0_BVALID(OUTPUT_r_0_BVALID),
    .I_CH0_BREADY(OUTPUT_r_0_BREADY)
);

ecg_cnn_sdiv_20ns_13s_20_24_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 20 ))
sdiv_20ns_13s_20_24_seq_1_U293(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_773_ap_start),
    .done(grp_fu_773_ap_done),
    .din0(20'd262144),
    .din1(add_ln248_fu_763_p2),
    .ce(1'b1),
    .dout(grp_fu_773_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv1d_relu2_fu_448_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_conv1d_relu2_fu_448_ap_start_reg <= 1'b1;
        end else if ((grp_conv1d_relu2_fu_448_ap_ready == 1'b1)) begin
            grp_conv1d_relu2_fu_448_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv1d_relu_fu_406_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_conv1d_relu_fu_406_ap_start_reg <= 1'b1;
        end else if ((grp_conv1d_relu_fu_406_ap_ready == 1'b1)) begin
            grp_conv1d_relu_fu_406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_linear_fu_574_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_r_0_AWREADY) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_dense_linear_fu_574_ap_start_reg <= 1'b1;
        end else if ((grp_dense_linear_fu_574_ap_ready == 1'b1)) begin
            grp_dense_linear_fu_574_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_relu_fu_530_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_dense_relu_fu_530_ap_start_reg <= 1'b1;
        end else if ((grp_dense_relu_fu_530_ap_ready == 1'b1)) begin
            grp_dense_relu_fu_530_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gap_fu_506_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_gap_fu_506_ap_start_reg <= 1'b1;
        end else if ((grp_gap_fu_506_ap_ready == 1'b1)) begin
            grp_gap_fu_506_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_maxpool_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_maxpool_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_fu_432_ap_ready == 1'b1)) begin
            grp_maxpool_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        OUTPUT_r_addr_reg_1059 <= sext_ln261_fu_615_p1;
        input_r_r_read_reg_862 <= input_r_r;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_10_fu_350 <= grp_dense_relu_fu_530_output_10;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_11_fu_354 <= grp_dense_relu_fu_530_output_11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_12_fu_358 <= grp_dense_relu_fu_530_output_12;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_13_fu_362 <= grp_dense_relu_fu_530_output_13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_14_fu_366 <= grp_dense_relu_fu_530_output_14;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_15_fu_370 <= grp_dense_relu_fu_530_output_15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_1_fu_314 <= grp_dense_relu_fu_530_output_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_2_fu_318 <= grp_dense_relu_fu_530_output_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_3_fu_322 <= grp_dense_relu_fu_530_output_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_4_fu_326 <= grp_dense_relu_fu_530_output_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_5_fu_330 <= grp_dense_relu_fu_530_output_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_6_fu_334 <= grp_dense_relu_fu_530_output_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_7_fu_338 <= grp_dense_relu_fu_530_output_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_8_fu_342 <= grp_dense_relu_fu_530_output_8;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_9_fu_346 <= grp_dense_relu_fu_530_output_9;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dense_relu_fu_530_output_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        dense1_out_fu_310 <= grp_dense_relu_fu_530_output_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        e_reg_1167 <= grp_exp_12_3_s_fu_594_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_10_fu_286 <= grp_gap_fu_506_output_10;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_11_fu_290 <= grp_gap_fu_506_output_11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_12_fu_294 <= grp_gap_fu_506_output_12;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_13_fu_298 <= grp_gap_fu_506_output_13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_14_fu_302 <= grp_gap_fu_506_output_14;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_15_fu_306 <= grp_gap_fu_506_output_15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_1_fu_250 <= grp_gap_fu_506_output_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_2_fu_254 <= grp_gap_fu_506_output_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_3_fu_258 <= grp_gap_fu_506_output_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_4_fu_262 <= grp_gap_fu_506_output_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_5_fu_266 <= grp_gap_fu_506_output_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_6_fu_270 <= grp_gap_fu_506_output_6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_7_fu_274 <= grp_gap_fu_506_output_7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_8_fu_278 <= grp_gap_fu_506_output_8;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_9_fu_282 <= grp_gap_fu_506_output_9;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_gap_fu_506_output_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gap_out_fu_246 <= grp_gap_fu_506_output_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        label_reg_1182 <= label_fu_841_p2;
        ref_tmp_i_i_0_reg_1177 <= ref_tmp_i_i_0_fu_833_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        INPUT_r_0_ARVALID = grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_ARVALID;
    end else begin
        INPUT_r_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        INPUT_r_0_RREADY = grp_conv1d_relu_fu_406_m_axi_INPUT_r_0_RREADY;
    end else begin
        INPUT_r_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == OUTPUT_r_0_AWREADY) & (1'b1 == ap_CS_fsm_state11))) begin
        OUTPUT_r_0_AWVALID = 1'b1;
    end else begin
        OUTPUT_r_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == OUTPUT_r_0_BVALID) & (1'b1 == ap_CS_fsm_state48))) begin
        OUTPUT_r_0_BREADY = 1'b1;
    end else begin
        OUTPUT_r_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == OUTPUT_r_0_WREADY) & (1'b1 == ap_CS_fsm_state43))) begin
        OUTPUT_r_0_WVALID = 1'b1;
    end else begin
        OUTPUT_r_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        OUTPUT_r_blk_n_AW = m_axi_OUTPUT_r_AWREADY;
    end else begin
        OUTPUT_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        OUTPUT_r_blk_n_B = m_axi_OUTPUT_r_BVALID;
    end else begin
        OUTPUT_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        OUTPUT_r_blk_n_W = m_axi_OUTPUT_r_WREADY;
    end else begin
        OUTPUT_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((grp_dense_relu_fu_530_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == OUTPUT_r_0_AWREADY)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dense_linear_fu_574_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1d_relu_fu_406_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == OUTPUT_r_0_WREADY)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == OUTPUT_r_0_BVALID)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_maxpool_fu_432_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1d_relu2_fu_448_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_gap_fu_506_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == OUTPUT_r_0_BVALID) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == OUTPUT_r_0_BVALID) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_out_1_address0 = grp_maxpool_fu_432_input_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_out_1_address0 = grp_conv1d_relu_fu_406_output_1_address0;
    end else begin
        conv1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_out_1_ce0 = grp_maxpool_fu_432_input_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_out_1_ce0 = grp_conv1d_relu_fu_406_output_1_ce0;
    end else begin
        conv1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_out_1_ce1 = grp_maxpool_fu_432_input_1_ce1;
    end else begin
        conv1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_out_1_we0 = grp_conv1d_relu_fu_406_output_1_we0;
    end else begin
        conv1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_out_address0 = grp_maxpool_fu_432_input_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_out_address0 = grp_conv1d_relu_fu_406_output_0_address0;
    end else begin
        conv1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_out_ce0 = grp_maxpool_fu_432_input_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_out_ce0 = grp_conv1d_relu_fu_406_output_0_ce0;
    end else begin
        conv1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv1_out_ce1 = grp_maxpool_fu_432_input_0_ce1;
    end else begin
        conv1_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_out_we0 = grp_conv1d_relu_fu_406_output_0_we0;
    end else begin
        conv1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_1_address0 = grp_gap_fu_506_input_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_1_address0 = grp_conv1d_relu2_fu_448_output_1_address0;
    end else begin
        conv2_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_1_ce0 = grp_gap_fu_506_input_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_1_ce0 = grp_conv1d_relu2_fu_448_output_1_ce0;
    end else begin
        conv2_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_1_we0 = grp_conv1d_relu2_fu_448_output_1_we0;
    end else begin
        conv2_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_2_address0 = grp_gap_fu_506_input_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_2_address0 = grp_conv1d_relu2_fu_448_output_2_address0;
    end else begin
        conv2_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_2_ce0 = grp_gap_fu_506_input_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_2_ce0 = grp_conv1d_relu2_fu_448_output_2_ce0;
    end else begin
        conv2_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_2_we0 = grp_conv1d_relu2_fu_448_output_2_we0;
    end else begin
        conv2_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_3_address0 = grp_gap_fu_506_input_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_3_address0 = grp_conv1d_relu2_fu_448_output_3_address0;
    end else begin
        conv2_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_3_ce0 = grp_gap_fu_506_input_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_3_ce0 = grp_conv1d_relu2_fu_448_output_3_ce0;
    end else begin
        conv2_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_3_we0 = grp_conv1d_relu2_fu_448_output_3_we0;
    end else begin
        conv2_out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_address0 = grp_gap_fu_506_input_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_address0 = grp_conv1d_relu2_fu_448_output_0_address0;
    end else begin
        conv2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        conv2_out_ce0 = grp_gap_fu_506_input_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_ce0 = grp_conv1d_relu2_fu_448_output_0_ce0;
    end else begin
        conv2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv2_out_we0 = grp_conv1d_relu2_fu_448_output_0_we0;
    end else begin
        conv2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state18) | ((grp_dense_linear_fu_574_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        grp_exp_12_3_s_fu_594_ap_ce = 1'b1;
    end else begin
        grp_exp_12_3_s_fu_594_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_773_ap_start = 1'b1;
    end else begin
        grp_fu_773_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_1_address0 = grp_conv1d_relu2_fu_448_input_0_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_1_address0 = grp_maxpool_fu_432_output_0_1_address0;
    end else begin
        pool1_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_1_ce0 = grp_conv1d_relu2_fu_448_input_0_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_1_ce0 = grp_maxpool_fu_432_output_0_1_ce0;
    end else begin
        pool1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_1_ce1 = grp_conv1d_relu2_fu_448_input_0_1_ce1;
    end else begin
        pool1_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_1_we0 = grp_maxpool_fu_432_output_0_1_we0;
    end else begin
        pool1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_2_address0 = grp_conv1d_relu2_fu_448_input_0_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_2_address0 = grp_maxpool_fu_432_output_0_2_address0;
    end else begin
        pool1_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_2_ce0 = grp_conv1d_relu2_fu_448_input_0_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_2_ce0 = grp_maxpool_fu_432_output_0_2_ce0;
    end else begin
        pool1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_2_ce1 = grp_conv1d_relu2_fu_448_input_0_2_ce1;
    end else begin
        pool1_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_2_we0 = grp_maxpool_fu_432_output_0_2_we0;
    end else begin
        pool1_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_3_address0 = grp_conv1d_relu2_fu_448_input_0_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_3_address0 = grp_maxpool_fu_432_output_0_3_address0;
    end else begin
        pool1_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_3_ce0 = grp_conv1d_relu2_fu_448_input_0_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_3_ce0 = grp_maxpool_fu_432_output_0_3_ce0;
    end else begin
        pool1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_3_ce1 = grp_conv1d_relu2_fu_448_input_0_3_ce1;
    end else begin
        pool1_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_3_we0 = grp_maxpool_fu_432_output_0_3_we0;
    end else begin
        pool1_out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_4_address0 = grp_conv1d_relu2_fu_448_input_0_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_4_address0 = grp_maxpool_fu_432_output_0_4_address0;
    end else begin
        pool1_out_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_4_ce0 = grp_conv1d_relu2_fu_448_input_0_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_4_ce0 = grp_maxpool_fu_432_output_0_4_ce0;
    end else begin
        pool1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_4_ce1 = grp_conv1d_relu2_fu_448_input_0_4_ce1;
    end else begin
        pool1_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_4_we0 = grp_maxpool_fu_432_output_0_4_we0;
    end else begin
        pool1_out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_5_address0 = grp_conv1d_relu2_fu_448_input_1_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_5_address0 = grp_maxpool_fu_432_output_1_0_address0;
    end else begin
        pool1_out_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_5_ce0 = grp_conv1d_relu2_fu_448_input_1_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_5_ce0 = grp_maxpool_fu_432_output_1_0_ce0;
    end else begin
        pool1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_5_ce1 = grp_conv1d_relu2_fu_448_input_1_0_ce1;
    end else begin
        pool1_out_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_5_we0 = grp_maxpool_fu_432_output_1_0_we0;
    end else begin
        pool1_out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_6_address0 = grp_conv1d_relu2_fu_448_input_1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_6_address0 = grp_maxpool_fu_432_output_1_1_address0;
    end else begin
        pool1_out_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_6_ce0 = grp_conv1d_relu2_fu_448_input_1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_6_ce0 = grp_maxpool_fu_432_output_1_1_ce0;
    end else begin
        pool1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_6_ce1 = grp_conv1d_relu2_fu_448_input_1_1_ce1;
    end else begin
        pool1_out_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_6_we0 = grp_maxpool_fu_432_output_1_1_we0;
    end else begin
        pool1_out_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_7_address0 = grp_conv1d_relu2_fu_448_input_1_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_7_address0 = grp_maxpool_fu_432_output_1_2_address0;
    end else begin
        pool1_out_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_7_ce0 = grp_conv1d_relu2_fu_448_input_1_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_7_ce0 = grp_maxpool_fu_432_output_1_2_ce0;
    end else begin
        pool1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_7_ce1 = grp_conv1d_relu2_fu_448_input_1_2_ce1;
    end else begin
        pool1_out_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_7_we0 = grp_maxpool_fu_432_output_1_2_we0;
    end else begin
        pool1_out_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_8_address0 = grp_conv1d_relu2_fu_448_input_1_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_8_address0 = grp_maxpool_fu_432_output_1_3_address0;
    end else begin
        pool1_out_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_8_ce0 = grp_conv1d_relu2_fu_448_input_1_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_8_ce0 = grp_maxpool_fu_432_output_1_3_ce0;
    end else begin
        pool1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_8_ce1 = grp_conv1d_relu2_fu_448_input_1_3_ce1;
    end else begin
        pool1_out_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_8_we0 = grp_maxpool_fu_432_output_1_3_we0;
    end else begin
        pool1_out_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_9_address0 = grp_conv1d_relu2_fu_448_input_1_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_9_address0 = grp_maxpool_fu_432_output_1_4_address0;
    end else begin
        pool1_out_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_9_ce0 = grp_conv1d_relu2_fu_448_input_1_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_9_ce0 = grp_maxpool_fu_432_output_1_4_ce0;
    end else begin
        pool1_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_9_ce1 = grp_conv1d_relu2_fu_448_input_1_4_ce1;
    end else begin
        pool1_out_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_9_we0 = grp_maxpool_fu_432_output_1_4_we0;
    end else begin
        pool1_out_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_address0 = grp_conv1d_relu2_fu_448_input_0_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_address0 = grp_maxpool_fu_432_output_0_0_address0;
    end else begin
        pool1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_ce0 = grp_conv1d_relu2_fu_448_input_0_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_ce0 = grp_maxpool_fu_432_output_0_0_ce0;
    end else begin
        pool1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pool1_out_ce1 = grp_conv1d_relu2_fu_448_input_0_0_ce1;
    end else begin
        pool1_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pool1_out_we0 = grp_maxpool_fu_432_output_0_0_we0;
    end else begin
        pool1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_conv1d_relu_fu_406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_maxpool_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_conv1d_relu2_fu_448_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_gap_fu_506_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_dense_relu_fu_530_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == OUTPUT_r_0_AWREADY) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_dense_linear_fu_574_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == OUTPUT_r_0_WREADY) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == OUTPUT_r_0_BVALID) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OUTPUT_r_0_AWLEN = 64'd1;

assign OUTPUT_r_0_WDATA = $unsigned(sext_ln260_fu_853_p1);

assign add_ln248_fu_763_p2 = ($signed(sext_ln248_fu_760_p1) + $signed(13'd512));

assign add_ln252_fu_819_p2 = (tmp_fu_783_p4 + 11'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_conv1d_relu2_fu_448_ap_start = grp_conv1d_relu2_fu_448_ap_start_reg;

assign grp_conv1d_relu_fu_406_ap_start = grp_conv1d_relu_fu_406_ap_start_reg;

assign grp_dense_linear_fu_574_ap_start = grp_dense_linear_fu_574_ap_start_reg;

assign grp_dense_relu_fu_530_ap_start = grp_dense_relu_fu_530_ap_start_reg;

assign grp_exp_12_3_s_fu_594_x = (12'd0 - grp_dense_linear_fu_574_ap_return);

assign grp_gap_fu_506_ap_start = grp_gap_fu_506_ap_start_reg;

assign grp_maxpool_fu_432_ap_start = grp_maxpool_fu_432_ap_start_reg;

assign icmp_ln252_fu_813_p2 = ((tmp_9_fu_805_p3 != 9'd0) ? 1'b1 : 1'b0);

assign label_fu_841_p2 = (($signed(prob_fu_779_p1) > $signed(12'd203)) ? 1'b1 : 1'b0);

assign packed_fu_847_p3 = {{ref_tmp_i_i_0_reg_1177}, {label_reg_1182}};

assign prob_fu_779_p1 = grp_fu_773_p2[11:0];

assign ref_tmp_i_i_0_fu_833_p3 = ((tmp_12_fu_793_p3[0:0] == 1'b1) ? select_ln252_fu_825_p3 : tmp_fu_783_p4);

assign select_ln252_fu_825_p3 = ((icmp_ln252_fu_813_p2[0:0] == 1'b1) ? add_ln252_fu_819_p2 : tmp_fu_783_p4);

assign sext_ln248_fu_760_p1 = $signed(e_reg_1167);

assign sext_ln260_fu_853_p1 = $signed(packed_fu_847_p3);

assign sext_ln261_fu_615_p1 = $signed(trunc_ln_fu_605_p4);

assign tmp_12_fu_793_p3 = grp_fu_773_p2[32'd11];

assign tmp_9_fu_805_p3 = {{trunc_ln252_fu_801_p1}, {8'd0}};

assign tmp_fu_783_p4 = {{grp_fu_773_p2[11:1]}};

assign trunc_ln252_fu_801_p1 = grp_fu_773_p2[0:0];

assign trunc_ln_fu_605_p4 = {{output_r_r[63:2]}};

endmodule //ecg_cnn
