{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578401833076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578401833080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 07 21:57:12 2020 " "Processing started: Tue Jan 07 21:57:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578401833080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401833080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401833080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578401833634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578401833634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCH-RTL " "Found design unit 1: SWITCH-RTL" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841741 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCH " "Found entity 1: SWITCH" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401841741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PASS4-RTL " "Found design unit 1: PASS4-RTL" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841743 ""} { "Info" "ISGN_ENTITY_NAME" "1 PASS4 " "Found entity 1: PASS4" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401841743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDDEC-RTL " "Found design unit 1: LEDDEC-RTL" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841745 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDDEC " "Found entity 1: LEDDEC" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401841745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDOWN-RTL " "Found design unit 1: CLKDOWN-RTL" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841747 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDOWN " "Found entity 1: CLKDOWN" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401841747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-RTL " "Found design unit 1: CONTROL-RTL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841749 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401841749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CTL-RTL " "Found design unit 1: DISP_CTL-RTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841751 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CTL " "Found entity 1: DISP_CTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578401841751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401841751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass4 " "Elaborating entity \"pass4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578401841796 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED0 pass4.vhd(7) " "VHDL Signal Declaration warning at pass4.vhd(7): used implicit default value for signal \"LED0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578401841806 "|pass4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED1 pass4.vhd(7) " "VHDL Signal Declaration warning at pass4.vhd(7): used implicit default value for signal \"LED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578401841806 "|pass4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED2 pass4.vhd(7) " "VHDL Signal Declaration warning at pass4.vhd(7): used implicit default value for signal \"LED2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578401841807 "|pass4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED3 pass4.vhd(7) " "VHDL Signal Declaration warning at pass4.vhd(7): used implicit default value for signal \"LED3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578401841807 "|pass4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[0\] GND " "Pin \"LED0\[0\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[1\] GND " "Pin \"LED0\[1\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[2\] GND " "Pin \"LED0\[2\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[3\] GND " "Pin \"LED0\[3\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[4\] GND " "Pin \"LED0\[4\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[5\] GND " "Pin \"LED0\[5\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[6\] GND " "Pin \"LED0\[6\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[7\] GND " "Pin \"LED0\[7\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[0\] GND " "Pin \"LED1\[0\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[1\] GND " "Pin \"LED1\[1\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[2\] GND " "Pin \"LED1\[2\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[3\] GND " "Pin \"LED1\[3\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[4\] GND " "Pin \"LED1\[4\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[5\] GND " "Pin \"LED1\[5\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[6\] GND " "Pin \"LED1\[6\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[7\] GND " "Pin \"LED1\[7\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[0\] GND " "Pin \"LED2\[0\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[1\] GND " "Pin \"LED2\[1\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[2\] GND " "Pin \"LED2\[2\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[3\] GND " "Pin \"LED2\[3\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[4\] GND " "Pin \"LED2\[4\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[5\] GND " "Pin \"LED2\[5\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[6\] GND " "Pin \"LED2\[6\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[7\] GND " "Pin \"LED2\[7\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[0\] GND " "Pin \"LED3\[0\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[1\] GND " "Pin \"LED3\[1\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[2\] GND " "Pin \"LED3\[2\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[3\] GND " "Pin \"LED3\[3\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[4\] GND " "Pin \"LED3\[4\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[5\] GND " "Pin \"LED3\[5\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[6\] GND " "Pin \"LED3\[6\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[7\] GND " "Pin \"LED3\[7\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578401842217 "|PASS4|LED3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578401842217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578401842424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578401842424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578401842554 "|PASS4|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578401842554 "|PASS4|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MODE " "No output dependent on input pin \"MODE\"" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578401842554 "|PASS4|MODE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578401842554 "|PASS4|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578401842554 "|PASS4|B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENTER " "No output dependent on input pin \"ENTER\"" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578401842554 "|PASS4|ENTER"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578401842554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578401842555 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578401842555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578401842555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578401842588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 07 21:57:22 2020 " "Processing ended: Tue Jan 07 21:57:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578401842588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578401842588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578401842588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578401842588 ""}
