{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 03:08:41 2023 " "Info: Processing started: Tue Sep 19 03:08:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DiplomskiRad -c DiplomskiRad " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DiplomskiRad -c DiplomskiRad" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 176 56 224 192 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MUL2:inst\|REG4_LD_ST:inst44\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst register MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst 68.49 MHz 14.6 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 68.49 MHz between source register \"MUL2:inst\|REG4_LD_ST:inst44\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst\" and destination register \"MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst\" (period= 14.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.200 ns + Longest register register " "Info: + Longest register to register delay is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MUL2:inst\|REG4_LD_ST:inst44\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst 1 REG LC6 64 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6; Fanout = 64; REG Node = 'MUL2:inst\|REG4_LD_ST:inst44\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(3.000 ns) 4.600 ns MUL2:inst\|ADD8:inst3\|ADD4:inst1\|ADD1:inst\|inst1~6 2 COMB LC1 1 " "Info: 2: + IC(1.600 ns) + CELL(3.000 ns) = 4.600 ns; Loc. = LC1; Fanout = 1; COMB Node = 'MUL2:inst\|ADD8:inst3\|ADD4:inst1\|ADD1:inst\|inst1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6 } "NODE_NAME" } } { "ADD1.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/ADD1.bdf" { { 80 392 456 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 5.700 ns MUL2:inst\|ADD8:inst3\|ADD4:inst1\|ADD1:inst\|inst1~12 3 COMB LC2 1 " "Info: 3: + IC(0.000 ns) + CELL(1.100 ns) = 5.700 ns; Loc. = LC2; Fanout = 1; COMB Node = 'MUL2:inst\|ADD8:inst3\|ADD4:inst1\|ADD1:inst\|inst1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6 MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12 } "NODE_NAME" } } { "ADD1.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/ADD1.bdf" { { 80 392 456 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 7.800 ns MUL2:inst\|ADD8:inst3\|ADD4:inst1\|ADD1:inst\|inst1~5 4 COMB LC3 2 " "Info: 4: + IC(0.000 ns) + CELL(2.100 ns) = 7.800 ns; Loc. = LC3; Fanout = 2; COMB Node = 'MUL2:inst\|ADD8:inst3\|ADD4:inst1\|ADD1:inst\|inst1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12 MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5 } "NODE_NAME" } } { "ADD1.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/ADD1.bdf" { { 80 392 456 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.000 ns) 12.200 ns MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst 5 REG LC21 1 " "Info: 5: + IC(1.400 ns) + CELL(3.000 ns) = 12.200 ns; Loc. = LC21; Fanout = 1; REG Node = 'MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5 MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 75.41 % ) " "Info: Total cell delay = 9.200 ns ( 75.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 24.59 % ) " "Info: Total interconnect delay = 3.000 ns ( 24.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6 MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12 MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5 MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6 {} MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12 {} MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5 {} MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 1.600ns 0.000ns 0.000ns 1.400ns } { 0.000ns 3.000ns 1.100ns 2.100ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_83 19 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 19; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 176 56 224 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst 2 REG LC21 1 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC21; Fanout = 1; REG Node = 'MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.200 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_83 19 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 19; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 176 56 224 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns MUL2:inst\|REG4_LD_ST:inst44\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst 2 REG LC6 64 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC6; Fanout = 64; REG Node = 'MUL2:inst\|REG4_LD_ST:inst44\|REG2_LD_ST:inst1\|REG1_LD_CL:inst5\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6 MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12 MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5 MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6 {} MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12 {} MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5 {} MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 1.600ns 0.000ns 0.000ns 1.400ns } { 0.000ns 3.000ns 1.100ns 2.100ns 3.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MUL2:inst\|RisingEdgeDetector:inst40\|inst MUL CLK 3.500 ns register " "Info: tsu for register \"MUL2:inst\|RisingEdgeDetector:inst40\|inst\" (data pin = \"MUL\", clock pin = \"CLK\") is 3.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns + Longest pin register " "Info: + Longest pin to register delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns MUL 1 PIN PIN_15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_15; Fanout = 13; PIN Node = 'MUL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 160 56 224 176 "MUL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(3.000 ns) 4.700 ns MUL2:inst\|RisingEdgeDetector:inst40\|inst 2 REG LC14 2 " "Info: 2: + IC(1.500 ns) + CELL(3.000 ns) = 4.700 ns; Loc. = LC14; Fanout = 2; REG Node = 'MUL2:inst\|RisingEdgeDetector:inst40\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { MUL MUL2:inst|RisingEdgeDetector:inst40|inst } "NODE_NAME" } } { "RisingEdgeDetector.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/RisingEdgeDetector.bdf" { { 96 328 392 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 68.09 % ) " "Info: Total cell delay = 3.200 ns ( 68.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 31.91 % ) " "Info: Total interconnect delay = 1.500 ns ( 31.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { MUL MUL2:inst|RisingEdgeDetector:inst40|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { MUL {} MUL~out {} MUL2:inst|RisingEdgeDetector:inst40|inst {} } { 0.000ns 0.000ns 1.500ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "RisingEdgeDetector.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/RisingEdgeDetector.bdf" { { 96 328 392 176 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.200 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_83 19 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 19; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 176 56 224 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns MUL2:inst\|RisingEdgeDetector:inst40\|inst 2 REG LC14 2 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC14; Fanout = 2; REG Node = 'MUL2:inst\|RisingEdgeDetector:inst40\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK MUL2:inst|RisingEdgeDetector:inst40|inst } "NODE_NAME" } } { "RisingEdgeDetector.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/RisingEdgeDetector.bdf" { { 96 328 392 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|RisingEdgeDetector:inst40|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|RisingEdgeDetector:inst40|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { MUL MUL2:inst|RisingEdgeDetector:inst40|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { MUL {} MUL~out {} MUL2:inst|RisingEdgeDetector:inst40|inst {} } { 0.000ns 0.000ns 1.500ns } { 0.000ns 0.200ns 3.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|RisingEdgeDetector:inst40|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|RisingEdgeDetector:inst40|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OUT\[7\] MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst 4.000 ns register " "Info: tco from clock \"CLK\" to destination pin \"OUT\[7\]\" through register \"MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst\" is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.200 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_83 19 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 19; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 176 56 224 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst 2 REG LC27 1 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC27; Fanout = 1; REG Node = 'MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.400 ns + Longest register pin " "Info: + Longest register to pin delay is 0.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst 1 REG LC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC27; Fanout = 1; REG Node = 'MUL2:inst\|REG8_LD_ST:inst5\|REG4_LD_ST:inst\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 0.400 ns OUT\[7\] 2 PIN PIN_16 0 " "Info: 2: + IC(0.000 ns) + CELL(0.400 ns) = 0.400 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'OUT\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst OUT[7] } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 128 744 920 144 "OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.400 ns ( 100.00 % ) " "Info: Total cell delay = 0.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst OUT[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.400 ns" { MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} OUT[7] {} } { 0.000ns 0.000ns } { 0.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst OUT[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.400 ns" { MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} OUT[7] {} } { 0.000ns 0.000ns } { 0.000ns 0.400ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MUL2:inst\|REG4_LD_ST:inst39\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst A\[3\] CLK -0.700 ns register " "Info: th for register \"MUL2:inst\|REG4_LD_ST:inst39\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst\" (data pin = \"A\[3\]\", clock pin = \"CLK\") is -0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.200 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns CLK 1 CLK PIN_83 19 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_83; Fanout = 19; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 176 56 224 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 2.200 ns MUL2:inst\|REG4_LD_ST:inst39\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst 2 REG LC36 80 " "Info: 2: + IC(0.000 ns) + CELL(0.600 ns) = 2.200 ns; Loc. = LC36; Fanout = 80; REG Node = 'MUL2:inst\|REG4_LD_ST:inst39\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { CLK MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.200 ns ( 100.00 % ) " "Info: Total cell delay = 2.200 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns A\[3\] 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'A\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "MUL2TEST.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/MUL2TEST.bdf" { { 128 56 224 144 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.000 ns) 4.600 ns MUL2:inst\|REG4_LD_ST:inst39\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst 2 REG LC36 80 " "Info: 2: + IC(1.400 ns) + CELL(3.000 ns) = 4.600 ns; Loc. = LC36; Fanout = 80; REG Node = 'MUL2:inst\|REG4_LD_ST:inst39\|REG2_LD_ST:inst\|REG1_LD_CL:inst\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { A[3] MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "REG1_LD_CL.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/REG1_LD_CL.bdf" { { 144 512 576 224 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 69.57 % ) " "Info: Total cell delay = 3.200 ns ( 69.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 30.43 % ) " "Info: Total interconnect delay = 1.400 ns ( 30.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { A[3] MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { A[3] {} A[3]~out {} MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { CLK MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { CLK {} CLK~out {} MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.600ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { A[3] MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { A[3] {} A[3]~out {} MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 03:08:42 2023 " "Info: Processing ended: Tue Sep 19 03:08:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
