// Seed: 2578033534
module module_0 ();
  logic id_1;
  ;
  if (1) reg id_2;
  else final $unsigned(21);
  ;
  initial
    if (1) id_2 <= id_1;
    else if (1) id_1 = id_1;
  wire id_3;
  assign id_1 = id_3;
  wire id_4[1 : -1], id_5, id_6;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri1 id_2
    , id_6,
    input supply0 id_3,
    input wand id_4
);
  logic id_7;
  module_0 modCall_1 ();
endmodule
