

================================================================
== Vitis HLS Report for 'statistic_update'
================================================================
* Date:           Fri Jun  2 20:35:44 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fetching_decoding_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%nbi_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nbi_read" [fetching_decoding_ip/src/statistic_update.cpp:6]   --->   Operation 2 'read' 'nbi_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (2.55ns)   --->   "%add_ln9 = add i32 %nbi_read_1, i32 1" [fetching_decoding_ip/src/statistic_update.cpp:9]   --->   Operation 3 'add' 'add_ln9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ret_ln10 = ret i32 %add_ln9" [fetching_decoding_ip/src/statistic_update.cpp:10]   --->   Operation 4 'ret' 'ret_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.552ns
The critical path consists of the following:
	wire read operation ('nbi', fetching_decoding_ip/src/statistic_update.cpp:6) on port 'nbi_read' (fetching_decoding_ip/src/statistic_update.cpp:6) [2]  (0.000 ns)
	'add' operation ('nbi', fetching_decoding_ip/src/statistic_update.cpp:9) [3]  (2.552 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
