$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:13:04 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire  1 ( reset $end
  $scope module MemBundleTester $end
   $var wire  1 ' clock $end
   $var wire  1 % cnt $end
   $var wire  2 # mem_foo[0] [1:0] $end
   $var wire  2 $ mem_foo[1] [1:0] $end
   $var wire  1 ) mem_foo_MPORT_1_addr $end
   $var wire  2 & mem_foo_MPORT_1_data [1:0] $end
   $var wire  1 % mem_foo_MPORT_1_en $end
   $var wire  1 ) mem_foo_MPORT_addr $end
   $var wire  2 * mem_foo_MPORT_data [1:0] $end
   $var wire  1 + mem_foo_MPORT_en $end
   $var wire  1 + mem_foo_MPORT_mask $end
   $var wire  1 ( reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
0%
b00 &
0'
1(
0)
b01 *
1+
#1
b01 #
b01 &
1'
#2
#3
#4
#5
#6
0'
#7
#8
#9
#10
0(
#11
1%
1'
#12
#13
#14
#15
#16
0'
#17
#18
#19
#20
