Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon --family="Stratix 10" --part=1SG280HU2F50E2VG
Warning: eth_gen_mon: Used altera_merlin_slave_translator 18.1 (instead of 16.925)
Info: address_decode_eth_gen_mon: "Transforming system: address_decode_eth_gen_mon"
Info: address_decode_eth_gen_mon: "Naming system components in system: address_decode_eth_gen_mon"
Info: address_decode_eth_gen_mon: "Processing generation queue"
Info: address_decode_eth_gen_mon: "Generating: address_decode_eth_gen_mon"
Info: address_decode_eth_gen_mon: "Generating: address_decode_eth_gen_mon_altera_merlin_slave_translator_181_5aswt6a"
Info: address_decode_eth_gen_mon: Done "address_decode_eth_gen_mon" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon.ip --synthesis=VERILOG --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon --family="Stratix 10" --part=1SG280HU2F50E2VG
Warning: eth_gen_mon: Used altera_merlin_slave_translator 18.1 (instead of 16.925)
Info: address_decode_eth_gen_mon: "Transforming system: address_decode_eth_gen_mon"
Info: address_decode_eth_gen_mon: "Naming system components in system: address_decode_eth_gen_mon"
Info: address_decode_eth_gen_mon: "Processing generation queue"
Info: address_decode_eth_gen_mon: "Generating: address_decode_eth_gen_mon"
Info: address_decode_eth_gen_mon: "Generating: address_decode_eth_gen_mon_altera_merlin_slave_translator_181_5aswt6a"
Info: address_decode_eth_gen_mon: Done "address_decode_eth_gen_mon" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/arc/845491436/alt7821_7604303068892519685.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_eth_gen_mon --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: IP-XACT
