// Seed: 1313552925
module module_0;
  always @(negedge id_1 or posedge 1'b0) id_1 = #1 1'b0;
  id_2(
      .id_0(id_1 - 1),
      .id_1(1 * 1),
      .id_2(id_1),
      .id_3(1'b0),
      .id_4(id_1),
      .id_5(id_1 != id_3),
      .id_6(1),
      .id_7(id_3)
  );
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output logic id_4,
    input wire id_5,
    output tri0 id_6,
    output tri0 id_7,
    output wor id_8,
    output wor id_9,
    output wire id_10,
    input supply0 id_11,
    input tri0 id_12,
    output wire id_13,
    input tri id_14,
    input wire id_15,
    input tri id_16,
    input tri0 id_17,
    output tri0 id_18,
    output tri id_19,
    output supply0 id_20,
    input wor id_21
    , id_32,
    input wor id_22,
    input supply1 id_23,
    output tri1 id_24
    , id_33,
    input uwire id_25,
    input wor id_26,
    output wor id_27,
    input tri1 id_28,
    input tri1 id_29,
    output supply1 id_30
);
  initial forever id_4 <= 1;
  module_0();
endmodule
