V3 280
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/ipcore_dir/vga_clk.vhd 2016/04/20.11:58:22 P.20131013
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/toplevel.vhd 2016/04/20.12:20:42 P.20131013
FL C:/Users/Florian/Documents/Uni/ERA/RISCV/Testprojekt/vga.vhd 2016/04/20.12:22:12 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ALU.vhd 2016/06/29.11:53:16 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ClockDivider.vhd 2016/06/29.11:13:34 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/CPU.vhd 2016/06/29.11:48:44 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ipcore_dir/vga_clk.vhd 2016/04/20.11:58:24 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/leitwerk_v2.vhd 1988/01/01.01:08:42 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/MMU.vhd 2016/06/29.11:00:51 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd 2016/06/15.11:34:32 P.20131013
EN work/ram_unit 1465983653 \
      FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ram_unit/Behavioral 1465983654 \
      FL C:/Users/jan/Downloads/NEUUU/Testprojekt/ram_unit.vhd EN work/ram_unit 1465983653
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/toplevel.vhd 2016/06/29.11:49:28 P.20131013
FL C:/Users/jan/Downloads/NEUUU/Testprojekt/vga.vhd 2016/06/29.12:26:23 P.20131013
FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd 2016/06/29.16:16:03 P.20131013
EN work/ALU 1471533466 FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ALU/Behavioral 1471533467 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ALU.vhd EN work/ALU 1471533466
FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd 2016/06/29.16:16:03 P.20131013
EN work/ClockDivider 1471533470 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd PB ieee/std_logic_1164 1381692176 \
      PB ieee/NUMERIC_STD 1381692181
AR work/ClockDivider/Behavioral 1471533471 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ClockDivider.vhd EN work/ClockDivider 1471533470
FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd 2016/08/16.15:34:00 P.20131013
EN work/CPU 1471533476 FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/CPU/Behavioral 1471533477 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/CPU.vhd EN work/CPU 1471533476 \
      CP work/leitwerk CP work/ALU CP work/RAM CP work/ClockDivider
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd 2016/08/11.13:47:19 P.20131013
EN work/ddr 1470918169 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/ddr/arc_mem_interface_top 1470918170 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr.vhd \
      EN work/ddr 1470918169 CP ddr_top_0 CP ddr_infrastructure_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_cal_ctl 1470918196 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_cal_ctl/arc_cal_ctl 1470918197 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_ctl.vhd \
      EN work/ddr_cal_ctl 1470918196
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_cal_top 1470918214 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_cal_top/arc 1470918215 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_cal_top.vhd \
      EN work/ddr_cal_top 1470918214 CP ddr_cal_ctl CP ddr_tap_dly
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_clk_dcm 1470918212 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/ddr_clk_dcm/arc 1470918213 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_clk_dcm.vhd \
      EN work/ddr_clk_dcm 1470918212 CP DCM CP BUFG
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_controller_0 1470918216 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_controller_0/arc 1470918217 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_0.vhd \
      EN work/ddr_controller_0 1470918216 CP FD
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_controller_iobs_0 1470918202 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_controller_iobs_0/arc 1470918203 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_controller_iobs_0.vhd \
      EN work/ddr_controller_iobs_0 1470918202 CP FD CP OBUF CP label CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_data_path_0 1470918218 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_path_0/arc 1470918219 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_0.vhd \
      EN work/ddr_data_path_0 1470918218 CP ddr_data_read_0 \
      CP ddr_data_read_controller_0 CP ddr_data_write_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_path_iobs_0 1470918204 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_path_iobs_0/arc 1470918205 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_path_iobs_0.vhd \
      EN work/ddr_data_path_iobs_0 1470918204 CP ddr_s3_dm_iob CP ddr_s3_dqs_iob \
      CP ddr_s3_dq_iob
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_read_0 1470918206 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_read_0/arc 1470918207 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_0.vhd \
      EN work/ddr_data_read_0 1470918206 CP ddr_rd_gray_cntr CP ddr_ram8d_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_read_controller_0 1470918208 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_read_controller_0/arc 1470918209 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_read_controller_0.vhd \
      EN work/ddr_data_read_controller_0 1470918208 CP ddr_dqs_delay CP label \
      CP ddr_fifo_0_wr_en_0 CP ddr_fifo_1_wr_en_0 CP ddr_wr_gray_cntr
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_data_write_0 1470918210 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_data_write_0/arc 1470918211 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_data_write_0.vhd \
      EN work/ddr_data_write_0 1470918210
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_dqs_delay 1470918184 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_dqs_delay/arc_dqs_delay 1470918185 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_dqs_delay_0.vhd \
      EN work/ddr_dqs_delay 1470918184 CP LUT4
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_fifo_0_wr_en_0 1470918186 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_fifo_0_wr_en_0/arc 1470918187 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_0_wr_en_0.vhd \
      EN work/ddr_fifo_0_wr_en_0 1470918186 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_fifo_1_wr_en_0 1470918188 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_fifo_1_wr_en_0/arc 1470918189 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_fifo_1_wr_en_0.vhd \
      EN work/ddr_fifo_1_wr_en_0 1470918188 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_infrastructure 1470918220 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_infrastructure/arc 1470918221 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure.vhd \
      EN work/ddr_infrastructure 1470918220
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_infrastructure_iobs_0 1470918200 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_infrastructure_iobs_0/arc 1470918201 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_iobs_0.vhd \
      EN work/ddr_infrastructure_iobs_0 1470918200 CP FDDRRSE CP OBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_infrastructure_top 1470918226 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/ddr_parameters_0 1470918177
AR work/ddr_infrastructure_top/arc 1470918227 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_infrastructure_top.vhd \
      EN work/ddr_infrastructure_top 1470918226 CP IBUFGDS_LVDS_25 CP IBUFG \
      CP ddr_clk_dcm CP ddr_cal_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_iobs_0 1470918222 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH work/ddr_parameters_0 1470918177 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ddr_iobs_0/arc 1470918223 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_iobs_0.vhd \
      EN work/ddr_iobs_0 1470918222 CP ddr_infrastructure_iobs_0 \
      CP ddr_controller_iobs_0 CP ddr_data_path_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd 2016/08/11.13:47:17 P.20131013
PH work/ddr_parameters_0 1470918177 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_parameters_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_ram8d_0 1470918194 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PH unisim/VCOMPONENTS 1381692182 \
      PH work/ddr_parameters_0 1470918177
AR work/ddr_ram8d_0/arc 1470918195 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_ram8d_0.vhd \
      EN work/ddr_ram8d_0 1470918194 CP RAM16X1D
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_rd_gray_cntr 1470918192 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_rd_gray_cntr/arc 1470918193 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_rd_gray_cntr.vhd \
      EN work/ddr_rd_gray_cntr 1470918192 CP FDRE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_s3_dm_iob 1470918178 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dm_iob/arc 1470918179 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dm_iob.vhd \
      EN work/ddr_s3_dm_iob 1470918178 CP FDDRRSE CP OBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd 2016/08/11.13:47:18 P.20131013
EN work/ddr_s3_dqs_iob 1470918180 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dqs_iob/arc 1470918181 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dqs_iob.vhd \
      EN work/ddr_s3_dqs_iob 1470918180 CP FD CP FDDRRSE CP OBUFTDS CP IBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_s3_dq_iob 1470918182 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_s3_dq_iob/arc 1470918183 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_s3_dq_iob.vhd \
      EN work/ddr_s3_dq_iob 1470918182 CP FDDRRSE CP FD CP OBUFT CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_tap_dly 1470918198 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_tap_dly/arc_tap_dly 1470918199 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_tap_dly.vhd \
      EN work/ddr_tap_dly 1470918198 CP LUT4 CP FDR
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_top_0 1470918224 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH work/ddr_parameters_0 1470918177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_top_0/arc 1470918225 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_top_0.vhd \
      EN work/ddr_top_0 1470918224 CP ddr_controller_0 CP ddr_data_path_0 \
      CP ddr_infrastructure CP ddr_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd 2016/08/11.13:47:17 P.20131013
EN work/ddr_wr_gray_cntr 1470918190 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/ddr_wr_gray_cntr/arc 1470918191 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/ddr/user_design/rtl/ddr_wr_gray_cntr.vhd \
      EN work/ddr_wr_gray_cntr 1470918190 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr 1471533460 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr/arc_mem_interface_top 1471533461 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd \
      EN work/u_ddr 1471533460 CP u_ddr_top_0 CP u_ddr_infrastructure_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_cal_ctl 1471533428 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_cal_ctl/arc_cal_ctl 1471533429 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd \
      EN work/u_ddr_cal_ctl 1471533428
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_cal_top 1471533446 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_cal_top/arc 1471533447 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd \
      EN work/u_ddr_cal_top 1471533446 CP u_ddr_cal_ctl CP u_ddr_tap_dly
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_clk_dcm 1471533444 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_clk_dcm/arc 1471533445 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd \
      EN work/u_ddr_clk_dcm 1471533444 CP DCM CP BUFG
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_controller_0 1471533448 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_controller_0/arc 1471533449 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd \
      EN work/u_ddr_controller_0 1471533448 CP FD
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_controller_iobs_0 1471533434 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_controller_iobs_0/arc 1471533435 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd \
      EN work/u_ddr_controller_iobs_0 1471533434 CP FD CP OBUF CP label CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_data_path_0 1471533450 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_data_path_0/arc 1471533451 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd \
      EN work/u_ddr_data_path_0 1471533450 CP u_ddr_data_read_0 \
      CP u_ddr_data_read_controller_0 CP u_ddr_data_write_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr_data_path_iobs_0 1471533436 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_data_path_iobs_0/arc 1471533437 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd \
      EN work/u_ddr_data_path_iobs_0 1471533436 CP u_ddr_s3_dm_iob \
      CP u_ddr_s3_dqs_iob CP u_ddr_s3_dq_iob
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_data_read_0 1471533438 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_data_read_0/arc 1471533439 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd \
      EN work/u_ddr_data_read_0 1471533438 CP u_ddr_rd_gray_cntr CP u_ddr_ram8d_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr_data_read_controller_0 1471533440 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_data_read_controller_0/arc 1471533441 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd \
      EN work/u_ddr_data_read_controller_0 1471533440 CP u_ddr_dqs_delay CP label \
      CP u_ddr_fifo_0_wr_en_0 CP u_ddr_fifo_1_wr_en_0 CP u_ddr_wr_gray_cntr
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr_data_write_0 1471533442 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_data_write_0/arc 1471533443 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd \
      EN work/u_ddr_data_write_0 1471533442
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_dqs_delay 1471533416 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_dqs_delay/arc_dqs_delay 1471533417 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd \
      EN work/u_ddr_dqs_delay 1471533416 CP LUT4
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_fifo_0_wr_en_0 1471533418 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_fifo_0_wr_en_0/arc 1471533419 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd \
      EN work/u_ddr_fifo_0_wr_en_0 1471533418 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_fifo_1_wr_en_0 1471533420 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_fifo_1_wr_en_0/arc 1471533421 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd \
      EN work/u_ddr_fifo_1_wr_en_0 1471533420 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_infrastructure 1471533452 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_infrastructure/arc 1471533453 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd \
      EN work/u_ddr_infrastructure 1471533452
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr_infrastructure_iobs_0 1471533432 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_infrastructure_iobs_0/arc 1471533433 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd \
      EN work/u_ddr_infrastructure_iobs_0 1471533432 CP FDDRRSE CP OBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_infrastructure_top 1471533458 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182 PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_infrastructure_top/arc 1471533459 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd \
      EN work/u_ddr_infrastructure_top 1471533458 CP IBUFGDS_LVDS_25 CP IBUFG \
      CP u_ddr_clk_dcm CP u_ddr_cal_top
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr_iobs_0 1471533454 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH work/u_ddr_parameters_0 1471533409 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_iobs_0/arc 1471533455 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd \
      EN work/u_ddr_iobs_0 1471533454 CP u_ddr_infrastructure_iobs_0 \
      CP u_ddr_controller_iobs_0 CP u_ddr_data_path_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd 2016/08/16.15:34:31 P.20131013
PH work/u_ddr_parameters_0 1471533409 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH unisim/VCOMPONENTS 1381692182
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr_ram8d_0 1471533426 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PH unisim/VCOMPONENTS 1381692182 \
      PH work/u_ddr_parameters_0 1471533409
AR work/u_ddr_ram8d_0/arc 1471533427 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd \
      EN work/u_ddr_ram8d_0 1471533426 CP RAM16X1D
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_rd_gray_cntr 1471533424 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_rd_gray_cntr/arc 1471533425 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd \
      EN work/u_ddr_rd_gray_cntr 1471533424 CP FDRE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_s3_dm_iob 1471533410 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_s3_dm_iob/arc 1471533411 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd \
      EN work/u_ddr_s3_dm_iob 1471533410 CP FDDRRSE CP OBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd 2016/08/16.15:34:32 P.20131013
EN work/u_ddr_s3_dqs_iob 1471533412 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_s3_dqs_iob/arc 1471533413 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd \
      EN work/u_ddr_s3_dqs_iob 1471533412 CP FD CP FDDRRSE CP OBUFTDS CP IBUFDS
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_s3_dq_iob 1471533414 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_s3_dq_iob/arc 1471533415 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd \
      EN work/u_ddr_s3_dq_iob 1471533414 CP FDDRRSE CP FD CP OBUFT CP IBUF
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_tap_dly 1471533430 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_tap_dly/arc_tap_dly 1471533431 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd \
      EN work/u_ddr_tap_dly 1471533430 CP LUT4 CP FDR
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_top_0 1471533456 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PH work/u_ddr_parameters_0 1471533409 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_top_0/arc 1471533457 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd \
      EN work/u_ddr_top_0 1471533456 CP u_ddr_controller_0 CP u_ddr_data_path_0 \
      CP u_ddr_infrastructure CP u_ddr_iobs_0
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd 2016/08/16.15:34:31 P.20131013
EN work/u_ddr_wr_gray_cntr 1471533422 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd \
      LB UNISIM PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PH unisim/VCOMPONENTS 1381692182
AR work/u_ddr_wr_gray_cntr/arc 1471533423 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd \
      EN work/u_ddr_wr_gray_cntr 1471533422 CP FDCE
FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd 2016/06/29.16:16:03 P.20131013
EN work/vga_clk 1471533474 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/vga_clk/BEHAVIORAL 1471533475 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ipcore_dir/vga_clk.vhd EN work/vga_clk 1471533474 \
      CP BUFG CP IBUFG CP DCM_SP
FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd 2016/06/29.21:22:11 P.20131013
EN work/leitwerk 1471533464 FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/leitwerk/leitwerk_1 1471533465 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/leitwerk_v2.vhd EN work/leitwerk 1471533464
FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd 2016/08/16.15:34:00 P.20131013
EN work/RAM 1471533468 FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/RAM/a1 1471533469 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/MMU.vhd EN work/RAM 1471533468 CP ramunit
FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd 2016/08/18.17:14:47 P.20131013
EN work/ramunit 1471533462 FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/ramunit/Behavioral 1471533463 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/ramunit.vhd EN work/ramunit 1471533462 \
      CP u_ddr
FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd 2016/08/18.17:16:45 P.20131013
EN work/toplevel 1471533478 FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/toplevel/Behavioral 1471533479 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/toplevel.vhd EN work/toplevel 1471533478 \
      CP vga CP vga_clk CP work/cpu
FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd 2016/06/29.16:16:03 P.20131013
EN work/vga 1471533472 FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/vga/behaviour 1471533473 \
      FL C:/Users/riege/gpgit/RISC-Vhdl/vga.vhd EN work/vga 1471533472
