
STM32_TEMP_DATA_ACQUISATION_SYSTEM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003e4  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080005a8  080005a8  00002014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080005a8  080005a8  00002014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080005a8  080005a8  00002014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080005a8  080005a8  00002014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005a8  080005a8  000015a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080005ac  080005ac  000015ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  080005b0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000014  080005c4  00002014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  080005c4  00002030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002014  2**0
                  CONTENTS, READONLY
 12 .debug_line   0000033f  00000000  00000000  00002044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000b1  00000000  00000000  00002383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0000010a  00000000  00000000  00002434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000009c  00000000  00000000  0000253e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000e8  00000000  00000000  000025e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000000f0  00000000  00000000  000026c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000019  00000000  00000000  000027b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  0000002c  00000000  00000000  000027d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000014 	.word	0x20000014
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000590 	.word	0x08000590

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000018 	.word	0x20000018
 8000200:	08000590 	.word	0x08000590

08000204 <adc_init>:
.global adc_convert
.global adc_main
.global adc_start

adc_init:
    PUSH {LR}
 8000204:	b500      	push	{lr}

    /* 1. ENABLE CLOCK (ADC1EN) */
    LDR R0, =RCC_BASE
 8000206:	4826      	ldr	r0, [pc, #152]	@ (80002a0 <adc_convert+0x28>)
    LDR R1, [R0, #RCC_APB2ENR]
 8000208:	6c41      	ldr	r1, [r0, #68]	@ 0x44
    ORR R1, R1, #(1<<8)
 800020a:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
    STR R1, [R0, #RCC_APB2ENR]
 800020e:	6441      	str	r1, [r0, #68]	@ 0x44

    /* 2. SET SAMPLING TIME (Channel 18 -> 480 Cycles) */
    LDR R0, =ADC1_BASE
 8000210:	4824      	ldr	r0, [pc, #144]	@ (80002a4 <adc_convert+0x2c>)
    LDR R1, [R0, #ADC_SMPR1]
 8000212:	68c1      	ldr	r1, [r0, #12]
    LDR R2, =(7<<24)        /* Use LDR for safety */
 8000214:	f04f 62e0 	mov.w	r2, #117440512	@ 0x7000000
    ORR R1, R1, R2
 8000218:	ea41 0102 	orr.w	r1, r1, r2
    STR R1, [R0, #ADC_SMPR1]
 800021c:	60c1      	str	r1, [r0, #12]

    /* 3. SET SEQUENCE (1st Conv = Channel 18) */
    LDR R1, [R0, #ADC_SQR3]
 800021e:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    MOV R2, #18
 8000220:	f04f 0212 	mov.w	r2, #18
    ORR R1, R1, R2
 8000224:	ea41 0102 	orr.w	r1, r1, r2
    STR R1, [R0, #ADC_SQR3]
 8000228:	6341      	str	r1, [r0, #52]	@ 0x34

    /* 4. ENABLE TEMP SENSOR (CCR) */
    LDR R2, =ADC_CCR 
 800022a:	f44f 7241 	mov.w	r2, #772	@ 0x304
    LDR R1, [R0, R2]
 800022e:	5881      	ldr	r1, [r0, r2]
    LDR R3, =(1<<23)        /* TSVREFE */
 8000230:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
    ORR R1, R1, R3
 8000234:	ea41 0103 	orr.w	r1, r1, r3
    STR R1, [R0, R2]
 8000238:	5081      	str	r1, [r0, r2]

    /* 5. CR2 CONFIGURATION (Triggers & DMA) */
    LDR R1, [R0, #ADC_CR2]
 800023a:	6881      	ldr	r1, [r0, #8]

    /* A. Enable External Trigger (EXTEN = 01 Rising Edge) */
    LDR R2, =(1<<28)
 800023c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    ORR R1, R1, R2          /* Set Bit 28 */
 8000240:	ea41 0102 	orr.w	r1, r1, r2
    LDR R2, =(1<<29)
 8000244:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
    BIC R1, R1, R2          /* Clear Bit 29 */
 8000248:	ea21 0102 	bic.w	r1, r1, r2

    /* B. Select Timer 2 TRGO (EXTSEL = 6 -> 0110) */
    /* First, Clear bits 27:24 */
    LDR R2, =(0xF << 24)
 800024c:	f04f 6270 	mov.w	r2, #251658240	@ 0xf000000
    BIC R1, R1, R2
 8000250:	ea21 0102 	bic.w	r1, r1, r2
    /* Second, Set value 6 */
    LDR R2, =(6 << 24)
 8000254:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
    ORR R1, R1, R2
 8000258:	ea41 0102 	orr.w	r1, r1, r2

    /* C. Enable DMA (Bit 8) & DDS (Bit 9) */
    LDR R2, =(1<<8)
 800025c:	f44f 7280 	mov.w	r2, #256	@ 0x100
    ORR R1, R1, R2
 8000260:	ea41 0102 	orr.w	r1, r1, r2
    LDR R2, =(1<<9)
 8000264:	f44f 7200 	mov.w	r2, #512	@ 0x200
    ORR R1, R1, R2
 8000268:	ea41 0102 	orr.w	r1, r1, r2

    /* D. Enable ADC (ADON) */
    LDR R2, =(1<<0)
 800026c:	f04f 0201 	mov.w	r2, #1
    ORR R1, R1, R2
 8000270:	ea41 0102 	orr.w	r1, r1, r2
    
    STR R1, [R0, #ADC_CR2]
 8000274:	6081      	str	r1, [r0, #8]

    POP {PC}
 8000276:	bd00      	pop	{pc}

08000278 <adc_convert>:


/* Math: Temp = ((mV - 760) * 2 / 5) + 25 */
adc_convert:
    PUSH {R4, LR}
 8000278:	b510      	push	{r4, lr}

    /* Convert Raw to Millivolts */
    LDR R1, =3300
 800027a:	f640 41e4 	movw	r1, #3300	@ 0xce4
    MUL R0, R0, R1
 800027e:	fb00 f001 	mul.w	r0, r0, r1
    LDR R1, =4095
 8000282:	f640 71ff 	movw	r1, #4095	@ 0xfff
    UDIV R0, R0, R1
 8000286:	fbb0 f0f1 	udiv	r0, r0, r1

    /* Sub V25 (760mV) */
    SUB R0, R0, #760
 800028a:	f5a0 703e 	sub.w	r0, r0, #760	@ 0x2f8

    /* Scale by Slope (2.5 mV/C) -> * 2 / 5 */
    LSL R0, R0, #1 
 800028e:	ea4f 0040 	mov.w	r0, r0, lsl #1
    MOV R1, #5
 8000292:	f04f 0105 	mov.w	r1, #5
    SDIV R0, R0, R1 
 8000296:	fb90 f0f1 	sdiv	r0, r0, r1
    /* Add 25 C */
    ADD R0, R0, #25
 800029a:	f100 0019 	add.w	r0, r0, #25

 800029e:	bd10      	pop	{r4, pc}
    LDR R0, =RCC_BASE
 80002a0:	40023800 	.word	0x40023800
    LDR R0, =ADC1_BASE
 80002a4:	40012000 	.word	0x40012000

080002a8 <DMA2_Init>:
/* ==============================================================================
   DMA2 INIT (ADC1 -> RAM)
   Stream 0, Channel 0
   ============================================================================== */
DMA2_Init:
    PUSH {R4, R5, LR}
 80002a8:	b530      	push	{r4, r5, lr}
    MOV R4, R0              /* R4 = Destination Address (RAM) */
 80002aa:	4604      	mov	r4, r0
    MOV R5, R1              /* R5 = Length */
 80002ac:	460d      	mov	r5, r1

    /* 1. ENABLE DMA2 CLOCK */
    LDR R0, =RCC_BASE
 80002ae:	482b      	ldr	r0, [pc, #172]	@ (800035c <wait_dma1_disable+0x4e>)
    LDR R1, [R0, #RCC_AHB1ENR]
 80002b0:	6b01      	ldr	r1, [r0, #48]	@ 0x30
    ORR R1, R1, #(1<<22)    /* Bit 22 = DMA2EN */
 80002b2:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
    STR R1, [R0, #RCC_AHB1ENR]
 80002b6:	6301      	str	r1, [r0, #48]	@ 0x30

    /* 2. DISABLE STREAM 0 */
    LDR R0, =DMA2_BASE
 80002b8:	4829      	ldr	r0, [pc, #164]	@ (8000360 <wait_dma1_disable+0x52>)
    LDR R1, [R0, #DMA2_S0CR]
 80002ba:	6901      	ldr	r1, [r0, #16]
    BIC R1, R1, #1          /* Clear EN bit */
 80002bc:	f021 0101 	bic.w	r1, r1, #1
    STR R1, [R0, #DMA2_S0CR]
 80002c0:	6101      	str	r1, [r0, #16]

080002c2 <wait_dma2_disable>:

wait_dma2_disable:
    LDR R1, [R0, #DMA2_S0CR]
 80002c2:	6901      	ldr	r1, [r0, #16]
    TST R1, #1
 80002c4:	f011 0f01 	tst.w	r1, #1
    BNE wait_dma2_disable
 80002c8:	d1fb      	bne.n	80002c2 <wait_dma2_disable>

    /* 3. SET PERIPHERAL ADDRESS (ADC_DR) */
    LDR R2, =ADC1_BASE
 80002ca:	4a26      	ldr	r2, [pc, #152]	@ (8000364 <wait_dma1_disable+0x56>)
    ADD R2, R2, #0x4C       /* ADC_DR Offset */
 80002cc:	f102 024c 	add.w	r2, r2, #76	@ 0x4c
    STR R2, [R0, #DMA2_S0PAR]
 80002d0:	6182      	str	r2, [r0, #24]

    /* 4. SET MEMORY ADDRESS (RAM) */
    STR R4, [R0, #DMA2_S0M0AR]
 80002d2:	61c4      	str	r4, [r0, #28]

    /* 5. SET LENGTH */
    STR R5, [R0, #DMA2_S0NDTR]
 80002d4:	6145      	str	r5, [r0, #20]

    /* 6. CONFIGURE CONTROL REGISTER (CR) */
    LDR R1, [R0, #DMA2_S0CR]
 80002d6:	6901      	ldr	r1, [r0, #16]

    /* Clear Channel Select (Bits 27:25) -> Channel 0 */
    BIC R1, R1, #(7<<25)
 80002d8:	f021 6160 	bic.w	r1, r1, #234881024	@ 0xe000000
    
    /* Clear Direction (Bits 7:6) -> 00 (Peri-to-Mem) */
    BIC R1, R1, #(3<<6)
 80002dc:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
       - MSIZE = 16-bit (01) -> Bit 13
       - MINC  = 1 (Increment Mem) -> Bit 10
       - CIRC  = 1 (Circular Mode) -> Bit 8
       - PL    = High Priority (10) -> Bit 17
    */
    LDR R2, =(1<<11) | (1<<13) | (1<<10) | (1<<8) | (2<<16)
 80002e0:	4a21      	ldr	r2, [pc, #132]	@ (8000368 <wait_dma1_disable+0x5a>)
    ORR R1, R1, R2
 80002e2:	ea41 0102 	orr.w	r1, r1, r2

    STR R1, [R0, #DMA2_S0CR]
 80002e6:	6101      	str	r1, [r0, #16]

    /* 7. ENABLE STREAM */
    ORR R1, R1, #1
 80002e8:	f041 0101 	orr.w	r1, r1, #1
    STR R1, [R0, #DMA2_S0CR]
 80002ec:	6101      	str	r1, [r0, #16]

    POP {R4, R5, PC}
 80002ee:	bd30      	pop	{r4, r5, pc}

080002f0 <DMA_Init>:
/* ==============================================================================
   DMA1 INIT (RAM -> UART2 TX)
   Stream 6, Channel 4
   ============================================================================== */
DMA_Init:
    PUSH {R4, R5, LR}
 80002f0:	b530      	push	{r4, r5, lr}
    MOV R4, R0              /* R4 = Source Address (RAM) */
 80002f2:	4604      	mov	r4, r0
    MOV R5, R1              /* R5 = Length */
 80002f4:	460d      	mov	r5, r1

    /* 1. ENABLE DMA1 CLOCK */
    LDR R0, =RCC_BASE
 80002f6:	4819      	ldr	r0, [pc, #100]	@ (800035c <wait_dma1_disable+0x4e>)
    LDR R1, [R0, #RCC_AHB1ENR]
 80002f8:	6b01      	ldr	r1, [r0, #48]	@ 0x30
    ORR R1, R1, #(1<<21)    /* Bit 21 = DMA1EN */
 80002fa:	f441 1100 	orr.w	r1, r1, #2097152	@ 0x200000
    STR R1, [R0, #RCC_AHB1ENR]
 80002fe:	6301      	str	r1, [r0, #48]	@ 0x30

    /* 2. DISABLE STREAM 6 */
    LDR R0, =DMA1_BASE
 8000300:	481a      	ldr	r0, [pc, #104]	@ (800036c <wait_dma1_disable+0x5e>)
    LDR R1, [R0, #DMA1_S6CR]
 8000302:	f8d0 10a0 	ldr.w	r1, [r0, #160]	@ 0xa0
    BIC R1, R1, #1
 8000306:	f021 0101 	bic.w	r1, r1, #1
    STR R1, [R0, #DMA1_S6CR]
 800030a:	f8c0 10a0 	str.w	r1, [r0, #160]	@ 0xa0

0800030e <wait_dma1_disable>:

wait_dma1_disable:
    LDR R1, [R0, #DMA1_S6CR]
 800030e:	f8d0 10a0 	ldr.w	r1, [r0, #160]	@ 0xa0
    TST R1, #1
 8000312:	f011 0f01 	tst.w	r1, #1
    BNE wait_dma1_disable
 8000316:	d1fa      	bne.n	800030e <wait_dma1_disable>

    /* 3. CLEAR FLAGS (Stream 6 is in HIFCR) */
    LDR R2, =0x003F0000     /* Clear all flags for Stream 6 */
 8000318:	f44f 127c 	mov.w	r2, #4128768	@ 0x3f0000
    STR R2, [R0, #DMA1_HIFCR]
 800031c:	60c2      	str	r2, [r0, #12]

    /* 4. SET PERIPHERAL ADDRESS (USART2_DR) */
    LDR R2, =USART2_BASE
 800031e:	4a14      	ldr	r2, [pc, #80]	@ (8000370 <wait_dma1_disable+0x62>)
    ADD R2, R2, #0x04       /* DR Offset */
 8000320:	f102 0204 	add.w	r2, r2, #4
    STR R2, [R0, #DMA1_S6PAR]
 8000324:	f8c0 20a8 	str.w	r2, [r0, #168]	@ 0xa8

    /* 5. SET MEMORY ADDRESS (Source) */
    STR R4, [R0, #DMA1_S6M0AR]
 8000328:	f8c0 40ac 	str.w	r4, [r0, #172]	@ 0xac

    /* 6. SET LENGTH */
    STR R5, [R0, #DMA1_S6NDTR]
 800032c:	f8c0 50a4 	str.w	r5, [r0, #164]	@ 0xa4

    /* 7. CONFIGURE CONTROL REGISTER (CR) */
    LDR R1, [R0, #DMA1_S6CR]
 8000330:	f8d0 10a0 	ldr.w	r1, [r0, #160]	@ 0xa0

    /* Select Channel 4 (Bits 27:25 = 100) */
    BIC R1, R1, #(7<<25)
 8000334:	f021 6160 	bic.w	r1, r1, #234881024	@ 0xe000000
    ORR R1, R1, #(4<<25)
 8000338:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000

    /* Set Direction: Mem-to-Peri (01) -> Bit 6 */
    BIC R1, R1, #(3<<6)
 800033c:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
    ORR R1, R1, #(1<<6)
 8000340:	f041 0140 	orr.w	r1, r1, #64	@ 0x40

    /* Set MINC (Memory Increment) -> Bit 10 */
    ORR R1, R1, #(1<<10)
 8000344:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400

    /* Disable PINC (Peripheral Increment) -> Bit 9 (Already 0 by default, but safe to clear) */
    BIC R1, R1, #(1<<9)
 8000348:	f421 7100 	bic.w	r1, r1, #512	@ 0x200

    STR R1, [R0, #DMA1_S6CR]
 800034c:	f8c0 10a0 	str.w	r1, [r0, #160]	@ 0xa0

    /* 8. ENABLE STREAM */
    ORR R1, R1, #1
 8000350:	f041 0101 	orr.w	r1, r1, #1
    STR R1, [R0, #DMA1_S6CR]
 8000354:	f8c0 10a0 	str.w	r1, [r0, #160]	@ 0xa0

 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	0000      	.short	0x0000
    LDR R0, =RCC_BASE
 800035c:	40023800 	.word	0x40023800
    LDR R0, =DMA2_BASE
 8000360:	40026400 	.word	0x40026400
    LDR R2, =ADC1_BASE
 8000364:	40012000 	.word	0x40012000
    LDR R2, =(1<<11) | (1<<13) | (1<<10) | (1<<8) | (2<<16)
 8000368:	00022d00 	.word	0x00022d00
    LDR R0, =DMA1_BASE
 800036c:	40026000 	.word	0x40026000
    LDR R2, =USART2_BASE
 8000370:	40004400 	.word	0x40004400

08000374 <Itoa>:
 *         R1 = buffer base address (>= 12 bytes)
 * Output: R0 = pointer to first character
 *         R1 = length in bytes (without terminator)
 */
Itoa:
    PUSH {R4, R5, R6, R7, LR}
 8000374:	b5f0      	push	{r4, r5, r6, r7, lr}

    /* SETUP BUFFER POINTER AT END */
    ADD R1, R1, #11         /* Move to end of 12-byte buffer */
 8000376:	f101 010b 	add.w	r1, r1, #11
    MOVS R2, #0             /* Null terminator */
 800037a:	2200      	movs	r2, #0
    STRB R2, [R1]           /* Store '\0' at end */
 800037c:	700a      	strb	r2, [r1, #0]

    MOV R5, #0              /* R5 = length counter */
 800037e:	f04f 0500 	mov.w	r5, #0
    MOV R7, #0              /* R7 = sign flag (0 = positive, 1 = negative) */
 8000382:	f04f 0700 	mov.w	r7, #0

    /* EDGE CASE: ZERO */
    CMP R0, #0
 8000386:	2800      	cmp	r0, #0
    BNE check_negative
 8000388:	d107      	bne.n	800039a <check_negative>

    /* Handle Zero */
    MOVS R2, #48            /* ASCII '0' */
 800038a:	2230      	movs	r2, #48	@ 0x30
    SUB R1, R1, #1          /* Move back */
 800038c:	f1a1 0101 	sub.w	r1, r1, #1
    STRB R2, [R1]           /* Store '0' */
 8000390:	700a      	strb	r2, [r1, #0]
    
    MOV R0, R1              /* Return start addr */
 8000392:	4608      	mov	r0, r1
    MOV R1, #1              /* Return length */
 8000394:	f04f 0101 	mov.w	r1, #1
    POP {R4, R5, R6, R7, PC}
 8000398:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800039a <check_negative>:

check_negative:
    /* If R0 < 0, make it positive and remember the sign */
    CMP R0, #0
 800039a:	2800      	cmp	r0, #0
    BGE start_conversion
 800039c:	da03      	bge.n	80003a6 <conversion_loop>

    RSB R0, R0, #0          /* R0 = -R0 (absolute value) */
 800039e:	f1c0 0000 	rsb	r0, r0, #0
    MOV R7, #1              /* Mark as negative */
 80003a2:	f04f 0701 	mov.w	r7, #1

080003a6 <conversion_loop>:

start_conversion:
conversion_loop:
    /* CALCULATE REMAINDER: remainder = Num - (Num/10)*10 */
    MOV R2, #10
 80003a6:	f04f 020a 	mov.w	r2, #10
    UDIV R2, R0, R2         /* R2 = quotient = Num / 10 */
 80003aa:	fbb0 f2f2 	udiv	r2, r0, r2

    MOV R3, #10
 80003ae:	f04f 030a 	mov.w	r3, #10
    MUL R3, R2, R3          /* R3 = quotient * 10 */
 80003b2:	fb02 f303 	mul.w	r3, r2, r3

    SUB R4, R0, R3          /* R4 = remainder */
 80003b6:	eba0 0403 	sub.w	r4, r0, r3

    /* STORE ASCII DIGIT */
    ADD R4, R4, #48         /* Convert to ASCII '0'..'9' */
 80003ba:	f104 0430 	add.w	r4, r4, #48	@ 0x30
    SUB R1, R1, #1          /* Move pointer back */
 80003be:	f1a1 0101 	sub.w	r1, r1, #1
    STRB R4, [R1]           /* Store digit */
 80003c2:	700c      	strb	r4, [r1, #0]

    ADD R5, R5, #1          /* length++ */
 80003c4:	f105 0501 	add.w	r5, r5, #1

    MOV R0, R2              /* Update number = quotient */
 80003c8:	4610      	mov	r0, r2
    CMP R0, #0
 80003ca:	2800      	cmp	r0, #0
    BNE conversion_loop
 80003cc:	d1eb      	bne.n	80003a6 <conversion_loop>

    /* PREPEND '-' IF NEGATIVE */
    CMP R7, #0
 80003ce:	2f00      	cmp	r7, #0
    BEQ finish
 80003d0:	d006      	beq.n	80003e0 <finish>

    SUB R1, R1, #1
 80003d2:	f1a1 0101 	sub.w	r1, r1, #1
    MOV R2, #45             /* '-' */
 80003d6:	f04f 022d 	mov.w	r2, #45	@ 0x2d
    STRB R2, [R1]
 80003da:	700a      	strb	r2, [r1, #0]
    ADD R5, R5, #1
 80003dc:	f105 0501 	add.w	r5, r5, #1

080003e0 <finish>:

finish:
    MOV R0, R1              /* Return start address */
 80003e0:	4608      	mov	r0, r1
    MOV R1, R5              /* Return length */
 80003e2:	4629      	mov	r1, r5

 80003e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080003e8 <TIM2_Init>:
.equ TIM2_PSC,    0x28
.equ TIM2_ARR,    0x2C
.equ TIM2_EGR,    0x14

TIM2_Init:
    PUSH {LR}               /* Missing in original */
 80003e8:	b500      	push	{lr}

    /* 1. ENABLE TIMER 2 CLOCK */
    LDR R0, =RCC_BASE
 80003ea:	480d      	ldr	r0, [pc, #52]	@ (8000420 <TIM2_Init+0x38>)
    LDR R1, [R0, #RCC_APB1ENR]
 80003ec:	6c01      	ldr	r1, [r0, #64]	@ 0x40
    ORR R1, R1, #1          /* Bit 0 = TIM2EN */
 80003ee:	f041 0101 	orr.w	r1, r1, #1
    STR R1, [R0, #RCC_APB1ENR]
 80003f2:	6401      	str	r1, [r0, #64]	@ 0x40


    /* 2. CONFIGURE MASTER MODE (MMS = 010 -> Update Event as TRGO) */
    LDR R0, =TIM2_BASE
 80003f4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
    LDR R1, [R0, #TIM2_CR2]
 80003f8:	6841      	ldr	r1, [r0, #4]
    BIC R1, R1, #(7<<4)     /* Clear MMS Bits (6:4) */
 80003fa:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
    ORR R1, R1, #(2<<4)     /* Set MMS = 010 (Update) */
 80003fe:	f041 0120 	orr.w	r1, r1, #32
    STR R1, [R0, #TIM2_CR2]
 8000402:	6041      	str	r1, [r0, #4]

    /* 3. SET FREQUENCY (Target 100Hz) */
    /* Formula: F_timer = F_clk / ((PSC+1)*(ARR+1)) */
    /* Assuming 16MHz Clock: 16,000,000 / (1600 * 100) = 100 Hz */
    
    LDR R1, =1599           /* PSC = 1600 - 1 */
 8000404:	f240 613f 	movw	r1, #1599	@ 0x63f
    STR R1, [R0, #TIM2_PSC]
 8000408:	6281      	str	r1, [r0, #40]	@ 0x28

    LDR R1, =99             /* ARR = 100 - 1 */
 800040a:	f04f 0163 	mov.w	r1, #99	@ 0x63
    STR R1, [R0, #TIM2_ARR]
 800040e:	62c1      	str	r1, [r0, #44]	@ 0x2c


    /* 4. FORCE UPDATE (EGR) */
    /* This loads the PSC/ARR values into shadow registers immediately */
    MOV R1, #1
 8000410:	f04f 0101 	mov.w	r1, #1
    STR R1, [R0, #TIM2_EGR]
 8000414:	6141      	str	r1, [r0, #20]


    /* 5. ENABLE TIMER (CEN) */
    LDR R1, [R0, #TIM2_CR1]
 8000416:	6801      	ldr	r1, [r0, #0]
    ORR R1, R1, #1          /* CEN = 1 */
 8000418:	f041 0101 	orr.w	r1, r1, #1
    STR R1, [R0, #TIM2_CR1]
 800041c:	6001      	str	r1, [r0, #0]

 800041e:	bd00      	pop	{pc}
    LDR R0, =RCC_BASE
 8000420:	40023800 	.word	0x40023800

08000424 <UART_init>:

/* ==============================================================================
   UART INITIALIZATION (9600 Baud @ 16MHz)
   ============================================================================== */
UART_init:
    PUSH {LR}
 8000424:	b500      	push	{lr}

    /* 1. ENABLE CLOCKS */
    LDR R0, =RCC_BASE
 8000426:	4818      	ldr	r0, [pc, #96]	@ (8000488 <wait_loop+0xe>)

    /* Enable GPIOA (Bit 0) */
    LDR R1, [R0, #RCC_AHB1ENR]
 8000428:	6b01      	ldr	r1, [r0, #48]	@ 0x30
    ORR R1, R1, #(1<<0)
 800042a:	f041 0101 	orr.w	r1, r1, #1
    STR R1, [R0, #RCC_AHB1ENR]
 800042e:	6301      	str	r1, [r0, #48]	@ 0x30

    /* Enable USART2 (Bit 17) */
    LDR R1, [R0, #RCC_APB1ENR]
 8000430:	6c01      	ldr	r1, [r0, #64]	@ 0x40
    ORR R1, R1, #(1<<17)
 8000432:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
    STR R1, [R0, #RCC_APB1ENR]
 8000436:	6401      	str	r1, [r0, #64]	@ 0x40


    /* 2. CONFIGURE GPIO PA2 (TX) */
    LDR R0, =GPIOA_BASE
 8000438:	4814      	ldr	r0, [pc, #80]	@ (800048c <wait_loop+0x12>)

    /* Set PA2 to Alternate Function Mode (10) */
    LDR R1, [R0, #GPIOA_MODER]
 800043a:	6801      	ldr	r1, [r0, #0]
    BIC R1, R1, #(3<<4)     /* Clear Bits 4,5 */
 800043c:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
    ORR R1, R1, #(2<<4)     /* Set Bit 5 (10) */
 8000440:	f041 0120 	orr.w	r1, r1, #32
    STR R1, [R0, #GPIOA_MODER]
 8000444:	6001      	str	r1, [r0, #0]

    /* Set PA2 to AF7 (USART2) */
    LDR R1, [R0, #GPIOA_AFRL]
 8000446:	6a01      	ldr	r1, [r0, #32]
    BIC R1, R1, #(0xF<<8)   /* Clear Bits 8-11 */
 8000448:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
    ORR R1, R1, #(0x7<<8)   /* Set to 0111 (AF7) */
 800044c:	f441 61e0 	orr.w	r1, r1, #1792	@ 0x700
    STR R1, [R0, #GPIOA_AFRL]
 8000450:	6201      	str	r1, [r0, #32]


    /* 3. CONFIGURE USART2 */
    LDR R0, =USART2_BASE
 8000452:	480f      	ldr	r0, [pc, #60]	@ (8000490 <wait_loop+0x16>)

    /* Set Baud Rate: 9600 @ 16MHz --> 0x0683 */
    LDR R1, =0x0683
 8000454:	f240 6183 	movw	r1, #1667	@ 0x683
    STR R1, [R0, #USART2_BRR]
 8000458:	6081      	str	r1, [r0, #8]

    /* Enable DMA Transmitter (DMAT) */
    LDR R1, [R0, #USART2_CR3]
 800045a:	6941      	ldr	r1, [r0, #20]
    ORR R1, R1, #(1<<7)
 800045c:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
    STR R1, [R0, #USART2_CR3]
 8000460:	6141      	str	r1, [r0, #20]

    /* Enable UART (UE) & Transmitter (TE) */
    /* Note: We Clear CR1 first to be safe */
    LDR R1, [R0, #USART_CR1]
 8000462:	68c1      	ldr	r1, [r0, #12]
    LDR R2, =0xFFFF
 8000464:	f64f 72ff 	movw	r2, #65535	@ 0xffff
    BIC R1, R1, R2    /* Reset CR1 */
 8000468:	ea21 0102 	bic.w	r1, r1, r2
    ORR R1, R1, #(1<<13)    /* UE */
 800046c:	f441 5100 	orr.w	r1, r1, #8192	@ 0x2000
    ORR R1, R1, #(1<<3)     /* TE */
 8000470:	f041 0108 	orr.w	r1, r1, #8
    STR R1, [R0, #USART_CR1]
 8000474:	60c1      	str	r1, [r0, #12]

    POP {PC}
 8000476:	bd00      	pop	{pc}

08000478 <UART_SendChar>:
/* ==============================================================================
   UART SEND CHAR
   Input: R0 (Character to send)
   ============================================================================== */
UART_SendChar:
    LDR R2, =USART2_BASE
 8000478:	4a05      	ldr	r2, [pc, #20]	@ (8000490 <wait_loop+0x16>)

0800047a <wait_loop>:

wait_loop:
    LDR R1, [R2, #USART_SR]
 800047a:	6811      	ldr	r1, [r2, #0]
    TST R1, #(1<<7)         /* Check TXE (Transmit Data Register Empty) */
 800047c:	f011 0f80 	tst.w	r1, #128	@ 0x80
    BEQ wait_loop           /* If 0, wait */
 8000480:	d0fb      	beq.n	800047a <wait_loop>

    STR R0, [R2, #USART_DR] /* Send Data */
 8000482:	6050      	str	r0, [r2, #4]
    BX LR
 8000484:	4770      	bx	lr
 8000486:	0000      	.short	0x0000
    LDR R0, =RCC_BASE
 8000488:	40023800 	.word	0x40023800
    LDR R0, =GPIOA_BASE
 800048c:	40020000 	.word	0x40020000
    LDR R0, =USART2_BASE
 8000490:	40004400 	.word	0x40004400

08000494 <main>:
String_Buf: .space 16

.section .text 

main:
    BL UART_init
 8000494:	f7ff ffc6 	bl	8000424 <UART_init>
    BL adc_init
 8000498:	f7ff feb4 	bl	8000204 <adc_init>
    
    /* Setup ADC DMA */
    LDR R0, =Raw_Temp
 800049c:	4811      	ldr	r0, [pc, #68]	@ (80004e4 <Delay_Loop+0x8>)
    MOV R1, #1
 800049e:	f04f 0101 	mov.w	r1, #1
    BL DMA2_Init
 80004a2:	f7ff ff01 	bl	80002a8 <DMA2_Init>
    
    /* Start Timer Trigger */
    BL TIM2_Init
 80004a6:	f7ff ff9f 	bl	80003e8 <TIM2_Init>

080004aa <Loop>:
    /* ================================================= */
    /* ðŸ›‘ RED LIGHT: WAIT FOR UART TO FINISH SENDING     */
    /* We check DMA1 Stream 6 Enable Bit (Bit 0).        */
    /* If it is 1, the stream is still busy. Wait.       */
    /* ================================================= */
    LDR R0, =DMA1_BASE
 80004aa:	480f      	ldr	r0, [pc, #60]	@ (80004e8 <Delay_Loop+0xc>)
    ADD R0, R0, #DMA1_S6CR   /* R0 = Address of CR */
 80004ac:	f100 00a0 	add.w	r0, r0, #160	@ 0xa0

080004b0 <Wait_DMA>:
Wait_DMA:
    LDR R1, [R0]
 80004b0:	6801      	ldr	r1, [r0, #0]
    TST R1, #1               /* Check Bit 0 (EN) */
 80004b2:	f011 0f01 	tst.w	r1, #1
    BNE Wait_DMA             /* Loop until EN becomes 0 */
 80004b6:	d1fb      	bne.n	80004b0 <Wait_DMA>
    /* ================================================= */
    /* ðŸŸ¢ GREEN LIGHT: SAFE TO UPDATE BUFFER             */
    /* ================================================= */
    
    /* A. READ DATA */
    LDR R0, =Raw_Temp
 80004b8:	480a      	ldr	r0, [pc, #40]	@ (80004e4 <Delay_Loop+0x8>)
    LDRH R0, [R0]
 80004ba:	8800      	ldrh	r0, [r0, #0]

    /* B. CONVERT TO CELSIUS */
    BL adc_convert
 80004bc:	f7ff fedc 	bl	8000278 <adc_convert>

    /* C. CONVERT TO STRING */
    LDR R1, =String_Buf
 80004c0:	490a      	ldr	r1, [pc, #40]	@ (80004ec <Delay_Loop+0x10>)
    BL Itoa
 80004c2:	f7ff ff57 	bl	8000374 <Itoa>
    
    /* D. SEND NEW PACKET via DMA */
    BL DMA_Init
 80004c6:	f7ff ff13 	bl	80002f0 <DMA_Init>

    /* E. SEND NEWLINE (Manual CPU Send) */
    /* We wait for TXE to ensure these bytes don't collide */
    MOV R0, #13
 80004ca:	f04f 000d 	mov.w	r0, #13
    BL UART_SendChar
 80004ce:	f7ff ffd3 	bl	8000478 <UART_SendChar>
    MOV R0, #10
 80004d2:	f04f 000a 	mov.w	r0, #10
    BL UART_SendChar
 80004d6:	f7ff ffcf 	bl	8000478 <UART_SendChar>

    /* F. DELAY (Slows down the loop to prevent IDE Crash) */
    LDR R5, =2000000 
 80004da:	4d05      	ldr	r5, [pc, #20]	@ (80004f0 <Delay_Loop+0x14>)

080004dc <Delay_Loop>:
Delay_Loop:
    SUBS R5, R5, #1
 80004dc:	3d01      	subs	r5, #1
    BNE Delay_Loop
 80004de:	d1fd      	bne.n	80004dc <Delay_Loop>

 80004e0:	e7e3      	b.n	80004aa <Loop>
 80004e2:	0000      	.short	0x0000
    LDR R0, =Raw_Temp
 80004e4:	20000000 	.word	0x20000000
    LDR R0, =DMA1_BASE
 80004e8:	40026000 	.word	0x40026000
    LDR R1, =String_Buf
 80004ec:	20000002 	.word	0x20000002
    LDR R5, =2000000 
 80004f0:	001e8480 	.word	0x001e8480

080004f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004f4:	480d      	ldr	r0, [pc, #52]	@ (800052c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004f8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004fc:	480c      	ldr	r0, [pc, #48]	@ (8000530 <LoopForever+0x6>)
  ldr r1, =_edata
 80004fe:	490d      	ldr	r1, [pc, #52]	@ (8000534 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000500:	4a0d      	ldr	r2, [pc, #52]	@ (8000538 <LoopForever+0xe>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000504:	e002      	b.n	800050c <LoopCopyDataInit>

08000506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800050a:	3304      	adds	r3, #4

0800050c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800050c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800050e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000510:	d3f9      	bcc.n	8000506 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000512:	4a0a      	ldr	r2, [pc, #40]	@ (800053c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000514:	4c0a      	ldr	r4, [pc, #40]	@ (8000540 <LoopForever+0x16>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000518:	e001      	b.n	800051e <LoopFillZerobss>

0800051a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800051a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800051c:	3204      	adds	r2, #4

0800051e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800051e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000520:	d3fb      	bcc.n	800051a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000522:	f000 f811 	bl	8000548 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000526:	f7ff ffb5 	bl	8000494 <main>

0800052a <LoopForever>:

LoopForever:
  b LoopForever
 800052a:	e7fe      	b.n	800052a <LoopForever>
  ldr   r0, =_estack
 800052c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000534:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000538:	080005b0 	.word	0x080005b0
  ldr r2, =_sbss
 800053c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000540:	20000030 	.word	0x20000030

08000544 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000544:	e7fe      	b.n	8000544 <ADC_IRQHandler>
	...

08000548 <__libc_init_array>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	4d0d      	ldr	r5, [pc, #52]	@ (8000580 <__libc_init_array+0x38>)
 800054c:	4c0d      	ldr	r4, [pc, #52]	@ (8000584 <__libc_init_array+0x3c>)
 800054e:	1b64      	subs	r4, r4, r5
 8000550:	10a4      	asrs	r4, r4, #2
 8000552:	2600      	movs	r6, #0
 8000554:	42a6      	cmp	r6, r4
 8000556:	d109      	bne.n	800056c <__libc_init_array+0x24>
 8000558:	4d0b      	ldr	r5, [pc, #44]	@ (8000588 <__libc_init_array+0x40>)
 800055a:	4c0c      	ldr	r4, [pc, #48]	@ (800058c <__libc_init_array+0x44>)
 800055c:	f000 f818 	bl	8000590 <_init>
 8000560:	1b64      	subs	r4, r4, r5
 8000562:	10a4      	asrs	r4, r4, #2
 8000564:	2600      	movs	r6, #0
 8000566:	42a6      	cmp	r6, r4
 8000568:	d105      	bne.n	8000576 <__libc_init_array+0x2e>
 800056a:	bd70      	pop	{r4, r5, r6, pc}
 800056c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000570:	4798      	blx	r3
 8000572:	3601      	adds	r6, #1
 8000574:	e7ee      	b.n	8000554 <__libc_init_array+0xc>
 8000576:	f855 3b04 	ldr.w	r3, [r5], #4
 800057a:	4798      	blx	r3
 800057c:	3601      	adds	r6, #1
 800057e:	e7f2      	b.n	8000566 <__libc_init_array+0x1e>
 8000580:	080005a8 	.word	0x080005a8
 8000584:	080005a8 	.word	0x080005a8
 8000588:	080005a8 	.word	0x080005a8
 800058c:	080005ac 	.word	0x080005ac

08000590 <_init>:
 8000590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000592:	bf00      	nop
 8000594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000596:	bc08      	pop	{r3}
 8000598:	469e      	mov	lr, r3
 800059a:	4770      	bx	lr

0800059c <_fini>:
 800059c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800059e:	bf00      	nop
 80005a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005a2:	bc08      	pop	{r3}
 80005a4:	469e      	mov	lr, r3
 80005a6:	4770      	bx	lr
