{
  "design": {
    "design_info": {
      "boundary_crc": "0x74CA0A1D74CA0A1D",
      "device": "xc7z020clg484-1",
      "name": "two_bit_2to1_mux",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "xlslice_0": "",
      "xlslice_1": ""
    },
    "ports": {
      "O": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "S": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "IN_1": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "IN_2": {
        "direction": "I",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "two_bit_2to1_mux_util_vector_logic_0_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "two_bit_2to1_mux_util_vector_logic_0_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "two_bit_2to1_mux_util_vector_logic_0_4",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "two_bit_2to1_mux_util_vector_logic_2_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "two_bit_2to1_mux_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "two_bit_2to1_mux_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_2/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_2/Op2"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "O"
        ]
      },
      "S_1": {
        "ports": [
          "S",
          "util_vector_logic_3/Op1",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "util_vector_logic_0/Op2"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_0/Op1"
        ]
      },
      "Din_0_1": {
        "ports": [
          "IN_1",
          "xlslice_0/Din"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "util_vector_logic_1/Op2"
        ]
      },
      "Din_0_2": {
        "ports": [
          "IN_2",
          "xlslice_1/Din"
        ]
      }
    }
  }
}