INFO: [VRFC 10-163] Analyzing VHDL file "D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
