<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom</ns0:id>
  <ns0:title>GitHub Trending - verilog (daily)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2025-06-24T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>https://github.com/EttusResearch/uhd#1750723200</ns0:id>
    <ns0:title>https://github.com/EttusResearch/uhd</ns0:title>
    <ns0:link href="https://github.com/EttusResearch/uhd"/>
    <ns0:updated>2025-06-24T00:00:00</ns0:updated>
    <ns0:content type="text">The USRPâ„¢ Hardware Driver Repository</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/The-OpenROAD-Project/OpenROAD#1750723200</ns0:id>
    <ns0:title>https://github.com/The-OpenROAD-Project/OpenROAD</ns0:title>
    <ns0:link href="https://github.com/The-OpenROAD-Project/OpenROAD"/>
    <ns0:updated>2025-06-24T00:00:00</ns0:updated>
    <ns0:content type="text">OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts#1750723200</ns0:id>
    <ns0:title>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</ns0:title>
    <ns0:link href="https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts"/>
    <ns0:updated>2025-06-24T00:00:00</ns0:updated>
    <ns0:content type="text">OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/YosysHQ/picorv32#1750723200</ns0:id>
    <ns0:title>https://github.com/YosysHQ/picorv32</ns0:title>
    <ns0:link href="https://github.com/YosysHQ/picorv32"/>
    <ns0:updated>2025-06-24T00:00:00</ns0:updated>
    <ns0:content type="text">PicoRV32 - A Size-Optimized RISC-V CPU</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/alexforencich/verilog-ethernet#1750723200</ns0:id>
    <ns0:title>https://github.com/alexforencich/verilog-ethernet</ns0:title>
    <ns0:link href="https://github.com/alexforencich/verilog-ethernet"/>
    <ns0:updated>2025-06-24T00:00:00</ns0:updated>
    <ns0:content type="text">Verilog Ethernet components for FPGA implementation</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/analogdevicesinc/hdl#1750723200</ns0:id>
    <ns0:title>https://github.com/analogdevicesinc/hdl</ns0:title>
    <ns0:link href="https://github.com/analogdevicesinc/hdl"/>
    <ns0:updated>2025-06-24T00:00:00</ns0:updated>
    <ns0:content type="text">HDL libraries and projects</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>https://github.com/lnis-uofu/OpenFPGA#1750723200</ns0:id>
    <ns0:title>https://github.com/lnis-uofu/OpenFPGA</ns0:title>
    <ns0:link href="https://github.com/lnis-uofu/OpenFPGA"/>
    <ns0:updated>2025-06-24T00:00:00</ns0:updated>
    <ns0:content type="text">An Open-source FPGA IP Generator</ns0:content>
  </ns0:entry>
</ns0:feed>