# do ULA_8b_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/raffaellasf/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits {/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits/ULA_8b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:40:34 on May 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits" /home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits/ULA_8b.v 
# -- Compiling module ULA_8b
# 
# Top level modules:
# 	ULA_8b
# End time: 12:40:34 on May 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits {/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits/mux_4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:40:34 on May 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits" /home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits/mux_4x1.v 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 12:40:34 on May 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits {/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits/tb_ULA_8b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:40:34 on May 28,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits" /home/raffaellasf/Documentos/Git/ULA_Multiplicador_Divisor/ULA_8bits/tb_ULA_8b.v 
# -- Compiling module tb_ULA_8b
# 
# Top level modules:
# 	tb_ULA_8b
# End time: 12:40:34 on May 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_ULA_8b
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_ULA_8b 
# Start time: 12:40:34 on May 28,2025
# Loading work.tb_ULA_8b
# Loading work.ULA_8b
# Loading work.mux_4x1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Teste 1: 1 + 3 =   4 | Flag = 0000
# Sucesso!
# Teste 2: 1 + (-1) =   0 | Flag = 0010
# Sucesso!
# Teste 3: 127 + 127 =   -2 | Flag = 0101
# Sucesso!
# Teste 4: -3 + 1 =   -2 | Flag = 1001
# Sucesso!
# Teste 5: A & B = 00000001 | Flag = 0000
# Sucesso!
# Teste 6: A | B = 00000011 | Flag = 0000
# Sucesso!
# Teste 7: ~A = 11111110 | Flag = 0001
# Sucesso!
# End time: 15:12:48 on May 28,2025, Elapsed time: 2:32:14
# Errors: 0, Warnings: 0
