;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/10/2018 12:42:58 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x13E50000  	5093
0x0008	0x12ED0000  	4845
0x000C	0x12ED0000  	4845
0x0010	0x12ED0000  	4845
0x0014	0x12ED0000  	4845
0x0018	0x12ED0000  	4845
0x001C	0x12ED0000  	4845
0x0020	0x12ED0000  	4845
0x0024	0x12ED0000  	4845
0x0028	0x12ED0000  	4845
0x002C	0x12ED0000  	4845
0x0030	0x12ED0000  	4845
0x0034	0x12ED0000  	4845
0x0038	0x12ED0000  	4845
0x003C	0x12ED0000  	4845
0x0040	0x12ED0000  	4845
0x0044	0x12ED0000  	4845
0x0048	0x12ED0000  	4845
0x004C	0x12ED0000  	4845
0x0050	0x12ED0000  	4845
0x0054	0x12ED0000  	4845
0x0058	0x12ED0000  	4845
0x005C	0x12ED0000  	4845
0x0060	0x12ED0000  	4845
0x0064	0x12ED0000  	4845
0x0068	0x12ED0000  	4845
0x006C	0x12ED0000  	4845
0x0070	0x12ED0000  	4845
0x0074	0x12ED0000  	4845
0x0078	0x12ED0000  	4845
0x007C	0x12ED0000  	4845
0x0080	0x12ED0000  	4845
0x0084	0x12ED0000  	4845
0x0088	0x12ED0000  	4845
0x008C	0x12ED0000  	4845
0x0090	0x12ED0000  	4845
0x0094	0x12ED0000  	4845
0x0098	0x12ED0000  	4845
0x009C	0x12ED0000  	4845
0x00A0	0x12ED0000  	4845
0x00A4	0x12ED0000  	4845
0x00A8	0x12ED0000  	4845
0x00AC	0x12ED0000  	4845
0x00B0	0x12ED0000  	4845
0x00B4	0x12ED0000  	4845
0x00B8	0x12ED0000  	4845
0x00BC	0x12ED0000  	4845
0x00C0	0x12ED0000  	4845
0x00C4	0x12ED0000  	4845
0x00C8	0x12ED0000  	4845
0x00CC	0x12ED0000  	4845
0x00D0	0x12ED0000  	4845
0x00D4	0x12ED0000  	4845
0x00D8	0x12ED0000  	4845
0x00DC	0x12ED0000  	4845
0x00E0	0x12ED0000  	4845
0x00E4	0x12ED0000  	4845
0x00E8	0x12ED0000  	4845
0x00EC	0x12ED0000  	4845
0x00F0	0x12ED0000  	4845
0x00F4	0x12ED0000  	4845
0x00F8	0x12ED0000  	4845
0x00FC	0x12ED0000  	4845
0x0100	0x12ED0000  	4845
0x0104	0x12ED0000  	4845
0x0108	0x12ED0000  	4845
0x010C	0x12ED0000  	4845
0x0110	0x12ED0000  	4845
0x0114	0x12ED0000  	4845
0x0118	0x12ED0000  	4845
0x011C	0x12ED0000  	4845
0x0120	0x12ED0000  	4845
0x0124	0x12ED0000  	4845
0x0128	0x12ED0000  	4845
0x012C	0x12ED0000  	4845
; end of ____SysVT
_main:
;Demo.c, 69 :: 		void main() {
0x13E4	0xF7FFFF86  BL	4852
0x13E8	0xF000F976  BL	5848
0x13EC	0xF7FFFF74  BL	4824
0x13F0	0xF000F932  BL	5720
;Demo.c, 71 :: 		initMain();
0x13F4	0xF7FFFCDC  BL	_initMain+0
;Demo.c, 74 :: 		ST7735_Init();
0x13F8	0xF7FFFD86  BL	_ST7735_Init+0
;Demo.c, 76 :: 		while(1)
L_main2:
;Demo.c, 79 :: 		ST7735_test();
0x13FC	0xF7FFFD24  BL	_ST7735_test+0
;Demo.c, 80 :: 		}
0x1400	0xE7FC    B	L_main2
;Demo.c, 81 :: 		}
L_end_main:
L__main_end_loop:
0x1402	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x0E08	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x0E0A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0E0E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0E12	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x0E16	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x0E18	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0E1C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0E1E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0E20	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0E22	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0E26	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x0E2A	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x0E2C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0E30	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0E32	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0E34	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0E38	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0E3C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0E3E	0xB001    ADD	SP, SP, #4
0x0E40	0x4770    BX	LR
; end of ___FillZeros
_initMain:
;Demo.c, 43 :: 		void initMain()
0x0DB0	0xB081    SUB	SP, SP, #4
0x0DB2	0xF8CDE000  STR	LR, [SP, #0]
;Demo.c, 46 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_13);   // Reset
0x0DB6	0xF2420100  MOVW	R1, #8192
0x0DBA	0x4811    LDR	R0, [PC, #68]
0x0DBC	0xF7FFFF86  BL	_GPIO_Digital_Output+0
;Demo.c, 47 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_14);   // D/C (RS)
0x0DC0	0xF2440100  MOVW	R1, #16384
0x0DC4	0x480E    LDR	R0, [PC, #56]
0x0DC6	0xF7FFFF81  BL	_GPIO_Digital_Output+0
;Demo.c, 48 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_15);   // CS
0x0DCA	0xF2480100  MOVW	R1, #32768
0x0DCE	0x480C    LDR	R0, [PC, #48]
0x0DD0	0xF7FFFF7C  BL	_GPIO_Digital_Output+0
;Demo.c, 55 :: 		&_GPIO_MODULE_SPI1_PA567);
0x0DD4	0x4A0B    LDR	R2, [PC, #44]
;Demo.c, 54 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x0DD6	0xF2403104  MOVW	R1, #772
;Demo.c, 52 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV8, _SPI_MASTER  | _SPI_8_BIT |
0x0DDA	0x2002    MOVS	R0, #2
;Demo.c, 55 :: 		&_GPIO_MODULE_SPI1_PA567);
0x0DDC	0xF7FFFF4C  BL	_SPI1_Init_Advanced+0
;Demo.c, 58 :: 		Delay_ms(100);
0x0DE0	0xF644777F  MOVW	R7, #20351
0x0DE4	0xF2C00712  MOVT	R7, #18
L_initMain0:
0x0DE8	0x1E7F    SUBS	R7, R7, #1
0x0DEA	0xD1FD    BNE	L_initMain0
0x0DEC	0xBF00    NOP
0x0DEE	0xBF00    NOP
0x0DF0	0xBF00    NOP
0x0DF2	0xBF00    NOP
0x0DF4	0xBF00    NOP
;Demo.c, 59 :: 		}
L_end_initMain:
0x0DF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0DFA	0xB001    ADD	SP, SP, #4
0x0DFC	0x4770    BX	LR
0x0DFE	0xBF00    NOP
0x0E00	0x0C0C4001  	GPIOB_ODR+0
0x0E04	0x15E40000  	__GPIO_MODULE_SPI1_PA567+0
; end of _initMain
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CCC	0xB081    SUB	SP, SP, #4
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0CD2	0x4A04    LDR	R2, [PC, #16]
0x0CD4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0CD6	0xF7FFFC9F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0CDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDE	0xB001    ADD	SP, SP, #4
0x0CE0	0x4770    BX	LR
0x0CE2	0xBF00    NOP
0x0CE4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0618	0xB081    SUB	SP, SP, #4
0x061A	0xF8CDE000  STR	LR, [SP, #0]
0x061E	0xB28C    UXTH	R4, R1
0x0620	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0622	0x4B77    LDR	R3, [PC, #476]
0x0624	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0628	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x062A	0x4618    MOV	R0, R3
0x062C	0xF7FFFDD2  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0630	0xF1B40FFF  CMP	R4, #255
0x0634	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0636	0x4B73    LDR	R3, [PC, #460]
0x0638	0x429D    CMP	R5, R3
0x063A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x063C	0xF04F3333  MOV	R3, #858993459
0x0640	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0642	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0644	0x2D42    CMP	R5, #66
0x0646	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0648	0xF04F3344  MOV	R3, #1145324612
0x064C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x064E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0650	0xF64F73FF  MOVW	R3, #65535
0x0654	0x429C    CMP	R4, R3
0x0656	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0658	0x4B6A    LDR	R3, [PC, #424]
0x065A	0x429D    CMP	R5, R3
0x065C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x065E	0xF04F3333  MOV	R3, #858993459
0x0662	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0664	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0666	0xF04F3333  MOV	R3, #858993459
0x066A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x066C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x066E	0x2D42    CMP	R5, #66
0x0670	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0672	0xF04F3344  MOV	R3, #1145324612
0x0676	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0678	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x067A	0xF04F3344  MOV	R3, #1145324612
0x067E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0680	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0682	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0684	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0686	0xF0050301  AND	R3, R5, #1
0x068A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x068C	0x2100    MOVS	R1, #0
0x068E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0690	0xF0050302  AND	R3, R5, #2
0x0694	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0696	0xF40573C0  AND	R3, R5, #384
0x069A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x069C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x069E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x06A0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x06A2	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x06A4	0xF0050304  AND	R3, R5, #4
0x06A8	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x06AA	0xF0050320  AND	R3, R5, #32
0x06AE	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x06B0	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x06B2	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x06B4	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x06B6	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x06B8	0xF0050308  AND	R3, R5, #8
0x06BC	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x06BE	0xF0050320  AND	R3, R5, #32
0x06C2	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x06C4	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x06C6	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x06C8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x06CA	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x06CC	0x4B4E    LDR	R3, [PC, #312]
0x06CE	0xEA050303  AND	R3, R5, R3, LSL #0
0x06D2	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x06D4	0x2003    MOVS	R0, #3
0x06D6	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x06D8	0xF4057300  AND	R3, R5, #512
0x06DC	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x06DE	0x2002    MOVS	R0, #2
0x06E0	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x06E2	0xF4056380  AND	R3, R5, #1024
0x06E6	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x06E8	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x06EA	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x06EC	0xF005030C  AND	R3, R5, #12
0x06F0	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x06F2	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x06F4	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x06F6	0xF00403FF  AND	R3, R4, #255
0x06FA	0xB29B    UXTH	R3, R3
0x06FC	0x2B00    CMP	R3, #0
0x06FE	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0700	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0702	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0704	0xFA1FF884  UXTH	R8, R4
0x0708	0x4632    MOV	R2, R6
0x070A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x070C	0x2808    CMP	R0, #8
0x070E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0710	0xF04F0301  MOV	R3, #1
0x0714	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0718	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x071C	0x42A3    CMP	R3, R4
0x071E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0720	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0722	0xF04F030F  MOV	R3, #15
0x0726	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0728	0x43DB    MVN	R3, R3
0x072A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x072E	0xFA01F305  LSL	R3, R1, R5
0x0732	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0736	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0738	0xF4067381  AND	R3, R6, #258
0x073C	0xF5B37F81  CMP	R3, #258
0x0740	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0742	0xF2020414  ADDW	R4, R2, #20
0x0746	0xF04F0301  MOV	R3, #1
0x074A	0x4083    LSLS	R3, R0
0x074C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x074E	0xF0060382  AND	R3, R6, #130
0x0752	0x2B82    CMP	R3, #130
0x0754	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0756	0xF2020410  ADDW	R4, R2, #16
0x075A	0xF04F0301  MOV	R3, #1
0x075E	0x4083    LSLS	R3, R0
0x0760	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0762	0x462F    MOV	R7, R5
0x0764	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0766	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0768	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x076A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x076C	0xFA1FF088  UXTH	R0, R8
0x0770	0x460F    MOV	R7, R1
0x0772	0x4631    MOV	R1, R6
0x0774	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0776	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0778	0x460F    MOV	R7, R1
0x077A	0x4629    MOV	R1, R5
0x077C	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x077E	0xF1B00FFF  CMP	R0, #255
0x0782	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0784	0x1D33    ADDS	R3, R6, #4
0x0786	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x078A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x078C	0x2A08    CMP	R2, #8
0x078E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0790	0xF2020408  ADDW	R4, R2, #8
0x0794	0xF04F0301  MOV	R3, #1
0x0798	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x079C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x07A0	0x42A3    CMP	R3, R4
0x07A2	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x07A4	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x07A6	0xF04F030F  MOV	R3, #15
0x07AA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x07AC	0x43DB    MVN	R3, R3
0x07AE	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x07B2	0xFA07F305  LSL	R3, R7, R5
0x07B6	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x07BA	0xF4017381  AND	R3, R1, #258
0x07BE	0xF5B37F81  CMP	R3, #258
0x07C2	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x07C4	0xF2060514  ADDW	R5, R6, #20
0x07C8	0xF2020408  ADDW	R4, R2, #8
0x07CC	0xF04F0301  MOV	R3, #1
0x07D0	0x40A3    LSLS	R3, R4
0x07D2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x07D4	0xF0010382  AND	R3, R1, #130
0x07D8	0x2B82    CMP	R3, #130
0x07DA	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x07DC	0xF2060510  ADDW	R5, R6, #16
0x07E0	0xF2020408  ADDW	R4, R2, #8
0x07E4	0xF04F0301  MOV	R3, #1
0x07E8	0x40A3    LSLS	R3, R4
0x07EA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x07EC	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x07EE	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x07F0	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x07F2	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x07F4	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x07F8	0xF8DDE000  LDR	LR, [SP, #0]
0x07FC	0xB001    ADD	SP, SP, #4
0x07FE	0x4770    BX	LR
0x0800	0xFC00FFFF  	#-1024
0x0804	0x00140008  	#524308
0x0808	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x01D4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x01D6	0x4919    LDR	R1, [PC, #100]
0x01D8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01DC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x01DE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x01E0	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01E2	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01E4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01E6	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01E8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01EA	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01EC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01EE	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01F0	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01F2	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01F4	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01F6	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01F8	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01FA	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01FE	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0200	0x490F    LDR	R1, [PC, #60]
0x0202	0x4288    CMP	R0, R1
0x0204	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0206	0x490F    LDR	R1, [PC, #60]
0x0208	0x4288    CMP	R0, R1
0x020A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x020C	0x490E    LDR	R1, [PC, #56]
0x020E	0x4288    CMP	R0, R1
0x0210	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0212	0x490E    LDR	R1, [PC, #56]
0x0214	0x4288    CMP	R0, R1
0x0216	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0218	0x490D    LDR	R1, [PC, #52]
0x021A	0x4288    CMP	R0, R1
0x021C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x021E	0x490D    LDR	R1, [PC, #52]
0x0220	0x4288    CMP	R0, R1
0x0222	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0224	0x490C    LDR	R1, [PC, #48]
0x0226	0x4288    CMP	R0, R1
0x0228	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x022A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x022C	0x490B    LDR	R1, [PC, #44]
0x022E	0x6809    LDR	R1, [R1, #0]
0x0230	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0234	0x4909    LDR	R1, [PC, #36]
0x0236	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0238	0xB001    ADD	SP, SP, #4
0x023A	0x4770    BX	LR
0x023C	0xFC00FFFF  	#-1024
0x0240	0x08004001  	#1073809408
0x0244	0x0C004001  	#1073810432
0x0248	0x10004001  	#1073811456
0x024C	0x14004001  	#1073812480
0x0250	0x18004001  	#1073813504
0x0254	0x1C004001  	#1073814528
0x0258	0x20004001  	#1073815552
0x025C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x0C78	0xB083    SUB	SP, SP, #12
0x0C7A	0xF8CDE000  STR	LR, [SP, #0]
0x0C7E	0xF88D0004  STRB	R0, [SP, #4]
0x0C82	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x0C84	0x4C0B    LDR	R4, [PC, #44]
0x0C86	0x4B0C    LDR	R3, [PC, #48]
0x0C88	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x0C8A	0x4C0C    LDR	R4, [PC, #48]
0x0C8C	0x4B0C    LDR	R3, [PC, #48]
0x0C8E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x0C90	0x2401    MOVS	R4, #1
0x0C92	0xB264    SXTB	R4, R4
0x0C94	0x4B0B    LDR	R3, [PC, #44]
0x0C96	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x0C98	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0C9A	0xF7FFFE17  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x0C9E	0x9A02    LDR	R2, [SP, #8]
0x0CA0	0xF89D1004  LDRB	R1, [SP, #4]
0x0CA4	0x4808    LDR	R0, [PC, #32]
0x0CA6	0xF7FFFC95  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x0CAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAE	0xB003    ADD	SP, SP, #12
0x0CB0	0x4770    BX	LR
0x0CB2	0xBF00    NOP
0x0CB4	0xFFFFFFFF  	_SPI1_Read+0
0x0CB8	0x000C2000  	_SPI_Rd_Ptr+0
0x0CBC	0x05B90000  	_SPI1_Write+0
0x0CC0	0x00102000  	_SPI_Wr_Ptr+0
0x0CC4	0x03304242  	RCC_APB2ENR+0
0x0CC8	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x08CC	0xB081    SUB	SP, SP, #4
0x08CE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x08D2	0x2201    MOVS	R2, #1
0x08D4	0xB252    SXTB	R2, R2
0x08D6	0x493E    LDR	R1, [PC, #248]
0x08D8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x08DA	0xF2000168  ADDW	R1, R0, #104
0x08DE	0x680B    LDR	R3, [R1, #0]
0x08E0	0xF06F6100  MVN	R1, #134217728
0x08E4	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x08E8	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x08EA	0xF0036100  AND	R1, R3, #134217728
0x08EE	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x08F0	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x08F2	0xF0024100  AND	R1, R2, #-2147483648
0x08F6	0xF1B14F00  CMP	R1, #-2147483648
0x08FA	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x08FC	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x08FE	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0900	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0902	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0904	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0906	0xF4042170  AND	R1, R4, #983040
0x090A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x090C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x090E	0xF64F71FF  MOVW	R1, #65535
0x0912	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0916	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0918	0xF4041140  AND	R1, R4, #3145728
0x091C	0xF5B11F40  CMP	R1, #3145728
0x0920	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0922	0xF06F6170  MVN	R1, #251658240
0x0926	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x092A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x092C	0x492A    LDR	R1, [PC, #168]
0x092E	0x680A    LDR	R2, [R1, #0]
0x0930	0xF06F6170  MVN	R1, #251658240
0x0934	0x400A    ANDS	R2, R1
0x0936	0x4928    LDR	R1, [PC, #160]
0x0938	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x093A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x093C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x093E	0xF4041180  AND	R1, R4, #1048576
0x0942	0xF5B11F80  CMP	R1, #1048576
0x0946	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0948	0xF04F0103  MOV	R1, #3
0x094C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x094E	0x43C9    MVN	R1, R1
0x0950	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0954	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0958	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x095A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x095C	0x0D61    LSRS	R1, R4, #21
0x095E	0x0109    LSLS	R1, R1, #4
0x0960	0xFA05F101  LSL	R1, R5, R1
0x0964	0x43C9    MVN	R1, R1
0x0966	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0968	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x096C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x096E	0x0D61    LSRS	R1, R4, #21
0x0970	0x0109    LSLS	R1, R1, #4
0x0972	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0976	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0978	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x097A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x097E	0xF1B14F00  CMP	R1, #-2147483648
0x0982	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0984	0x4913    LDR	R1, [PC, #76]
0x0986	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0988	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x098A	0x4913    LDR	R1, [PC, #76]
0x098C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x098E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0992	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0994	0xEA4F018A  LSL	R1, R10, #2
0x0998	0xEB090101  ADD	R1, R9, R1, LSL #0
0x099C	0x6809    LDR	R1, [R1, #0]
0x099E	0xF1B13FFF  CMP	R1, #-1
0x09A2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x09A4	0xF1090134  ADD	R1, R9, #52
0x09A8	0xEA4F038A  LSL	R3, R10, #2
0x09AC	0x18C9    ADDS	R1, R1, R3
0x09AE	0x6809    LDR	R1, [R1, #0]
0x09B0	0x460A    MOV	R2, R1
0x09B2	0xEB090103  ADD	R1, R9, R3, LSL #0
0x09B6	0x6809    LDR	R1, [R1, #0]
0x09B8	0x4608    MOV	R0, R1
0x09BA	0x4611    MOV	R1, R2
0x09BC	0xF7FFFC50  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x09C0	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x09C4	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x09C6	0xF8DDE000  LDR	LR, [SP, #0]
0x09CA	0xB001    ADD	SP, SP, #4
0x09CC	0x4770    BX	LR
0x09CE	0xBF00    NOP
0x09D0	0x03004242  	RCC_APB2ENRbits+0
0x09D4	0x001C4001  	AFIO_MAPR2+0
0x09D8	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0260	0xB083    SUB	SP, SP, #12
0x0262	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0266	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x026A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x026C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x026E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0272	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0274	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0276	0x4A19    LDR	R2, [PC, #100]
0x0278	0x9202    STR	R2, [SP, #8]
0x027A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x027C	0x4A18    LDR	R2, [PC, #96]
0x027E	0x9202    STR	R2, [SP, #8]
0x0280	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0282	0x4A18    LDR	R2, [PC, #96]
0x0284	0x9202    STR	R2, [SP, #8]
0x0286	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0288	0x4A17    LDR	R2, [PC, #92]
0x028A	0x9202    STR	R2, [SP, #8]
0x028C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x028E	0x4A17    LDR	R2, [PC, #92]
0x0290	0x9202    STR	R2, [SP, #8]
0x0292	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0294	0x4A16    LDR	R2, [PC, #88]
0x0296	0x9202    STR	R2, [SP, #8]
0x0298	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x029A	0x4A16    LDR	R2, [PC, #88]
0x029C	0x9202    STR	R2, [SP, #8]
0x029E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x02A0	0x2800    CMP	R0, #0
0x02A2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x02A4	0x2801    CMP	R0, #1
0x02A6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x02A8	0x2802    CMP	R0, #2
0x02AA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x02AC	0x2803    CMP	R0, #3
0x02AE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x02B0	0x2804    CMP	R0, #4
0x02B2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x02B4	0x2805    CMP	R0, #5
0x02B6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x02B8	0x2806    CMP	R0, #6
0x02BA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x02BC	0x2201    MOVS	R2, #1
0x02BE	0xB212    SXTH	R2, R2
0x02C0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x02C2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x02C6	0x9802    LDR	R0, [SP, #8]
0x02C8	0x460A    MOV	R2, R1
0x02CA	0xF8BD1004  LDRH	R1, [SP, #4]
0x02CE	0xF000F9A3  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x02D2	0xF8DDE000  LDR	LR, [SP, #0]
0x02D6	0xB003    ADD	SP, SP, #12
0x02D8	0x4770    BX	LR
0x02DA	0xBF00    NOP
0x02DC	0x08004001  	#1073809408
0x02E0	0x0C004001  	#1073810432
0x02E4	0x10004001  	#1073811456
0x02E8	0x14004001  	#1073812480
0x02EC	0x18004001  	#1073813504
0x02F0	0x1C004001  	#1073814528
0x02F4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x05D4	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x05D6	0x2300    MOVS	R3, #0
0x05D8	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x05DA	0x00CB    LSLS	R3, R1, #3
0x05DC	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x05DE	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x05E2	0x6804    LDR	R4, [R0, #0]
0x05E4	0xB29B    UXTH	R3, R3
0x05E6	0xEA440303  ORR	R3, R4, R3, LSL #0
0x05EA	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x05EC	0x1D05    ADDS	R5, R0, #4
0x05EE	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x05F0	0x461C    MOV	R4, R3
0x05F2	0x682B    LDR	R3, [R5, #0]
0x05F4	0xF3640382  BFI	R3, R4, #2, #1
0x05F8	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x05FA	0xF200051C  ADDW	R5, R0, #28
0x05FE	0x2400    MOVS	R4, #0
0x0600	0x682B    LDR	R3, [R5, #0]
0x0602	0xF36423CB  BFI	R3, R4, #11, #1
0x0606	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0608	0x2401    MOVS	R4, #1
0x060A	0x6803    LDR	R3, [R0, #0]
0x060C	0xF3641386  BFI	R3, R4, #6, #1
0x0610	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0612	0xB001    ADD	SP, SP, #4
0x0614	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_ST7735_Init:
;ST7735.c, 183 :: 		void ST7735_Init(void)
0x0F08	0xB081    SUB	SP, SP, #4
0x0F0A	0xF8CDE000  STR	LR, [SP, #0]
;ST7735.c, 185 :: 		ST7735_RESET = 1;
0x0F0E	0x2101    MOVS	R1, #1
0x0F10	0xB249    SXTB	R1, R1
0x0F12	0x48EE    LDR	R0, [PC, #952]
0x0F14	0x6001    STR	R1, [R0, #0]
;ST7735.c, 186 :: 		Delay_us(500);
0x0F16	0xF241776F  MOVW	R7, #5999
0x0F1A	0xF2C00700  MOVT	R7, #0
0x0F1E	0xBF00    NOP
0x0F20	0xBF00    NOP
L_ST7735_Init0:
0x0F22	0x1E7F    SUBS	R7, R7, #1
0x0F24	0xD1FD    BNE	L_ST7735_Init0
0x0F26	0xBF00    NOP
0x0F28	0xBF00    NOP
0x0F2A	0xBF00    NOP
;ST7735.c, 187 :: 		ST7735_RESET = 0;
0x0F2C	0x2100    MOVS	R1, #0
0x0F2E	0xB249    SXTB	R1, R1
0x0F30	0x48E6    LDR	R0, [PC, #920]
0x0F32	0x6001    STR	R1, [R0, #0]
;ST7735.c, 188 :: 		Delay_us(500);
0x0F34	0xF241776F  MOVW	R7, #5999
0x0F38	0xF2C00700  MOVT	R7, #0
0x0F3C	0xBF00    NOP
0x0F3E	0xBF00    NOP
L_ST7735_Init2:
0x0F40	0x1E7F    SUBS	R7, R7, #1
0x0F42	0xD1FD    BNE	L_ST7735_Init2
0x0F44	0xBF00    NOP
0x0F46	0xBF00    NOP
0x0F48	0xBF00    NOP
;ST7735.c, 189 :: 		ST7735_RESET = 1;
0x0F4A	0x2101    MOVS	R1, #1
0x0F4C	0xB249    SXTB	R1, R1
0x0F4E	0x48DF    LDR	R0, [PC, #892]
0x0F50	0x6001    STR	R1, [R0, #0]
;ST7735.c, 190 :: 		Delay_us(500);
0x0F52	0xF241776F  MOVW	R7, #5999
0x0F56	0xF2C00700  MOVT	R7, #0
L_ST7735_Init4:
0x0F5A	0x1E7F    SUBS	R7, R7, #1
0x0F5C	0xD1FD    BNE	L_ST7735_Init4
0x0F5E	0xBF00    NOP
0x0F60	0xBF00    NOP
0x0F62	0xBF00    NOP
0x0F64	0xBF00    NOP
0x0F66	0xBF00    NOP
;ST7735.c, 192 :: 		ST7735_CS = 0;
0x0F68	0x2100    MOVS	R1, #0
0x0F6A	0xB249    SXTB	R1, R1
0x0F6C	0x48D8    LDR	R0, [PC, #864]
0x0F6E	0x6001    STR	R1, [R0, #0]
;ST7735.c, 194 :: 		ST7735_WriteCommand(ST7735_SWRESET); // software reset
0x0F70	0x2001    MOVS	R0, #1
0x0F72	0xB200    SXTH	R0, R0
0x0F74	0xF7FFFED2  BL	_ST7735_WriteCommand+0
;ST7735.c, 195 :: 		Delay_us(150);
0x0F78	0xF2407707  MOVW	R7, #1799
0x0F7C	0xF2C00700  MOVT	R7, #0
L_ST7735_Init6:
0x0F80	0x1E7F    SUBS	R7, R7, #1
0x0F82	0xD1FD    BNE	L_ST7735_Init6
0x0F84	0xBF00    NOP
0x0F86	0xBF00    NOP
0x0F88	0xBF00    NOP
0x0F8A	0xBF00    NOP
0x0F8C	0xBF00    NOP
;ST7735.c, 197 :: 		ST7735_WriteCommand(ST7735_SLPOUT);  // out of sleep mode
0x0F8E	0x2011    MOVS	R0, #17
0x0F90	0xB200    SXTH	R0, R0
0x0F92	0xF7FFFEC3  BL	_ST7735_WriteCommand+0
;ST7735.c, 198 :: 		Delay_us(500);
0x0F96	0xF241776F  MOVW	R7, #5999
0x0F9A	0xF2C00700  MOVT	R7, #0
0x0F9E	0xBF00    NOP
0x0FA0	0xBF00    NOP
L_ST7735_Init8:
0x0FA2	0x1E7F    SUBS	R7, R7, #1
0x0FA4	0xD1FD    BNE	L_ST7735_Init8
0x0FA6	0xBF00    NOP
0x0FA8	0xBF00    NOP
0x0FAA	0xBF00    NOP
;ST7735.c, 200 :: 		ST7735_WriteCommand(ST7735_COLMOD);  // set color mode
0x0FAC	0x203A    MOVS	R0, #58
0x0FAE	0xB200    SXTH	R0, R0
0x0FB0	0xF7FFFEB4  BL	_ST7735_WriteCommand+0
;ST7735.c, 201 :: 		ST7735_WriteData(0x05);        // 16-bit color
0x0FB4	0x2005    MOVS	R0, #5
0x0FB6	0xB200    SXTH	R0, R0
0x0FB8	0xF7FFFE96  BL	_ST7735_WriteData+0
;ST7735.c, 202 :: 		Delay_us(10);
0x0FBC	0xF2400777  MOVW	R7, #119
0x0FC0	0xF2C00700  MOVT	R7, #0
0x0FC4	0xBF00    NOP
0x0FC6	0xBF00    NOP
L_ST7735_Init10:
0x0FC8	0x1E7F    SUBS	R7, R7, #1
0x0FCA	0xD1FD    BNE	L_ST7735_Init10
0x0FCC	0xBF00    NOP
0x0FCE	0xBF00    NOP
0x0FD0	0xBF00    NOP
;ST7735.c, 204 :: 		ST7735_WriteCommand(ST7735_FRMCTR1);  // frame rate control - normal mode
0x0FD2	0x20B1    MOVS	R0, #177
0x0FD4	0xB200    SXTH	R0, R0
0x0FD6	0xF7FFFEA1  BL	_ST7735_WriteCommand+0
;ST7735.c, 205 :: 		ST7735_WriteData(0x01);  // frame rate = fosc / (1 x 2 + 40) * (LINE + 2C + 2D)
0x0FDA	0x2001    MOVS	R0, #1
0x0FDC	0xB200    SXTH	R0, R0
0x0FDE	0xF7FFFE83  BL	_ST7735_WriteData+0
;ST7735.c, 206 :: 		ST7735_WriteData(0x2C);
0x0FE2	0x202C    MOVS	R0, #44
0x0FE4	0xB200    SXTH	R0, R0
0x0FE6	0xF7FFFE7F  BL	_ST7735_WriteData+0
;ST7735.c, 207 :: 		ST7735_WriteData(0x2D);
0x0FEA	0x202D    MOVS	R0, #45
0x0FEC	0xB200    SXTH	R0, R0
0x0FEE	0xF7FFFE7B  BL	_ST7735_WriteData+0
;ST7735.c, 209 :: 		ST7735_WriteCommand(ST7735_FRMCTR2);  // frame rate control - idle mode
0x0FF2	0x20B2    MOVS	R0, #178
0x0FF4	0xB200    SXTH	R0, R0
0x0FF6	0xF7FFFE91  BL	_ST7735_WriteCommand+0
;ST7735.c, 210 :: 		ST7735_WriteData(0x01);  // frame rate = fosc / (1 x 2 + 40) * (LINE + 2C + 2D)
0x0FFA	0x2001    MOVS	R0, #1
0x0FFC	0xB200    SXTH	R0, R0
0x0FFE	0xF7FFFE73  BL	_ST7735_WriteData+0
;ST7735.c, 211 :: 		ST7735_WriteData(0x2C);
0x1002	0x202C    MOVS	R0, #44
0x1004	0xB200    SXTH	R0, R0
0x1006	0xF7FFFE6F  BL	_ST7735_WriteData+0
;ST7735.c, 212 :: 		ST7735_WriteData(0x2D);
0x100A	0x202D    MOVS	R0, #45
0x100C	0xB200    SXTH	R0, R0
0x100E	0xF7FFFE6B  BL	_ST7735_WriteData+0
;ST7735.c, 214 :: 		ST7735_WriteCommand(ST7735_FRMCTR3);  // frame rate control - partial mode
0x1012	0x20B3    MOVS	R0, #179
0x1014	0xB200    SXTH	R0, R0
0x1016	0xF7FFFE81  BL	_ST7735_WriteCommand+0
;ST7735.c, 215 :: 		ST7735_WriteData(0x01); // dot inversion mode
0x101A	0x2001    MOVS	R0, #1
0x101C	0xB200    SXTH	R0, R0
0x101E	0xF7FFFE63  BL	_ST7735_WriteData+0
;ST7735.c, 216 :: 		ST7735_WriteData(0x2C);
0x1022	0x202C    MOVS	R0, #44
0x1024	0xB200    SXTH	R0, R0
0x1026	0xF7FFFE5F  BL	_ST7735_WriteData+0
;ST7735.c, 217 :: 		ST7735_WriteData(0x2D);
0x102A	0x202D    MOVS	R0, #45
0x102C	0xB200    SXTH	R0, R0
0x102E	0xF7FFFE5B  BL	_ST7735_WriteData+0
;ST7735.c, 218 :: 		ST7735_WriteData(0x01); // line inversion mode
0x1032	0x2001    MOVS	R0, #1
0x1034	0xB200    SXTH	R0, R0
0x1036	0xF7FFFE57  BL	_ST7735_WriteData+0
;ST7735.c, 219 :: 		ST7735_WriteData(0x2C);
0x103A	0x202C    MOVS	R0, #44
0x103C	0xB200    SXTH	R0, R0
0x103E	0xF7FFFE53  BL	_ST7735_WriteData+0
;ST7735.c, 220 :: 		ST7735_WriteData(0x2D);
0x1042	0x202D    MOVS	R0, #45
0x1044	0xB200    SXTH	R0, R0
0x1046	0xF7FFFE4F  BL	_ST7735_WriteData+0
;ST7735.c, 222 :: 		ST7735_WriteCommand(ST7735_INVCTR);  // display inversion control
0x104A	0x20B4    MOVS	R0, #180
0x104C	0xB200    SXTH	R0, R0
0x104E	0xF7FFFE65  BL	_ST7735_WriteCommand+0
;ST7735.c, 223 :: 		ST7735_WriteData(0x07);  // no inversion
0x1052	0x2007    MOVS	R0, #7
0x1054	0xB200    SXTH	R0, R0
0x1056	0xF7FFFE47  BL	_ST7735_WriteData+0
;ST7735.c, 225 :: 		ST7735_WriteCommand(ST7735_PWCTR1);  // power control
0x105A	0x20C0    MOVS	R0, #192
0x105C	0xB200    SXTH	R0, R0
0x105E	0xF7FFFE5D  BL	_ST7735_WriteCommand+0
;ST7735.c, 226 :: 		ST7735_WriteData(0xA2);
0x1062	0x20A2    MOVS	R0, #162
0x1064	0xB200    SXTH	R0, R0
0x1066	0xF7FFFE3F  BL	_ST7735_WriteData+0
;ST7735.c, 227 :: 		ST7735_WriteData(0x02);      // -4.6V
0x106A	0x2002    MOVS	R0, #2
0x106C	0xB200    SXTH	R0, R0
0x106E	0xF7FFFE3B  BL	_ST7735_WriteData+0
;ST7735.c, 228 :: 		ST7735_WriteData(0x84);      // AUTO mode
0x1072	0x2084    MOVS	R0, #132
0x1074	0xB200    SXTH	R0, R0
0x1076	0xF7FFFE37  BL	_ST7735_WriteData+0
;ST7735.c, 230 :: 		ST7735_WriteCommand(ST7735_PWCTR2);  // power control
0x107A	0x20C1    MOVS	R0, #193
0x107C	0xB200    SXTH	R0, R0
0x107E	0xF7FFFE4D  BL	_ST7735_WriteCommand+0
;ST7735.c, 231 :: 		ST7735_WriteData(0xC5);      // VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
0x1082	0x20C5    MOVS	R0, #197
0x1084	0xB200    SXTH	R0, R0
0x1086	0xF7FFFE2F  BL	_ST7735_WriteData+0
;ST7735.c, 233 :: 		ST7735_WriteCommand(ST7735_PWCTR3);  // power control
0x108A	0x20C2    MOVS	R0, #194
0x108C	0xB200    SXTH	R0, R0
0x108E	0xF7FFFE45  BL	_ST7735_WriteCommand+0
;ST7735.c, 234 :: 		ST7735_WriteData(0x0A);      // Opamp current small
0x1092	0x200A    MOVS	R0, #10
0x1094	0xB200    SXTH	R0, R0
0x1096	0xF7FFFE27  BL	_ST7735_WriteData+0
;ST7735.c, 235 :: 		ST7735_WriteData(0x00);      // Boost frequency
0x109A	0x2000    MOVS	R0, #0
0x109C	0xB200    SXTH	R0, R0
0x109E	0xF7FFFE23  BL	_ST7735_WriteData+0
;ST7735.c, 237 :: 		ST7735_WriteCommand(ST7735_PWCTR4);  // power control
0x10A2	0x20C3    MOVS	R0, #195
0x10A4	0xB200    SXTH	R0, R0
0x10A6	0xF7FFFE39  BL	_ST7735_WriteCommand+0
;ST7735.c, 238 :: 		ST7735_WriteData(0x8A);      // BCLK/2, Opamp current small & Medium low
0x10AA	0x208A    MOVS	R0, #138
0x10AC	0xB200    SXTH	R0, R0
0x10AE	0xF7FFFE1B  BL	_ST7735_WriteData+0
;ST7735.c, 239 :: 		ST7735_WriteData(0x2A);
0x10B2	0x202A    MOVS	R0, #42
0x10B4	0xB200    SXTH	R0, R0
0x10B6	0xF7FFFE17  BL	_ST7735_WriteData+0
;ST7735.c, 241 :: 		ST7735_WriteCommand(ST7735_PWCTR5);  // power control
0x10BA	0x20C4    MOVS	R0, #196
0x10BC	0xB200    SXTH	R0, R0
0x10BE	0xF7FFFE2D  BL	_ST7735_WriteCommand+0
;ST7735.c, 242 :: 		ST7735_WriteData(0x8A);
0x10C2	0x208A    MOVS	R0, #138
0x10C4	0xB200    SXTH	R0, R0
0x10C6	0xF7FFFE0F  BL	_ST7735_WriteData+0
;ST7735.c, 243 :: 		ST7735_WriteData(0xEE);
0x10CA	0x20EE    MOVS	R0, #238
0x10CC	0xB200    SXTH	R0, R0
0x10CE	0xF7FFFE0B  BL	_ST7735_WriteData+0
;ST7735.c, 245 :: 		ST7735_WriteCommand(ST7735_VMCTR1);  // power control
0x10D2	0x20C5    MOVS	R0, #197
0x10D4	0xB200    SXTH	R0, R0
0x10D6	0xF7FFFE21  BL	_ST7735_WriteCommand+0
;ST7735.c, 246 :: 		ST7735_WriteData(0x0E);
0x10DA	0x200E    MOVS	R0, #14
0x10DC	0xB200    SXTH	R0, R0
0x10DE	0xF7FFFE03  BL	_ST7735_WriteData+0
;ST7735.c, 248 :: 		ST7735_WriteCommand(ST7735_INVOFF);    // don't invert display
0x10E2	0x2020    MOVS	R0, #32
0x10E4	0xB200    SXTH	R0, R0
0x10E6	0xF7FFFE19  BL	_ST7735_WriteCommand+0
;ST7735.c, 250 :: 		ST7735_WriteCommand(ST7735_MADCTL);  // memory access control (directions)
0x10EA	0x2036    MOVS	R0, #54
0x10EC	0xB200    SXTH	R0, R0
0x10EE	0xF7FFFE15  BL	_ST7735_WriteCommand+0
;ST7735.c, 253 :: 		madctl = 0xC0;
0x10F2	0x21C0    MOVS	R1, #192
0x10F4	0x4877    LDR	R0, [PC, #476]
0x10F6	0x7001    STRB	R1, [R0, #0]
;ST7735.c, 254 :: 		ST7735_WriteData(madctl);  // row address/col address, bottom to top refresh
0x10F8	0x20C0    MOVS	R0, #192
0x10FA	0xB200    SXTH	R0, R0
0x10FC	0xF7FFFDF4  BL	_ST7735_WriteData+0
;ST7735.c, 256 :: 		ST7735_WriteCommand(ST7735_COLMOD);  // set color mode
0x1100	0x203A    MOVS	R0, #58
0x1102	0xB200    SXTH	R0, R0
0x1104	0xF7FFFE0A  BL	_ST7735_WriteCommand+0
;ST7735.c, 257 :: 		ST7735_WriteData(0x05);        // 16-bit color
0x1108	0x2005    MOVS	R0, #5
0x110A	0xB200    SXTH	R0, R0
0x110C	0xF7FFFDEC  BL	_ST7735_WriteData+0
;ST7735.c, 259 :: 		ST7735_WriteCommand(ST7735_CASET);  // column addr set
0x1110	0x202A    MOVS	R0, #42
0x1112	0xB200    SXTH	R0, R0
0x1114	0xF7FFFE02  BL	_ST7735_WriteCommand+0
;ST7735.c, 260 :: 		ST7735_WriteData(0x00);
0x1118	0x2000    MOVS	R0, #0
0x111A	0xB200    SXTH	R0, R0
0x111C	0xF7FFFDE4  BL	_ST7735_WriteData+0
;ST7735.c, 261 :: 		ST7735_WriteData(0x00);   // XSTART = 0
0x1120	0x2000    MOVS	R0, #0
0x1122	0xB200    SXTH	R0, R0
0x1124	0xF7FFFDE0  BL	_ST7735_WriteData+0
;ST7735.c, 262 :: 		ST7735_WriteData(0x00);
0x1128	0x2000    MOVS	R0, #0
0x112A	0xB200    SXTH	R0, R0
0x112C	0xF7FFFDDC  BL	_ST7735_WriteData+0
;ST7735.c, 263 :: 		ST7735_WriteData(0x7F);   // XEND = 127
0x1130	0x207F    MOVS	R0, #127
0x1132	0xB200    SXTH	R0, R0
0x1134	0xF7FFFDD8  BL	_ST7735_WriteData+0
;ST7735.c, 265 :: 		ST7735_WriteCommand(ST7735_RASET);  // row addr set
0x1138	0x202B    MOVS	R0, #43
0x113A	0xB200    SXTH	R0, R0
0x113C	0xF7FFFDEE  BL	_ST7735_WriteCommand+0
;ST7735.c, 266 :: 		ST7735_WriteData(0x00);
0x1140	0x2000    MOVS	R0, #0
0x1142	0xB200    SXTH	R0, R0
0x1144	0xF7FFFDD0  BL	_ST7735_WriteData+0
;ST7735.c, 267 :: 		ST7735_WriteData(0x00);    // XSTART = 0
0x1148	0x2000    MOVS	R0, #0
0x114A	0xB200    SXTH	R0, R0
0x114C	0xF7FFFDCC  BL	_ST7735_WriteData+0
;ST7735.c, 268 :: 		ST7735_WriteData(0x00);
0x1150	0x2000    MOVS	R0, #0
0x1152	0xB200    SXTH	R0, R0
0x1154	0xF7FFFDC8  BL	_ST7735_WriteData+0
;ST7735.c, 269 :: 		ST7735_WriteData(0x9F);    // XEND = 159
0x1158	0x209F    MOVS	R0, #159
0x115A	0xB200    SXTH	R0, R0
0x115C	0xF7FFFDC4  BL	_ST7735_WriteData+0
;ST7735.c, 271 :: 		ST7735_WriteCommand(ST7735_GMCTRP1);
0x1160	0x20E0    MOVS	R0, #224
0x1162	0xB200    SXTH	R0, R0
0x1164	0xF7FFFDDA  BL	_ST7735_WriteCommand+0
;ST7735.c, 272 :: 		ST7735_WriteData(0x0f);
0x1168	0x200F    MOVS	R0, #15
0x116A	0xB200    SXTH	R0, R0
0x116C	0xF7FFFDBC  BL	_ST7735_WriteData+0
;ST7735.c, 273 :: 		ST7735_WriteData(0x1a);
0x1170	0x201A    MOVS	R0, #26
0x1172	0xB200    SXTH	R0, R0
0x1174	0xF7FFFDB8  BL	_ST7735_WriteData+0
;ST7735.c, 274 :: 		ST7735_WriteData(0x0f);
0x1178	0x200F    MOVS	R0, #15
0x117A	0xB200    SXTH	R0, R0
0x117C	0xF7FFFDB4  BL	_ST7735_WriteData+0
;ST7735.c, 275 :: 		ST7735_WriteData(0x18);
0x1180	0x2018    MOVS	R0, #24
0x1182	0xB200    SXTH	R0, R0
0x1184	0xF7FFFDB0  BL	_ST7735_WriteData+0
;ST7735.c, 276 :: 		ST7735_WriteData(0x2f);
0x1188	0x202F    MOVS	R0, #47
0x118A	0xB200    SXTH	R0, R0
0x118C	0xF7FFFDAC  BL	_ST7735_WriteData+0
;ST7735.c, 277 :: 		ST7735_WriteData(0x28);
0x1190	0x2028    MOVS	R0, #40
0x1192	0xB200    SXTH	R0, R0
0x1194	0xF7FFFDA8  BL	_ST7735_WriteData+0
;ST7735.c, 278 :: 		ST7735_WriteData(0x20);
0x1198	0x2020    MOVS	R0, #32
0x119A	0xB200    SXTH	R0, R0
0x119C	0xF7FFFDA4  BL	_ST7735_WriteData+0
;ST7735.c, 279 :: 		ST7735_WriteData(0x22);
0x11A0	0x2022    MOVS	R0, #34
0x11A2	0xB200    SXTH	R0, R0
0x11A4	0xF7FFFDA0  BL	_ST7735_WriteData+0
;ST7735.c, 280 :: 		ST7735_WriteData(0x1f);
0x11A8	0x201F    MOVS	R0, #31
0x11AA	0xB200    SXTH	R0, R0
0x11AC	0xF7FFFD9C  BL	_ST7735_WriteData+0
;ST7735.c, 281 :: 		ST7735_WriteData(0x1b);
0x11B0	0x201B    MOVS	R0, #27
0x11B2	0xB200    SXTH	R0, R0
0x11B4	0xF7FFFD98  BL	_ST7735_WriteData+0
;ST7735.c, 282 :: 		ST7735_WriteData(0x23);
0x11B8	0x2023    MOVS	R0, #35
0x11BA	0xB200    SXTH	R0, R0
0x11BC	0xF7FFFD94  BL	_ST7735_WriteData+0
;ST7735.c, 283 :: 		ST7735_WriteData(0x37);
0x11C0	0x2037    MOVS	R0, #55
0x11C2	0xB200    SXTH	R0, R0
0x11C4	0xF7FFFD90  BL	_ST7735_WriteData+0
;ST7735.c, 284 :: 		ST7735_WriteData(0x00);
0x11C8	0x2000    MOVS	R0, #0
0x11CA	0xB200    SXTH	R0, R0
0x11CC	0xF7FFFD8C  BL	_ST7735_WriteData+0
;ST7735.c, 285 :: 		ST7735_WriteData(0x07);
0x11D0	0x2007    MOVS	R0, #7
0x11D2	0xB200    SXTH	R0, R0
0x11D4	0xF7FFFD88  BL	_ST7735_WriteData+0
;ST7735.c, 286 :: 		ST7735_WriteData(0x02);
0x11D8	0x2002    MOVS	R0, #2
0x11DA	0xB200    SXTH	R0, R0
0x11DC	0xF7FFFD84  BL	_ST7735_WriteData+0
;ST7735.c, 287 :: 		ST7735_WriteData(0x10);
0x11E0	0x2010    MOVS	R0, #16
0x11E2	0xB200    SXTH	R0, R0
0x11E4	0xF7FFFD80  BL	_ST7735_WriteData+0
;ST7735.c, 288 :: 		ST7735_WriteCommand(ST7735_GMCTRN1);
0x11E8	0x20E1    MOVS	R0, #225
0x11EA	0xB200    SXTH	R0, R0
0x11EC	0xF7FFFD96  BL	_ST7735_WriteCommand+0
;ST7735.c, 289 :: 		ST7735_WriteData(0x0f);
0x11F0	0x200F    MOVS	R0, #15
0x11F2	0xB200    SXTH	R0, R0
0x11F4	0xF7FFFD78  BL	_ST7735_WriteData+0
;ST7735.c, 290 :: 		ST7735_WriteData(0x1b);
0x11F8	0x201B    MOVS	R0, #27
0x11FA	0xB200    SXTH	R0, R0
0x11FC	0xF7FFFD74  BL	_ST7735_WriteData+0
;ST7735.c, 291 :: 		ST7735_WriteData(0x0f);
0x1200	0x200F    MOVS	R0, #15
0x1202	0xB200    SXTH	R0, R0
0x1204	0xF7FFFD70  BL	_ST7735_WriteData+0
;ST7735.c, 292 :: 		ST7735_WriteData(0x17);
0x1208	0x2017    MOVS	R0, #23
0x120A	0xB200    SXTH	R0, R0
0x120C	0xF7FFFD6C  BL	_ST7735_WriteData+0
;ST7735.c, 293 :: 		ST7735_WriteData(0x33);
0x1210	0x2033    MOVS	R0, #51
0x1212	0xB200    SXTH	R0, R0
0x1214	0xF7FFFD68  BL	_ST7735_WriteData+0
;ST7735.c, 294 :: 		ST7735_WriteData(0x2c);
0x1218	0x202C    MOVS	R0, #44
0x121A	0xB200    SXTH	R0, R0
0x121C	0xF7FFFD64  BL	_ST7735_WriteData+0
;ST7735.c, 295 :: 		ST7735_WriteData(0x29);
0x1220	0x2029    MOVS	R0, #41
0x1222	0xB200    SXTH	R0, R0
0x1224	0xF7FFFD60  BL	_ST7735_WriteData+0
;ST7735.c, 296 :: 		ST7735_WriteData(0x2e);
0x1228	0x202E    MOVS	R0, #46
0x122A	0xB200    SXTH	R0, R0
0x122C	0xF7FFFD5C  BL	_ST7735_WriteData+0
;ST7735.c, 297 :: 		ST7735_WriteData(0x30);
0x1230	0x2030    MOVS	R0, #48
0x1232	0xB200    SXTH	R0, R0
0x1234	0xF7FFFD58  BL	_ST7735_WriteData+0
;ST7735.c, 298 :: 		ST7735_WriteData(0x30);
0x1238	0x2030    MOVS	R0, #48
0x123A	0xB200    SXTH	R0, R0
0x123C	0xF7FFFD54  BL	_ST7735_WriteData+0
;ST7735.c, 299 :: 		ST7735_WriteData(0x39);
0x1240	0x2039    MOVS	R0, #57
0x1242	0xB200    SXTH	R0, R0
0x1244	0xF7FFFD50  BL	_ST7735_WriteData+0
;ST7735.c, 300 :: 		ST7735_WriteData(0x3f);
0x1248	0x203F    MOVS	R0, #63
0x124A	0xB200    SXTH	R0, R0
0x124C	0xF7FFFD4C  BL	_ST7735_WriteData+0
;ST7735.c, 301 :: 		ST7735_WriteData(0x00);
0x1250	0x2000    MOVS	R0, #0
0x1252	0xB200    SXTH	R0, R0
0x1254	0xF7FFFD48  BL	_ST7735_WriteData+0
;ST7735.c, 302 :: 		ST7735_WriteData(0x07);
0x1258	0x2007    MOVS	R0, #7
0x125A	0xB200    SXTH	R0, R0
0x125C	0xF7FFFD44  BL	_ST7735_WriteData+0
;ST7735.c, 303 :: 		ST7735_WriteData(0x03);
0x1260	0x2003    MOVS	R0, #3
0x1262	0xB200    SXTH	R0, R0
0x1264	0xF7FFFD40  BL	_ST7735_WriteData+0
;ST7735.c, 304 :: 		ST7735_WriteData(0x10);
0x1268	0x2010    MOVS	R0, #16
0x126A	0xB200    SXTH	R0, R0
0x126C	0xF7FFFD3C  BL	_ST7735_WriteData+0
;ST7735.c, 306 :: 		ST7735_WriteCommand(0xF6); //Disable ram power save mode
0x1270	0x20F6    MOVS	R0, #246
0x1272	0xB200    SXTH	R0, R0
0x1274	0xF7FFFD52  BL	_ST7735_WriteCommand+0
;ST7735.c, 307 :: 		ST7735_WriteData(0x00);
0x1278	0x2000    MOVS	R0, #0
0x127A	0xB200    SXTH	R0, R0
0x127C	0xF7FFFD34  BL	_ST7735_WriteData+0
;ST7735.c, 309 :: 		ST7735_WriteCommand(ST7735_DISPON);
0x1280	0x2029    MOVS	R0, #41
0x1282	0xB200    SXTH	R0, R0
0x1284	0xF7FFFD4A  BL	_ST7735_WriteCommand+0
;ST7735.c, 310 :: 		Delay_us(100);
0x1288	0xF24047AF  MOVW	R7, #1199
0x128C	0xF2C00700  MOVT	R7, #0
L_ST7735_Init12:
0x1290	0x1E7F    SUBS	R7, R7, #1
0x1292	0xD1FD    BNE	L_ST7735_Init12
0x1294	0xBF00    NOP
0x1296	0xBF00    NOP
0x1298	0xBF00    NOP
0x129A	0xBF00    NOP
0x129C	0xBF00    NOP
;ST7735.c, 312 :: 		ST7735_WriteCommand(ST7735_NORON);  // normal display on
0x129E	0x2013    MOVS	R0, #19
0x12A0	0xB200    SXTH	R0, R0
0x12A2	0xF7FFFD3B  BL	_ST7735_WriteCommand+0
;ST7735.c, 313 :: 		Delay_us(10);
0x12A6	0xF2400777  MOVW	R7, #119
0x12AA	0xF2C00700  MOVT	R7, #0
0x12AE	0xBF00    NOP
0x12B0	0xBF00    NOP
L_ST7735_Init14:
0x12B2	0x1E7F    SUBS	R7, R7, #1
0x12B4	0xD1FD    BNE	L_ST7735_Init14
0x12B6	0xBF00    NOP
0x12B8	0xBF00    NOP
0x12BA	0xBF00    NOP
;ST7735.c, 315 :: 		ST7735_CS = 1;
0x12BC	0x2101    MOVS	R1, #1
0x12BE	0xB249    SXTB	R1, R1
0x12C0	0x4803    LDR	R0, [PC, #12]
0x12C2	0x6001    STR	R1, [R0, #0]
;ST7735.c, 316 :: 		}
L_end_ST7735_Init:
0x12C4	0xF8DDE000  LDR	LR, [SP, #0]
0x12C8	0xB001    ADD	SP, SP, #4
0x12CA	0x4770    BX	LR
0x12CC	0x81B44221  	GPIOB_ODR+0
0x12D0	0x81BC4221  	GPIOB_ODR+0
0x12D4	0x00092000  	_madctl+0
; end of _ST7735_Init
_ST7735_WriteCommand:
;ST7735.c, 139 :: 		void ST7735_WriteCommand(int i)
; i start address is: 0 (R0)
0x0D1C	0xB081    SUB	SP, SP, #4
0x0D1E	0xF8CDE000  STR	LR, [SP, #0]
; i end address is: 0 (R0)
; i start address is: 0 (R0)
;ST7735.c, 142 :: 		ST7735_RS = 0;
0x0D22	0x2200    MOVS	R2, #0
0x0D24	0xB252    SXTB	R2, R2
0x0D26	0x4907    LDR	R1, [PC, #28]
0x0D28	0x600A    STR	R2, [R1, #0]
;ST7735.c, 145 :: 		ST7735_CS = 0;
0x0D2A	0x4907    LDR	R1, [PC, #28]
0x0D2C	0x600A    STR	R2, [R1, #0]
;ST7735.c, 148 :: 		SPI1_Write(i);
0x0D2E	0xB280    UXTH	R0, R0
; i end address is: 0 (R0)
0x0D30	0xF7FFFC42  BL	_SPI1_Write+0
;ST7735.c, 151 :: 		ST7735_CS = 1;
0x0D34	0x2201    MOVS	R2, #1
0x0D36	0xB252    SXTB	R2, R2
0x0D38	0x4903    LDR	R1, [PC, #12]
0x0D3A	0x600A    STR	R2, [R1, #0]
;ST7735.c, 152 :: 		}
L_end_ST7735_WriteCommand:
0x0D3C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D40	0xB001    ADD	SP, SP, #4
0x0D42	0x4770    BX	LR
0x0D44	0x81B84221  	GPIOB_ODR+0
0x0D48	0x81BC4221  	GPIOB_ODR+0
; end of _ST7735_WriteCommand
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x05B8	0xB081    SUB	SP, SP, #4
0x05BA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x05BE	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x05C0	0x4803    LDR	R0, [PC, #12]
0x05C2	0xF7FFFF45  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x05C6	0xF8DDE000  LDR	LR, [SP, #0]
0x05CA	0xB001    ADD	SP, SP, #4
0x05CC	0x4770    BX	LR
0x05CE	0xBF00    NOP
0x05D0	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0450	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0452	0xF200020C  ADDW	R2, R0, #12
0x0456	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0458	0xF2000208  ADDW	R2, R0, #8
0x045C	0x6813    LDR	R3, [R2, #0]
0x045E	0xF3C30200  UBFX	R2, R3, #0, #1
0x0462	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0464	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0466	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x046A	0x6812    LDR	R2, [R2, #0]
0x046C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x046E	0xB001    ADD	SP, SP, #4
0x0470	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_ST7735_WriteData:
;ST7735.c, 161 :: 		void ST7735_WriteData(int i)
; i start address is: 0 (R0)
0x0CE8	0xB081    SUB	SP, SP, #4
0x0CEA	0xF8CDE000  STR	LR, [SP, #0]
; i end address is: 0 (R0)
; i start address is: 0 (R0)
;ST7735.c, 164 :: 		ST7735_RS = 1;
0x0CEE	0x2201    MOVS	R2, #1
0x0CF0	0xB252    SXTB	R2, R2
0x0CF2	0x4908    LDR	R1, [PC, #32]
0x0CF4	0x600A    STR	R2, [R1, #0]
;ST7735.c, 167 :: 		ST7735_CS = 0;
0x0CF6	0x2200    MOVS	R2, #0
0x0CF8	0xB252    SXTB	R2, R2
0x0CFA	0x4907    LDR	R1, [PC, #28]
0x0CFC	0x600A    STR	R2, [R1, #0]
;ST7735.c, 170 :: 		SPI1_Write(i);
0x0CFE	0xB280    UXTH	R0, R0
; i end address is: 0 (R0)
0x0D00	0xF7FFFC5A  BL	_SPI1_Write+0
;ST7735.c, 173 :: 		ST7735_CS = 1;
0x0D04	0x2201    MOVS	R2, #1
0x0D06	0xB252    SXTB	R2, R2
0x0D08	0x4903    LDR	R1, [PC, #12]
0x0D0A	0x600A    STR	R2, [R1, #0]
;ST7735.c, 174 :: 		}
L_end_ST7735_WriteData:
0x0D0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D10	0xB001    ADD	SP, SP, #4
0x0D12	0x4770    BX	LR
0x0D14	0x81B84221  	GPIOB_ODR+0
0x0D18	0x81BC4221  	GPIOB_ODR+0
; end of _ST7735_WriteData
_ST7735_test:
;ST7735.c, 325 :: 		void ST7735_test(){
0x0E48	0xB082    SUB	SP, SP, #8
0x0E4A	0xF8CDE000  STR	LR, [SP, #0]
;ST7735.c, 327 :: 		ST7735_fillScreen(colWhite);
0x0E4E	0xF64F70FF  MOVW	R0, #65535
0x0E52	0xF7FFFED5  BL	_ST7735_fillScreen+0
;ST7735.c, 330 :: 		for (x = 0; x <= 500; x += 50){
0x0E56	0x2000    MOVS	R0, #0
0x0E58	0xB200    SXTH	R0, R0
0x0E5A	0xF8AD0004  STRH	R0, [SP, #4]
L_ST7735_test16:
0x0E5E	0xF9BD0004  LDRSH	R0, [SP, #4]
0x0E62	0xF5B07FFA  CMP	R0, #500
0x0E66	0xDC46    BGT	L_ST7735_test17
;ST7735.c, 331 :: 		ST7735_drawCircle(60, (SCREEN_WIDTH/2) + 15 , 42, colMagenta);
0x0E68	0xF64F031F  MOVW	R3, #63519
0x0E6C	0x222A    MOVS	R2, #42
0x0E6E	0x214F    MOVS	R1, #79
0x0E70	0x203C    MOVS	R0, #60
0x0E72	0xF7FFFDD5  BL	_ST7735_drawCircle+0
;ST7735.c, 332 :: 		ST7735_writeInteger(25,  SCREEN_WIDTH/2, x, colCyan, 2);
0x0E76	0x2002    MOVS	R0, #2
0x0E78	0xB200    SXTH	R0, R0
0x0E7A	0xB401    PUSH	(R0)
0x0E7C	0xF24073FF  MOVW	R3, #2047
0x0E80	0xF9BD2008  LDRSH	R2, [SP, #8]
0x0E84	0xF2400140  MOVW	R1, #64
0x0E88	0xB209    SXTH	R1, R1
0x0E8A	0x2019    MOVS	R0, #25
0x0E8C	0xB200    SXTH	R0, R0
0x0E8E	0xF7FFFDA5  BL	_ST7735_writeInteger+0
0x0E92	0xB001    ADD	SP, SP, #4
;ST7735.c, 333 :: 		ST7735_drawString(1, 1, "Reading", colMediumOrchid, 3);
0x0E94	0x2103    MOVS	R1, #3
0x0E96	0x481A    LDR	R0, [PC, #104]
0x0E98	0xB402    PUSH	(R1)
0x0E9A	0xF64B23BA  MOVW	R3, #47802
0x0E9E	0x4602    MOV	R2, R0
0x0EA0	0x2101    MOVS	R1, #1
0x0EA2	0x2001    MOVS	R0, #1
0x0EA4	0xF7FFFB0E  BL	_ST7735_drawString+0
0x0EA8	0xB001    ADD	SP, SP, #4
;ST7735.c, 334 :: 		Delay_ms(1000);
0x0EAA	0xF64127FF  MOVW	R7, #6911
0x0EAE	0xF2C007B7  MOVT	R7, #183
L_ST7735_test19:
0x0EB2	0x1E7F    SUBS	R7, R7, #1
0x0EB4	0xD1FD    BNE	L_ST7735_test19
0x0EB6	0xBF00    NOP
0x0EB8	0xBF00    NOP
0x0EBA	0xBF00    NOP
0x0EBC	0xBF00    NOP
0x0EBE	0xBF00    NOP
;ST7735.c, 335 :: 		ST7735_writeInteger(25,  SCREEN_WIDTH/2, x, colWhite, 2);
0x0EC0	0x2002    MOVS	R0, #2
0x0EC2	0xB200    SXTH	R0, R0
0x0EC4	0xB401    PUSH	(R0)
0x0EC6	0xF64F73FF  MOVW	R3, #65535
0x0ECA	0xF9BD2008  LDRSH	R2, [SP, #8]
0x0ECE	0xF2400140  MOVW	R1, #64
0x0ED2	0xB209    SXTH	R1, R1
0x0ED4	0x2019    MOVS	R0, #25
0x0ED6	0xB200    SXTH	R0, R0
0x0ED8	0xF7FFFD80  BL	_ST7735_writeInteger+0
0x0EDC	0xB001    ADD	SP, SP, #4
;ST7735.c, 336 :: 		if (x >= 500){
0x0EDE	0xF9BD0004  LDRSH	R0, [SP, #4]
0x0EE2	0xF5B07FFA  CMP	R0, #500
0x0EE6	0xDB00    BLT	L_ST7735_test21
;ST7735.c, 337 :: 		break;
0x0EE8	0xE005    B	L_ST7735_test17
;ST7735.c, 338 :: 		}
L_ST7735_test21:
;ST7735.c, 330 :: 		for (x = 0; x <= 500; x += 50){
0x0EEA	0xF9BD0004  LDRSH	R0, [SP, #4]
0x0EEE	0x3032    ADDS	R0, #50
0x0EF0	0xF8AD0004  STRH	R0, [SP, #4]
;ST7735.c, 339 :: 		}
0x0EF4	0xE7B3    B	L_ST7735_test16
L_ST7735_test17:
;ST7735.c, 340 :: 		}
L_end_ST7735_test:
0x0EF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0EFA	0xB002    ADD	SP, SP, #8
0x0EFC	0x4770    BX	LR
0x0EFE	0xBF00    NOP
0x0F00	0x00002000  	?lstr1_ST7735+0
; end of _ST7735_test
_ST7735_fillScreen:
;ST7735.c, 404 :: 		void ST7735_fillScreen(unsigned int color)
; color start address is: 0 (R0)
0x0C00	0xB081    SUB	SP, SP, #4
0x0C02	0xF8CDE000  STR	LR, [SP, #0]
0x0C06	0xFA1FF980  UXTH	R9, R0
; color end address is: 0 (R0)
; color start address is: 36 (R9)
;ST7735.c, 409 :: 		setAddrWindow(0, 0, SCREEN_WIDTH-1, SCREEN_HEIGHT-1);
0x0C0A	0x239F    MOVS	R3, #159
0x0C0C	0x227F    MOVS	R2, #127
0x0C0E	0x2100    MOVS	R1, #0
0x0C10	0x2000    MOVS	R0, #0
0x0C12	0xF7FFFC97  BL	_setAddrWindow+0
;ST7735.c, 412 :: 		ST7735_RS = 1;
0x0C16	0x2201    MOVS	R2, #1
0x0C18	0xB252    SXTB	R2, R2
0x0C1A	0x4914    LDR	R1, [PC, #80]
0x0C1C	0x600A    STR	R2, [R1, #0]
;ST7735.c, 413 :: 		ST7735_CS = 0;
0x0C1E	0x2200    MOVS	R2, #0
0x0C20	0xB252    SXTB	R2, R2
0x0C22	0x4913    LDR	R1, [PC, #76]
0x0C24	0x600A    STR	R2, [R1, #0]
;ST7735.c, 415 :: 		colorB = color >> 8;
0x0C26	0xEA4F2219  LSR	R2, R9, #8
0x0C2A	0x4912    LDR	R1, [PC, #72]
0x0C2C	0x700A    STRB	R2, [R1, #0]
;ST7735.c, 417 :: 		for (x=0; x < SCREEN_WIDTH; x++) {
; x start address is: 0 (R0)
0x0C2E	0x2000    MOVS	R0, #0
; color end address is: 36 (R9)
; x end address is: 0 (R0)
0x0C30	0xFA1FF489  UXTH	R4, R9
L_ST7735_fillScreen22:
; x start address is: 0 (R0)
; color start address is: 16 (R4)
0x0C34	0x2880    CMP	R0, #128
0x0C36	0xD211    BCS	L_ST7735_fillScreen23
;ST7735.c, 418 :: 		for (y=0; y < SCREEN_HEIGHT; y++) {
; y start address is: 24 (R6)
0x0C38	0x2600    MOVS	R6, #0
; color end address is: 16 (R4)
; y end address is: 24 (R6)
; x end address is: 0 (R0)
0x0C3A	0xB2C5    UXTB	R5, R0
L_ST7735_fillScreen25:
; y start address is: 24 (R6)
; color start address is: 16 (R4)
; x start address is: 20 (R5)
0x0C3C	0x2EA0    CMP	R6, #160
0x0C3E	0xD20A    BCS	L_ST7735_fillScreen26
;ST7735.c, 419 :: 		SPI1_Write(colorB);
0x0C40	0x490C    LDR	R1, [PC, #48]
0x0C42	0x7809    LDRB	R1, [R1, #0]
0x0C44	0xB288    UXTH	R0, R1
0x0C46	0xF7FFFCB7  BL	_SPI1_Write+0
;ST7735.c, 420 :: 		SPI1_Write(color);
0x0C4A	0xB2A0    UXTH	R0, R4
0x0C4C	0xF7FFFCB4  BL	_SPI1_Write+0
;ST7735.c, 418 :: 		for (y=0; y < SCREEN_HEIGHT; y++) {
0x0C50	0x1C76    ADDS	R6, R6, #1
0x0C52	0xB2F6    UXTB	R6, R6
;ST7735.c, 421 :: 		}
; y end address is: 24 (R6)
0x0C54	0xE7F2    B	L_ST7735_fillScreen25
L_ST7735_fillScreen26:
;ST7735.c, 417 :: 		for (x=0; x < SCREEN_WIDTH; x++) {
0x0C56	0x1C69    ADDS	R1, R5, #1
; x end address is: 20 (R5)
; x start address is: 0 (R0)
0x0C58	0xB2C8    UXTB	R0, R1
;ST7735.c, 422 :: 		}
; color end address is: 16 (R4)
; x end address is: 0 (R0)
0x0C5A	0xE7EB    B	L_ST7735_fillScreen22
L_ST7735_fillScreen23:
;ST7735.c, 424 :: 		ST7735_CS = 1;
0x0C5C	0x2201    MOVS	R2, #1
0x0C5E	0xB252    SXTB	R2, R2
0x0C60	0x4903    LDR	R1, [PC, #12]
0x0C62	0x600A    STR	R2, [R1, #0]
;ST7735.c, 425 :: 		}
L_end_ST7735_fillScreen:
0x0C64	0xF8DDE000  LDR	LR, [SP, #0]
0x0C68	0xB001    ADD	SP, SP, #4
0x0C6A	0x4770    BX	LR
0x0C6C	0x81B84221  	GPIOB_ODR+0
0x0C70	0x81BC4221  	GPIOB_ODR+0
0x0C74	0x00082000  	_colorB+0
; end of _ST7735_fillScreen
_setAddrWindow:
;ST7735.c, 365 :: 		void setAddrWindow(unsigned char x0, unsigned char y0, unsigned char x1, unsigned char y1)
; y1 start address is: 12 (R3)
; x1 start address is: 8 (R2)
; y0 start address is: 4 (R1)
; x0 start address is: 0 (R0)
0x0544	0xB081    SUB	SP, SP, #4
0x0546	0xF8CDE000  STR	LR, [SP, #0]
0x054A	0xB2C5    UXTB	R5, R0
0x054C	0xB2CE    UXTB	R6, R1
0x054E	0xB2D7    UXTB	R7, R2
0x0550	0xFA5FF883  UXTB	R8, R3
; y1 end address is: 12 (R3)
; x1 end address is: 8 (R2)
; y0 end address is: 4 (R1)
; x0 end address is: 0 (R0)
; x0 start address is: 20 (R5)
; y0 start address is: 24 (R6)
; x1 start address is: 28 (R7)
; y1 start address is: 32 (R8)
;ST7735.c, 367 :: 		ST7735_WriteCommand(ST7735_CASET);  // column addr set
0x0554	0x202A    MOVS	R0, #42
0x0556	0xB200    SXTH	R0, R0
0x0558	0xF000FBE0  BL	_ST7735_WriteCommand+0
;ST7735.c, 368 :: 		ST7735_WriteData(0x00);
0x055C	0x2000    MOVS	R0, #0
0x055E	0xB200    SXTH	R0, R0
0x0560	0xF000FBC2  BL	_ST7735_WriteData+0
;ST7735.c, 369 :: 		ST7735_WriteData(x0+0);   // XSTART
0x0564	0xB2EC    UXTB	R4, R5
; x0 end address is: 20 (R5)
0x0566	0xB220    SXTH	R0, R4
0x0568	0xF000FBBE  BL	_ST7735_WriteData+0
;ST7735.c, 370 :: 		ST7735_WriteData(0x00);
0x056C	0x2000    MOVS	R0, #0
0x056E	0xB200    SXTH	R0, R0
0x0570	0xF000FBBA  BL	_ST7735_WriteData+0
;ST7735.c, 371 :: 		ST7735_WriteData(x1+0);   // XEND
0x0574	0xB2FC    UXTB	R4, R7
; x1 end address is: 28 (R7)
0x0576	0xB220    SXTH	R0, R4
0x0578	0xF000FBB6  BL	_ST7735_WriteData+0
;ST7735.c, 373 :: 		ST7735_WriteCommand(ST7735_RASET);  // row addr set
0x057C	0x202B    MOVS	R0, #43
0x057E	0xB200    SXTH	R0, R0
0x0580	0xF000FBCC  BL	_ST7735_WriteCommand+0
;ST7735.c, 374 :: 		ST7735_WriteData(0x00);
0x0584	0x2000    MOVS	R0, #0
0x0586	0xB200    SXTH	R0, R0
0x0588	0xF000FBAE  BL	_ST7735_WriteData+0
;ST7735.c, 375 :: 		ST7735_WriteData(y0+0);    // YSTART
0x058C	0xB2F4    UXTB	R4, R6
; y0 end address is: 24 (R6)
0x058E	0xB220    SXTH	R0, R4
0x0590	0xF000FBAA  BL	_ST7735_WriteData+0
;ST7735.c, 376 :: 		ST7735_WriteData(0x00);
0x0594	0x2000    MOVS	R0, #0
0x0596	0xB200    SXTH	R0, R0
0x0598	0xF000FBA6  BL	_ST7735_WriteData+0
;ST7735.c, 377 :: 		ST7735_WriteData(y1+0);    // YEND
0x059C	0xFA5FF488  UXTB	R4, R8
; y1 end address is: 32 (R8)
0x05A0	0xB220    SXTH	R0, R4
0x05A2	0xF000FBA1  BL	_ST7735_WriteData+0
;ST7735.c, 379 :: 		ST7735_WriteCommand(ST7735_RAMWR);  // write to RAM
0x05A6	0x202C    MOVS	R0, #44
0x05A8	0xB200    SXTH	R0, R0
0x05AA	0xF000FBB7  BL	_ST7735_WriteCommand+0
;ST7735.c, 380 :: 		}
L_end_setAddrWindow:
0x05AE	0xF8DDE000  LDR	LR, [SP, #0]
0x05B2	0xB001    ADD	SP, SP, #4
0x05B4	0x4770    BX	LR
; end of _setAddrWindow
_ST7735_drawCircle:
;ST7735.c, 490 :: 		void ST7735_drawCircle(unsigned char x0, unsigned char y0, unsigned char r, unsigned int color) {
; color start address is: 12 (R3)
; r start address is: 8 (R2)
; y0 start address is: 4 (R1)
; x0 start address is: 0 (R0)
0x0A20	0xB085    SUB	SP, SP, #20
0x0A22	0xF8CDE000  STR	LR, [SP, #0]
0x0A26	0xFA5FFC80  UXTB	R12, R0
0x0A2A	0xB298    UXTH	R0, R3
0x0A2C	0xFA5FFB81  UXTB	R11, R1
0x0A30	0xFA5FFA82  UXTB	R10, R2
; color end address is: 12 (R3)
; r end address is: 8 (R2)
; y0 end address is: 4 (R1)
; x0 end address is: 0 (R0)
; x0 start address is: 48 (R12)
; y0 start address is: 44 (R11)
; r start address is: 40 (R10)
; color start address is: 0 (R0)
;ST7735.c, 491 :: 		int f = 1 - r;
0x0A34	0xF1CA0401  RSB	R4, R10, #1
0x0A38	0xF8AD4008  STRH	R4, [SP, #8]
;ST7735.c, 492 :: 		int ddF_x = 1;
0x0A3C	0xF2400401  MOVW	R4, #1
0x0A40	0xF8AD400E  STRH	R4, [SP, #14]
;ST7735.c, 493 :: 		int ddF_y = -2 * r;
0x0A44	0xF64F74FE  MOVW	R4, #65534
0x0A48	0xB224    SXTH	R4, R4
0x0A4A	0xFB0AF404  MUL	R4, R10, R4
0x0A4E	0xF8AD400A  STRH	R4, [SP, #10]
;ST7735.c, 494 :: 		int x = 0;
0x0A52	0xF2400400  MOVW	R4, #0
0x0A56	0xF8AD4010  STRH	R4, [SP, #16]
;ST7735.c, 495 :: 		int y = r;
0x0A5A	0xF8ADA00C  STRH	R10, [SP, #12]
;ST7735.c, 497 :: 		ST7735_drawPixel(x0, y0+r, color);
0x0A5E	0xEB0B040A  ADD	R4, R11, R10, LSL #0
0x0A62	0xF8AD0004  STRH	R0, [SP, #4]
0x0A66	0xB282    UXTH	R2, R0
0x0A68	0xB2E1    UXTB	R1, R4
0x0A6A	0xFA5FF08C  UXTB	R0, R12
0x0A6E	0xF7FFFF05  BL	_ST7735_drawPixel+0
0x0A72	0xF8BD0004  LDRH	R0, [SP, #4]
;ST7735.c, 498 :: 		ST7735_drawPixel(x0, y0-r, color);
0x0A76	0xEBAB040A  SUB	R4, R11, R10, LSL #0
0x0A7A	0xF8AD0004  STRH	R0, [SP, #4]
0x0A7E	0xB282    UXTH	R2, R0
0x0A80	0xB2E1    UXTB	R1, R4
0x0A82	0xFA5FF08C  UXTB	R0, R12
0x0A86	0xF7FFFEF9  BL	_ST7735_drawPixel+0
0x0A8A	0xF8BD0004  LDRH	R0, [SP, #4]
;ST7735.c, 499 :: 		ST7735_drawPixel(x0+r, y0, color);
0x0A8E	0xEB0C040A  ADD	R4, R12, R10, LSL #0
0x0A92	0xF8AD0004  STRH	R0, [SP, #4]
0x0A96	0xB282    UXTH	R2, R0
0x0A98	0xFA5FF18B  UXTB	R1, R11
0x0A9C	0xB2E0    UXTB	R0, R4
0x0A9E	0xF7FFFEED  BL	_ST7735_drawPixel+0
0x0AA2	0xF8BD0004  LDRH	R0, [SP, #4]
;ST7735.c, 500 :: 		ST7735_drawPixel(x0-r, y0, color);
0x0AA6	0xEBAC040A  SUB	R4, R12, R10, LSL #0
; r end address is: 40 (R10)
0x0AAA	0xF8AD0004  STRH	R0, [SP, #4]
0x0AAE	0xB282    UXTH	R2, R0
0x0AB0	0xFA5FF18B  UXTB	R1, R11
0x0AB4	0xB2E0    UXTB	R0, R4
0x0AB6	0xF7FFFEE1  BL	_ST7735_drawPixel+0
; color end address is: 0 (R0)
0x0ABA	0xF8BD0004  LDRH	R0, [SP, #4]
0x0ABE	0xFA1FFA80  UXTH	R10, R0
;ST7735.c, 502 :: 		while (x<y) {
L_ST7735_drawCircle47:
; color start address is: 40 (R10)
; color start address is: 40 (R10)
; color end address is: 40 (R10)
; y0 start address is: 44 (R11)
; y0 end address is: 44 (R11)
; x0 start address is: 48 (R12)
; x0 end address is: 48 (R12)
0x0AC2	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0AC6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0ACA	0x42AC    CMP	R4, R5
0x0ACC	0xF2808094  BGE	L_ST7735_drawCircle48
; color end address is: 40 (R10)
; y0 end address is: 44 (R11)
; x0 end address is: 48 (R12)
;ST7735.c, 503 :: 		if (f >= 0) {
; x0 start address is: 48 (R12)
; y0 start address is: 44 (R11)
; color start address is: 40 (R10)
0x0AD0	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0AD4	0x2C00    CMP	R4, #0
0x0AD6	0xDB0F    BLT	L_ST7735_drawCircle49
;ST7735.c, 504 :: 		y--;
0x0AD8	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0ADC	0x1E64    SUBS	R4, R4, #1
0x0ADE	0xF8AD400C  STRH	R4, [SP, #12]
;ST7735.c, 505 :: 		ddF_y += 2;
0x0AE2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0AE6	0x1CA5    ADDS	R5, R4, #2
0x0AE8	0xB22D    SXTH	R5, R5
0x0AEA	0xF8AD500A  STRH	R5, [SP, #10]
;ST7735.c, 506 :: 		f += ddF_y;
0x0AEE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0AF2	0x1964    ADDS	R4, R4, R5
0x0AF4	0xF8AD4008  STRH	R4, [SP, #8]
;ST7735.c, 507 :: 		}
L_ST7735_drawCircle49:
;ST7735.c, 508 :: 		x++;
0x0AF8	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0AFC	0x1C66    ADDS	R6, R4, #1
0x0AFE	0xB236    SXTH	R6, R6
0x0B00	0xF8AD6010  STRH	R6, [SP, #16]
;ST7735.c, 509 :: 		ddF_x += 2;
0x0B04	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0B08	0x1CA5    ADDS	R5, R4, #2
0x0B0A	0xB22D    SXTH	R5, R5
0x0B0C	0xF8AD500E  STRH	R5, [SP, #14]
;ST7735.c, 510 :: 		f += ddF_x;
0x0B10	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0B14	0x1964    ADDS	R4, R4, R5
0x0B16	0xF8AD4008  STRH	R4, [SP, #8]
;ST7735.c, 512 :: 		ST7735_drawPixel(x0 + x, y0 + y, color);
0x0B1A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B1E	0xEB0B0504  ADD	R5, R11, R4, LSL #0
0x0B22	0xEB0C0406  ADD	R4, R12, R6, LSL #0
0x0B26	0xFA1FF28A  UXTH	R2, R10
0x0B2A	0xB2E9    UXTB	R1, R5
0x0B2C	0xB2E0    UXTB	R0, R4
0x0B2E	0xF7FFFEA5  BL	_ST7735_drawPixel+0
;ST7735.c, 513 :: 		ST7735_drawPixel(x0 - x, y0 + y, color);
0x0B32	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B36	0xEB0B0504  ADD	R5, R11, R4, LSL #0
0x0B3A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0B3E	0xEBAC0404  SUB	R4, R12, R4, LSL #0
0x0B42	0xFA1FF28A  UXTH	R2, R10
0x0B46	0xB2E9    UXTB	R1, R5
0x0B48	0xB2E0    UXTB	R0, R4
0x0B4A	0xF7FFFE97  BL	_ST7735_drawPixel+0
;ST7735.c, 514 :: 		ST7735_drawPixel(x0 + x, y0 - y, color);
0x0B4E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B52	0xEBAB0504  SUB	R5, R11, R4, LSL #0
0x0B56	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0B5A	0xEB0C0404  ADD	R4, R12, R4, LSL #0
0x0B5E	0xFA1FF28A  UXTH	R2, R10
0x0B62	0xB2E9    UXTB	R1, R5
0x0B64	0xB2E0    UXTB	R0, R4
0x0B66	0xF7FFFE89  BL	_ST7735_drawPixel+0
;ST7735.c, 515 :: 		ST7735_drawPixel(x0 - x, y0 - y, color);
0x0B6A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B6E	0xEBAB0504  SUB	R5, R11, R4, LSL #0
0x0B72	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0B76	0xEBAC0404  SUB	R4, R12, R4, LSL #0
0x0B7A	0xFA1FF28A  UXTH	R2, R10
0x0B7E	0xB2E9    UXTB	R1, R5
0x0B80	0xB2E0    UXTB	R0, R4
0x0B82	0xF7FFFE7B  BL	_ST7735_drawPixel+0
;ST7735.c, 517 :: 		ST7735_drawPixel(x0 + y, y0 + x, color);
0x0B86	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0B8A	0xEB0B0504  ADD	R5, R11, R4, LSL #0
0x0B8E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B92	0xEB0C0404  ADD	R4, R12, R4, LSL #0
0x0B96	0xFA1FF28A  UXTH	R2, R10
0x0B9A	0xB2E9    UXTB	R1, R5
0x0B9C	0xB2E0    UXTB	R0, R4
0x0B9E	0xF7FFFE6D  BL	_ST7735_drawPixel+0
;ST7735.c, 518 :: 		ST7735_drawPixel(x0 - y, y0 + x, color);
0x0BA2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0BA6	0xEB0B0504  ADD	R5, R11, R4, LSL #0
0x0BAA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0BAE	0xEBAC0404  SUB	R4, R12, R4, LSL #0
0x0BB2	0xFA1FF28A  UXTH	R2, R10
0x0BB6	0xB2E9    UXTB	R1, R5
0x0BB8	0xB2E0    UXTB	R0, R4
0x0BBA	0xF7FFFE5F  BL	_ST7735_drawPixel+0
;ST7735.c, 519 :: 		ST7735_drawPixel(x0 + y, y0 - x, color);
0x0BBE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0BC2	0xEBAB0504  SUB	R5, R11, R4, LSL #0
0x0BC6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0BCA	0xEB0C0404  ADD	R4, R12, R4, LSL #0
0x0BCE	0xFA1FF28A  UXTH	R2, R10
0x0BD2	0xB2E9    UXTB	R1, R5
0x0BD4	0xB2E0    UXTB	R0, R4
0x0BD6	0xF7FFFE51  BL	_ST7735_drawPixel+0
;ST7735.c, 520 :: 		ST7735_drawPixel(x0 - y, y0 - x, color);
0x0BDA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0BDE	0xEBAB0504  SUB	R5, R11, R4, LSL #0
0x0BE2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0BE6	0xEBAC0404  SUB	R4, R12, R4, LSL #0
0x0BEA	0xFA1FF28A  UXTH	R2, R10
0x0BEE	0xB2E9    UXTB	R1, R5
0x0BF0	0xB2E0    UXTB	R0, R4
0x0BF2	0xF7FFFE43  BL	_ST7735_drawPixel+0
;ST7735.c, 522 :: 		}
; color end address is: 40 (R10)
; y0 end address is: 44 (R11)
; x0 end address is: 48 (R12)
0x0BF6	0xE764    B	L_ST7735_drawCircle47
L_ST7735_drawCircle48:
;ST7735.c, 523 :: 		}
L_end_ST7735_drawCircle:
0x0BF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFC	0xB005    ADD	SP, SP, #20
0x0BFE	0x4770    BX	LR
; end of _ST7735_drawCircle
_ST7735_drawPixel:
;ST7735.c, 391 :: 		void ST7735_drawPixel(unsigned char x, unsigned char y, unsigned int color)
; color start address is: 8 (R2)
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x087C	0xB081    SUB	SP, SP, #4
0x087E	0xF8CDE000  STR	LR, [SP, #0]
0x0882	0xFA1FF982  UXTH	R9, R2
; color end address is: 8 (R2)
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 0 (R0)
; y start address is: 4 (R1)
; color start address is: 36 (R9)
;ST7735.c, 393 :: 		setAddrWindow(x, y, x+1, y+1);
0x0886	0x1C4C    ADDS	R4, R1, #1
0x0888	0x1C43    ADDS	R3, R0, #1
0x088A	0xB2DA    UXTB	R2, R3
0x088C	0xB2E3    UXTB	R3, R4
; y end address is: 4 (R1)
; x end address is: 0 (R0)
0x088E	0xF7FFFE59  BL	_setAddrWindow+0
;ST7735.c, 395 :: 		ST7735_RS = 1;
0x0892	0x2401    MOVS	R4, #1
0x0894	0xB264    SXTB	R4, R4
0x0896	0x4B0B    LDR	R3, [PC, #44]
0x0898	0x601C    STR	R4, [R3, #0]
;ST7735.c, 396 :: 		ST7735_CS = 0;
0x089A	0x2400    MOVS	R4, #0
0x089C	0xB264    SXTB	R4, R4
0x089E	0x4B0A    LDR	R3, [PC, #40]
0x08A0	0x601C    STR	R4, [R3, #0]
;ST7735.c, 398 :: 		SPI1_Write(color >> 8);
0x08A2	0xEA4F2319  LSR	R3, R9, #8
0x08A6	0xB298    UXTH	R0, R3
0x08A8	0xF7FFFE86  BL	_SPI1_Write+0
;ST7735.c, 399 :: 		SPI1_Write(color);
0x08AC	0xFA1FF089  UXTH	R0, R9
; color end address is: 36 (R9)
0x08B0	0xF7FFFE82  BL	_SPI1_Write+0
;ST7735.c, 401 :: 		ST7735_CS = 1;
0x08B4	0x2401    MOVS	R4, #1
0x08B6	0xB264    SXTB	R4, R4
0x08B8	0x4B03    LDR	R3, [PC, #12]
0x08BA	0x601C    STR	R4, [R3, #0]
;ST7735.c, 402 :: 		}
L_end_ST7735_drawPixel:
0x08BC	0xF8DDE000  LDR	LR, [SP, #0]
0x08C0	0xB001    ADD	SP, SP, #4
0x08C2	0x4770    BX	LR
0x08C4	0x81B84221  	GPIOB_ODR+0
0x08C8	0x81BC4221  	GPIOB_ODR+0
; end of _ST7735_drawPixel
_ST7735_writeInteger:
;ST7735.c, 349 :: 		void ST7735_writeInteger(int x, int y, int v, unsigned int colour, int size)
; colour start address is: 12 (R3)
; v start address is: 8 (R2)
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x09DC	0xB083    SUB	SP, SP, #12
0x09DE	0xF8CDE000  STR	LR, [SP, #0]
0x09E2	0xFA0FF880  SXTH	R8, R0
0x09E6	0xFA0FF981  SXTH	R9, R1
0x09EA	0xFA1FFA83  UXTH	R10, R3
; colour end address is: 12 (R3)
; v end address is: 8 (R2)
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 32 (R8)
; y start address is: 36 (R9)
; v start address is: 8 (R2)
; colour start address is: 40 (R10)
; size start address is: 44 (R11)
0x09EE	0xF9BDB00C  LDRSH	R11, [SP, #12]
;ST7735.c, 354 :: 		IntToStr(v, buf);
0x09F2	0xAC01    ADD	R4, SP, #4
0x09F4	0x4621    MOV	R1, R4
0x09F6	0xB210    SXTH	R0, R2
; v end address is: 8 (R2)
0x09F8	0xF7FFFF08  BL	_IntToStr+0
;ST7735.c, 356 :: 		ST7735_drawString(x, y, buf, colour, size);
0x09FC	0xFA5FF58B  UXTB	R5, R11
; size end address is: 44 (R11)
0x0A00	0xAC01    ADD	R4, SP, #4
0x0A02	0xFA1FF38A  UXTH	R3, R10
; colour end address is: 40 (R10)
0x0A06	0x4622    MOV	R2, R4
0x0A08	0xFA5FF189  UXTB	R1, R9
; y end address is: 36 (R9)
0x0A0C	0xFA5FF088  UXTB	R0, R8
; x end address is: 32 (R8)
0x0A10	0xB420    PUSH	(R5)
0x0A12	0xF7FFFD57  BL	_ST7735_drawString+0
0x0A16	0xB001    ADD	SP, SP, #4
;ST7735.c, 358 :: 		}
L_end_ST7735_writeInteger:
0x0A18	0xF8DDE000  LDR	LR, [SP, #0]
0x0A1C	0xB003    ADD	SP, SP, #12
0x0A1E	0x4770    BX	LR
; end of _ST7735_writeInteger
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x080C	0xB081    SUB	SP, SP, #4
0x080E	0xF8CDE000  STR	LR, [SP, #0]
0x0812	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0814	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0816	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0818	0x2800    CMP	R0, #0
0x081A	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x081C	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x081E	0x4240    RSBS	R0, R0, #0
0x0820	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x0822	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0824	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0826	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0828	0xB298    UXTH	R0, R3
0x082A	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x082C	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x082E	0xF7FFFE21  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x0832	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x0834	0x4634    MOV	R4, R6
0x0836	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x0838	0x2900    CMP	R1, #0
0x083A	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x083C	0x1863    ADDS	R3, R4, R1
0x083E	0x1E4A    SUBS	R2, R1, #1
0x0840	0xB292    UXTH	R2, R2
0x0842	0x18A2    ADDS	R2, R4, R2
0x0844	0x7812    LDRB	R2, [R2, #0]
0x0846	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x0848	0x1E49    SUBS	R1, R1, #1
0x084A	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x084C	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x084E	0x2220    MOVS	R2, #32
0x0850	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x0852	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x0854	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x0856	0xB281    UXTH	R1, R0
0x0858	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x085A	0x1842    ADDS	R2, R0, R1
0x085C	0x7812    LDRB	R2, [R2, #0]
0x085E	0x2A20    CMP	R2, #32
0x0860	0xD102    BNE	L_IntToStr42
0x0862	0x1C49    ADDS	R1, R1, #1
0x0864	0xB289    UXTH	R1, R1
0x0866	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x0868	0x1E4A    SUBS	R2, R1, #1
0x086A	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x086C	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x086E	0x222D    MOVS	R2, #45
0x0870	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x0872	0xF8DDE000  LDR	LR, [SP, #0]
0x0876	0xB001    ADD	SP, SP, #4
0x0878	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
0x0476	0x460A    MOV	R2, R1
0x0478	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x047A	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x047C	0xB28D    UXTH	R5, R1
0x047E	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0480	0x2805    CMP	R0, #5
0x0482	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0484	0x180B    ADDS	R3, R1, R0
0x0486	0x2220    MOVS	R2, #32
0x0488	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x048A	0x1C40    ADDS	R0, R0, #1
0x048C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x048E	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0490	0x180B    ADDS	R3, R1, R0
0x0492	0x2200    MOVS	R2, #0
0x0494	0x701A    STRB	R2, [R3, #0]
0x0496	0x1E40    SUBS	R0, R0, #1
0x0498	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x049A	0x180C    ADDS	R4, R1, R0
0x049C	0x230A    MOVS	R3, #10
0x049E	0xFBB5F2F3  UDIV	R2, R5, R3
0x04A2	0xFB035212  MLS	R2, R3, R2, R5
0x04A6	0xB292    UXTH	R2, R2
0x04A8	0x3230    ADDS	R2, #48
0x04AA	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x04AC	0x220A    MOVS	R2, #10
0x04AE	0xFBB5F2F2  UDIV	R2, R5, R2
0x04B2	0xB292    UXTH	R2, R2
0x04B4	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x04B6	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x04B8	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x04BA	0x1E40    SUBS	R0, R0, #1
0x04BC	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x04BE	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x04C0	0xB001    ADD	SP, SP, #4
0x04C2	0x4770    BX	LR
; end of _WordToStr
_ST7735_drawString:
;ST7735.c, 448 :: 		void ST7735_drawString(unsigned char x, unsigned char y, char *c, unsigned int color, unsigned char size)
; c start address is: 8 (R2)
0x04C4	0xB085    SUB	SP, SP, #20
0x04C6	0xF8CDE000  STR	LR, [SP, #0]
0x04CA	0xF88D0008  STRB	R0, [SP, #8]
0x04CE	0xF88D100C  STRB	R1, [SP, #12]
0x04D2	0xF8AD3010  STRH	R3, [SP, #16]
; c end address is: 8 (R2)
; c start address is: 8 (R2)
; size start address is: 16 (R4)
0x04D6	0xF89D4014  LDRB	R4, [SP, #20]
0x04DA	0x4610    MOV	R0, R2
; c end address is: 8 (R2)
; size end address is: 16 (R4)
0x04DC	0xFA5FFC84  UXTB	R12, R4
;ST7735.c, 450 :: 		while (c[0] != 0) {
L_ST7735_drawString41:
; size start address is: 48 (R12)
; size start address is: 48 (R12)
; size end address is: 48 (R12)
; c start address is: 0 (R0)
0x04E0	0x7804    LDRB	R4, [R0, #0]
0x04E2	0xB354    CBZ	R4, L_ST7735_drawString42
; size end address is: 48 (R12)
;ST7735.c, 451 :: 		ST7735_drawChar(x, y, c[0], color, size);
; size start address is: 48 (R12)
0x04E4	0xFA5FF58C  UXTB	R5, R12
0x04E8	0x7804    LDRB	R4, [R0, #0]
0x04EA	0x9001    STR	R0, [SP, #4]
0x04EC	0xF8BD3010  LDRH	R3, [SP, #16]
0x04F0	0xB2E2    UXTB	R2, R4
0x04F2	0xF89D100C  LDRB	R1, [SP, #12]
0x04F6	0xF89D0008  LDRB	R0, [SP, #8]
0x04FA	0xB420    PUSH	(R5)
0x04FC	0xF7FFFEFC  BL	_ST7735_drawChar+0
0x0500	0xB001    ADD	SP, SP, #4
0x0502	0x9801    LDR	R0, [SP, #4]
;ST7735.c, 452 :: 		x += size*6;
0x0504	0x2406    MOVS	R4, #6
0x0506	0xB224    SXTH	R4, R4
0x0508	0xFB0CF504  MUL	R5, R12, R4
0x050C	0xB22D    SXTH	R5, R5
0x050E	0xF89D4008  LDRB	R4, [SP, #8]
0x0512	0x1965    ADDS	R5, R4, R5
0x0514	0xF88D5008  STRB	R5, [SP, #8]
;ST7735.c, 453 :: 		c++;
0x0518	0x1C44    ADDS	R4, R0, #1
; c end address is: 0 (R0)
; c start address is: 12 (R3)
0x051A	0x4623    MOV	R3, R4
;ST7735.c, 454 :: 		if (x + 5 >= SCREEN_WIDTH) {
0x051C	0xB2EC    UXTB	R4, R5
0x051E	0x1D64    ADDS	R4, R4, #5
0x0520	0xB224    SXTH	R4, R4
0x0522	0x2C80    CMP	R4, #128
0x0524	0xDB07    BLT	L_ST7735_drawString43
;ST7735.c, 455 :: 		y += 10;
0x0526	0xF89D400C  LDRB	R4, [SP, #12]
0x052A	0x340A    ADDS	R4, #10
0x052C	0xF88D400C  STRB	R4, [SP, #12]
;ST7735.c, 456 :: 		x = 0;
0x0530	0x2400    MOVS	R4, #0
0x0532	0xF88D4008  STRB	R4, [SP, #8]
;ST7735.c, 457 :: 		}
L_ST7735_drawString43:
;ST7735.c, 458 :: 		}
0x0536	0x4618    MOV	R0, R3
; size end address is: 48 (R12)
; c end address is: 12 (R3)
0x0538	0xE7D2    B	L_ST7735_drawString41
L_ST7735_drawString42:
;ST7735.c, 459 :: 		}
L_end_ST7735_drawString:
0x053A	0xF8DDE000  LDR	LR, [SP, #0]
0x053E	0xB005    ADD	SP, SP, #20
0x0540	0x4770    BX	LR
; end of _ST7735_drawString
_ST7735_drawChar:
;ST7735.c, 427 :: 		void ST7735_drawChar(unsigned char x, unsigned char y, char c, unsigned int color, unsigned char size)
0x02F8	0xB087    SUB	SP, SP, #28
0x02FA	0xF8CDE000  STR	LR, [SP, #0]
0x02FE	0xF88D000C  STRB	R0, [SP, #12]
0x0302	0xF88D1010  STRB	R1, [SP, #16]
0x0306	0xF88D2014  STRB	R2, [SP, #20]
0x030A	0xF8AD3018  STRH	R3, [SP, #24]
; size start address is: 0 (R0)
0x030E	0xF89D001C  LDRB	R0, [SP, #28]
;ST7735.c, 431 :: 		unsigned char letter = c < 0x52 ? c - 0x20 : c - 0x52;
0x0312	0xF89D4014  LDRB	R4, [SP, #20]
0x0316	0x2C52    CMP	R4, #82
0x0318	0xD206    BCS	L_ST7735_drawChar28
0x031A	0xF89D4014  LDRB	R4, [SP, #20]
0x031E	0xF2A40620  SUBW	R6, R4, #32
0x0322	0xB236    SXTH	R6, R6
; ?FLOC___ST7735_drawChar?T28 start address is: 24 (R6)
0x0324	0xB231    SXTH	R1, R6
; ?FLOC___ST7735_drawChar?T28 end address is: 24 (R6)
0x0326	0xE004    B	L_ST7735_drawChar29
L_ST7735_drawChar28:
0x0328	0xF89D4014  LDRB	R4, [SP, #20]
0x032C	0x3C52    SUBS	R4, #82
; ?FLOC___ST7735_drawChar?T28 start address is: 24 (R6)
0x032E	0xB226    SXTH	R6, R4
; ?FLOC___ST7735_drawChar?T28 end address is: 24 (R6)
0x0330	0xB231    SXTH	R1, R6
L_ST7735_drawChar29:
; ?FLOC___ST7735_drawChar?T28 start address is: 4 (R1)
0x0332	0xF88D100B  STRB	R1, [SP, #11]
; ?FLOC___ST7735_drawChar?T28 end address is: 4 (R1)
;ST7735.c, 432 :: 		for (i =0; i<5; i++ ) {
0x0336	0x2400    MOVS	R4, #0
0x0338	0xF88D4009  STRB	R4, [SP, #9]
; size end address is: 0 (R0)
0x033C	0xFA5FFA80  UXTB	R10, R0
L_ST7735_drawChar30:
; size start address is: 40 (R10)
0x0340	0xF89D4009  LDRB	R4, [SP, #9]
0x0344	0x2C05    CMP	R4, #5
0x0346	0xF080807A  BCS	L_ST7735_drawChar31
;ST7735.c, 433 :: 		unsigned char line = c < 0x52 ? Alpha1[letter*5+i] : Alpha2[letter*5+i];
0x034A	0xF89D4014  LDRB	R4, [SP, #20]
0x034E	0x2C52    CMP	R4, #82
0x0350	0xD20E    BCS	L_ST7735_drawChar33
0x0352	0xF89D500B  LDRB	R5, [SP, #11]
0x0356	0x2405    MOVS	R4, #5
0x0358	0xB224    SXTH	R4, R4
0x035A	0x4365    MULS	R5, R4, R5
0x035C	0xB22D    SXTH	R5, R5
0x035E	0xF89D4009  LDRB	R4, [SP, #9]
0x0362	0x192D    ADDS	R5, R5, R4
0x0364	0xB22D    SXTH	R5, R5
0x0366	0x4C38    LDR	R4, [PC, #224]
0x0368	0x1964    ADDS	R4, R4, R5
0x036A	0x7825    LDRB	R5, [R4, #0]
; ?FLOC___ST7735_drawChar?T39 start address is: 20 (R5)
0x036C	0xB2E8    UXTB	R0, R5
; ?FLOC___ST7735_drawChar?T39 end address is: 20 (R5)
0x036E	0xE00E    B	L_ST7735_drawChar34
L_ST7735_drawChar33:
0x0370	0xF89D500B  LDRB	R5, [SP, #11]
0x0374	0x2405    MOVS	R4, #5
0x0376	0xB224    SXTH	R4, R4
0x0378	0x4365    MULS	R5, R4, R5
0x037A	0xB22D    SXTH	R5, R5
0x037C	0xF89D4009  LDRB	R4, [SP, #9]
0x0380	0x192D    ADDS	R5, R5, R4
0x0382	0xB22D    SXTH	R5, R5
0x0384	0x4C31    LDR	R4, [PC, #196]
0x0386	0x1964    ADDS	R4, R4, R5
0x0388	0x7824    LDRB	R4, [R4, #0]
; ?FLOC___ST7735_drawChar?T39 start address is: 20 (R5)
0x038A	0xB2E5    UXTB	R5, R4
; ?FLOC___ST7735_drawChar?T39 end address is: 20 (R5)
0x038C	0xB2E8    UXTB	R0, R5
L_ST7735_drawChar34:
; ?FLOC___ST7735_drawChar?T39 start address is: 0 (R0)
0x038E	0xF88D0008  STRB	R0, [SP, #8]
; ?FLOC___ST7735_drawChar?T39 end address is: 0 (R0)
;ST7735.c, 435 :: 		for (j = 0; j<8; j++) {
0x0392	0x2400    MOVS	R4, #0
0x0394	0xF88D400A  STRB	R4, [SP, #10]
; size end address is: 40 (R10)
0x0398	0xFA5FFB8A  UXTB	R11, R10
L_ST7735_drawChar35:
; size start address is: 44 (R11)
0x039C	0xF89D400A  LDRB	R4, [SP, #10]
0x03A0	0x2C08    CMP	R4, #8
0x03A2	0xD244    BCS	L_ST7735_drawChar36
;ST7735.c, 436 :: 		if (line & 0x1) {
0x03A4	0xF89D4008  LDRB	R4, [SP, #8]
0x03A8	0xF0040401  AND	R4, R4, #1
0x03AC	0xB2E4    UXTB	R4, R4
0x03AE	0xB39C    CBZ	R4, L_ST7735_drawChar38
;ST7735.c, 437 :: 		if (size == 1) // default size
0x03B0	0xF1BB0F01  CMP	R11, #1
0x03B4	0xD110    BNE	L_ST7735_drawChar39
;ST7735.c, 438 :: 		ST7735_drawPixel(x+i, y+j, color);
0x03B6	0xF89D500A  LDRB	R5, [SP, #10]
0x03BA	0xF89D4010  LDRB	R4, [SP, #16]
0x03BE	0x1966    ADDS	R6, R4, R5
0x03C0	0xF89D5009  LDRB	R5, [SP, #9]
0x03C4	0xF89D400C  LDRB	R4, [SP, #12]
0x03C8	0x1964    ADDS	R4, R4, R5
0x03CA	0xF8BD2018  LDRH	R2, [SP, #24]
0x03CE	0xB2F1    UXTB	R1, R6
0x03D0	0xB2E0    UXTB	R0, R4
0x03D2	0xF000FA53  BL	_ST7735_drawPixel+0
0x03D6	0xE01F    B	L_ST7735_drawChar40
L_ST7735_drawChar39:
;ST7735.c, 440 :: 		ST7735_fillRect(x+i*size, y+j*size, size, size, color);
0x03D8	0xF89D400A  LDRB	R4, [SP, #10]
0x03DC	0xFB04F50B  MUL	R5, R4, R11
0x03E0	0xB22D    SXTH	R5, R5
0x03E2	0xF89D4010  LDRB	R4, [SP, #16]
0x03E6	0x1966    ADDS	R6, R4, R5
0x03E8	0xF89D4009  LDRB	R4, [SP, #9]
0x03EC	0xFB04F50B  MUL	R5, R4, R11
0x03F0	0xB22D    SXTH	R5, R5
0x03F2	0xF89D400C  LDRB	R4, [SP, #12]
0x03F6	0x1965    ADDS	R5, R4, R5
0x03F8	0xF8BD4018  LDRH	R4, [SP, #24]
0x03FC	0xF88DB004  STRB	R11, [SP, #4]
0x0400	0xFA5FF38B  UXTB	R3, R11
0x0404	0xFA5FF28B  UXTB	R2, R11
0x0408	0xB2F1    UXTB	R1, R6
0x040A	0xB2E8    UXTB	R0, R5
0x040C	0xB410    PUSH	(R4)
0x040E	0xF7FFFE8F  BL	_ST7735_fillRect+0
0x0412	0xB001    ADD	SP, SP, #4
0x0414	0xF89DB004  LDRB	R11, [SP, #4]
;ST7735.c, 441 :: 		}
L_ST7735_drawChar40:
;ST7735.c, 442 :: 		}
L_ST7735_drawChar38:
;ST7735.c, 443 :: 		line >>= 1;
0x0418	0xF89D4008  LDRB	R4, [SP, #8]
0x041C	0x0864    LSRS	R4, R4, #1
0x041E	0xF88D4008  STRB	R4, [SP, #8]
;ST7735.c, 435 :: 		for (j = 0; j<8; j++) {
0x0422	0xF89D400A  LDRB	R4, [SP, #10]
0x0426	0x1C64    ADDS	R4, R4, #1
0x0428	0xF88D400A  STRB	R4, [SP, #10]
;ST7735.c, 444 :: 		}
0x042C	0xE7B6    B	L_ST7735_drawChar35
L_ST7735_drawChar36:
;ST7735.c, 432 :: 		for (i =0; i<5; i++ ) {
0x042E	0xF89D4009  LDRB	R4, [SP, #9]
0x0432	0x1C64    ADDS	R4, R4, #1
0x0434	0xF88D4009  STRB	R4, [SP, #9]
;ST7735.c, 445 :: 		}
0x0438	0xFA5FFA8B  UXTB	R10, R11
; size end address is: 44 (R11)
0x043C	0xE780    B	L_ST7735_drawChar30
L_ST7735_drawChar31:
;ST7735.c, 446 :: 		}
L_end_ST7735_drawChar:
0x043E	0xF8DDE000  LDR	LR, [SP, #0]
0x0442	0xB007    ADD	SP, SP, #28
0x0444	0x4770    BX	LR
0x0446	0xBF00    NOP
0x0448	0x14040000  	ST7735_Alpha1+0
0x044C	0x14FE0000  	ST7735_Alpha2+0
; end of _ST7735_drawChar
_ST7735_fillRect:
;ST7735.c, 546 :: 		unsigned int color) {
; h start address is: 12 (R3)
; w start address is: 8 (R2)
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
0x0132	0xF8CDE000  STR	LR, [SP, #0]
0x0136	0xFA5FF982  UXTB	R9, R2
0x013A	0xFA5FFA83  UXTB	R10, R3
; h end address is: 12 (R3)
; w end address is: 8 (R2)
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 0 (R0)
; y start address is: 4 (R1)
; w start address is: 36 (R9)
; h start address is: 40 (R10)
; color start address is: 44 (R11)
0x013E	0xF8BDB004  LDRH	R11, [SP, #4]
;ST7735.c, 549 :: 		setAddrWindow(x, y, x+w-1, y+h-1);
0x0142	0xEB01040A  ADD	R4, R1, R10, LSL #0
0x0146	0xB224    SXTH	R4, R4
0x0148	0x1E65    SUBS	R5, R4, #1
0x014A	0xEB000409  ADD	R4, R0, R9, LSL #0
0x014E	0xB224    SXTH	R4, R4
0x0150	0x1E64    SUBS	R4, R4, #1
0x0152	0xB2EB    UXTB	R3, R5
0x0154	0xB2E2    UXTB	R2, R4
; y end address is: 4 (R1)
; x end address is: 0 (R0)
0x0156	0xF000F9F5  BL	_setAddrWindow+0
;ST7735.c, 552 :: 		ST7735_RS = 1;
0x015A	0x2501    MOVS	R5, #1
0x015C	0xB26D    SXTB	R5, R5
0x015E	0x4C1A    LDR	R4, [PC, #104]
0x0160	0x6025    STR	R5, [R4, #0]
;ST7735.c, 553 :: 		ST7735_CS = 0;
0x0162	0x2500    MOVS	R5, #0
0x0164	0xB26D    SXTB	R5, R5
0x0166	0x4C19    LDR	R4, [PC, #100]
0x0168	0x6025    STR	R5, [R4, #0]
;ST7735.c, 555 :: 		colorB = color >> 8;
0x016A	0xEA4F251B  LSR	R5, R11, #8
0x016E	0x4C18    LDR	R4, [PC, #96]
0x0170	0x7025    STRB	R5, [R4, #0]
;ST7735.c, 556 :: 		for (x=0; x < w; x++) {
; x start address is: 0 (R0)
0x0172	0x2000    MOVS	R0, #0
; w end address is: 36 (R9)
; h end address is: 40 (R10)
; color end address is: 44 (R11)
; x end address is: 0 (R0)
0x0174	0xFA5FF589  UXTB	R5, R9
0x0178	0xFA5FF68A  UXTB	R6, R10
0x017C	0xFA1FF18B  UXTH	R1, R11
L_ST7735_fillRect50:
; x start address is: 0 (R0)
; color start address is: 4 (R1)
; h start address is: 24 (R6)
; w start address is: 20 (R5)
0x0180	0x42A8    CMP	R0, R5
0x0182	0xD219    BCS	L_ST7735_fillRect51
;ST7735.c, 557 :: 		for (y=0; y < h; y++) {
; y start address is: 8 (R2)
0x0184	0x2200    MOVS	R2, #0
; color end address is: 4 (R1)
; y end address is: 8 (R2)
; w end address is: 20 (R5)
; h end address is: 24 (R6)
; x end address is: 0 (R0)
0x0186	0xFA5FF880  UXTB	R8, R0
0x018A	0xB28F    UXTH	R7, R1
0x018C	0xFA5FF982  UXTB	R9, R2
L_ST7735_fillRect53:
; y start address is: 36 (R9)
; w start address is: 20 (R5)
; h start address is: 24 (R6)
; color start address is: 28 (R7)
; x start address is: 32 (R8)
0x0190	0x45B1    CMP	R9, R6
0x0192	0xD20C    BCS	L_ST7735_fillRect54
;ST7735.c, 558 :: 		SPI1_Write(colorB);
0x0194	0x4C0E    LDR	R4, [PC, #56]
0x0196	0x7824    LDRB	R4, [R4, #0]
0x0198	0xB2A0    UXTH	R0, R4
0x019A	0xF000FA0D  BL	_SPI1_Write+0
;ST7735.c, 559 :: 		SPI1_Write(color);
0x019E	0xB2B8    UXTH	R0, R7
0x01A0	0xF000FA0A  BL	_SPI1_Write+0
;ST7735.c, 557 :: 		for (y=0; y < h; y++) {
0x01A4	0xF1090901  ADD	R9, R9, #1
0x01A8	0xFA5FF989  UXTB	R9, R9
;ST7735.c, 560 :: 		}
; y end address is: 36 (R9)
0x01AC	0xE7F0    B	L_ST7735_fillRect53
L_ST7735_fillRect54:
;ST7735.c, 556 :: 		for (x=0; x < w; x++) {
0x01AE	0xF1080401  ADD	R4, R8, #1
; x end address is: 32 (R8)
; x start address is: 0 (R0)
0x01B2	0xB2E0    UXTB	R0, R4
;ST7735.c, 561 :: 		}
; w end address is: 20 (R5)
; h end address is: 24 (R6)
; color end address is: 28 (R7)
; x end address is: 0 (R0)
0x01B4	0xB2B9    UXTH	R1, R7
0x01B6	0xE7E3    B	L_ST7735_fillRect50
L_ST7735_fillRect51:
;ST7735.c, 563 :: 		ST7735_CS = 1;
0x01B8	0x2501    MOVS	R5, #1
0x01BA	0xB26D    SXTB	R5, R5
0x01BC	0x4C03    LDR	R4, [PC, #12]
0x01BE	0x6025    STR	R5, [R4, #0]
;ST7735.c, 564 :: 		}
L_end_ST7735_fillRect:
0x01C0	0xF8DDE000  LDR	LR, [SP, #0]
0x01C4	0xB001    ADD	SP, SP, #4
0x01C6	0x4770    BX	LR
0x01C8	0x81B84221  	GPIOB_ODR+0
0x01CC	0x81BC4221  	GPIOB_ODR+0
0x01D0	0x00082000  	_colorB+0
; end of _ST7735_fillRect
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0D9C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0D9E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0DA2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0DA6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0DAA	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0DAC	0xB001    ADD	SP, SP, #4
0x0DAE	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x12F4	0xB082    SUB	SP, SP, #8
0x12F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x12FA	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x12FC	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12FE	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x1300	0xF64B3080  MOVW	R0, #48000
0x1304	0x4281    CMP	R1, R0
0x1306	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x1308	0x4832    LDR	R0, [PC, #200]
0x130A	0x6800    LDR	R0, [R0, #0]
0x130C	0xF0400102  ORR	R1, R0, #2
0x1310	0x4830    LDR	R0, [PC, #192]
0x1312	0x6001    STR	R1, [R0, #0]
0x1314	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1316	0xF64550C0  MOVW	R0, #24000
0x131A	0x4281    CMP	R1, R0
0x131C	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x131E	0x482D    LDR	R0, [PC, #180]
0x1320	0x6800    LDR	R0, [R0, #0]
0x1322	0xF0400101  ORR	R1, R0, #1
0x1326	0x482B    LDR	R0, [PC, #172]
0x1328	0x6001    STR	R1, [R0, #0]
0x132A	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x132C	0x4829    LDR	R0, [PC, #164]
0x132E	0x6801    LDR	R1, [R0, #0]
0x1330	0xF06F0007  MVN	R0, #7
0x1334	0x4001    ANDS	R1, R0
0x1336	0x4827    LDR	R0, [PC, #156]
0x1338	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x133A	0xF7FFFD07  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x133E	0x4826    LDR	R0, [PC, #152]
0x1340	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x1342	0x4826    LDR	R0, [PC, #152]
0x1344	0xEA020100  AND	R1, R2, R0, LSL #0
0x1348	0x4825    LDR	R0, [PC, #148]
0x134A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x134C	0xF0020001  AND	R0, R2, #1
0x1350	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1352	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1354	0x4822    LDR	R0, [PC, #136]
0x1356	0x6800    LDR	R0, [R0, #0]
0x1358	0xF0000002  AND	R0, R0, #2
0x135C	0x2800    CMP	R0, #0
0x135E	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x1360	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1362	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x1364	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1366	0xF4023080  AND	R0, R2, #65536
0x136A	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x136C	0x481C    LDR	R0, [PC, #112]
0x136E	0x6800    LDR	R0, [R0, #0]
0x1370	0xF4003000  AND	R0, R0, #131072
0x1374	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x1376	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x1378	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x137A	0x460A    MOV	R2, R1
0x137C	0x9901    LDR	R1, [SP, #4]
0x137E	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x1380	0x9101    STR	R1, [SP, #4]
0x1382	0x4611    MOV	R1, R2
0x1384	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1386	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x138A	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x138C	0x4814    LDR	R0, [PC, #80]
0x138E	0x6800    LDR	R0, [R0, #0]
0x1390	0xF0407180  ORR	R1, R0, #16777216
0x1394	0x4812    LDR	R0, [PC, #72]
0x1396	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1398	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x139A	0x4811    LDR	R0, [PC, #68]
0x139C	0x6800    LDR	R0, [R0, #0]
0x139E	0xF0007000  AND	R0, R0, #33554432
0x13A2	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x13A4	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x13A6	0x460A    MOV	R2, R1
0x13A8	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x13AA	0x480B    LDR	R0, [PC, #44]
0x13AC	0x6800    LDR	R0, [R0, #0]
0x13AE	0xF000010C  AND	R1, R0, #12
0x13B2	0x0090    LSLS	R0, R2, #2
0x13B4	0xF000000C  AND	R0, R0, #12
0x13B8	0x4281    CMP	R1, R0
0x13BA	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x13BC	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x13BE	0xF8DDE000  LDR	LR, [SP, #0]
0x13C2	0xB002    ADD	SP, SP, #8
0x13C4	0x4770    BX	LR
0x13C6	0xBF00    NOP
0x13C8	0x00800101  	#16842880
0x13CC	0x0002001D  	#1900546
0x13D0	0x19400001  	#72000
0x13D4	0x20004002  	FLASH_ACR+0
0x13D8	0x10044002  	RCC_CFGR+0
0x13DC	0xFFFF000F  	#1048575
0x13E0	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x0D4C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x0D4E	0x480F    LDR	R0, [PC, #60]
0x0D50	0x6800    LDR	R0, [R0, #0]
0x0D52	0xF0400101  ORR	R1, R0, #1
0x0D56	0x480D    LDR	R0, [PC, #52]
0x0D58	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x0D5A	0x490D    LDR	R1, [PC, #52]
0x0D5C	0x480D    LDR	R0, [PC, #52]
0x0D5E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x0D60	0x480A    LDR	R0, [PC, #40]
0x0D62	0x6801    LDR	R1, [R0, #0]
0x0D64	0x480C    LDR	R0, [PC, #48]
0x0D66	0x4001    ANDS	R1, R0
0x0D68	0x4808    LDR	R0, [PC, #32]
0x0D6A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x0D6C	0x4807    LDR	R0, [PC, #28]
0x0D6E	0x6801    LDR	R1, [R0, #0]
0x0D70	0xF46F2080  MVN	R0, #262144
0x0D74	0x4001    ANDS	R1, R0
0x0D76	0x4805    LDR	R0, [PC, #20]
0x0D78	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x0D7A	0x4806    LDR	R0, [PC, #24]
0x0D7C	0x6801    LDR	R1, [R0, #0]
0x0D7E	0xF46F00FE  MVN	R0, #8323072
0x0D82	0x4001    ANDS	R1, R0
0x0D84	0x4803    LDR	R0, [PC, #12]
0x0D86	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x0D88	0xB001    ADD	SP, SP, #4
0x0D8A	0x4770    BX	LR
0x0D8C	0x10004002  	RCC_CR+0
0x0D90	0x0000F8FF  	#-117506048
0x0D94	0x10044002  	RCC_CFGR+0
0x0D98	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x12D8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x12DA	0x4902    LDR	R1, [PC, #8]
0x12DC	0x4802    LDR	R0, [PC, #8]
0x12DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x12E0	0xB001    ADD	SP, SP, #4
0x12E2	0x4770    BX	LR
0x12E4	0x19400001  	#72000
0x12E8	0x00142000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x12EC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x12EE	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x12F0	0xB001    ADD	SP, SP, #4
0x12F2	0x4770    BX	LR
; end of ___GenExcept
0x1658	0xB500    PUSH	(R14)
0x165A	0xF8DFB014  LDR	R11, [PC, #20]
0x165E	0xF8DFA014  LDR	R10, [PC, #20]
0x1662	0xF8DFC014  LDR	R12, [PC, #20]
0x1666	0xF7FFFB99  BL	3484
0x166A	0xBD00    POP	(R15)
0x166C	0x4770    BX	LR
0x166E	0xBF00    NOP
0x1670	0x00002000  	#536870912
0x1674	0x00082000  	#536870920
0x1678	0x16500000  	#5712
0x16D8	0xB500    PUSH	(R14)
0x16DA	0xF8DFB010  LDR	R11, [PC, #16]
0x16DE	0xF8DFA010  LDR	R10, [PC, #16]
0x16E2	0xF7FFFB91  BL	3592
0x16E6	0xBD00    POP	(R15)
0x16E8	0x4770    BX	LR
0x16EA	0xBF00    NOP
0x16EC	0x00002000  	#536870912
0x16F0	0x00182000  	#536870936
;ST7735.c,31 :: ST7735_Alpha1 [250]
0x1404	0x00000000 ;ST7735_Alpha1+0
0x1408	0x5F000000 ;ST7735_Alpha1+4
0x140C	0x07000000 ;ST7735_Alpha1+8
0x1410	0x14000700 ;ST7735_Alpha1+12
0x1414	0x147F147F ;ST7735_Alpha1+16
0x1418	0x2A7F2A24 ;ST7735_Alpha1+20
0x141C	0x08132312 ;ST7735_Alpha1+24
0x1420	0x49366264 ;ST7735_Alpha1+28
0x1424	0x00502255 ;ST7735_Alpha1+32
0x1428	0x00000305 ;ST7735_Alpha1+36
0x142C	0x41221C00 ;ST7735_Alpha1+40
0x1430	0x22410000 ;ST7735_Alpha1+44
0x1434	0x0814001C ;ST7735_Alpha1+48
0x1438	0x0814083E ;ST7735_Alpha1+52
0x143C	0x08083E08 ;ST7735_Alpha1+56
0x1440	0x00305000 ;ST7735_Alpha1+60
0x1444	0x08080800 ;ST7735_Alpha1+64
0x1448	0x60000808 ;ST7735_Alpha1+68
0x144C	0x20000060 ;ST7735_Alpha1+72
0x1450	0x02040810 ;ST7735_Alpha1+76
0x1454	0x4549513E ;ST7735_Alpha1+80
0x1458	0x7F42003E ;ST7735_Alpha1+84
0x145C	0x61420040 ;ST7735_Alpha1+88
0x1460	0x21464951 ;ST7735_Alpha1+92
0x1464	0x314B4541 ;ST7735_Alpha1+96
0x1468	0x7F121418 ;ST7735_Alpha1+100
0x146C	0x45452710 ;ST7735_Alpha1+104
0x1470	0x4A3C3945 ;ST7735_Alpha1+108
0x1474	0x01304949 ;ST7735_Alpha1+112
0x1478	0x03050971 ;ST7735_Alpha1+116
0x147C	0x49494936 ;ST7735_Alpha1+120
0x1480	0x49490636 ;ST7735_Alpha1+124
0x1484	0x36001E29 ;ST7735_Alpha1+128
0x1488	0x00000036 ;ST7735_Alpha1+132
0x148C	0x00003656 ;ST7735_Alpha1+136
0x1490	0x41221408 ;ST7735_Alpha1+140
0x1494	0x14141400 ;ST7735_Alpha1+144
0x1498	0x41001414 ;ST7735_Alpha1+148
0x149C	0x02081422 ;ST7735_Alpha1+152
0x14A0	0x06095101 ;ST7735_Alpha1+156
0x14A4	0x41794932 ;ST7735_Alpha1+160
0x14A8	0x11117E3E ;ST7735_Alpha1+164
0x14AC	0x497F7E11 ;ST7735_Alpha1+168
0x14B0	0x3E364949 ;ST7735_Alpha1+172
0x14B4	0x22414141 ;ST7735_Alpha1+176
0x14B8	0x2241417F ;ST7735_Alpha1+180
0x14BC	0x49497F1C ;ST7735_Alpha1+184
0x14C0	0x097F4149 ;ST7735_Alpha1+188
0x14C4	0x3E010909 ;ST7735_Alpha1+192
0x14C8	0x7A494941 ;ST7735_Alpha1+196
0x14CC	0x0808087F ;ST7735_Alpha1+200
0x14D0	0x7F41007F ;ST7735_Alpha1+204
0x14D4	0x40200041 ;ST7735_Alpha1+208
0x14D8	0x7F013F41 ;ST7735_Alpha1+212
0x14DC	0x41221408 ;ST7735_Alpha1+216
0x14E0	0x4040407F ;ST7735_Alpha1+220
0x14E4	0x0C027F40 ;ST7735_Alpha1+224
0x14E8	0x047F7F02 ;ST7735_Alpha1+228
0x14EC	0x3E7F1008 ;ST7735_Alpha1+232
0x14F0	0x3E414141 ;ST7735_Alpha1+236
0x14F4	0x0909097F ;ST7735_Alpha1+240
0x14F8	0x51413E06 ;ST7735_Alpha1+244
0x14FC	0x5E21 ;ST7735_Alpha1+248
; end of ST7735_Alpha1
;ST7735.c,83 :: ST7735_Alpha2 [230]
0x14FE	0x2919097F ;ST7735_Alpha2+0
0x1502	0x49494646 ;ST7735_Alpha2+4
0x1506	0x01013149 ;ST7735_Alpha2+8
0x150A	0x3F01017F ;ST7735_Alpha2+12
0x150E	0x3F404040 ;ST7735_Alpha2+16
0x1512	0x2040201F ;ST7735_Alpha2+20
0x1516	0x38403F1F ;ST7735_Alpha2+24
0x151A	0x14633F40 ;ST7735_Alpha2+28
0x151E	0x07631408 ;ST7735_Alpha2+32
0x1522	0x07087008 ;ST7735_Alpha2+36
0x1526	0x45495161 ;ST7735_Alpha2+40
0x152A	0x417F0043 ;ST7735_Alpha2+44
0x152E	0x04020041 ;ST7735_Alpha2+48
0x1532	0x00201008 ;ST7735_Alpha2+52
0x1536	0x007F4141 ;ST7735_Alpha2+56
0x153A	0x02010204 ;ST7735_Alpha2+60
0x153E	0x40404004 ;ST7735_Alpha2+64
0x1542	0x01004040 ;ST7735_Alpha2+68
0x1546	0x20000402 ;ST7735_Alpha2+72
0x154A	0x78545454 ;ST7735_Alpha2+76
0x154E	0x4444487F ;ST7735_Alpha2+80
0x1552	0x44443838 ;ST7735_Alpha2+84
0x1556	0x44382044 ;ST7735_Alpha2+88
0x155A	0x387F4844 ;ST7735_Alpha2+92
0x155E	0x18545454 ;ST7735_Alpha2+96
0x1562	0x01097E08 ;ST7735_Alpha2+100
0x1566	0x52520C02 ;ST7735_Alpha2+104
0x156A	0x087F3E52 ;ST7735_Alpha2+108
0x156E	0x00780404 ;ST7735_Alpha2+112
0x1572	0x00407D44 ;ST7735_Alpha2+116
0x1576	0x3D444020 ;ST7735_Alpha2+120
0x157A	0x28107F00 ;ST7735_Alpha2+124
0x157E	0x41000044 ;ST7735_Alpha2+128
0x1582	0x7C00407F ;ST7735_Alpha2+132
0x1586	0x78041804 ;ST7735_Alpha2+136
0x158A	0x0404087C ;ST7735_Alpha2+140
0x158E	0x44443878 ;ST7735_Alpha2+144
0x1592	0x147C3844 ;ST7735_Alpha2+148
0x1596	0x08081414 ;ST7735_Alpha2+152
0x159A	0x7C181414 ;ST7735_Alpha2+156
0x159E	0x0404087C ;ST7735_Alpha2+160
0x15A2	0x54544808 ;ST7735_Alpha2+164
0x15A6	0x3F042054 ;ST7735_Alpha2+168
0x15AA	0x3C204044 ;ST7735_Alpha2+172
0x15AE	0x7C204040 ;ST7735_Alpha2+176
0x15B2	0x2040201C ;ST7735_Alpha2+180
0x15B6	0x30403C1C ;ST7735_Alpha2+184
0x15BA	0x28443C40 ;ST7735_Alpha2+188
0x15BE	0x0C442810 ;ST7735_Alpha2+192
0x15C2	0x3C505050 ;ST7735_Alpha2+196
0x15C6	0x4C546444 ;ST7735_Alpha2+200
0x15CA	0x36080044 ;ST7735_Alpha2+204
0x15CE	0x00000041 ;ST7735_Alpha2+208
0x15D2	0x0000007F ;ST7735_Alpha2+212
0x15D6	0x00083641 ;ST7735_Alpha2+216
0x15DA	0x10080810 ;ST7735_Alpha2+220
0x15DE	0x41467808 ;ST7735_Alpha2+224
0x15E2	0x7846 ;ST7735_Alpha2+228
; end of ST7735_Alpha2
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x15E4	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x15E8	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x15EC	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x15F0	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x15F4	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x15F8	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x15FC	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x1600	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x1604	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x1608	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x160C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x1610	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x1614	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x1618	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x161C	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x1620	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x1624	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x1628	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x162C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x1630	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x1634	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x1638	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x163C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x1640	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x1644	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x1648	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x164C	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
;ST7735.c,0 :: ?ICS?lstr1_ST7735 [8]
0x1650	0x64616552 ;?ICS?lstr1_ST7735+0
0x1654	0x00676E69 ;?ICS?lstr1_ST7735+4
; end of ?ICS?lstr1_ST7735
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [164]    _ST7735_fillRect
0x01D4     [140]    _GPIO_Clk_Enable
0x0260     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x02F8     [344]    _ST7735_drawChar
0x0450      [34]    __Lib_SPI_123_SPIx_Read
0x0474      [80]    _WordToStr
0x04C4     [126]    _ST7735_drawString
0x0544     [114]    _setAddrWindow
0x05B8      [28]    _SPI1_Write
0x05D4      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0618     [500]    _GPIO_Config
0x080C     [110]    _IntToStr
0x087C      [80]    _ST7735_drawPixel
0x08CC     [272]    _GPIO_Alternate_Function_Enable
0x09DC      [68]    _ST7735_writeInteger
0x0A20     [480]    _ST7735_drawCircle
0x0C00     [120]    _ST7735_fillScreen
0x0C78      [84]    _SPI1_Init_Advanced
0x0CCC      [28]    _GPIO_Digital_Output
0x0CE8      [52]    _ST7735_WriteData
0x0D1C      [48]    _ST7735_WriteCommand
0x0D4C      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0D9C      [20]    ___CC2DW
0x0DB0      [88]    _initMain
0x0E08      [58]    ___FillZeros
0x0E48     [188]    _ST7735_test
0x0F08     [976]    _ST7735_Init
0x12D8      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x12EC       [8]    ___GenExcept
0x12F4     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x13E4      [32]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [8]    ?lstr1_ST7735
0x20000008       [1]    _colorB
0x20000009       [1]    _madctl
0x2000000C       [4]    _SPI_Rd_Ptr
0x20000010       [4]    _SPI_Wr_Ptr
0x20000014       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1404     [250]    ST7735_Alpha1
0x14FE     [230]    ST7735_Alpha2
0x15E4     [108]    __GPIO_MODULE_SPI1_PA567
0x1650       [8]    ?ICS?lstr1_ST7735
