Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr  7 22:49:40 2023
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file image_top_timing_summary_routed.rpt -pb image_top_timing_summary_routed.pb -rpx image_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (10)

1. checking no_clock (100)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pixel_traffic_control/hcounter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (10)
-----------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.217        0.000                      0                  932        0.086        0.000                      0                  932        3.500        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.217        0.000                      0                  932        0.086        0.000                      0                  932        3.500        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 pushin_p/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.456ns (6.453%)  route 6.611ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/counter_reg[4]/Q
                         net (fo=58, routed)          6.611    12.411    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y2          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.547    12.939    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.291    13.229    
                         clock uncertainty           -0.035    13.194    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.628    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 pushin_p/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.456ns (6.777%)  route 6.273ns (93.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 12.928 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/counter_reg[4]/Q
                         net (fo=58, routed)          6.273    12.073    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y19         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.536    12.928    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.277    13.204    
                         clock uncertainty           -0.035    13.169    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.603    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 pushin_p/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.456ns (6.777%)  route 6.273ns (93.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/counter_reg[4]/Q
                         net (fo=58, routed)          6.273    12.073    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.542    12.934    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.291    13.224    
                         clock uncertainty           -0.035    13.189    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.623    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 pushin_p/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.456ns (7.004%)  route 6.055ns (92.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/counter_reg[6]/Q
                         net (fo=58, routed)          6.055    11.855    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.552    12.944    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.291    13.234    
                         clock uncertainty           -0.035    13.199    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.633    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pushin_p/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 3.329ns (47.301%)  route 3.709ns (52.699%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.704     5.373    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.827 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.649     9.476    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_6[5]
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.124     9.600 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     9.600    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_15_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I0_O)      0.241     9.841 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           2.060    11.901    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.298    12.199 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.199    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    12.411 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000    12.411    pushin_p/douta[5]
    SLICE_X26Y46         FDRE                                         r  pushin_p/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.502    12.894    pushin_p/clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  pushin_p/R_reg[2]/C
                         clock pessimism              0.277    13.171    
                         clock uncertainty           -0.035    13.135    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.064    13.199    pushin_p/R_reg[2]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pushin_p/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 3.334ns (47.080%)  route 3.748ns (52.920%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.718     5.387    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.841 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.799     9.640    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_3[3]
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.764 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.764    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_22_n_0
    SLICE_X6Y13          MUXF7 (Prop_muxf7_I1_O)      0.214     9.978 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9/O
                         net (fo=1, routed)           1.948    11.926    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_9_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I3_O)        0.297    12.223 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.223    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    12.468 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000    12.468    pushin_p/douta[3]
    SLICE_X25Y46         FDRE                                         r  pushin_p/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.498    12.890    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  pushin_p/G_reg[4]/C
                         clock pessimism              0.391    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X25Y46         FDRE (Setup_fdre_C_D)        0.064    13.310    pushin_p/G_reg[4]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                         -12.468    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pushin_p/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 3.306ns (46.775%)  route 3.762ns (53.225%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.718     5.387    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.841 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.826     9.666    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_3[2]
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.790    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_22_n_0
    SLICE_X6Y12          MUXF7 (Prop_muxf7_I1_O)      0.214    10.004 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9/O
                         net (fo=1, routed)           1.936    11.941    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_9_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I3_O)        0.297    12.238 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.238    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X25Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    12.455 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000    12.455    pushin_p/douta[2]
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.498    12.890    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[3]/C
                         clock pessimism              0.391    13.281    
                         clock uncertainty           -0.035    13.246    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)        0.064    13.310    pushin_p/G_reg[3]
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 pushin_p/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.456ns (7.135%)  route 5.935ns (92.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/counter_reg[4]/Q
                         net (fo=58, routed)          5.935    11.735    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.535    12.927    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.277    13.203    
                         clock uncertainty           -0.035    13.168    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.602    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 pushin_p/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.456ns (7.135%)  route 5.935ns (92.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/counter_reg[4]/Q
                         net (fo=58, routed)          5.935    11.735    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y4          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.537    12.929    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.291    13.219    
                         clock uncertainty           -0.035    13.184    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.618    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pushin_p/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 3.329ns (48.735%)  route 3.502ns (51.265%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.704     5.373    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.827 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.524     9.351    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_6[6]
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.124     9.475 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     9.475    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15_n_0
    SLICE_X6Y75          MUXF7 (Prop_muxf7_I0_O)      0.241     9.716 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           1.978    11.694    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I3_O)        0.298    11.992 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.992    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X25Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    12.204 r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000    12.204    pushin_p/douta[6]
    SLICE_X25Y44         FDRE                                         r  pushin_p/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.498    12.890    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y44         FDRE                                         r  pushin_p/R_reg[3]/C
                         clock pessimism              0.277    13.167    
                         clock uncertainty           -0.035    13.131    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)        0.064    13.195    pushin_p/R_reg[3]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  0.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.497%)  route 0.435ns (75.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pushin_p/counter_reg[1]/Q
                         net (fo=58, routed)          0.435     2.052    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.030    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.967    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.072%)  route 0.194ns (57.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pushin_p/counter_reg[5]/Q
                         net (fo=58, routed)          0.194     1.812    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.876     2.035    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.719    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.959%)  route 0.448ns (76.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.478    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pushin_p/counter_reg[10]/Q
                         net (fo=58, routed)          0.448     2.066    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.030    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.967    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.393%)  route 0.208ns (59.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.478    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pushin_p/counter_reg[11]/Q
                         net (fo=60, routed)          0.208     1.827    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.876     2.035    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.719    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.435%)  route 0.461ns (76.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.478    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pushin_p/counter_reg[11]/Q
                         net (fo=60, routed)          0.461     2.079    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.030    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.967    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.802%)  route 0.477ns (77.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pushin_p/counter_reg[2]/Q
                         net (fo=58, routed)          0.477     2.095    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.030    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.247     1.784    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.967    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.896%)  route 0.231ns (62.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pushin_p/counter_reg[3]/Q
                         net (fo=58, routed)          0.231     1.849    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.876     2.035    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.719    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.293%)  route 0.237ns (62.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pushin_p/counter_reg[7]/Q
                         net (fo=58, routed)          0.237     1.855    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.876     2.035    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.719    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.999%)  route 0.240ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.478    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pushin_p/counter_reg[9]/Q
                         net (fo=58, routed)          0.240     1.859    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.876     2.035    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.719    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pushin_p/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.437%)  route 0.246ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.478    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pushin_p/counter_reg[8]/Q
                         net (fo=58, routed)          0.246     1.865    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.876     2.035    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.719    brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y17  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y17  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y14  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y14  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y19  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y19  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y13  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y13  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y37  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y37  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y37  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y37  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y45  brain_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            vga_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 4.555ns (53.097%)  route 4.024ns (46.903%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.715     2.374    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.326     2.700 r  pixel_traffic_control/vga_vs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.327     5.027    vga_vs_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     8.579 r  vga_vs_OBUF_inst/O
                         net (fo=0)                   0.000     8.579    vga_vs
    R19                                                               r  vga_vs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 1.103ns (30.937%)  route 2.462ns (69.063%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[1]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  pixel_traffic_control/vcounter_reg[1]/Q
                         net (fo=8, routed)           1.014     1.639    pixel_traffic_control/vcounter_reg_n_0_[1]
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.150     1.789 r  pixel_traffic_control/vcounter_reg[9]_i_5/O
                         net (fo=4, routed)           0.887     2.677    pixel_traffic_control/vcounter_reg[9]_i_5_n_0
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.328     3.005 r  pixel_traffic_control/vcounter_reg[6]_i_1/O
                         net (fo=1, routed)           0.561     3.565    pixel_traffic_control/vcounter[6]
    SLICE_X31Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.500ns  (logic 1.103ns (31.519%)  route 2.397ns (68.481%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[1]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  pixel_traffic_control/vcounter_reg[1]/Q
                         net (fo=8, routed)           1.014     1.639    pixel_traffic_control/vcounter_reg_n_0_[1]
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.150     1.789 r  pixel_traffic_control/vcounter_reg[9]_i_5/O
                         net (fo=4, routed)           0.792     2.581    pixel_traffic_control/vcounter_reg[9]_i_5_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I1_O)        0.328     2.909 r  pixel_traffic_control/vcounter_reg[8]_i_1/O
                         net (fo=1, routed)           0.591     3.500    pixel_traffic_control/vcounter[8]
    SLICE_X31Y45         LDCE                                         r  pixel_traffic_control/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 1.035ns (30.710%)  route 2.335ns (69.290%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.874     1.433    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.150     1.583 r  pixel_traffic_control/vcounter_reg[9]_i_3/O
                         net (fo=4, routed)           0.873     2.456    pixel_traffic_control/vcounter_reg[9]_i_3_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.326     2.782 r  pixel_traffic_control/vcounter_reg[2]_i_1/O
                         net (fo=1, routed)           0.588     3.370    pixel_traffic_control/vcounter_reg[2]_i_1_n_0
    SLICE_X30Y44         LDCE                                         r  pixel_traffic_control/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.368ns  (logic 1.035ns (30.733%)  route 2.333ns (69.267%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.874     1.433    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y45         LUT3 (Prop_lut3_I2_O)        0.150     1.583 r  pixel_traffic_control/vcounter_reg[9]_i_3/O
                         net (fo=4, routed)           0.863     2.446    pixel_traffic_control/vcounter_reg[9]_i_3_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I3_O)        0.326     2.772 r  pixel_traffic_control/vcounter_reg[3]_i_1/O
                         net (fo=1, routed)           0.596     3.368    pixel_traffic_control/vcounter[3]
    SLICE_X30Y44         LDCE                                         r  pixel_traffic_control/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.082ns  (logic 0.807ns (26.182%)  route 2.275ns (73.818%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[7]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pixel_traffic_control/vcounter_reg[7]/Q
                         net (fo=4, routed)           1.001     1.560    pixel_traffic_control/vcounter_reg_n_0_[7]
    SLICE_X31Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  pixel_traffic_control/vcounter_reg[9]_i_4/O
                         net (fo=5, routed)           1.275     2.958    pixel_traffic_control/vcounter_reg[9]_i_4_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124     3.082 r  pixel_traffic_control/vcounter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.082    pixel_traffic_control/vcounter[0]
    SLICE_X31Y45         LDCE                                         r  pixel_traffic_control/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.935ns  (logic 1.129ns (38.467%)  route 1.806ns (61.533%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[1]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  pixel_traffic_control/vcounter_reg[1]/Q
                         net (fo=8, routed)           1.014     1.639    pixel_traffic_control/vcounter_reg_n_0_[1]
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.150     1.789 r  pixel_traffic_control/vcounter_reg[9]_i_5/O
                         net (fo=4, routed)           0.792     2.581    pixel_traffic_control/vcounter_reg[9]_i_5_n_0
    SLICE_X31Y45         LUT4 (Prop_lut4_I1_O)        0.354     2.935 r  pixel_traffic_control/vcounter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.935    pixel_traffic_control/vcounter[7]
    SLICE_X31Y45         LDCE                                         r  pixel_traffic_control/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.875ns  (logic 1.003ns (34.887%)  route 1.872ns (65.113%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.890     2.549    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.326     2.875 r  pixel_traffic_control/vcounter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.875    pixel_traffic_control/vcounter_reg[9]_i_1_n_0
    SLICE_X30Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.749ns (34.618%)  route 1.415ns (65.382%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[3]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  pixel_traffic_control/vcounter_reg[3]/Q
                         net (fo=6, routed)           1.036     1.661    pixel_traffic_control/vcounter_reg_n_0_[3]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.785 r  pixel_traffic_control/vcounter_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     2.164    pixel_traffic_control/vcounter[5]
    SLICE_X31Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.763ns  (logic 0.749ns (42.481%)  route 1.014ns (57.519%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[1]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  pixel_traffic_control/vcounter_reg[1]/Q
                         net (fo=8, routed)           1.014     1.639    pixel_traffic_control/vcounter_reg_n_0_[1]
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.124     1.763 r  pixel_traffic_control/vcounter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    pixel_traffic_control/vcounter[4]
    SLICE_X30Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.207ns (57.101%)  route 0.156ns (42.899%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[7]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pixel_traffic_control/vcounter_reg[7]/Q
                         net (fo=4, routed)           0.156     0.314    pixel_traffic_control/vcounter_reg_n_0_[7]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.049     0.363 r  pixel_traffic_control/vcounter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.363    pixel_traffic_control/vcounter[7]
    SLICE_X31Y45         LDCE                                         r  pixel_traffic_control/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.223ns (56.818%)  route 0.169ns (43.182%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[4]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pixel_traffic_control/vcounter_reg[4]/Q
                         net (fo=6, routed)           0.169     0.347    pixel_traffic_control/vcounter_reg_n_0_[4]
    SLICE_X31Y45         LUT5 (Prop_lut5_I2_O)        0.045     0.392 r  pixel_traffic_control/vcounter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    pixel_traffic_control/vcounter[0]
    SLICE_X31Y45         LDCE                                         r  pixel_traffic_control/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.221ns (54.254%)  route 0.186ns (45.746%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[1]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pixel_traffic_control/vcounter_reg[1]/Q
                         net (fo=8, routed)           0.186     0.364    pixel_traffic_control/vcounter_reg_n_0_[1]
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.043     0.407 r  pixel_traffic_control/vcounter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    pixel_traffic_control/vcounter[1]
    SLICE_X30Y44         LDCE                                         r  pixel_traffic_control/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.203ns (48.956%)  route 0.212ns (51.044%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[0]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pixel_traffic_control/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.212     0.370    pixel_traffic_control/vcounter_reg_n_0_[0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.415 r  pixel_traffic_control/vcounter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.415    pixel_traffic_control/vcounter[4]
    SLICE_X30Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.223ns (48.857%)  route 0.233ns (51.143%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[4]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pixel_traffic_control/vcounter_reg[4]/Q
                         net (fo=6, routed)           0.117     0.295    pixel_traffic_control/vcounter_reg_n_0_[4]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.340 r  pixel_traffic_control/vcounter_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     0.456    pixel_traffic_control/vcounter[5]
    SLICE_X31Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.223ns (46.603%)  route 0.256ns (53.397%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.256     0.434    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.479 r  pixel_traffic_control/vcounter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.479    pixel_traffic_control/vcounter_reg[9]_i_1_n_0
    SLICE_X30Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.203ns (36.839%)  route 0.348ns (63.161%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[7]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pixel_traffic_control/vcounter_reg[7]/Q
                         net (fo=4, routed)           0.156     0.314    pixel_traffic_control/vcounter_reg_n_0_[7]
    SLICE_X31Y45         LUT5 (Prop_lut5_I2_O)        0.045     0.359 r  pixel_traffic_control/vcounter_reg[8]_i_1/O
                         net (fo=1, routed)           0.193     0.551    pixel_traffic_control/vcounter[8]
    SLICE_X31Y45         LDCE                                         r  pixel_traffic_control/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.203ns (35.667%)  route 0.366ns (64.333%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[5]/G
    SLICE_X31Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pixel_traffic_control/vcounter_reg[5]/Q
                         net (fo=7, routed)           0.179     0.337    pixel_traffic_control/vcounter_reg_n_0_[5]
    SLICE_X31Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  pixel_traffic_control/vcounter_reg[6]_i_1/O
                         net (fo=1, routed)           0.187     0.569    pixel_traffic_control/vcounter[6]
    SLICE_X31Y46         LDCE                                         r  pixel_traffic_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.223ns (37.191%)  route 0.377ns (62.809%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[1]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pixel_traffic_control/vcounter_reg[1]/Q
                         net (fo=8, routed)           0.186     0.364    pixel_traffic_control/vcounter_reg_n_0_[1]
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.409 r  pixel_traffic_control/vcounter_reg[2]_i_1/O
                         net (fo=1, routed)           0.190     0.600    pixel_traffic_control/vcounter_reg[2]_i_1_n_0
    SLICE_X30Y44         LDCE                                         r  pixel_traffic_control/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pixel_traffic_control/vcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.203ns (33.635%)  route 0.401ns (66.365%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[0]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pixel_traffic_control/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.204     0.362    pixel_traffic_control/vcounter_reg_n_0_[0]
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.407 r  pixel_traffic_control/vcounter_reg[3]_i_1/O
                         net (fo=1, routed)           0.197     0.604    pixel_traffic_control/vcounter[3]
    SLICE_X30Y44         LDCE                                         r  pixel_traffic_control/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_traffic_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_hs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 4.129ns (49.377%)  route 4.233ns (50.623%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.677     5.345    pixel_traffic_control/clk_IBUF_BUFG
    SLICE_X29Y44         FDRE                                         r  pixel_traffic_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  pixel_traffic_control/hcounter_reg[8]/Q
                         net (fo=6, routed)           1.391     7.192    pixel_traffic_control/hcount[8]
    SLICE_X30Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.316 r  pixel_traffic_control/vga_hs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.842    10.159    vga_hs_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.549    13.708 r  vga_hs_OBUF_inst/O
                         net (fo=0)                   0.000    13.708    vga_hs
    P19                                                               r  vga_hs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 3.978ns (52.699%)  route 3.571ns (47.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.684     5.352    pushin_p/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  pushin_p/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.808 r  pushin_p/R_reg[4]/Q
                         net (fo=1, routed)           3.571     9.379    vga_r_OBUF[4]
    F19                  OBUF (Prop_obuf_I_O)         3.522    12.901 r  vga_r_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.901    vga_r[4]
    F19                                                               r  vga_r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 4.002ns (53.856%)  route 3.429ns (46.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.672     5.340    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  pushin_p/G_reg[3]/Q
                         net (fo=1, routed)           3.429     9.225    vga_g_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.546    12.771 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.771    vga_g[3]
    J19                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 3.990ns (56.318%)  route 3.094ns (43.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X26Y44         FDRE                                         r  pushin_p/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/B_reg[3]/Q
                         net (fo=1, routed)           3.094     8.895    vga_b_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.428 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.428    vga_b[3]
    J18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 3.978ns (56.677%)  route 3.041ns (43.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.672     5.340    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  pushin_p/G_reg[5]/Q
                         net (fo=1, routed)           3.041     8.837    vga_g_OBUF[5]
    F20                  OBUF (Prop_obuf_I_O)         3.522    12.359 r  vga_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.359    vga_g[5]
    F20                                                               r  vga_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 3.976ns (57.094%)  route 2.988ns (42.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.672     5.340    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y44         FDRE                                         r  pushin_p/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  pushin_p/R_reg[3]/Q
                         net (fo=1, routed)           2.988     8.784    vga_r_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.520    12.304 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.304    vga_r[3]
    G20                                                               r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 3.979ns (57.310%)  route 2.964ns (42.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.672     5.340    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  pushin_p/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  pushin_p/B_reg[4]/Q
                         net (fo=1, routed)           2.964     8.760    vga_b_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.523    12.283 r  vga_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.283    vga_b[4]
    G19                                                               r  vga_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 3.973ns (58.177%)  route 2.856ns (41.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.672     5.340    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  pushin_p/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  pushin_p/G_reg[4]/Q
                         net (fo=1, routed)           2.856     8.652    vga_g_OBUF[4]
    H20                  OBUF (Prop_obuf_I_O)         3.517    12.169 r  vga_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.169    vga_g[4]
    H20                                                               r  vga_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 3.975ns (59.096%)  route 2.751ns (40.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.676     5.344    pushin_p/clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  pushin_p/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  pushin_p/R_reg[2]/Q
                         net (fo=1, routed)           2.751     8.551    vga_r_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         3.519    12.070 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.070    vga_r[2]
    J20                                                               r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushin_p/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.361ns (61.603%)  route 0.848ns (38.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pushin_p/clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  pushin_p/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pushin_p/R_reg[2]/Q
                         net (fo=1, routed)           0.848     2.466    vga_r_OBUF[2]
    J20                  OBUF (Prop_obuf_I_O)         1.220     3.685 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.685    vga_r[2]
    J20                                                               r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.359ns (59.032%)  route 0.943ns (40.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.474    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  pushin_p/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pushin_p/G_reg[4]/Q
                         net (fo=1, routed)           0.943     2.558    vga_g_OBUF[4]
    H20                  OBUF (Prop_obuf_I_O)         1.218     3.776 r  vga_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.776    vga_g[4]
    H20                                                               r  vga_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.365ns (58.235%)  route 0.979ns (41.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.474    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  pushin_p/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pushin_p/B_reg[4]/Q
                         net (fo=1, routed)           0.979     2.594    vga_b_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         1.224     3.818 r  vga_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.818    vga_b[4]
    G19                                                               r  vga_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.362ns (57.835%)  route 0.993ns (42.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.474    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y44         FDRE                                         r  pushin_p/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pushin_p/R_reg[3]/Q
                         net (fo=1, routed)           0.993     2.608    vga_r_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         1.221     3.829 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.829    vga_r[3]
    G20                                                               r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.375ns (58.137%)  route 0.990ns (41.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pushin_p/clk_IBUF_BUFG
    SLICE_X26Y44         FDRE                                         r  pushin_p/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pushin_p/B_reg[3]/Q
                         net (fo=1, routed)           0.990     2.608    vga_b_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.843 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.843    vga_b[3]
    J18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.364ns (56.886%)  route 1.034ns (43.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.474    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pushin_p/G_reg[5]/Q
                         net (fo=1, routed)           1.034     2.648    vga_g_OBUF[5]
    F20                  OBUF (Prop_obuf_I_O)         1.223     3.871 r  vga_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.871    vga_g[5]
    F20                                                               r  vga_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_traffic_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_hs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.459ns (57.322%)  route 1.086ns (42.678%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.477    pixel_traffic_control/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  pixel_traffic_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  pixel_traffic_control/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.191     1.832    pixel_traffic_control/hcount[7]
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  pixel_traffic_control/vga_hs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.895     2.772    vga_hs_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.250     4.022 r  vga_hs_OBUF_inst/O
                         net (fo=0)                   0.000     4.022    vga_hs
    P19                                                               r  vga_hs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.387ns (53.773%)  route 1.193ns (46.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.474    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pushin_p/G_reg[3]/Q
                         net (fo=1, routed)           1.193     2.807    vga_g_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         1.246     4.054 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.054    vga_g[3]
    J19                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushin_p/R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.364ns (52.390%)  route 1.240ns (47.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.568     1.480    pushin_p/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  pushin_p/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pushin_p/R_reg[4]/Q
                         net (fo=1, routed)           1.240     2.860    vga_r_OBUF[4]
    F19                  OBUF (Prop_obuf_I_O)         1.223     4.083 r  vga_r_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.083    vga_r[4]
    F19                                                               r  vga_r[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/R_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 1.025ns (21.116%)  route 3.829ns (78.884%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 f  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.348     3.252 r  pixel_traffic_control/R[4]_i_1/O
                         net (fo=8, routed)           1.602     4.854    pushin_p/R_reg[4]_0
    SLICE_X7Y46          FDRE                                         r  pushin_p/R_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.509     4.901    pushin_p/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  pushin_p/R_reg[4]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.315ns  (logic 1.025ns (23.752%)  route 3.290ns (76.248%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 f  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.348     3.252 r  pixel_traffic_control/R[4]_i_1/O
                         net (fo=8, routed)           1.063     4.315    pushin_p/R_reg[4]_0
    SLICE_X25Y44         FDRE                                         r  pushin_p/R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.498     4.890    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y44         FDRE                                         r  pushin_p/R_reg[3]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/G_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.025ns (24.592%)  route 3.143ns (75.408%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 f  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.348     3.252 r  pixel_traffic_control/R[4]_i_1/O
                         net (fo=8, routed)           0.916     4.168    pushin_p/R_reg[4]_0
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.498     4.890    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[3]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/G_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.025ns (24.592%)  route 3.143ns (75.408%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 f  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.348     3.252 r  pixel_traffic_control/R[4]_i_1/O
                         net (fo=8, routed)           0.916     4.168    pushin_p/R_reg[4]_0
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.498     4.890    pushin_p/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  pushin_p/G_reg[5]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.003ns (24.767%)  route 3.047ns (75.233%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     3.230 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.820     4.050    pushin_p/counter_reg[0]_0
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503     4.895    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[10]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.003ns (24.767%)  route 3.047ns (75.233%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     3.230 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.820     4.050    pushin_p/counter_reg[0]_0
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503     4.895    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[11]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.003ns (24.767%)  route 3.047ns (75.233%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     3.230 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.820     4.050    pushin_p/counter_reg[0]_0
    SLICE_X27Y49         FDRE                                         r  pushin_p/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503     4.895    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  pushin_p/counter_reg[16]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.003ns (24.767%)  route 3.047ns (75.233%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     3.230 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.820     4.050    pushin_p/counter_reg[0]_0
    SLICE_X27Y49         FDRE                                         r  pushin_p/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503     4.895    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y49         FDRE                                         r  pushin_p/counter_reg[17]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.003ns (24.767%)  route 3.047ns (75.233%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     3.230 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.820     4.050    pushin_p/counter_reg[0]_0
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503     4.895    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[8]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.003ns (24.767%)  route 3.047ns (75.233%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[8]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  pixel_traffic_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.982     1.541    pixel_traffic_control/vcounter_reg_n_0_[8]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.118     1.659 r  pixel_traffic_control/vga_vs_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.245     2.904    pixel_traffic_control/vga_vs_OBUF_inst_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.326     3.230 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.820     4.050    pushin_p/counter_reg[0]_0
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.503     4.895    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y47         FDRE                                         r  pushin_p/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.223ns (30.292%)  route 0.513ns (69.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.182     0.736    pushin_p/counter_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[4]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.223ns (30.292%)  route 0.513ns (69.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.182     0.736    pushin_p/counter_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[5]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.223ns (30.292%)  route 0.513ns (69.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.182     0.736    pushin_p/counter_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[6]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.223ns (30.292%)  route 0.513ns (69.708%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.182     0.736    pushin_p/counter_reg[0]_0
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y46         FDRE                                         r  pushin_p/counter_reg[7]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.191%)  route 0.568ns (71.809%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.237     0.791    pushin_p/counter_reg[0]_0
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[0]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.191%)  route 0.568ns (71.809%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.237     0.791    pushin_p/counter_reg[0]_0
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[1]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.191%)  route 0.568ns (71.809%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.237     0.791    pushin_p/counter_reg[0]_0
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[2]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.223ns (28.191%)  route 0.568ns (71.809%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  pixel_traffic_control/counter[0]_i_1/O
                         net (fo=19, routed)          0.237     0.791    pushin_p/counter_reg[0]_0
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X27Y45         FDRE                                         r  pushin_p/counter_reg[3]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/R_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.221ns (27.819%)  route 0.573ns (72.181%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.043     0.552 r  pixel_traffic_control/R[4]_i_1/O
                         net (fo=8, routed)           0.242     0.794    pushin_p/R_reg[4]_0
    SLICE_X26Y46         FDRE                                         r  pushin_p/R_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  pushin_p/R_reg[2]/C

Slack:                    inf
  Source:                 pixel_traffic_control/vcounter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            pushin_p/B_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.221ns (27.169%)  route 0.592ns (72.831%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         LDCE                         0.000     0.000 r  pixel_traffic_control/vcounter_reg[9]/G
    SLICE_X30Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pixel_traffic_control/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.331     0.509    pixel_traffic_control/vcounter_reg_n_0_[9]
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.043     0.552 r  pixel_traffic_control/R[4]_i_1/O
                         net (fo=8, routed)           0.261     0.813    pushin_p/R_reg[4]_0
    SLICE_X26Y44         FDRE                                         r  pushin_p/B_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.833     1.992    pushin_p/clk_IBUF_BUFG
    SLICE_X26Y44         FDRE                                         r  pushin_p/B_reg[3]/C





