From 7176d94e484fde74152c5b0fa9aa3cb5076ed2be Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Fri, 13 May 2022 14:40:26 +0300
Subject: [PATCH 17/50] fdts: s32cc: Make PERIPH PLL part of the soc node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 fdts/s32cc.dtsi | 48 ++++++++++++++++++++++++------------------------
 1 file changed, 24 insertions(+), 24 deletions(-)

diff --git a/fdts/s32cc.dtsi b/fdts/s32cc.dtsi
index 52fc5dde6..05ef30103 100644
--- a/fdts/s32cc.dtsi
+++ b/fdts/s32cc.dtsi
@@ -40,6 +40,30 @@
 				<&plat_clks S32GEN1_CLK_FXOSC>;
 		};
 
+		periphpll: periphpll@4003c000 {
+			compatible = "nxp,s32cc-periphpll";
+			reg = <0x0 0x4003c000 0x0 0x3000>;
+
+			assigned-clocks =
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_MUX>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_VCO>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI0>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
+			assigned-clock-parents =
+				<&plat_clks S32GEN1_CLK_FXOSC>;
+			assigned-clock-rates =
+				<0>,
+				<S32GEN1_PERIPH_PLL_VCO_FREQ>, <100000000>,
+				<80000000>, <80000000>,
+				<125000000>, <200000000>,
+				<125000000>, <100000000>;
+		};
+
 		fxosc: fxosc@40050000 {
 			compatible = "fixed-clock", "nxp,s32cc-fxosc";
 			reg = <0x0 0x40050000 0x0 0x3000>;
@@ -216,30 +240,6 @@
 			<0>, <0>, <0>, <0>,
 			<0>, <0>, <100000000>;
 
-		periphpll: periphpll@4003c000 {
-			compatible = "nxp,s32cc-periphpll";
-			reg = <0x0 0x4003c000 0x0 0x3000>;
-
-			assigned-clocks =
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_MUX>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_VCO>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI0>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
-			assigned-clock-parents =
-				<&plat_clks S32GEN1_CLK_FXOSC>;
-			assigned-clock-rates =
-				<0>,
-				<S32GEN1_PERIPH_PLL_VCO_FREQ>, <100000000>,
-				<80000000>, <80000000>,
-				<125000000>, <200000000>,
-				<125000000>, <100000000>;
-		};
-
 		periphdfs: armdfs@40058000 {
 			compatible = "nxp,s32cc-periphdfs";
 			reg = <0x0 0x40058000 0x0 0x3000>;
-- 
2.17.1

