Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 29 17:30:25 2020
| Host         : DESKTOP-D0BHML6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tictactoe_top_timing_summary_routed.rpt -pb tictactoe_top_timing_summary_routed.pb -rpx tictactoe_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tictactoe_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Sw0 (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/bright_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/hCount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: dc/vCount_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F0_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F3_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F4_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F5_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F6_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F7_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/F8_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/P_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/game_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[0][8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tictactoe_sm_0/playervec_reg[1][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vbc/played6_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.881        0.000                      0                  572        0.038        0.000                      0                  572        4.500        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             3.881        0.000                      0                  572        0.038        0.000                      0                  572        4.500        0.000                       0                   232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        3.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 tictactoe_sm_0/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/playervec_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 1.596ns (26.202%)  route 4.495ns (73.798%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.708     5.310    tictactoe_sm_0/sys_clk
    SLICE_X6Y144         FDCE                                         r  tictactoe_sm_0/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  tictactoe_sm_0/state_reg[5]/Q
                         net (fo=28, routed)          1.657     7.485    tictactoe_sm_0/Q[3]
    SLICE_X11Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.637 r  tictactoe_sm_0/state[1]_i_3/O
                         net (fo=7, routed)           0.857     8.494    tictactoe_sm_0/state[1]_i_3_n_0
    SLICE_X10Y146        LUT4 (Prop_lut4_I0_O)        0.350     8.844 f  tictactoe_sm_0/playervec[0][2]_i_7/O
                         net (fo=1, routed)           0.469     9.314    tictactoe_sm_0/playervec[0][2]_i_7_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.328     9.642 r  tictactoe_sm_0/playervec[0][2]_i_3/O
                         net (fo=19, routed)          0.921    10.563    tictactoe_sm_0/playervec[0][2]_i_3_n_0
    SLICE_X2Y147         LUT6 (Prop_lut6_I2_O)        0.124    10.687 r  tictactoe_sm_0/playervec[1][1]_i_4/O
                         net (fo=1, routed)           0.591    11.277    tictactoe_sm_0/playervec[1][1]_i_4_n_0
    SLICE_X4Y147         LUT6 (Prop_lut6_I4_O)        0.124    11.401 r  tictactoe_sm_0/playervec[1][1]_i_1/O
                         net (fo=1, routed)           0.000    11.401    tictactoe_sm_0/playervec[1][1]_i_1_n_0
    SLICE_X4Y147         FDRE                                         r  tictactoe_sm_0/playervec_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.588    15.010    tictactoe_sm_0/sys_clk
    SLICE_X4Y147         FDRE                                         r  tictactoe_sm_0/playervec_reg[1][1]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y147         FDRE (Setup_fdre_C_D)        0.031    15.282    tictactoe_sm_0/playervec_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 tictactoe_sm_0/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/playervec_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.596ns (26.303%)  route 4.472ns (73.697%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.708     5.310    tictactoe_sm_0/sys_clk
    SLICE_X6Y144         FDCE                                         r  tictactoe_sm_0/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  tictactoe_sm_0/state_reg[5]/Q
                         net (fo=28, routed)          1.657     7.485    tictactoe_sm_0/Q[3]
    SLICE_X11Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.637 r  tictactoe_sm_0/state[1]_i_3/O
                         net (fo=7, routed)           0.857     8.494    tictactoe_sm_0/state[1]_i_3_n_0
    SLICE_X10Y146        LUT4 (Prop_lut4_I0_O)        0.350     8.844 f  tictactoe_sm_0/playervec[0][2]_i_7/O
                         net (fo=1, routed)           0.469     9.314    tictactoe_sm_0/playervec[0][2]_i_7_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.328     9.642 r  tictactoe_sm_0/playervec[0][2]_i_3/O
                         net (fo=19, routed)          1.063    10.705    tictactoe_sm_0/playervec[0][2]_i_3_n_0
    SLICE_X7Y148         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  tictactoe_sm_0/playervec[0][7]_i_4/O
                         net (fo=1, routed)           0.425    11.254    tictactoe_sm_0/playervec[0][7]_i_4_n_0
    SLICE_X6Y148         LUT6 (Prop_lut6_I4_O)        0.124    11.378 r  tictactoe_sm_0/playervec[0][7]_i_1/O
                         net (fo=1, routed)           0.000    11.378    tictactoe_sm_0/playervec[0][7]_i_1_n_0
    SLICE_X6Y148         FDRE                                         r  tictactoe_sm_0/playervec_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.588    15.010    tictactoe_sm_0/sys_clk
    SLICE_X6Y148         FDRE                                         r  tictactoe_sm_0/playervec_reg[0][7]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y148         FDRE (Setup_fdre_C_D)        0.077    15.328    tictactoe_sm_0/playervec_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 tictactoe_sm_0/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/playervec_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.596ns (26.523%)  route 4.421ns (73.477%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.708     5.310    tictactoe_sm_0/sys_clk
    SLICE_X6Y144         FDCE                                         r  tictactoe_sm_0/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDCE (Prop_fdce_C_Q)         0.518     5.828 f  tictactoe_sm_0/state_reg[5]/Q
                         net (fo=28, routed)          1.657     7.485    tictactoe_sm_0/Q[3]
    SLICE_X11Y147        LUT4 (Prop_lut4_I0_O)        0.152     7.637 r  tictactoe_sm_0/state[1]_i_3/O
                         net (fo=7, routed)           0.857     8.494    tictactoe_sm_0/state[1]_i_3_n_0
    SLICE_X10Y146        LUT4 (Prop_lut4_I0_O)        0.350     8.844 f  tictactoe_sm_0/playervec[0][2]_i_7/O
                         net (fo=1, routed)           0.469     9.314    tictactoe_sm_0/playervec[0][2]_i_7_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.328     9.642 r  tictactoe_sm_0/playervec[0][2]_i_3/O
                         net (fo=19, routed)          0.772    10.413    tictactoe_sm_0/playervec[0][2]_i_3_n_0
    SLICE_X6Y148         LUT6 (Prop_lut6_I2_O)        0.124    10.537 r  tictactoe_sm_0/playervec[1][4]_i_2/O
                         net (fo=1, routed)           0.666    11.204    tictactoe_sm_0/playervec[1][4]_i_2_n_0
    SLICE_X6Y148         LUT6 (Prop_lut6_I4_O)        0.124    11.328 r  tictactoe_sm_0/playervec[1][4]_i_1/O
                         net (fo=1, routed)           0.000    11.328    tictactoe_sm_0/playervec[1][4]_i_1_n_0
    SLICE_X6Y148         FDRE                                         r  tictactoe_sm_0/playervec_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.588    15.010    tictactoe_sm_0/sys_clk
    SLICE_X6Y148         FDRE                                         r  tictactoe_sm_0/playervec_reg[1][4]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y148         FDRE (Setup_fdre_C_D)        0.081    15.332    tictactoe_sm_0/playervec_reg[1][4]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 ee201_debouncer_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.305%)  route 4.262ns (74.695%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.631     5.233    ee201_debouncer_1/sys_clk
    SLICE_X11Y143        FDCE                                         r  ee201_debouncer_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.419     5.652 r  ee201_debouncer_1/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.026     6.678    ee201_debouncer_1/state__0[2]
    SLICE_X10Y144        LUT4 (Prop_lut4_I3_O)        0.325     7.003 f  ee201_debouncer_1/state[6]_i_4/O
                         net (fo=12, routed)          0.841     7.844    ee201_debouncer_3/pos[10]_i_2
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.328     8.172 r  ee201_debouncer_3/pos[10]_i_6/O
                         net (fo=3, routed)           0.472     8.644    ee201_debouncer_4/state_reg[3]_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  ee201_debouncer_4/pos[10]_i_2/O
                         net (fo=35, routed)          0.749     9.517    tictactoe_sm_0/F1_reg_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  tictactoe_sm_0/pos[10]_i_4/O
                         net (fo=1, routed)           0.452    10.093    tictactoe_sm_0/pos[10]_i_4_n_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124    10.217 r  tictactoe_sm_0/pos[10]_i_1/O
                         net (fo=9, routed)           0.723    10.940    tictactoe_sm_0/pos[10]_i_1_n_0
    SLICE_X4Y145         FDRE                                         r  tictactoe_sm_0/pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.587    15.009    tictactoe_sm_0/sys_clk
    SLICE_X4Y145         FDRE                                         r  tictactoe_sm_0/pos_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y145         FDRE (Setup_fdre_C_CE)      -0.205    15.028    tictactoe_sm_0/pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 ee201_debouncer_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/pos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.305%)  route 4.262ns (74.695%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.631     5.233    ee201_debouncer_1/sys_clk
    SLICE_X11Y143        FDCE                                         r  ee201_debouncer_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.419     5.652 r  ee201_debouncer_1/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.026     6.678    ee201_debouncer_1/state__0[2]
    SLICE_X10Y144        LUT4 (Prop_lut4_I3_O)        0.325     7.003 f  ee201_debouncer_1/state[6]_i_4/O
                         net (fo=12, routed)          0.841     7.844    ee201_debouncer_3/pos[10]_i_2
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.328     8.172 r  ee201_debouncer_3/pos[10]_i_6/O
                         net (fo=3, routed)           0.472     8.644    ee201_debouncer_4/state_reg[3]_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  ee201_debouncer_4/pos[10]_i_2/O
                         net (fo=35, routed)          0.749     9.517    tictactoe_sm_0/F1_reg_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  tictactoe_sm_0/pos[10]_i_4/O
                         net (fo=1, routed)           0.452    10.093    tictactoe_sm_0/pos[10]_i_4_n_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124    10.217 r  tictactoe_sm_0/pos[10]_i_1/O
                         net (fo=9, routed)           0.723    10.940    tictactoe_sm_0/pos[10]_i_1_n_0
    SLICE_X4Y145         FDRE                                         r  tictactoe_sm_0/pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.587    15.009    tictactoe_sm_0/sys_clk
    SLICE_X4Y145         FDRE                                         r  tictactoe_sm_0/pos_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y145         FDRE (Setup_fdre_C_CE)      -0.205    15.028    tictactoe_sm_0/pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 ee201_debouncer_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/pos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.305%)  route 4.262ns (74.695%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.631     5.233    ee201_debouncer_1/sys_clk
    SLICE_X11Y143        FDCE                                         r  ee201_debouncer_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.419     5.652 r  ee201_debouncer_1/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.026     6.678    ee201_debouncer_1/state__0[2]
    SLICE_X10Y144        LUT4 (Prop_lut4_I3_O)        0.325     7.003 f  ee201_debouncer_1/state[6]_i_4/O
                         net (fo=12, routed)          0.841     7.844    ee201_debouncer_3/pos[10]_i_2
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.328     8.172 r  ee201_debouncer_3/pos[10]_i_6/O
                         net (fo=3, routed)           0.472     8.644    ee201_debouncer_4/state_reg[3]_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  ee201_debouncer_4/pos[10]_i_2/O
                         net (fo=35, routed)          0.749     9.517    tictactoe_sm_0/F1_reg_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  tictactoe_sm_0/pos[10]_i_4/O
                         net (fo=1, routed)           0.452    10.093    tictactoe_sm_0/pos[10]_i_4_n_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124    10.217 r  tictactoe_sm_0/pos[10]_i_1/O
                         net (fo=9, routed)           0.723    10.940    tictactoe_sm_0/pos[10]_i_1_n_0
    SLICE_X4Y145         FDRE                                         r  tictactoe_sm_0/pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.587    15.009    tictactoe_sm_0/sys_clk
    SLICE_X4Y145         FDRE                                         r  tictactoe_sm_0/pos_reg[6]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y145         FDRE (Setup_fdre_C_CE)      -0.205    15.028    tictactoe_sm_0/pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 ee201_debouncer_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/pos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.306%)  route 4.262ns (74.694%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.631     5.233    ee201_debouncer_1/sys_clk
    SLICE_X11Y143        FDCE                                         r  ee201_debouncer_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.419     5.652 r  ee201_debouncer_1/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.026     6.678    ee201_debouncer_1/state__0[2]
    SLICE_X10Y144        LUT4 (Prop_lut4_I3_O)        0.325     7.003 f  ee201_debouncer_1/state[6]_i_4/O
                         net (fo=12, routed)          0.841     7.844    ee201_debouncer_3/pos[10]_i_2
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.328     8.172 r  ee201_debouncer_3/pos[10]_i_6/O
                         net (fo=3, routed)           0.472     8.644    ee201_debouncer_4/state_reg[3]_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  ee201_debouncer_4/pos[10]_i_2/O
                         net (fo=35, routed)          0.749     9.517    tictactoe_sm_0/F1_reg_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  tictactoe_sm_0/pos[10]_i_4/O
                         net (fo=1, routed)           0.452    10.093    tictactoe_sm_0/pos[10]_i_4_n_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124    10.217 r  tictactoe_sm_0/pos[10]_i_1/O
                         net (fo=9, routed)           0.723    10.939    tictactoe_sm_0/pos[10]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.587    15.009    tictactoe_sm_0/sys_clk
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[10]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.028    tictactoe_sm_0/pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 ee201_debouncer_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.306%)  route 4.262ns (74.694%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.631     5.233    ee201_debouncer_1/sys_clk
    SLICE_X11Y143        FDCE                                         r  ee201_debouncer_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.419     5.652 r  ee201_debouncer_1/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.026     6.678    ee201_debouncer_1/state__0[2]
    SLICE_X10Y144        LUT4 (Prop_lut4_I3_O)        0.325     7.003 f  ee201_debouncer_1/state[6]_i_4/O
                         net (fo=12, routed)          0.841     7.844    ee201_debouncer_3/pos[10]_i_2
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.328     8.172 r  ee201_debouncer_3/pos[10]_i_6/O
                         net (fo=3, routed)           0.472     8.644    ee201_debouncer_4/state_reg[3]_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  ee201_debouncer_4/pos[10]_i_2/O
                         net (fo=35, routed)          0.749     9.517    tictactoe_sm_0/F1_reg_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  tictactoe_sm_0/pos[10]_i_4/O
                         net (fo=1, routed)           0.452    10.093    tictactoe_sm_0/pos[10]_i_4_n_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124    10.217 r  tictactoe_sm_0/pos[10]_i_1/O
                         net (fo=9, routed)           0.723    10.939    tictactoe_sm_0/pos[10]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.587    15.009    tictactoe_sm_0/sys_clk
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.028    tictactoe_sm_0/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 ee201_debouncer_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/pos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.306%)  route 4.262ns (74.694%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.631     5.233    ee201_debouncer_1/sys_clk
    SLICE_X11Y143        FDCE                                         r  ee201_debouncer_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.419     5.652 r  ee201_debouncer_1/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.026     6.678    ee201_debouncer_1/state__0[2]
    SLICE_X10Y144        LUT4 (Prop_lut4_I3_O)        0.325     7.003 f  ee201_debouncer_1/state[6]_i_4/O
                         net (fo=12, routed)          0.841     7.844    ee201_debouncer_3/pos[10]_i_2
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.328     8.172 r  ee201_debouncer_3/pos[10]_i_6/O
                         net (fo=3, routed)           0.472     8.644    ee201_debouncer_4/state_reg[3]_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  ee201_debouncer_4/pos[10]_i_2/O
                         net (fo=35, routed)          0.749     9.517    tictactoe_sm_0/F1_reg_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  tictactoe_sm_0/pos[10]_i_4/O
                         net (fo=1, routed)           0.452    10.093    tictactoe_sm_0/pos[10]_i_4_n_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124    10.217 r  tictactoe_sm_0/pos[10]_i_1/O
                         net (fo=9, routed)           0.723    10.939    tictactoe_sm_0/pos[10]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.587    15.009    tictactoe_sm_0/sys_clk
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[5]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.028    tictactoe_sm_0/pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 ee201_debouncer_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tictactoe_sm_0/pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.444ns (25.306%)  route 4.262ns (74.694%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.631     5.233    ee201_debouncer_1/sys_clk
    SLICE_X11Y143        FDCE                                         r  ee201_debouncer_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.419     5.652 r  ee201_debouncer_1/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          1.026     6.678    ee201_debouncer_1/state__0[2]
    SLICE_X10Y144        LUT4 (Prop_lut4_I3_O)        0.325     7.003 f  ee201_debouncer_1/state[6]_i_4/O
                         net (fo=12, routed)          0.841     7.844    ee201_debouncer_3/pos[10]_i_2
    SLICE_X5Y144         LUT5 (Prop_lut5_I0_O)        0.328     8.172 r  ee201_debouncer_3/pos[10]_i_6/O
                         net (fo=3, routed)           0.472     8.644    ee201_debouncer_4/state_reg[3]_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     8.768 r  ee201_debouncer_4/pos[10]_i_2/O
                         net (fo=35, routed)          0.749     9.517    tictactoe_sm_0/F1_reg_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124     9.641 r  tictactoe_sm_0/pos[10]_i_4/O
                         net (fo=1, routed)           0.452    10.093    tictactoe_sm_0/pos[10]_i_4_n_0
    SLICE_X8Y144         LUT5 (Prop_lut5_I2_O)        0.124    10.217 r  tictactoe_sm_0/pos[10]_i_1/O
                         net (fo=9, routed)           0.723    10.939    tictactoe_sm_0/pos[10]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         1.587    15.009    tictactoe_sm_0/sys_clk
    SLICE_X5Y144         FDRE                                         r  tictactoe_sm_0/pos_reg[8]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.028    tictactoe_sm_0/pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  4.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  ee201_debouncer_0/debounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.016    ee201_debouncer_0/in5[13]
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[13]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.196%)  route 0.106ns (20.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  ee201_debouncer_0/debounce_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.027    ee201_debouncer_0/in5[15]
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[15]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  ee201_debouncer_0/debounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.052    ee201_debouncer_0/in5[14]
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[14]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  ee201_debouncer_0/debounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.052    ee201_debouncer_0/in5[16]
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y150         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[16]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  ee201_debouncer_0/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.001    ee201_debouncer_0/debounce_count0_carry__2_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  ee201_debouncer_0/debounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.055    ee201_debouncer_0/in5[17]
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[17]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.442ns (80.677%)  route 0.106ns (19.323%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  ee201_debouncer_0/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.001    ee201_debouncer_0/debounce_count0_carry__2_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.066 r  ee201_debouncer_0/debounce_count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.066    ee201_debouncer_0/in5[19]
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[19]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.467ns (81.520%)  route 0.106ns (18.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  ee201_debouncer_0/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.001    ee201_debouncer_0/debounce_count0_carry__2_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.091 r  ee201_debouncer_0/debounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.091    ee201_debouncer_0/in5[18]
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[18]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.467ns (81.520%)  route 0.106ns (18.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  ee201_debouncer_0/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.001    ee201_debouncer_0/debounce_count0_carry__2_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.091 r  ee201_debouncer_0/debounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.091    ee201_debouncer_0/in5[20]
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y151         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[20]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.470ns (81.616%)  route 0.106ns (18.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  ee201_debouncer_0/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.001    ee201_debouncer_0/debounce_count0_carry__2_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.040 r  ee201_debouncer_0/debounce_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.040    ee201_debouncer_0/debounce_count0_carry__3_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.094 r  ee201_debouncer_0/debounce_count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.094    ee201_debouncer_0/in5[21]
    SLICE_X1Y152         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y152         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[21]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y152         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ee201_debouncer_0/debounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_0/debounce_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.481ns (81.961%)  route 0.106ns (18.039%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.599     1.518    ee201_debouncer_0/sys_clk
    SLICE_X1Y149         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ee201_debouncer_0/debounce_count_reg[9]/Q
                         net (fo=1, routed)           0.105     1.765    ee201_debouncer_0/debounce_count_reg_n_0_[9]
    SLICE_X1Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.962 r  ee201_debouncer_0/debounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    ee201_debouncer_0/debounce_count0_carry__1_n_0
    SLICE_X1Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  ee201_debouncer_0/debounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.001    ee201_debouncer_0/debounce_count0_carry__2_n_0
    SLICE_X1Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.040 r  ee201_debouncer_0/debounce_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.040    ee201_debouncer_0/debounce_count0_carry__3_n_0
    SLICE_X1Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.105 r  ee201_debouncer_0/debounce_count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.105    ee201_debouncer_0/in5[23]
    SLICE_X1Y152         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=231, routed)         0.958     2.123    ee201_debouncer_0/sys_clk
    SLICE_X1Y152         FDRE                                         r  ee201_debouncer_0/debounce_count_reg[23]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X1Y152         FDRE (Hold_fdre_C_D)         0.105     1.978    ee201_debouncer_0/debounce_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y149    ee201_debouncer_0/MCEN_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y149    ee201_debouncer_0/MCEN_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y149    ee201_debouncer_0/MCEN_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y149    ee201_debouncer_0/MCEN_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y147    ee201_debouncer_0/debounce_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149    ee201_debouncer_0/debounce_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149    ee201_debouncer_0/debounce_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y149    ee201_debouncer_0/debounce_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150    ee201_debouncer_0/debounce_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ee201_debouncer_2/debounce_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ee201_debouncer_2/debounce_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ee201_debouncer_2/debounce_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ee201_debouncer_2/debounce_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    ee201_debouncer_2/debounce_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    ee201_debouncer_2/debounce_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    ee201_debouncer_2/debounce_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y136    ee201_debouncer_2/debounce_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y135    ee201_debouncer_2/debounce_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y143   ee201_debouncer_1/MCEN_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    ee201_debouncer_2/debounce_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    ee201_debouncer_3/debounce_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    ee201_debouncer_3/debounce_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y137    ee201_debouncer_3/debounce_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    ee201_debouncer_4/debounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y137    ee201_debouncer_4/debounce_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    ee201_debouncer_2/debounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    ee201_debouncer_2/debounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y137    ee201_debouncer_2/debounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y137    ee201_debouncer_3/debounce_count_reg[0]/C



