// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Sat Aug  9 20:47:15 2025
// Host        : soulbird-Yoga-C940 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_qubit_operations_0_0_sim_netlist.v
// Design      : top_qubit_operations_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "28'b0000000000000000000000000001" *) (* ap_ST_fsm_state10 = "28'b0000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "28'b0000000000000000010000000000" *) (* ap_ST_fsm_state12 = "28'b0000000000000000100000000000" *) (* ap_ST_fsm_state13 = "28'b0000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "28'b0000000000000010000000000000" *) (* ap_ST_fsm_state15 = "28'b0000000000000100000000000000" *) (* ap_ST_fsm_state16 = "28'b0000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "28'b0000000000010000000000000000" *) (* ap_ST_fsm_state18 = "28'b0000000000100000000000000000" *) (* ap_ST_fsm_state19 = "28'b0000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "28'b0000000000000000000000000010" *) (* ap_ST_fsm_state20 = "28'b0000000010000000000000000000" *) (* ap_ST_fsm_state21 = "28'b0000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "28'b0000001000000000000000000000" *) (* ap_ST_fsm_state23 = "28'b0000010000000000000000000000" *) (* ap_ST_fsm_state24 = "28'b0000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "28'b0001000000000000000000000000" *) (* ap_ST_fsm_state26 = "28'b0010000000000000000000000000" *) (* ap_ST_fsm_state27 = "28'b0100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "28'b1000000000000000000000000000" *) (* ap_ST_fsm_state3 = "28'b0000000000000000000000000100" *) (* ap_ST_fsm_state4 = "28'b0000000000000000000000001000" *) 
(* ap_ST_fsm_state5 = "28'b0000000000000000000000010000" *) (* ap_ST_fsm_state6 = "28'b0000000000000000000000100000" *) (* ap_ST_fsm_state7 = "28'b0000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "28'b0000000000000000000010000000" *) (* ap_ST_fsm_state9 = "28'b0000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [5:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [4:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire a_2_fu_1672_p2;
  wire a_fu_1141_p2;
  wire [4:1]add_ln1113_2_fu_1785_p2;
  wire [4:1]add_ln1113_fu_1206_p2;
  wire [6:6]add_ln1124_2_fu_1864_p2;
  wire [6:6]add_ln1124_fu_1361_p2;
  wire [15:0]alpha_real_V_1_fu_914_p3;
  wire [15:0]alpha_real_V_1_reg_2084;
  wire \alpha_real_V_1_reg_2084[13]_i_3_n_3 ;
  wire \alpha_real_V_1_reg_2084[13]_i_4_n_3 ;
  wire \alpha_real_V_1_reg_2084[13]_i_5_n_3 ;
  wire \alpha_real_V_1_reg_2084[13]_i_6_n_3 ;
  wire \alpha_real_V_1_reg_2084[15]_i_3_n_3 ;
  wire \alpha_real_V_1_reg_2084[15]_i_4_n_3 ;
  wire \alpha_real_V_1_reg_2084[1]_i_3_n_3 ;
  wire \alpha_real_V_1_reg_2084[1]_i_4_n_3 ;
  wire \alpha_real_V_1_reg_2084[1]_i_5_n_3 ;
  wire \alpha_real_V_1_reg_2084[5]_i_3_n_3 ;
  wire \alpha_real_V_1_reg_2084[5]_i_4_n_3 ;
  wire \alpha_real_V_1_reg_2084[5]_i_5_n_3 ;
  wire \alpha_real_V_1_reg_2084[5]_i_6_n_3 ;
  wire \alpha_real_V_1_reg_2084[9]_i_3_n_3 ;
  wire \alpha_real_V_1_reg_2084[9]_i_4_n_3 ;
  wire \alpha_real_V_1_reg_2084[9]_i_5_n_3 ;
  wire \alpha_real_V_1_reg_2084[9]_i_6_n_3 ;
  wire \alpha_real_V_1_reg_2084_reg[13]_i_2_n_3 ;
  wire \alpha_real_V_1_reg_2084_reg[13]_i_2_n_4 ;
  wire \alpha_real_V_1_reg_2084_reg[13]_i_2_n_5 ;
  wire \alpha_real_V_1_reg_2084_reg[13]_i_2_n_6 ;
  wire \alpha_real_V_1_reg_2084_reg[15]_i_2_n_6 ;
  wire \alpha_real_V_1_reg_2084_reg[1]_i_2_n_3 ;
  wire \alpha_real_V_1_reg_2084_reg[1]_i_2_n_4 ;
  wire \alpha_real_V_1_reg_2084_reg[1]_i_2_n_5 ;
  wire \alpha_real_V_1_reg_2084_reg[1]_i_2_n_6 ;
  wire \alpha_real_V_1_reg_2084_reg[5]_i_2_n_3 ;
  wire \alpha_real_V_1_reg_2084_reg[5]_i_2_n_4 ;
  wire \alpha_real_V_1_reg_2084_reg[5]_i_2_n_5 ;
  wire \alpha_real_V_1_reg_2084_reg[5]_i_2_n_6 ;
  wire \alpha_real_V_1_reg_2084_reg[9]_i_2_n_3 ;
  wire \alpha_real_V_1_reg_2084_reg[9]_i_2_n_4 ;
  wire \alpha_real_V_1_reg_2084_reg[9]_i_2_n_5 ;
  wire \alpha_real_V_1_reg_2084_reg[9]_i_2_n_6 ;
  wire [15:0]alpha_real_V_reg_331;
  wire alpha_real_V_reg_3310;
  wire alpha_real_V_reg_3311;
  wire alpha_real_V_reg_33118_out;
  wire \alpha_real_V_reg_331[0]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[10]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[11]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[13]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[14]_i_2_n_3 ;
  wire \alpha_real_V_reg_331[1]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[2]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[3]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[4]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[5]_i_1_n_3 ;
  wire \alpha_real_V_reg_331[8]_i_1_n_3 ;
  wire and_ln570_fu_533_p2;
  wire and_ln570_reg_2008;
  wire and_ln570_reg_20080;
  wire \and_ln570_reg_2008[0]_i_2_n_3 ;
  wire \and_ln570_reg_2008[0]_i_3_n_3 ;
  wire \ap_CS_fsm[15]_i_2_n_3 ;
  wire \ap_CS_fsm[15]_i_3_n_3 ;
  wire \ap_CS_fsm[15]_i_4_n_3 ;
  wire \ap_CS_fsm_reg_n_3_[10] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[23] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [27:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [15:0]beta_imag_V_2_reg_371;
  wire beta_imag_V_2_reg_3710;
  wire [15:0]beta_imag_V_reg_2089;
  wire \beta_imag_V_reg_2089[12]_i_3_n_3 ;
  wire \beta_imag_V_reg_2089[12]_i_4_n_3 ;
  wire \beta_imag_V_reg_2089[12]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[12]_i_6_n_3 ;
  wire \beta_imag_V_reg_2089[13]_i_3_n_3 ;
  wire \beta_imag_V_reg_2089[13]_i_4_n_3 ;
  wire \beta_imag_V_reg_2089[13]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[13]_i_6_n_3 ;
  wire \beta_imag_V_reg_2089[15]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[15]_i_6_n_3 ;
  wire \beta_imag_V_reg_2089[15]_i_7_n_3 ;
  wire \beta_imag_V_reg_2089[15]_i_8_n_3 ;
  wire \beta_imag_V_reg_2089[15]_i_9_n_3 ;
  wire \beta_imag_V_reg_2089[1]_i_3_n_3 ;
  wire \beta_imag_V_reg_2089[1]_i_4_n_3 ;
  wire \beta_imag_V_reg_2089[1]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[4]_i_3_n_3 ;
  wire \beta_imag_V_reg_2089[4]_i_4_n_3 ;
  wire \beta_imag_V_reg_2089[4]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[4]_i_6_n_3 ;
  wire \beta_imag_V_reg_2089[4]_i_7_n_3 ;
  wire \beta_imag_V_reg_2089[5]_i_3_n_3 ;
  wire \beta_imag_V_reg_2089[5]_i_4_n_3 ;
  wire \beta_imag_V_reg_2089[5]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[5]_i_6_n_3 ;
  wire \beta_imag_V_reg_2089[8]_i_3_n_3 ;
  wire \beta_imag_V_reg_2089[8]_i_4_n_3 ;
  wire \beta_imag_V_reg_2089[8]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[8]_i_6_n_3 ;
  wire \beta_imag_V_reg_2089[9]_i_3_n_3 ;
  wire \beta_imag_V_reg_2089[9]_i_4_n_3 ;
  wire \beta_imag_V_reg_2089[9]_i_5_n_3 ;
  wire \beta_imag_V_reg_2089[9]_i_6_n_3 ;
  wire \beta_imag_V_reg_2089_reg[12]_i_2_n_3 ;
  wire \beta_imag_V_reg_2089_reg[12]_i_2_n_4 ;
  wire \beta_imag_V_reg_2089_reg[12]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[12]_i_2_n_6 ;
  wire \beta_imag_V_reg_2089_reg[13]_i_2_n_3 ;
  wire \beta_imag_V_reg_2089_reg[13]_i_2_n_4 ;
  wire \beta_imag_V_reg_2089_reg[13]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[13]_i_2_n_6 ;
  wire \beta_imag_V_reg_2089_reg[15]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[15]_i_2_n_6 ;
  wire \beta_imag_V_reg_2089_reg[15]_i_4_n_6 ;
  wire \beta_imag_V_reg_2089_reg[1]_i_2_n_3 ;
  wire \beta_imag_V_reg_2089_reg[1]_i_2_n_4 ;
  wire \beta_imag_V_reg_2089_reg[1]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[1]_i_2_n_6 ;
  wire \beta_imag_V_reg_2089_reg[4]_i_2_n_3 ;
  wire \beta_imag_V_reg_2089_reg[4]_i_2_n_4 ;
  wire \beta_imag_V_reg_2089_reg[4]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[4]_i_2_n_6 ;
  wire \beta_imag_V_reg_2089_reg[5]_i_2_n_3 ;
  wire \beta_imag_V_reg_2089_reg[5]_i_2_n_4 ;
  wire \beta_imag_V_reg_2089_reg[5]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[5]_i_2_n_6 ;
  wire \beta_imag_V_reg_2089_reg[8]_i_2_n_3 ;
  wire \beta_imag_V_reg_2089_reg[8]_i_2_n_4 ;
  wire \beta_imag_V_reg_2089_reg[8]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[8]_i_2_n_6 ;
  wire \beta_imag_V_reg_2089_reg[9]_i_2_n_3 ;
  wire \beta_imag_V_reg_2089_reg[9]_i_2_n_4 ;
  wire \beta_imag_V_reg_2089_reg[9]_i_2_n_5 ;
  wire \beta_imag_V_reg_2089_reg[9]_i_2_n_6 ;
  wire [14:13]beta_real_V_reg_350;
  wire \beta_real_V_reg_350[14]_i_2_n_3 ;
  wire \beta_real_V_reg_350[14]_i_3_n_3 ;
  wire \beta_real_V_reg_350[14]_i_6_n_3 ;
  wire [10:0]exp_tmp_reg_1964;
  wire fpext_32ns_64_2_no_dsp_1_U5_n_3;
  wire gmem_BVALID;
  wire [61:0]gmem_addr_1_reg_2139;
  wire [61:0]gmem_addr_2_reg_2145;
  wire [61:0]gmem_addr_3_reg_2151;
  wire gmem_m_axi_U_n_23;
  wire gmem_m_axi_U_n_24;
  wire gmem_m_axi_U_n_25;
  wire gmem_m_axi_U_n_3;
  wire gmem_m_axi_U_n_4;
  wire [63:0]grp_fu_397_p1;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_n_6;
  wire [17:0]grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out;
  wire [17:0]grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1;
  wire \icmp_ln1090_1_reg_2258[0]_i_1_n_3 ;
  wire \icmp_ln1090_1_reg_2258_reg_n_3_[0] ;
  wire \icmp_ln1090_2_reg_2219[0]_i_1_n_3 ;
  wire \icmp_ln1090_2_reg_2219[0]_i_2_n_3 ;
  wire \icmp_ln1090_2_reg_2219[0]_i_3_n_3 ;
  wire \icmp_ln1090_2_reg_2219[0]_i_4_n_3 ;
  wire \icmp_ln1090_2_reg_2219_reg_n_3_[0] ;
  wire \icmp_ln1090_reg_2094[0]_i_10_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_11_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_12_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_13_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_14_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_15_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_1_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_2_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_3_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_4_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_5_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_6_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_7_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_8_n_3 ;
  wire \icmp_ln1090_reg_2094[0]_i_9_n_3 ;
  wire \icmp_ln1090_reg_2094_reg_n_3_[0] ;
  wire icmp_ln1101_2_fu_1640_p2;
  wire icmp_ln1101_fu_1109_p2;
  wire icmp_ln1113_2_fu_1724_p2;
  wire icmp_ln1113_2_reg_2278;
  wire \icmp_ln1113_2_reg_2278[0]_i_10_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_11_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_13_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_14_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_15_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_16_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_17_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_18_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_19_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_1_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_20_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_21_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_22_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_23_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_5_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_6_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_8_n_3 ;
  wire \icmp_ln1113_2_reg_2278[0]_i_9_n_3 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_12_n_3 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_12_n_4 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_12_n_5 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_12_n_6 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_2_n_4 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_2_n_5 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_2_n_6 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_3_n_3 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_3_n_4 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_3_n_5 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_3_n_6 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_7_n_3 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_7_n_4 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_7_n_5 ;
  wire \icmp_ln1113_2_reg_2278_reg[0]_i_7_n_6 ;
  wire icmp_ln1113_fu_1193_p2;
  wire icmp_ln1113_reg_2162;
  wire \icmp_ln1113_reg_2162[0]_i_10_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_11_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_13_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_14_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_15_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_16_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_17_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_18_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_19_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_1_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_20_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_21_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_22_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_23_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_5_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_6_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_8_n_3 ;
  wire \icmp_ln1113_reg_2162[0]_i_9_n_3 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_12_n_3 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_12_n_4 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_12_n_5 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_12_n_6 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_2_n_4 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_2_n_5 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_2_n_6 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_3_n_3 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_3_n_4 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_3_n_5 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_3_n_6 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_7_n_3 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_7_n_4 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_7_n_5 ;
  wire \icmp_ln1113_reg_2162_reg[0]_i_7_n_6 ;
  wire icmp_ln251_1_reg_2073;
  wire \icmp_ln251_1_reg_2073[0]_i_1_n_3 ;
  wire \icmp_ln560_reg_1974_reg_n_3_[0] ;
  wire icmp_ln571_fu_496_p2;
  wire icmp_ln571_reg_1992;
  wire icmp_ln574_reg_2018;
  wire \icmp_ln574_reg_2018[0]_i_1_n_3 ;
  wire \icmp_ln574_reg_2018[0]_i_2_n_3 ;
  wire \icmp_ln574_reg_2018[0]_i_3_n_3 ;
  wire \icmp_ln592_reg_2003[0]_i_1_n_3 ;
  wire \icmp_ln592_reg_2003[0]_i_2_n_3 ;
  wire \icmp_ln592_reg_2003_reg_n_3_[0] ;
  wire [63:2]imag_alpha;
  wire [63:2]imag_beta;
  wire interrupt;
  wire [1:0]k_V_reg_2055;
  wire [4:0]l_2_fu_1525_p3;
  wire [4:0]l_fu_991_p3;
  wire [6:6]lshr_ln1102_2_fu_1655_p2;
  wire [6:6]lshr_ln1102_fu_1124_p2;
  wire [15:0]lshr_ln1113_2_fu_1794_p2;
  wire [15:0]lshr_ln1113_fu_1215_p2;
  wire [25:1]m_11_fu_1815_p3;
  wire [25:1]m_12_fu_1825_p2;
  wire [22:0]m_14_reg_2172;
  wire m_14_reg_21720;
  wire \m_14_reg_2172[10]_i_10_n_3 ;
  wire \m_14_reg_2172[10]_i_11_n_3 ;
  wire \m_14_reg_2172[10]_i_12_n_3 ;
  wire \m_14_reg_2172[10]_i_13_n_3 ;
  wire \m_14_reg_2172[10]_i_14_n_3 ;
  wire \m_14_reg_2172[10]_i_15_n_3 ;
  wire \m_14_reg_2172[10]_i_16_n_3 ;
  wire \m_14_reg_2172[10]_i_17_n_3 ;
  wire \m_14_reg_2172[10]_i_18_n_3 ;
  wire \m_14_reg_2172[10]_i_6_n_3 ;
  wire \m_14_reg_2172[10]_i_7_n_3 ;
  wire \m_14_reg_2172[10]_i_8_n_3 ;
  wire \m_14_reg_2172[10]_i_9_n_3 ;
  wire \m_14_reg_2172[14]_i_11_n_3 ;
  wire \m_14_reg_2172[14]_i_13_n_3 ;
  wire \m_14_reg_2172[14]_i_14_n_3 ;
  wire \m_14_reg_2172[14]_i_15_n_3 ;
  wire \m_14_reg_2172[14]_i_16_n_3 ;
  wire \m_14_reg_2172[14]_i_7_n_3 ;
  wire \m_14_reg_2172[14]_i_8_n_3 ;
  wire \m_14_reg_2172[14]_i_9_n_3 ;
  wire \m_14_reg_2172[18]_i_10_n_3 ;
  wire \m_14_reg_2172[18]_i_11_n_3 ;
  wire \m_14_reg_2172[18]_i_12_n_3 ;
  wire \m_14_reg_2172[18]_i_13_n_3 ;
  wire \m_14_reg_2172[18]_i_14_n_3 ;
  wire \m_14_reg_2172[18]_i_15_n_3 ;
  wire \m_14_reg_2172[18]_i_16_n_3 ;
  wire \m_14_reg_2172[18]_i_17_n_3 ;
  wire \m_14_reg_2172[18]_i_7_n_3 ;
  wire \m_14_reg_2172[18]_i_8_n_3 ;
  wire \m_14_reg_2172[18]_i_9_n_3 ;
  wire \m_14_reg_2172[22]_i_11_n_3 ;
  wire \m_14_reg_2172[22]_i_12_n_3 ;
  wire \m_14_reg_2172[22]_i_13_n_3 ;
  wire \m_14_reg_2172[22]_i_14_n_3 ;
  wire \m_14_reg_2172[22]_i_15_n_3 ;
  wire \m_14_reg_2172[22]_i_16_n_3 ;
  wire \m_14_reg_2172[22]_i_17_n_3 ;
  wire \m_14_reg_2172[22]_i_18_n_3 ;
  wire \m_14_reg_2172[22]_i_19_n_3 ;
  wire \m_14_reg_2172[22]_i_20_n_3 ;
  wire \m_14_reg_2172[22]_i_21_n_3 ;
  wire \m_14_reg_2172[22]_i_22_n_3 ;
  wire \m_14_reg_2172[22]_i_23_n_3 ;
  wire \m_14_reg_2172[22]_i_24_n_3 ;
  wire \m_14_reg_2172[22]_i_25_n_3 ;
  wire \m_14_reg_2172[22]_i_26_n_3 ;
  wire \m_14_reg_2172[22]_i_27_n_3 ;
  wire \m_14_reg_2172[22]_i_28_n_3 ;
  wire \m_14_reg_2172[22]_i_29_n_3 ;
  wire \m_14_reg_2172[22]_i_30_n_3 ;
  wire \m_14_reg_2172[22]_i_31_n_3 ;
  wire \m_14_reg_2172[22]_i_32_n_3 ;
  wire \m_14_reg_2172[22]_i_33_n_3 ;
  wire \m_14_reg_2172[22]_i_34_n_3 ;
  wire \m_14_reg_2172[22]_i_35_n_3 ;
  wire \m_14_reg_2172[22]_i_36_n_3 ;
  wire \m_14_reg_2172[22]_i_37_n_3 ;
  wire \m_14_reg_2172[22]_i_38_n_3 ;
  wire \m_14_reg_2172[22]_i_39_n_3 ;
  wire \m_14_reg_2172[22]_i_40_n_3 ;
  wire \m_14_reg_2172[22]_i_41_n_3 ;
  wire \m_14_reg_2172[22]_i_42_n_3 ;
  wire \m_14_reg_2172[22]_i_43_n_3 ;
  wire \m_14_reg_2172[22]_i_44_n_3 ;
  wire \m_14_reg_2172[22]_i_45_n_3 ;
  wire \m_14_reg_2172[22]_i_46_n_3 ;
  wire \m_14_reg_2172[22]_i_47_n_3 ;
  wire \m_14_reg_2172[22]_i_48_n_3 ;
  wire \m_14_reg_2172[22]_i_49_n_3 ;
  wire \m_14_reg_2172[22]_i_50_n_3 ;
  wire \m_14_reg_2172[22]_i_7_n_3 ;
  wire \m_14_reg_2172[22]_i_9_n_3 ;
  wire \m_14_reg_2172[2]_i_10_n_3 ;
  wire \m_14_reg_2172[2]_i_11_n_3 ;
  wire \m_14_reg_2172[2]_i_13_n_3 ;
  wire \m_14_reg_2172[2]_i_14_n_3 ;
  wire \m_14_reg_2172[2]_i_15_n_3 ;
  wire \m_14_reg_2172[2]_i_16_n_3 ;
  wire \m_14_reg_2172[2]_i_17_n_3 ;
  wire \m_14_reg_2172[2]_i_18_n_3 ;
  wire \m_14_reg_2172[2]_i_19_n_3 ;
  wire \m_14_reg_2172[2]_i_20_n_3 ;
  wire \m_14_reg_2172[2]_i_5_n_3 ;
  wire \m_14_reg_2172[2]_i_6_n_3 ;
  wire \m_14_reg_2172[2]_i_7_n_3 ;
  wire \m_14_reg_2172[2]_i_8_n_3 ;
  wire \m_14_reg_2172[2]_i_9_n_3 ;
  wire \m_14_reg_2172[6]_i_10_n_3 ;
  wire \m_14_reg_2172[6]_i_11_n_3 ;
  wire \m_14_reg_2172[6]_i_12_n_3 ;
  wire \m_14_reg_2172[6]_i_13_n_3 ;
  wire \m_14_reg_2172[6]_i_14_n_3 ;
  wire \m_14_reg_2172[6]_i_15_n_3 ;
  wire \m_14_reg_2172[6]_i_16_n_3 ;
  wire \m_14_reg_2172[6]_i_17_n_3 ;
  wire \m_14_reg_2172[6]_i_6_n_3 ;
  wire \m_14_reg_2172[6]_i_7_n_3 ;
  wire \m_14_reg_2172[6]_i_8_n_3 ;
  wire \m_14_reg_2172[6]_i_9_n_3 ;
  wire \m_14_reg_2172_reg[10]_i_1_n_3 ;
  wire \m_14_reg_2172_reg[10]_i_1_n_4 ;
  wire \m_14_reg_2172_reg[10]_i_1_n_5 ;
  wire \m_14_reg_2172_reg[10]_i_1_n_6 ;
  wire \m_14_reg_2172_reg[14]_i_10_n_3 ;
  wire \m_14_reg_2172_reg[14]_i_10_n_4 ;
  wire \m_14_reg_2172_reg[14]_i_10_n_5 ;
  wire \m_14_reg_2172_reg[14]_i_10_n_6 ;
  wire \m_14_reg_2172_reg[14]_i_12_n_6 ;
  wire \m_14_reg_2172_reg[14]_i_1_n_3 ;
  wire \m_14_reg_2172_reg[14]_i_1_n_4 ;
  wire \m_14_reg_2172_reg[14]_i_1_n_5 ;
  wire \m_14_reg_2172_reg[14]_i_1_n_6 ;
  wire \m_14_reg_2172_reg[18]_i_1_n_3 ;
  wire \m_14_reg_2172_reg[18]_i_1_n_4 ;
  wire \m_14_reg_2172_reg[18]_i_1_n_5 ;
  wire \m_14_reg_2172_reg[18]_i_1_n_6 ;
  wire \m_14_reg_2172_reg[22]_i_10_n_5 ;
  wire \m_14_reg_2172_reg[22]_i_2_n_3 ;
  wire \m_14_reg_2172_reg[22]_i_2_n_4 ;
  wire \m_14_reg_2172_reg[22]_i_2_n_5 ;
  wire \m_14_reg_2172_reg[22]_i_2_n_6 ;
  wire \m_14_reg_2172_reg[22]_i_8_n_3 ;
  wire \m_14_reg_2172_reg[22]_i_8_n_4 ;
  wire \m_14_reg_2172_reg[22]_i_8_n_5 ;
  wire \m_14_reg_2172_reg[22]_i_8_n_6 ;
  wire \m_14_reg_2172_reg[2]_i_1_n_3 ;
  wire \m_14_reg_2172_reg[2]_i_1_n_4 ;
  wire \m_14_reg_2172_reg[2]_i_1_n_5 ;
  wire \m_14_reg_2172_reg[2]_i_1_n_6 ;
  wire \m_14_reg_2172_reg[6]_i_1_n_3 ;
  wire \m_14_reg_2172_reg[6]_i_1_n_4 ;
  wire \m_14_reg_2172_reg[6]_i_1_n_5 ;
  wire \m_14_reg_2172_reg[6]_i_1_n_6 ;
  wire [22:0]m_15_reg_2288;
  wire m_15_reg_22880;
  wire \m_15_reg_2288[10]_i_10_n_3 ;
  wire \m_15_reg_2288[10]_i_11_n_3 ;
  wire \m_15_reg_2288[10]_i_12_n_3 ;
  wire \m_15_reg_2288[10]_i_13_n_3 ;
  wire \m_15_reg_2288[10]_i_14_n_3 ;
  wire \m_15_reg_2288[10]_i_15_n_3 ;
  wire \m_15_reg_2288[10]_i_16_n_3 ;
  wire \m_15_reg_2288[10]_i_17_n_3 ;
  wire \m_15_reg_2288[10]_i_18_n_3 ;
  wire \m_15_reg_2288[10]_i_6_n_3 ;
  wire \m_15_reg_2288[10]_i_7_n_3 ;
  wire \m_15_reg_2288[10]_i_8_n_3 ;
  wire \m_15_reg_2288[10]_i_9_n_3 ;
  wire \m_15_reg_2288[14]_i_11_n_3 ;
  wire \m_15_reg_2288[14]_i_13_n_3 ;
  wire \m_15_reg_2288[14]_i_14_n_3 ;
  wire \m_15_reg_2288[14]_i_15_n_3 ;
  wire \m_15_reg_2288[14]_i_16_n_3 ;
  wire \m_15_reg_2288[14]_i_7_n_3 ;
  wire \m_15_reg_2288[14]_i_8_n_3 ;
  wire \m_15_reg_2288[14]_i_9_n_3 ;
  wire \m_15_reg_2288[18]_i_10_n_3 ;
  wire \m_15_reg_2288[18]_i_11_n_3 ;
  wire \m_15_reg_2288[18]_i_12_n_3 ;
  wire \m_15_reg_2288[18]_i_13_n_3 ;
  wire \m_15_reg_2288[18]_i_14_n_3 ;
  wire \m_15_reg_2288[18]_i_15_n_3 ;
  wire \m_15_reg_2288[18]_i_16_n_3 ;
  wire \m_15_reg_2288[18]_i_17_n_3 ;
  wire \m_15_reg_2288[18]_i_7_n_3 ;
  wire \m_15_reg_2288[18]_i_8_n_3 ;
  wire \m_15_reg_2288[18]_i_9_n_3 ;
  wire \m_15_reg_2288[22]_i_11_n_3 ;
  wire \m_15_reg_2288[22]_i_12_n_3 ;
  wire \m_15_reg_2288[22]_i_13_n_3 ;
  wire \m_15_reg_2288[22]_i_14_n_3 ;
  wire \m_15_reg_2288[22]_i_15_n_3 ;
  wire \m_15_reg_2288[22]_i_16_n_3 ;
  wire \m_15_reg_2288[22]_i_17_n_3 ;
  wire \m_15_reg_2288[22]_i_18_n_3 ;
  wire \m_15_reg_2288[22]_i_19_n_3 ;
  wire \m_15_reg_2288[22]_i_20_n_3 ;
  wire \m_15_reg_2288[22]_i_21_n_3 ;
  wire \m_15_reg_2288[22]_i_22_n_3 ;
  wire \m_15_reg_2288[22]_i_23_n_3 ;
  wire \m_15_reg_2288[22]_i_24_n_3 ;
  wire \m_15_reg_2288[22]_i_25_n_3 ;
  wire \m_15_reg_2288[22]_i_26_n_3 ;
  wire \m_15_reg_2288[22]_i_27_n_3 ;
  wire \m_15_reg_2288[22]_i_28_n_3 ;
  wire \m_15_reg_2288[22]_i_29_n_3 ;
  wire \m_15_reg_2288[22]_i_30_n_3 ;
  wire \m_15_reg_2288[22]_i_31_n_3 ;
  wire \m_15_reg_2288[22]_i_32_n_3 ;
  wire \m_15_reg_2288[22]_i_33_n_3 ;
  wire \m_15_reg_2288[22]_i_34_n_3 ;
  wire \m_15_reg_2288[22]_i_35_n_3 ;
  wire \m_15_reg_2288[22]_i_36_n_3 ;
  wire \m_15_reg_2288[22]_i_37_n_3 ;
  wire \m_15_reg_2288[22]_i_38_n_3 ;
  wire \m_15_reg_2288[22]_i_39_n_3 ;
  wire \m_15_reg_2288[22]_i_40_n_3 ;
  wire \m_15_reg_2288[22]_i_41_n_3 ;
  wire \m_15_reg_2288[22]_i_42_n_3 ;
  wire \m_15_reg_2288[22]_i_43_n_3 ;
  wire \m_15_reg_2288[22]_i_44_n_3 ;
  wire \m_15_reg_2288[22]_i_45_n_3 ;
  wire \m_15_reg_2288[22]_i_46_n_3 ;
  wire \m_15_reg_2288[22]_i_47_n_3 ;
  wire \m_15_reg_2288[22]_i_48_n_3 ;
  wire \m_15_reg_2288[22]_i_49_n_3 ;
  wire \m_15_reg_2288[22]_i_50_n_3 ;
  wire \m_15_reg_2288[22]_i_7_n_3 ;
  wire \m_15_reg_2288[22]_i_9_n_3 ;
  wire \m_15_reg_2288[2]_i_10_n_3 ;
  wire \m_15_reg_2288[2]_i_11_n_3 ;
  wire \m_15_reg_2288[2]_i_13_n_3 ;
  wire \m_15_reg_2288[2]_i_14_n_3 ;
  wire \m_15_reg_2288[2]_i_15_n_3 ;
  wire \m_15_reg_2288[2]_i_16_n_3 ;
  wire \m_15_reg_2288[2]_i_17_n_3 ;
  wire \m_15_reg_2288[2]_i_18_n_3 ;
  wire \m_15_reg_2288[2]_i_19_n_3 ;
  wire \m_15_reg_2288[2]_i_20_n_3 ;
  wire \m_15_reg_2288[2]_i_5_n_3 ;
  wire \m_15_reg_2288[2]_i_6_n_3 ;
  wire \m_15_reg_2288[2]_i_7_n_3 ;
  wire \m_15_reg_2288[2]_i_8_n_3 ;
  wire \m_15_reg_2288[2]_i_9_n_3 ;
  wire \m_15_reg_2288[6]_i_10_n_3 ;
  wire \m_15_reg_2288[6]_i_11_n_3 ;
  wire \m_15_reg_2288[6]_i_12_n_3 ;
  wire \m_15_reg_2288[6]_i_13_n_3 ;
  wire \m_15_reg_2288[6]_i_14_n_3 ;
  wire \m_15_reg_2288[6]_i_15_n_3 ;
  wire \m_15_reg_2288[6]_i_16_n_3 ;
  wire \m_15_reg_2288[6]_i_17_n_3 ;
  wire \m_15_reg_2288[6]_i_6_n_3 ;
  wire \m_15_reg_2288[6]_i_7_n_3 ;
  wire \m_15_reg_2288[6]_i_8_n_3 ;
  wire \m_15_reg_2288[6]_i_9_n_3 ;
  wire \m_15_reg_2288_reg[10]_i_1_n_3 ;
  wire \m_15_reg_2288_reg[10]_i_1_n_4 ;
  wire \m_15_reg_2288_reg[10]_i_1_n_5 ;
  wire \m_15_reg_2288_reg[10]_i_1_n_6 ;
  wire \m_15_reg_2288_reg[14]_i_10_n_3 ;
  wire \m_15_reg_2288_reg[14]_i_10_n_4 ;
  wire \m_15_reg_2288_reg[14]_i_10_n_5 ;
  wire \m_15_reg_2288_reg[14]_i_10_n_6 ;
  wire \m_15_reg_2288_reg[14]_i_12_n_6 ;
  wire \m_15_reg_2288_reg[14]_i_1_n_3 ;
  wire \m_15_reg_2288_reg[14]_i_1_n_4 ;
  wire \m_15_reg_2288_reg[14]_i_1_n_5 ;
  wire \m_15_reg_2288_reg[14]_i_1_n_6 ;
  wire \m_15_reg_2288_reg[18]_i_1_n_3 ;
  wire \m_15_reg_2288_reg[18]_i_1_n_4 ;
  wire \m_15_reg_2288_reg[18]_i_1_n_5 ;
  wire \m_15_reg_2288_reg[18]_i_1_n_6 ;
  wire \m_15_reg_2288_reg[22]_i_10_n_5 ;
  wire \m_15_reg_2288_reg[22]_i_2_n_3 ;
  wire \m_15_reg_2288_reg[22]_i_2_n_4 ;
  wire \m_15_reg_2288_reg[22]_i_2_n_5 ;
  wire \m_15_reg_2288_reg[22]_i_2_n_6 ;
  wire \m_15_reg_2288_reg[22]_i_8_n_3 ;
  wire \m_15_reg_2288_reg[22]_i_8_n_4 ;
  wire \m_15_reg_2288_reg[22]_i_8_n_5 ;
  wire \m_15_reg_2288_reg[22]_i_8_n_6 ;
  wire \m_15_reg_2288_reg[2]_i_1_n_3 ;
  wire \m_15_reg_2288_reg[2]_i_1_n_4 ;
  wire \m_15_reg_2288_reg[2]_i_1_n_5 ;
  wire \m_15_reg_2288_reg[2]_i_1_n_6 ;
  wire \m_15_reg_2288_reg[6]_i_1_n_3 ;
  wire \m_15_reg_2288_reg[6]_i_1_n_4 ;
  wire \m_15_reg_2288_reg[6]_i_1_n_5 ;
  wire \m_15_reg_2288_reg[6]_i_1_n_6 ;
  wire [25:1]m_3_fu_1236_p3;
  wire [18:3]m_7_fu_1601_p2;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [22:0]m_reg_2263;
  wire \m_reg_2263[0]_i_1_n_3 ;
  wire \m_reg_2263[13]_i_2_n_3 ;
  wire \m_reg_2263[15]_i_1_n_3 ;
  wire \m_reg_2263[15]_i_2_n_3 ;
  wire \m_reg_2263[15]_i_3_n_3 ;
  wire \m_reg_2263[15]_i_4_n_3 ;
  wire \m_reg_2263[16]_i_1_n_3 ;
  wire \m_reg_2263[16]_i_2_n_3 ;
  wire \m_reg_2263[16]_i_3_n_3 ;
  wire \m_reg_2263[16]_i_4_n_3 ;
  wire \m_reg_2263[17]_i_2_n_3 ;
  wire \m_reg_2263[17]_i_3_n_3 ;
  wire \m_reg_2263[18]_i_1_n_3 ;
  wire \m_reg_2263[18]_i_2_n_3 ;
  wire \m_reg_2263[18]_i_3_n_3 ;
  wire \m_reg_2263[19]_i_1_n_3 ;
  wire \m_reg_2263[19]_i_2_n_3 ;
  wire \m_reg_2263[19]_i_3_n_3 ;
  wire \m_reg_2263[19]_i_4_n_3 ;
  wire \m_reg_2263[1]_i_1_n_3 ;
  wire \m_reg_2263[20]_i_1_n_3 ;
  wire \m_reg_2263[20]_i_2_n_3 ;
  wire \m_reg_2263[20]_i_3_n_3 ;
  wire \m_reg_2263[20]_i_4_n_3 ;
  wire \m_reg_2263[21]_i_1_n_3 ;
  wire \m_reg_2263[21]_i_2_n_3 ;
  wire \m_reg_2263[22]_i_1_n_3 ;
  wire \m_reg_2263[22]_i_2_n_3 ;
  wire \m_reg_2263[22]_i_5_n_3 ;
  wire \m_reg_2263[22]_i_6_n_3 ;
  wire \m_reg_2263[22]_i_7_n_3 ;
  wire \m_reg_2263[22]_i_8_n_3 ;
  wire \m_reg_2263[3]_i_1_n_3 ;
  wire \m_reg_2263[4]_i_1_n_3 ;
  wire \m_reg_2263[5]_i_1_n_3 ;
  wire \m_reg_2263[5]_i_2_n_3 ;
  wire \m_reg_2263[6]_i_1_n_3 ;
  wire \m_reg_2263[7]_i_1_n_3 ;
  wire \m_reg_2263[8]_i_1_n_3 ;
  wire \m_reg_2263[9]_i_1_n_3 ;
  wire \m_reg_2263_reg[22]_i_3_n_6 ;
  wire \m_reg_2263_reg[22]_i_4_n_3 ;
  wire \m_reg_2263_reg[22]_i_4_n_4 ;
  wire \m_reg_2263_reg[22]_i_4_n_5 ;
  wire \m_reg_2263_reg[22]_i_4_n_6 ;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_10;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_11;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_12;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_13;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_14;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_15;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_16;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_17;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_3;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_35;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_37;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_4;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_5;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_6;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_7;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_8;
  wire mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_9;
  wire [52:1]man_V_1_fu_451_p2;
  wire [53:1]man_V_2_reg_1981;
  wire \man_V_2_reg_1981[10]_i_1_n_3 ;
  wire \man_V_2_reg_1981[11]_i_1_n_3 ;
  wire \man_V_2_reg_1981[12]_i_1_n_3 ;
  wire \man_V_2_reg_1981[12]_i_3_n_3 ;
  wire \man_V_2_reg_1981[12]_i_4_n_3 ;
  wire \man_V_2_reg_1981[12]_i_5_n_3 ;
  wire \man_V_2_reg_1981[12]_i_6_n_3 ;
  wire \man_V_2_reg_1981[13]_i_1_n_3 ;
  wire \man_V_2_reg_1981[14]_i_1_n_3 ;
  wire \man_V_2_reg_1981[15]_i_1_n_3 ;
  wire \man_V_2_reg_1981[16]_i_1_n_3 ;
  wire \man_V_2_reg_1981[16]_i_3_n_3 ;
  wire \man_V_2_reg_1981[16]_i_4_n_3 ;
  wire \man_V_2_reg_1981[16]_i_5_n_3 ;
  wire \man_V_2_reg_1981[16]_i_6_n_3 ;
  wire \man_V_2_reg_1981[17]_i_1_n_3 ;
  wire \man_V_2_reg_1981[18]_i_1_n_3 ;
  wire \man_V_2_reg_1981[19]_i_1_n_3 ;
  wire \man_V_2_reg_1981[1]_i_1_n_3 ;
  wire \man_V_2_reg_1981[20]_i_1_n_3 ;
  wire \man_V_2_reg_1981[20]_i_3_n_3 ;
  wire \man_V_2_reg_1981[20]_i_4_n_3 ;
  wire \man_V_2_reg_1981[20]_i_5_n_3 ;
  wire \man_V_2_reg_1981[20]_i_6_n_3 ;
  wire \man_V_2_reg_1981[21]_i_1_n_3 ;
  wire \man_V_2_reg_1981[22]_i_1_n_3 ;
  wire \man_V_2_reg_1981[23]_i_1_n_3 ;
  wire \man_V_2_reg_1981[24]_i_1_n_3 ;
  wire \man_V_2_reg_1981[24]_i_3_n_3 ;
  wire \man_V_2_reg_1981[24]_i_4_n_3 ;
  wire \man_V_2_reg_1981[24]_i_5_n_3 ;
  wire \man_V_2_reg_1981[24]_i_6_n_3 ;
  wire \man_V_2_reg_1981[25]_i_1_n_3 ;
  wire \man_V_2_reg_1981[26]_i_1_n_3 ;
  wire \man_V_2_reg_1981[27]_i_1_n_3 ;
  wire \man_V_2_reg_1981[28]_i_1_n_3 ;
  wire \man_V_2_reg_1981[28]_i_3_n_3 ;
  wire \man_V_2_reg_1981[28]_i_4_n_3 ;
  wire \man_V_2_reg_1981[28]_i_5_n_3 ;
  wire \man_V_2_reg_1981[28]_i_6_n_3 ;
  wire \man_V_2_reg_1981[29]_i_1_n_3 ;
  wire \man_V_2_reg_1981[2]_i_1_n_3 ;
  wire \man_V_2_reg_1981[30]_i_1_n_3 ;
  wire \man_V_2_reg_1981[31]_i_1_n_3 ;
  wire \man_V_2_reg_1981[32]_i_1_n_3 ;
  wire \man_V_2_reg_1981[32]_i_3_n_3 ;
  wire \man_V_2_reg_1981[32]_i_4_n_3 ;
  wire \man_V_2_reg_1981[32]_i_5_n_3 ;
  wire \man_V_2_reg_1981[32]_i_6_n_3 ;
  wire \man_V_2_reg_1981[33]_i_1_n_3 ;
  wire \man_V_2_reg_1981[34]_i_1_n_3 ;
  wire \man_V_2_reg_1981[35]_i_1_n_3 ;
  wire \man_V_2_reg_1981[36]_i_1_n_3 ;
  wire \man_V_2_reg_1981[36]_i_3_n_3 ;
  wire \man_V_2_reg_1981[36]_i_4_n_3 ;
  wire \man_V_2_reg_1981[36]_i_5_n_3 ;
  wire \man_V_2_reg_1981[36]_i_6_n_3 ;
  wire \man_V_2_reg_1981[37]_i_1_n_3 ;
  wire \man_V_2_reg_1981[38]_i_1_n_3 ;
  wire \man_V_2_reg_1981[39]_i_1_n_3 ;
  wire \man_V_2_reg_1981[3]_i_1_n_3 ;
  wire \man_V_2_reg_1981[40]_i_1_n_3 ;
  wire \man_V_2_reg_1981[40]_i_3_n_3 ;
  wire \man_V_2_reg_1981[40]_i_4_n_3 ;
  wire \man_V_2_reg_1981[40]_i_5_n_3 ;
  wire \man_V_2_reg_1981[40]_i_6_n_3 ;
  wire \man_V_2_reg_1981[41]_i_1_n_3 ;
  wire \man_V_2_reg_1981[42]_i_1_n_3 ;
  wire \man_V_2_reg_1981[43]_i_1_n_3 ;
  wire \man_V_2_reg_1981[44]_i_1_n_3 ;
  wire \man_V_2_reg_1981[44]_i_3_n_3 ;
  wire \man_V_2_reg_1981[44]_i_4_n_3 ;
  wire \man_V_2_reg_1981[44]_i_5_n_3 ;
  wire \man_V_2_reg_1981[44]_i_6_n_3 ;
  wire \man_V_2_reg_1981[45]_i_1_n_3 ;
  wire \man_V_2_reg_1981[46]_i_1_n_3 ;
  wire \man_V_2_reg_1981[47]_i_1_n_3 ;
  wire \man_V_2_reg_1981[48]_i_1_n_3 ;
  wire \man_V_2_reg_1981[48]_i_3_n_3 ;
  wire \man_V_2_reg_1981[48]_i_4_n_3 ;
  wire \man_V_2_reg_1981[48]_i_5_n_3 ;
  wire \man_V_2_reg_1981[48]_i_6_n_3 ;
  wire \man_V_2_reg_1981[49]_i_1_n_3 ;
  wire \man_V_2_reg_1981[4]_i_1_n_3 ;
  wire \man_V_2_reg_1981[4]_i_3_n_3 ;
  wire \man_V_2_reg_1981[4]_i_4_n_3 ;
  wire \man_V_2_reg_1981[4]_i_5_n_3 ;
  wire \man_V_2_reg_1981[4]_i_6_n_3 ;
  wire \man_V_2_reg_1981[4]_i_7_n_3 ;
  wire \man_V_2_reg_1981[50]_i_1_n_3 ;
  wire \man_V_2_reg_1981[51]_i_1_n_3 ;
  wire \man_V_2_reg_1981[52]_i_1_n_3 ;
  wire \man_V_2_reg_1981[52]_i_3_n_3 ;
  wire \man_V_2_reg_1981[52]_i_4_n_3 ;
  wire \man_V_2_reg_1981[52]_i_5_n_3 ;
  wire \man_V_2_reg_1981[5]_i_1_n_3 ;
  wire \man_V_2_reg_1981[6]_i_1_n_3 ;
  wire \man_V_2_reg_1981[7]_i_1_n_3 ;
  wire \man_V_2_reg_1981[8]_i_1_n_3 ;
  wire \man_V_2_reg_1981[8]_i_3_n_3 ;
  wire \man_V_2_reg_1981[8]_i_4_n_3 ;
  wire \man_V_2_reg_1981[8]_i_5_n_3 ;
  wire \man_V_2_reg_1981[8]_i_6_n_3 ;
  wire \man_V_2_reg_1981[9]_i_1_n_3 ;
  wire \man_V_2_reg_1981_reg[12]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[12]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[12]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[12]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[16]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[16]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[16]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[16]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[20]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[20]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[20]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[20]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[24]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[24]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[24]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[24]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[28]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[28]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[28]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[28]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[32]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[32]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[32]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[32]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[36]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[36]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[36]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[36]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[40]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[40]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[40]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[40]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[44]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[44]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[44]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[44]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[48]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[48]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[48]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[48]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[4]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[4]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[4]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[4]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[52]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[52]_i_2_n_6 ;
  wire \man_V_2_reg_1981_reg[8]_i_2_n_3 ;
  wire \man_V_2_reg_1981_reg[8]_i_2_n_4 ;
  wire \man_V_2_reg_1981_reg[8]_i_2_n_5 ;
  wire \man_V_2_reg_1981_reg[8]_i_2_n_6 ;
  wire mul_mul_16ns_21ns_37_4_1_U6_n_3;
  wire mul_mul_16ns_21ns_37_4_1_U6_n_4;
  wire mul_mul_16ns_21ns_37_4_1_U6_n_5;
  wire mul_mul_16ns_21ns_37_4_1_U6_n_6;
  wire [31:0]operation;
  wire [31:0]operation_read_reg_1943;
  wire \or_ln1104_2_reg_2273[0]_i_10_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_11_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_12_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_14_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_15_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_16_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_17_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_18_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_19_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_1_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_20_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_22_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_23_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_24_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_26_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_27_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_29_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_30_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_31_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_32_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_34_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_35_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_36_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_37_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_38_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_39_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_40_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_41_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_42_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_43_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_7_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_8_n_3 ;
  wire \or_ln1104_2_reg_2273[0]_i_9_n_3 ;
  wire or_ln1104_2_reg_2273_reg;
  wire \or_ln1104_2_reg_2273_reg[0]_i_13_n_4 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_13_n_5 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_13_n_6 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_21_n_3 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_21_n_4 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_21_n_5 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_21_n_6 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_28_n_3 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_28_n_4 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_28_n_5 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_28_n_6 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_33_n_3 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_33_n_4 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_33_n_5 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_33_n_6 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_3_n_5 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_3_n_6 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_5_n_3 ;
  wire \or_ln1104_2_reg_2273_reg[0]_i_6_n_3 ;
  wire \or_ln_reg_2157[0]_i_10_n_3 ;
  wire \or_ln_reg_2157[0]_i_11_n_3 ;
  wire \or_ln_reg_2157[0]_i_12_n_3 ;
  wire \or_ln_reg_2157[0]_i_14_n_3 ;
  wire \or_ln_reg_2157[0]_i_15_n_3 ;
  wire \or_ln_reg_2157[0]_i_16_n_3 ;
  wire \or_ln_reg_2157[0]_i_17_n_3 ;
  wire \or_ln_reg_2157[0]_i_18_n_3 ;
  wire \or_ln_reg_2157[0]_i_19_n_3 ;
  wire \or_ln_reg_2157[0]_i_1_n_3 ;
  wire \or_ln_reg_2157[0]_i_20_n_3 ;
  wire \or_ln_reg_2157[0]_i_22_n_3 ;
  wire \or_ln_reg_2157[0]_i_23_n_3 ;
  wire \or_ln_reg_2157[0]_i_24_n_3 ;
  wire \or_ln_reg_2157[0]_i_26_n_3 ;
  wire \or_ln_reg_2157[0]_i_27_n_3 ;
  wire \or_ln_reg_2157[0]_i_29_n_3 ;
  wire \or_ln_reg_2157[0]_i_30_n_3 ;
  wire \or_ln_reg_2157[0]_i_31_n_3 ;
  wire \or_ln_reg_2157[0]_i_32_n_3 ;
  wire \or_ln_reg_2157[0]_i_34_n_3 ;
  wire \or_ln_reg_2157[0]_i_35_n_3 ;
  wire \or_ln_reg_2157[0]_i_36_n_3 ;
  wire \or_ln_reg_2157[0]_i_37_n_3 ;
  wire \or_ln_reg_2157[0]_i_38_n_3 ;
  wire \or_ln_reg_2157[0]_i_39_n_3 ;
  wire \or_ln_reg_2157[0]_i_40_n_3 ;
  wire \or_ln_reg_2157[0]_i_41_n_3 ;
  wire \or_ln_reg_2157[0]_i_42_n_3 ;
  wire \or_ln_reg_2157[0]_i_43_n_3 ;
  wire \or_ln_reg_2157[0]_i_7_n_3 ;
  wire \or_ln_reg_2157[0]_i_8_n_3 ;
  wire \or_ln_reg_2157[0]_i_9_n_3 ;
  wire \or_ln_reg_2157_reg[0]_i_13_n_4 ;
  wire \or_ln_reg_2157_reg[0]_i_13_n_5 ;
  wire \or_ln_reg_2157_reg[0]_i_13_n_6 ;
  wire \or_ln_reg_2157_reg[0]_i_21_n_3 ;
  wire \or_ln_reg_2157_reg[0]_i_21_n_4 ;
  wire \or_ln_reg_2157_reg[0]_i_21_n_5 ;
  wire \or_ln_reg_2157_reg[0]_i_21_n_6 ;
  wire \or_ln_reg_2157_reg[0]_i_28_n_3 ;
  wire \or_ln_reg_2157_reg[0]_i_28_n_4 ;
  wire \or_ln_reg_2157_reg[0]_i_28_n_5 ;
  wire \or_ln_reg_2157_reg[0]_i_28_n_6 ;
  wire \or_ln_reg_2157_reg[0]_i_33_n_3 ;
  wire \or_ln_reg_2157_reg[0]_i_33_n_4 ;
  wire \or_ln_reg_2157_reg[0]_i_33_n_5 ;
  wire \or_ln_reg_2157_reg[0]_i_33_n_6 ;
  wire \or_ln_reg_2157_reg[0]_i_3_n_3 ;
  wire \or_ln_reg_2157_reg[0]_i_3_n_5 ;
  wire \or_ln_reg_2157_reg[0]_i_3_n_6 ;
  wire \or_ln_reg_2157_reg[0]_i_5_n_3 ;
  wire \or_ln_reg_2157_reg[0]_i_6_n_3 ;
  wire [15:0]outsin_V_fu_928_p3;
  wire [22:0]p_0_in;
  wire p_0_in0;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire \p_Result_13_reg_2268[0]_i_1_n_3 ;
  wire \p_Result_13_reg_2268[0]_i_2_n_3 ;
  wire p_Result_19_fu_1697_p3;
  wire \p_Result_20_reg_2293_reg[0]_i_1_n_6 ;
  wire p_Result_22_reg_1959;
  wire p_Result_24_reg_2099;
  wire \p_Result_24_reg_2099[0]_i_1_n_3 ;
  wire p_Result_29_reg_2224;
  wire p_Result_3_fu_1166_p3;
  wire \p_Result_8_reg_2177_reg[0]_i_1_n_6 ;
  wire \p_Result_8_reg_2177_reg[0]_i_1_n_9 ;
  wire p_loc8_fu_2220;
  wire \p_loc8_fu_222_reg_n_3_[0] ;
  wire \p_loc8_fu_222_reg_n_3_[1] ;
  wire \p_loc_fu_226_reg_n_3_[0] ;
  wire \p_loc_fu_226_reg_n_3_[1] ;
  wire [63:2]real_alpha;
  wire \real_alpha_read_reg_1932_reg_n_3_[10] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[11] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[12] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[13] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[14] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[15] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[16] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[17] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[18] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[19] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[20] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[21] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[22] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[23] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[24] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[25] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[26] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[27] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[28] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[29] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[2] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[30] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[31] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[32] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[33] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[34] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[35] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[36] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[37] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[38] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[39] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[3] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[40] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[41] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[42] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[43] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[44] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[45] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[46] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[47] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[48] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[49] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[4] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[50] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[51] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[52] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[53] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[54] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[55] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[56] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[57] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[58] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[59] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[5] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[60] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[61] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[62] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[6] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[7] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[8] ;
  wire \real_alpha_read_reg_1932_reg_n_3_[9] ;
  wire [63:2]real_beta;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]sel0;
  wire [15:15]select_ln1090_1_reg_2283;
  wire \select_ln1090_1_reg_2283[23]_i_1_n_3 ;
  wire \select_ln1090_1_reg_2283[24]_i_1_n_3 ;
  wire \select_ln1090_1_reg_2283[26]_i_1_n_3 ;
  wire \select_ln1090_1_reg_2283[27]_i_1_n_3 ;
  wire \select_ln1090_1_reg_2283[29]_i_1_n_3 ;
  wire \select_ln1090_1_reg_2283[30]_i_1_n_3 ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[0] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[10] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[11] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[12] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[13] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[14] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[15] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[16] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[17] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[18] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[19] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[1] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[20] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[21] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[22] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[23] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[24] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[26] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[27] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[29] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[2] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[30] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[3] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[4] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[5] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[6] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[7] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[8] ;
  wire \select_ln1090_1_reg_2283_reg_n_3_[9] ;
  wire select_ln1090_2_reg_2298;
  wire \select_ln1090_2_reg_2298[23]_i_1_n_3 ;
  wire \select_ln1090_2_reg_2298[24]_i_1_n_3 ;
  wire \select_ln1090_2_reg_2298[25]_i_1_n_3 ;
  wire \select_ln1090_2_reg_2298[26]_i_1_n_3 ;
  wire \select_ln1090_2_reg_2298[27]_i_1_n_3 ;
  wire \select_ln1090_2_reg_2298[30]_i_1_n_3 ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[0] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[10] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[11] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[12] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[13] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[14] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[15] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[16] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[17] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[18] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[19] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[1] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[20] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[21] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[22] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[23] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[24] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[25] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[26] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[27] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[29] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[2] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[30] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[31] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[3] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[4] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[5] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[6] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[7] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[8] ;
  wire \select_ln1090_2_reg_2298_reg_n_3_[9] ;
  wire select_ln1090_reg_2204;
  wire \select_ln1090_reg_2204[23]_i_1_n_3 ;
  wire \select_ln1090_reg_2204[24]_i_1_n_3 ;
  wire \select_ln1090_reg_2204[25]_i_1_n_3 ;
  wire \select_ln1090_reg_2204[26]_i_1_n_3 ;
  wire \select_ln1090_reg_2204[27]_i_1_n_3 ;
  wire \select_ln1090_reg_2204[30]_i_1_n_3 ;
  wire \select_ln1090_reg_2204_reg_n_3_[0] ;
  wire \select_ln1090_reg_2204_reg_n_3_[10] ;
  wire \select_ln1090_reg_2204_reg_n_3_[11] ;
  wire \select_ln1090_reg_2204_reg_n_3_[12] ;
  wire \select_ln1090_reg_2204_reg_n_3_[13] ;
  wire \select_ln1090_reg_2204_reg_n_3_[14] ;
  wire \select_ln1090_reg_2204_reg_n_3_[15] ;
  wire \select_ln1090_reg_2204_reg_n_3_[16] ;
  wire \select_ln1090_reg_2204_reg_n_3_[17] ;
  wire \select_ln1090_reg_2204_reg_n_3_[18] ;
  wire \select_ln1090_reg_2204_reg_n_3_[19] ;
  wire \select_ln1090_reg_2204_reg_n_3_[1] ;
  wire \select_ln1090_reg_2204_reg_n_3_[20] ;
  wire \select_ln1090_reg_2204_reg_n_3_[21] ;
  wire \select_ln1090_reg_2204_reg_n_3_[22] ;
  wire \select_ln1090_reg_2204_reg_n_3_[23] ;
  wire \select_ln1090_reg_2204_reg_n_3_[24] ;
  wire \select_ln1090_reg_2204_reg_n_3_[25] ;
  wire \select_ln1090_reg_2204_reg_n_3_[26] ;
  wire \select_ln1090_reg_2204_reg_n_3_[27] ;
  wire \select_ln1090_reg_2204_reg_n_3_[29] ;
  wire \select_ln1090_reg_2204_reg_n_3_[2] ;
  wire \select_ln1090_reg_2204_reg_n_3_[30] ;
  wire \select_ln1090_reg_2204_reg_n_3_[31] ;
  wire \select_ln1090_reg_2204_reg_n_3_[3] ;
  wire \select_ln1090_reg_2204_reg_n_3_[4] ;
  wire \select_ln1090_reg_2204_reg_n_3_[5] ;
  wire \select_ln1090_reg_2204_reg_n_3_[6] ;
  wire \select_ln1090_reg_2204_reg_n_3_[7] ;
  wire \select_ln1090_reg_2204_reg_n_3_[8] ;
  wire \select_ln1090_reg_2204_reg_n_3_[9] ;
  wire [0:0]select_ln1098_1_fu_1733_p3;
  wire [0:0]select_ln1098_2_fu_1852_p3;
  wire [0:0]select_ln1098_fu_1349_p3;
  wire [15:0]select_ln571_fu_573_p3;
  wire select_ln571_reg_2023;
  wire select_ln571_reg_20230;
  wire \select_ln571_reg_2023[10]_i_2_n_3 ;
  wire \select_ln571_reg_2023[11]_i_2_n_3 ;
  wire \select_ln571_reg_2023[11]_i_3_n_3 ;
  wire \select_ln571_reg_2023[12]_i_2_n_3 ;
  wire \select_ln571_reg_2023[12]_i_3_n_3 ;
  wire \select_ln571_reg_2023[13]_i_2_n_3 ;
  wire \select_ln571_reg_2023[13]_i_3_n_3 ;
  wire \select_ln571_reg_2023[14]_i_2_n_3 ;
  wire \select_ln571_reg_2023[14]_i_3_n_3 ;
  wire \select_ln571_reg_2023[14]_i_4_n_3 ;
  wire \select_ln571_reg_2023[14]_i_5_n_3 ;
  wire \select_ln571_reg_2023[14]_i_6_n_3 ;
  wire \select_ln571_reg_2023[14]_i_7_n_3 ;
  wire \select_ln571_reg_2023[15]_i_4_n_3 ;
  wire \select_ln571_reg_2023[15]_i_5_n_3 ;
  wire \select_ln571_reg_2023[15]_i_6_n_3 ;
  wire \select_ln571_reg_2023[15]_i_7_n_3 ;
  wire \select_ln571_reg_2023[15]_i_8_n_3 ;
  wire \select_ln571_reg_2023[1]_i_2_n_3 ;
  wire \select_ln571_reg_2023[2]_i_2_n_3 ;
  wire \select_ln571_reg_2023[3]_i_2_n_3 ;
  wire \select_ln571_reg_2023[4]_i_2_n_3 ;
  wire \select_ln571_reg_2023[5]_i_2_n_3 ;
  wire \select_ln571_reg_2023[6]_i_2_n_3 ;
  wire \select_ln571_reg_2023[7]_i_2_n_3 ;
  wire \select_ln571_reg_2023[7]_i_3_n_3 ;
  wire \select_ln571_reg_2023[8]_i_2_n_3 ;
  wire \select_ln571_reg_2023[8]_i_3_n_3 ;
  wire \select_ln571_reg_2023[9]_i_2_n_3 ;
  wire \select_ln571_reg_2023_reg_n_3_[0] ;
  wire \select_ln571_reg_2023_reg_n_3_[10] ;
  wire \select_ln571_reg_2023_reg_n_3_[11] ;
  wire \select_ln571_reg_2023_reg_n_3_[12] ;
  wire \select_ln571_reg_2023_reg_n_3_[13] ;
  wire \select_ln571_reg_2023_reg_n_3_[14] ;
  wire \select_ln571_reg_2023_reg_n_3_[15] ;
  wire \select_ln571_reg_2023_reg_n_3_[1] ;
  wire \select_ln571_reg_2023_reg_n_3_[2] ;
  wire \select_ln571_reg_2023_reg_n_3_[3] ;
  wire \select_ln571_reg_2023_reg_n_3_[4] ;
  wire \select_ln571_reg_2023_reg_n_3_[5] ;
  wire \select_ln571_reg_2023_reg_n_3_[6] ;
  wire \select_ln571_reg_2023_reg_n_3_[7] ;
  wire \select_ln571_reg_2023_reg_n_3_[8] ;
  wire \select_ln571_reg_2023_reg_n_3_[9] ;
  wire select_ln577_fu_603_p30;
  wire [0:0]sext_ln1198_2_fu_1521_p1;
  wire [0:0]sext_ln1198_fu_987_p1;
  wire [11:0]sext_ln570_reg_2013;
  wire sext_ln570_reg_20130;
  wire [61:0]sext_ln57_fu_1046_p1;
  wire [61:0]sext_ln58_fu_1065_p1;
  wire [61:0]sext_ln59_fu_1084_p1;
  wire [11:0]sh_amt_reg_1986;
  wire \sh_amt_reg_1986[0]_i_1_n_3 ;
  wire \sh_amt_reg_1986[11]_i_10_n_3 ;
  wire \sh_amt_reg_1986[11]_i_11_n_3 ;
  wire \sh_amt_reg_1986[11]_i_12_n_3 ;
  wire \sh_amt_reg_1986[11]_i_13_n_3 ;
  wire \sh_amt_reg_1986[11]_i_14_n_3 ;
  wire \sh_amt_reg_1986[11]_i_15_n_3 ;
  wire \sh_amt_reg_1986[11]_i_16_n_3 ;
  wire \sh_amt_reg_1986[11]_i_17_n_3 ;
  wire \sh_amt_reg_1986[11]_i_18_n_3 ;
  wire \sh_amt_reg_1986[11]_i_19_n_3 ;
  wire \sh_amt_reg_1986[11]_i_20_n_3 ;
  wire \sh_amt_reg_1986[11]_i_21_n_3 ;
  wire \sh_amt_reg_1986[11]_i_3_n_3 ;
  wire \sh_amt_reg_1986[11]_i_7_n_3 ;
  wire \sh_amt_reg_1986[11]_i_8_n_3 ;
  wire \sh_amt_reg_1986[11]_i_9_n_3 ;
  wire \sh_amt_reg_1986[1]_i_1_n_3 ;
  wire \sh_amt_reg_1986[2]_i_1_n_3 ;
  wire \sh_amt_reg_1986[3]_i_1_n_3 ;
  wire \sh_amt_reg_1986[4]_i_3_n_3 ;
  wire \sh_amt_reg_1986[4]_i_4_n_3 ;
  wire \sh_amt_reg_1986[4]_i_5_n_3 ;
  wire \sh_amt_reg_1986[4]_i_6_n_3 ;
  wire \sh_amt_reg_1986[4]_i_7_n_3 ;
  wire \sh_amt_reg_1986[5]_i_2_n_3 ;
  wire \sh_amt_reg_1986[6]_i_2_n_3 ;
  wire \sh_amt_reg_1986[7]_i_2_n_3 ;
  wire \sh_amt_reg_1986[8]_i_3_n_3 ;
  wire \sh_amt_reg_1986[8]_i_4_n_3 ;
  wire \sh_amt_reg_1986[8]_i_5_n_3 ;
  wire \sh_amt_reg_1986[8]_i_6_n_3 ;
  wire \sh_amt_reg_1986_reg[11]_i_4_n_6 ;
  wire \sh_amt_reg_1986_reg[11]_i_5_n_5 ;
  wire \sh_amt_reg_1986_reg[11]_i_5_n_6 ;
  wire \sh_amt_reg_1986_reg[11]_i_6_n_3 ;
  wire \sh_amt_reg_1986_reg[11]_i_6_n_4 ;
  wire \sh_amt_reg_1986_reg[11]_i_6_n_5 ;
  wire \sh_amt_reg_1986_reg[11]_i_6_n_6 ;
  wire \sh_amt_reg_1986_reg[4]_i_2_n_3 ;
  wire \sh_amt_reg_1986_reg[4]_i_2_n_4 ;
  wire \sh_amt_reg_1986_reg[4]_i_2_n_5 ;
  wire \sh_amt_reg_1986_reg[4]_i_2_n_6 ;
  wire \sh_amt_reg_1986_reg[8]_i_2_n_3 ;
  wire \sh_amt_reg_1986_reg[8]_i_2_n_4 ;
  wire \sh_amt_reg_1986_reg[8]_i_2_n_5 ;
  wire \sh_amt_reg_1986_reg[8]_i_2_n_6 ;
  wire [19:19]shl_ln1114_2_fu_1809_p2;
  wire [19:19]shl_ln1114_fu_1230_p2;
  wire sign0_reg_2040;
  wire \sign0_reg_2040[0]_i_1_n_3 ;
  wire [2:2]sub_ln1099_1_reg_2182;
  wire \sub_ln1099_1_reg_2182[2]_i_1_n_3 ;
  wire [3:1]sub_ln1099_2_reg_2236;
  wire \sub_ln1099_2_reg_2236[1]_i_1_n_3 ;
  wire \sub_ln1099_2_reg_2236[2]_i_1_n_3 ;
  wire \sub_ln1099_2_reg_2236[3]_i_1_n_3 ;
  wire [3:1]sub_ln1099_reg_2111;
  wire \sub_ln1099_reg_2111[1]_i_1_n_3 ;
  wire \sub_ln1099_reg_2111[2]_i_1_n_3 ;
  wire \sub_ln1099_reg_2111[3]_i_1_n_3 ;
  wire [3:0]sub_ln1114_1_fu_1576_p2;
  wire [4:0]sub_ln1114_2_fu_1800_p2;
  wire [4:0]sub_ln1114_fu_1221_p2;
  wire [16:0]sub_ln1303_1_reg_2035;
  wire \sub_ln1303_1_reg_2035[11]_i_10_n_3 ;
  wire \sub_ln1303_1_reg_2035[11]_i_2_n_3 ;
  wire \sub_ln1303_1_reg_2035[11]_i_3_n_3 ;
  wire \sub_ln1303_1_reg_2035[11]_i_4_n_3 ;
  wire \sub_ln1303_1_reg_2035[11]_i_5_n_3 ;
  wire \sub_ln1303_1_reg_2035[11]_i_7_n_3 ;
  wire \sub_ln1303_1_reg_2035[11]_i_8_n_3 ;
  wire \sub_ln1303_1_reg_2035[11]_i_9_n_3 ;
  wire \sub_ln1303_1_reg_2035[15]_i_10_n_3 ;
  wire \sub_ln1303_1_reg_2035[15]_i_3_n_3 ;
  wire \sub_ln1303_1_reg_2035[15]_i_4_n_3 ;
  wire \sub_ln1303_1_reg_2035[15]_i_5_n_3 ;
  wire \sub_ln1303_1_reg_2035[15]_i_7_n_3 ;
  wire \sub_ln1303_1_reg_2035[15]_i_8_n_3 ;
  wire \sub_ln1303_1_reg_2035[15]_i_9_n_3 ;
  wire \sub_ln1303_1_reg_2035[3]_i_2_n_3 ;
  wire \sub_ln1303_1_reg_2035[3]_i_3_n_3 ;
  wire \sub_ln1303_1_reg_2035[3]_i_4_n_3 ;
  wire \sub_ln1303_1_reg_2035[3]_i_6_n_3 ;
  wire \sub_ln1303_1_reg_2035[3]_i_7_n_3 ;
  wire \sub_ln1303_1_reg_2035[3]_i_8_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_10_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_2_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_3_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_4_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_5_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_7_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_8_n_3 ;
  wire \sub_ln1303_1_reg_2035[7]_i_9_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_10 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_7 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_8 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_1_n_9 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_6_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_6_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_6_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[11]_i_6_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_10 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_7 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_8 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_1_n_9 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_2_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_6_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_6_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_6_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[15]_i_6_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[16]_i_1_n_10 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_10 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_7 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_8 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_1_n_9 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_5_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_5_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_5_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[3]_i_5_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_10 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_6 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_7 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_8 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_1_n_9 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_6_n_3 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_6_n_4 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_6_n_5 ;
  wire \sub_ln1303_1_reg_2035_reg[7]_i_6_n_6 ;
  wire [17:2]sub_ln274_fu_852_p2;
  wire [11:1]sub_ln570_fu_482_p2;
  wire [15:1]sub_ln813_1_fu_922_p2;
  wire [15:15]sub_ln813_fu_701_p2;
  wire [31:0]theta;
  wire \theta_internal_V_reg_2028[0]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[0]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[0]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[0]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[0]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[10]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[10]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[10]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[10]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[10]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_7_n_3 ;
  wire \theta_internal_V_reg_2028[11]_i_8_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_7_n_3 ;
  wire \theta_internal_V_reg_2028[12]_i_8_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_7_n_3 ;
  wire \theta_internal_V_reg_2028[13]_i_8_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_7_n_3 ;
  wire \theta_internal_V_reg_2028[14]_i_8_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_10_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_11_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_12_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_13_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_14_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_15_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_16_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_17_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_7_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_8_n_3 ;
  wire \theta_internal_V_reg_2028[15]_i_9_n_3 ;
  wire \theta_internal_V_reg_2028[1]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[1]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[1]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[1]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[1]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[2]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[2]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[2]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[2]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[2]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[3]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[3]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[3]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[3]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[3]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[4]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[4]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[4]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[4]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[4]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[4]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[5]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[5]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[5]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[5]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[5]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[5]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[6]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[6]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[6]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[6]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[6]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[6]_i_6_n_3 ;
  wire \theta_internal_V_reg_2028[7]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[7]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[7]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[7]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[7]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[8]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[8]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[8]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[8]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[8]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028[9]_i_1_n_3 ;
  wire \theta_internal_V_reg_2028[9]_i_2_n_3 ;
  wire \theta_internal_V_reg_2028[9]_i_3_n_3 ;
  wire \theta_internal_V_reg_2028[9]_i_4_n_3 ;
  wire \theta_internal_V_reg_2028[9]_i_5_n_3 ;
  wire \theta_internal_V_reg_2028_reg_n_3_[0] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[10] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[11] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[12] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[13] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[14] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[15] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[1] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[2] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[3] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[4] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[5] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[6] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[7] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[8] ;
  wire \theta_internal_V_reg_2028_reg_n_3_[9] ;
  wire [30:30]tmp_16_fu_1630_p4;
  wire [3:1]tmp_16_fu_1630_p4__0;
  wire [30:30]tmp_9_fu_1099_p4;
  wire [3:1]tmp_9_fu_1099_p4__0;
  wire [15:1]tmp_V_3_fu_1489_p2;
  wire [15:0]tmp_V_5_reg_2104;
  wire \tmp_V_5_reg_2104[0]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_2_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_3_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_4_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_5_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_6_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_7_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_8_n_3 ;
  wire \tmp_V_5_reg_2104[0]_i_9_n_3 ;
  wire \tmp_V_5_reg_2104[10]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[11]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[12]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[12]_i_3_n_3 ;
  wire \tmp_V_5_reg_2104[12]_i_4_n_3 ;
  wire \tmp_V_5_reg_2104[12]_i_5_n_3 ;
  wire \tmp_V_5_reg_2104[12]_i_6_n_3 ;
  wire \tmp_V_5_reg_2104[13]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[14]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[14]_i_3_n_3 ;
  wire \tmp_V_5_reg_2104[14]_i_4_n_3 ;
  wire \tmp_V_5_reg_2104[14]_i_5_n_3 ;
  wire \tmp_V_5_reg_2104[1]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[2]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[3]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[4]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[4]_i_3_n_3 ;
  wire \tmp_V_5_reg_2104[4]_i_4_n_3 ;
  wire \tmp_V_5_reg_2104[4]_i_5_n_3 ;
  wire \tmp_V_5_reg_2104[4]_i_6_n_3 ;
  wire \tmp_V_5_reg_2104[4]_i_7_n_3 ;
  wire \tmp_V_5_reg_2104[5]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[6]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[7]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[8]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104[8]_i_3_n_3 ;
  wire \tmp_V_5_reg_2104[8]_i_4_n_3 ;
  wire \tmp_V_5_reg_2104[8]_i_5_n_3 ;
  wire \tmp_V_5_reg_2104[8]_i_6_n_3 ;
  wire \tmp_V_5_reg_2104[9]_i_1_n_3 ;
  wire \tmp_V_5_reg_2104_reg[12]_i_2_n_3 ;
  wire \tmp_V_5_reg_2104_reg[12]_i_2_n_4 ;
  wire \tmp_V_5_reg_2104_reg[12]_i_2_n_5 ;
  wire \tmp_V_5_reg_2104_reg[12]_i_2_n_6 ;
  wire \tmp_V_5_reg_2104_reg[14]_i_2_n_5 ;
  wire \tmp_V_5_reg_2104_reg[14]_i_2_n_6 ;
  wire \tmp_V_5_reg_2104_reg[4]_i_2_n_3 ;
  wire \tmp_V_5_reg_2104_reg[4]_i_2_n_4 ;
  wire \tmp_V_5_reg_2104_reg[4]_i_2_n_5 ;
  wire \tmp_V_5_reg_2104_reg[4]_i_2_n_6 ;
  wire \tmp_V_5_reg_2104_reg[8]_i_2_n_3 ;
  wire \tmp_V_5_reg_2104_reg[8]_i_2_n_4 ;
  wire \tmp_V_5_reg_2104_reg[8]_i_2_n_5 ;
  wire \tmp_V_5_reg_2104_reg[8]_i_2_n_6 ;
  wire [15:0]tmp_V_6_reg_2229;
  wire \tmp_V_6_reg_2229[10]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[11]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[12]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[12]_i_3_n_3 ;
  wire \tmp_V_6_reg_2229[12]_i_4_n_3 ;
  wire \tmp_V_6_reg_2229[12]_i_5_n_3 ;
  wire \tmp_V_6_reg_2229[12]_i_6_n_3 ;
  wire \tmp_V_6_reg_2229[13]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[14]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[14]_i_3_n_3 ;
  wire \tmp_V_6_reg_2229[14]_i_4_n_3 ;
  wire \tmp_V_6_reg_2229[14]_i_5_n_3 ;
  wire \tmp_V_6_reg_2229[1]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[2]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[3]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[4]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[4]_i_3_n_3 ;
  wire \tmp_V_6_reg_2229[4]_i_4_n_3 ;
  wire \tmp_V_6_reg_2229[4]_i_5_n_3 ;
  wire \tmp_V_6_reg_2229[4]_i_6_n_3 ;
  wire \tmp_V_6_reg_2229[4]_i_7_n_3 ;
  wire \tmp_V_6_reg_2229[5]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[6]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[7]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[8]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229[8]_i_3_n_3 ;
  wire \tmp_V_6_reg_2229[8]_i_4_n_3 ;
  wire \tmp_V_6_reg_2229[8]_i_5_n_3 ;
  wire \tmp_V_6_reg_2229[8]_i_6_n_3 ;
  wire \tmp_V_6_reg_2229[9]_i_1_n_3 ;
  wire \tmp_V_6_reg_2229_reg[12]_i_2_n_3 ;
  wire \tmp_V_6_reg_2229_reg[12]_i_2_n_4 ;
  wire \tmp_V_6_reg_2229_reg[12]_i_2_n_5 ;
  wire \tmp_V_6_reg_2229_reg[12]_i_2_n_6 ;
  wire \tmp_V_6_reg_2229_reg[14]_i_2_n_5 ;
  wire \tmp_V_6_reg_2229_reg[14]_i_2_n_6 ;
  wire \tmp_V_6_reg_2229_reg[4]_i_2_n_3 ;
  wire \tmp_V_6_reg_2229_reg[4]_i_2_n_4 ;
  wire \tmp_V_6_reg_2229_reg[4]_i_2_n_5 ;
  wire \tmp_V_6_reg_2229_reg[4]_i_2_n_6 ;
  wire \tmp_V_6_reg_2229_reg[8]_i_2_n_3 ;
  wire \tmp_V_6_reg_2229_reg[8]_i_2_n_4 ;
  wire \tmp_V_6_reg_2229_reg[8]_i_2_n_5 ;
  wire \tmp_V_6_reg_2229_reg[8]_i_2_n_6 ;
  wire [15:1]tmp_V_fu_955_p2;
  wire [4:0]trunc_ln1098_1_reg_2199;
  wire \trunc_ln1098_1_reg_2199[1]_i_1_n_3 ;
  wire \trunc_ln1098_1_reg_2199[4]_i_1_n_3 ;
  wire [4:0]trunc_ln1098_2_reg_2253;
  wire \trunc_ln1098_2_reg_2253[0]_i_2_n_3 ;
  wire \trunc_ln1098_2_reg_2253[0]_i_3_n_3 ;
  wire \trunc_ln1098_2_reg_2253[0]_i_4_n_3 ;
  wire \trunc_ln1098_2_reg_2253[1]_i_2_n_3 ;
  wire \trunc_ln1098_2_reg_2253[1]_i_3_n_3 ;
  wire \trunc_ln1098_2_reg_2253[1]_i_4_n_3 ;
  wire \trunc_ln1098_2_reg_2253[1]_i_5_n_3 ;
  wire \trunc_ln1098_2_reg_2253[1]_i_6_n_3 ;
  wire \trunc_ln1098_2_reg_2253[2]_i_2_n_3 ;
  wire \trunc_ln1098_2_reg_2253[2]_i_3_n_3 ;
  wire \trunc_ln1098_2_reg_2253[2]_i_4_n_3 ;
  wire \trunc_ln1098_2_reg_2253[2]_i_5_n_3 ;
  wire \trunc_ln1098_2_reg_2253[2]_i_6_n_3 ;
  wire \trunc_ln1098_2_reg_2253[2]_i_7_n_3 ;
  wire \trunc_ln1098_2_reg_2253[4]_i_2_n_3 ;
  wire \trunc_ln1098_2_reg_2253[4]_i_3_n_3 ;
  wire \trunc_ln1098_2_reg_2253[4]_i_4_n_3 ;
  wire [4:0]trunc_ln1098_reg_2128;
  wire \trunc_ln1098_reg_2128[0]_i_2_n_3 ;
  wire \trunc_ln1098_reg_2128[0]_i_3_n_3 ;
  wire \trunc_ln1098_reg_2128[0]_i_4_n_3 ;
  wire \trunc_ln1098_reg_2128[0]_i_5_n_3 ;
  wire \trunc_ln1098_reg_2128[1]_i_2_n_3 ;
  wire \trunc_ln1098_reg_2128[1]_i_3_n_3 ;
  wire \trunc_ln1098_reg_2128[1]_i_4_n_3 ;
  wire \trunc_ln1098_reg_2128[1]_i_5_n_3 ;
  wire \trunc_ln1098_reg_2128[1]_i_6_n_3 ;
  wire \trunc_ln1098_reg_2128[1]_i_7_n_3 ;
  wire \trunc_ln1098_reg_2128[1]_i_8_n_3 ;
  wire \trunc_ln1098_reg_2128[4]_i_2_n_3 ;
  wire \trunc_ln1098_reg_2128[4]_i_3_n_3 ;
  wire \trunc_ln1098_reg_2128[4]_i_4_n_3 ;
  wire \trunc_ln1098_reg_2128[4]_i_5_n_3 ;
  wire [0:0]trunc_ln572_reg_1997;
  wire [15:0]trunc_ln818_1_fu_816_p4;
  wire [15:0]trunc_ln818_2_fu_826_p4;
  wire [15:0]trunc_ln818_3_fu_842_p4;
  wire [16:0]z_V_fu_801_p3;
  wire [17:0]z_V_reg_2079;
  wire \z_V_reg_2079[17]_i_1_n_3 ;
  wire [0:0]zext_ln1116_fu_1243_p1;
  wire [14:0]zext_ln1303_fu_650_p1;
  wire [51:0]zext_ln558_fu_447_p1;
  wire [3:1]\NLW_alpha_real_V_1_reg_2084_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_alpha_real_V_1_reg_2084_reg[15]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_alpha_real_V_1_reg_2084_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_beta_imag_V_reg_2089_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_beta_imag_V_reg_2089_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_beta_imag_V_reg_2089_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_beta_imag_V_reg_2089_reg[15]_i_4_O_UNCONNECTED ;
  wire [1:0]\NLW_beta_imag_V_reg_2089_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_reg_2162_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_reg_2162_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_reg_2162_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1113_reg_2162_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_m_14_reg_2172_reg[14]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_14_reg_2172_reg[14]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_m_14_reg_2172_reg[22]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_14_reg_2172_reg[22]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_m_14_reg_2172_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_m_15_reg_2288_reg[14]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_15_reg_2288_reg[14]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_m_15_reg_2288_reg[22]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_15_reg_2288_reg[22]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_m_15_reg_2288_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_2263_reg[22]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_2263_reg[22]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_man_V_2_reg_1981_reg[52]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_man_V_2_reg_1981_reg[52]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln1104_2_reg_2273_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln1104_2_reg_2273_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln1104_2_reg_2273_reg[0]_i_28_O_UNCONNECTED ;
  wire [2:2]\NLW_or_ln1104_2_reg_2273_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_ln1104_2_reg_2273_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln1104_2_reg_2273_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_2157_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_2157_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_2157_reg[0]_i_28_O_UNCONNECTED ;
  wire [2:2]\NLW_or_ln_reg_2157_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_ln_reg_2157_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_ln_reg_2157_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_20_reg_2293_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_20_reg_2293_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_p_Result_8_reg_2177_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Result_8_reg_2177_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sh_amt_reg_1986_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_sh_amt_reg_1986_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_sh_amt_reg_1986_reg[11]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_sh_amt_reg_1986_reg[11]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_sh_amt_reg_1986_reg[11]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln1303_1_reg_2035_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln1303_1_reg_2035_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln1303_1_reg_2035_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln1303_1_reg_2035_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_sub_ln1303_1_reg_2035_reg[3]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_V_5_reg_2104_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_V_5_reg_2104_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_V_6_reg_2229_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_V_6_reg_2229_reg[14]_i_2_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q({ap_CS_fsm_state28,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .gmem_BVALID(gmem_BVALID),
        .imag_alpha(imag_alpha),
        .imag_beta(imag_beta),
        .interrupt(interrupt),
        .real_alpha(real_alpha),
        .real_beta(real_beta),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[0]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[0]),
        .I4(trunc_ln818_1_fu_816_p4[0]),
        .O(alpha_real_V_1_fu_914_p3[0]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[10]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[10]),
        .I4(trunc_ln818_1_fu_816_p4[10]),
        .O(alpha_real_V_1_fu_914_p3[10]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[11]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[11]),
        .I4(trunc_ln818_1_fu_816_p4[11]),
        .O(alpha_real_V_1_fu_914_p3[11]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[12]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[12]),
        .I4(trunc_ln818_1_fu_816_p4[12]),
        .O(alpha_real_V_1_fu_914_p3[12]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[13]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[13]),
        .I4(trunc_ln818_1_fu_816_p4[13]),
        .O(alpha_real_V_1_fu_914_p3[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[13]_i_3 
       (.I0(trunc_ln818_1_fu_816_p4[13]),
        .O(\alpha_real_V_1_reg_2084[13]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[13]_i_4 
       (.I0(trunc_ln818_1_fu_816_p4[12]),
        .O(\alpha_real_V_1_reg_2084[13]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[13]_i_5 
       (.I0(trunc_ln818_1_fu_816_p4[11]),
        .O(\alpha_real_V_1_reg_2084[13]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[13]_i_6 
       (.I0(trunc_ln818_1_fu_816_p4[10]),
        .O(\alpha_real_V_1_reg_2084[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[14]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[14]),
        .I4(trunc_ln818_1_fu_816_p4[14]),
        .O(alpha_real_V_1_fu_914_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[15]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[15]),
        .I4(trunc_ln818_1_fu_816_p4[15]),
        .O(alpha_real_V_1_fu_914_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[15]_i_3 
       (.I0(trunc_ln818_1_fu_816_p4[15]),
        .O(\alpha_real_V_1_reg_2084[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[15]_i_4 
       (.I0(trunc_ln818_1_fu_816_p4[14]),
        .O(\alpha_real_V_1_reg_2084[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[1]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[1]),
        .I4(trunc_ln818_1_fu_816_p4[1]),
        .O(alpha_real_V_1_fu_914_p3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[1]_i_3 
       (.I0(trunc_ln818_1_fu_816_p4[1]),
        .O(\alpha_real_V_1_reg_2084[1]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[1]_i_4 
       (.I0(trunc_ln818_1_fu_816_p4[0]),
        .O(\alpha_real_V_1_reg_2084[1]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[1]_i_5 
       (.I0(\p_loc8_fu_222_reg_n_3_[1] ),
        .O(\alpha_real_V_1_reg_2084[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[2]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[2]),
        .I4(trunc_ln818_1_fu_816_p4[2]),
        .O(alpha_real_V_1_fu_914_p3[2]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[3]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[3]),
        .I4(trunc_ln818_1_fu_816_p4[3]),
        .O(alpha_real_V_1_fu_914_p3[3]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[4]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[4]),
        .I4(trunc_ln818_1_fu_816_p4[4]),
        .O(alpha_real_V_1_fu_914_p3[4]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[5]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[5]),
        .I4(trunc_ln818_1_fu_816_p4[5]),
        .O(alpha_real_V_1_fu_914_p3[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[5]_i_3 
       (.I0(trunc_ln818_1_fu_816_p4[5]),
        .O(\alpha_real_V_1_reg_2084[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[5]_i_4 
       (.I0(trunc_ln818_1_fu_816_p4[4]),
        .O(\alpha_real_V_1_reg_2084[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[5]_i_5 
       (.I0(trunc_ln818_1_fu_816_p4[3]),
        .O(\alpha_real_V_1_reg_2084[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[5]_i_6 
       (.I0(trunc_ln818_1_fu_816_p4[2]),
        .O(\alpha_real_V_1_reg_2084[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[6]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[6]),
        .I4(trunc_ln818_1_fu_816_p4[6]),
        .O(alpha_real_V_1_fu_914_p3[6]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[7]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[7]),
        .I4(trunc_ln818_1_fu_816_p4[7]),
        .O(alpha_real_V_1_fu_914_p3[7]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[8]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[8]),
        .I4(trunc_ln818_1_fu_816_p4[8]),
        .O(alpha_real_V_1_fu_914_p3[8]));
  LUT5 #(
    .INIT(32'hFF1DE200)) 
    \alpha_real_V_1_reg_2084[9]_i_1 
       (.I0(k_V_reg_2055[1]),
        .I1(k_V_reg_2055[0]),
        .I2(icmp_ln251_1_reg_2073),
        .I3(trunc_ln818_3_fu_842_p4[9]),
        .I4(trunc_ln818_1_fu_816_p4[9]),
        .O(alpha_real_V_1_fu_914_p3[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[9]_i_3 
       (.I0(trunc_ln818_1_fu_816_p4[9]),
        .O(\alpha_real_V_1_reg_2084[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[9]_i_4 
       (.I0(trunc_ln818_1_fu_816_p4[8]),
        .O(\alpha_real_V_1_reg_2084[9]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[9]_i_5 
       (.I0(trunc_ln818_1_fu_816_p4[7]),
        .O(\alpha_real_V_1_reg_2084[9]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \alpha_real_V_1_reg_2084[9]_i_6 
       (.I0(trunc_ln818_1_fu_816_p4[6]),
        .O(\alpha_real_V_1_reg_2084[9]_i_6_n_3 ));
  FDRE \alpha_real_V_1_reg_2084_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[0]),
        .Q(alpha_real_V_1_reg_2084[0]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[10]),
        .Q(alpha_real_V_1_reg_2084[10]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[11]),
        .Q(alpha_real_V_1_reg_2084[11]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[12]),
        .Q(alpha_real_V_1_reg_2084[12]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[13]),
        .Q(alpha_real_V_1_reg_2084[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alpha_real_V_1_reg_2084_reg[13]_i_2 
       (.CI(\alpha_real_V_1_reg_2084_reg[9]_i_2_n_3 ),
        .CO({\alpha_real_V_1_reg_2084_reg[13]_i_2_n_3 ,\alpha_real_V_1_reg_2084_reg[13]_i_2_n_4 ,\alpha_real_V_1_reg_2084_reg[13]_i_2_n_5 ,\alpha_real_V_1_reg_2084_reg[13]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln818_3_fu_842_p4[13:10]),
        .S({\alpha_real_V_1_reg_2084[13]_i_3_n_3 ,\alpha_real_V_1_reg_2084[13]_i_4_n_3 ,\alpha_real_V_1_reg_2084[13]_i_5_n_3 ,\alpha_real_V_1_reg_2084[13]_i_6_n_3 }));
  FDRE \alpha_real_V_1_reg_2084_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[14]),
        .Q(alpha_real_V_1_reg_2084[14]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[15]),
        .Q(alpha_real_V_1_reg_2084[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alpha_real_V_1_reg_2084_reg[15]_i_2 
       (.CI(\alpha_real_V_1_reg_2084_reg[13]_i_2_n_3 ),
        .CO({\NLW_alpha_real_V_1_reg_2084_reg[15]_i_2_CO_UNCONNECTED [3:1],\alpha_real_V_1_reg_2084_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_alpha_real_V_1_reg_2084_reg[15]_i_2_O_UNCONNECTED [3:2],trunc_ln818_3_fu_842_p4[15:14]}),
        .S({1'b0,1'b0,\alpha_real_V_1_reg_2084[15]_i_3_n_3 ,\alpha_real_V_1_reg_2084[15]_i_4_n_3 }));
  FDRE \alpha_real_V_1_reg_2084_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[1]),
        .Q(alpha_real_V_1_reg_2084[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alpha_real_V_1_reg_2084_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\alpha_real_V_1_reg_2084_reg[1]_i_2_n_3 ,\alpha_real_V_1_reg_2084_reg[1]_i_2_n_4 ,\alpha_real_V_1_reg_2084_reg[1]_i_2_n_5 ,\alpha_real_V_1_reg_2084_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({trunc_ln818_3_fu_842_p4[1:0],\NLW_alpha_real_V_1_reg_2084_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\alpha_real_V_1_reg_2084[1]_i_3_n_3 ,\alpha_real_V_1_reg_2084[1]_i_4_n_3 ,\alpha_real_V_1_reg_2084[1]_i_5_n_3 ,\p_loc8_fu_222_reg_n_3_[0] }));
  FDRE \alpha_real_V_1_reg_2084_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[2]),
        .Q(alpha_real_V_1_reg_2084[2]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[3]),
        .Q(alpha_real_V_1_reg_2084[3]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[4]),
        .Q(alpha_real_V_1_reg_2084[4]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[5]),
        .Q(alpha_real_V_1_reg_2084[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alpha_real_V_1_reg_2084_reg[5]_i_2 
       (.CI(\alpha_real_V_1_reg_2084_reg[1]_i_2_n_3 ),
        .CO({\alpha_real_V_1_reg_2084_reg[5]_i_2_n_3 ,\alpha_real_V_1_reg_2084_reg[5]_i_2_n_4 ,\alpha_real_V_1_reg_2084_reg[5]_i_2_n_5 ,\alpha_real_V_1_reg_2084_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln818_3_fu_842_p4[5:2]),
        .S({\alpha_real_V_1_reg_2084[5]_i_3_n_3 ,\alpha_real_V_1_reg_2084[5]_i_4_n_3 ,\alpha_real_V_1_reg_2084[5]_i_5_n_3 ,\alpha_real_V_1_reg_2084[5]_i_6_n_3 }));
  FDRE \alpha_real_V_1_reg_2084_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[6]),
        .Q(alpha_real_V_1_reg_2084[6]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[7]),
        .Q(alpha_real_V_1_reg_2084[7]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[8]),
        .Q(alpha_real_V_1_reg_2084[8]),
        .R(1'b0));
  FDRE \alpha_real_V_1_reg_2084_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(alpha_real_V_1_fu_914_p3[9]),
        .Q(alpha_real_V_1_reg_2084[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \alpha_real_V_1_reg_2084_reg[9]_i_2 
       (.CI(\alpha_real_V_1_reg_2084_reg[5]_i_2_n_3 ),
        .CO({\alpha_real_V_1_reg_2084_reg[9]_i_2_n_3 ,\alpha_real_V_1_reg_2084_reg[9]_i_2_n_4 ,\alpha_real_V_1_reg_2084_reg[9]_i_2_n_5 ,\alpha_real_V_1_reg_2084_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln818_3_fu_842_p4[9:6]),
        .S({\alpha_real_V_1_reg_2084[9]_i_3_n_3 ,\alpha_real_V_1_reg_2084[9]_i_4_n_3 ,\alpha_real_V_1_reg_2084[9]_i_5_n_3 ,\alpha_real_V_1_reg_2084[9]_i_6_n_3 }));
  LUT3 #(
    .INIT(8'hA8)) 
    \alpha_real_V_reg_331[0]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(alpha_real_V_1_reg_2084[0]),
        .I2(alpha_real_V_reg_33118_out),
        .O(\alpha_real_V_reg_331[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \alpha_real_V_reg_331[10]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm[15]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[10]),
        .O(\alpha_real_V_reg_331[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \alpha_real_V_reg_331[11]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm[15]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[11]),
        .O(\alpha_real_V_reg_331[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \alpha_real_V_reg_331[13]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm[15]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[13]),
        .O(\alpha_real_V_reg_331[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \alpha_real_V_reg_331[14]_i_2 
       (.I0(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .I1(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .I2(operation_read_reg_1943[1]),
        .I3(operation_read_reg_1943[0]),
        .I4(ap_CS_fsm_state5),
        .I5(\beta_real_V_reg_350[14]_i_6_n_3 ),
        .O(\alpha_real_V_reg_331[14]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \alpha_real_V_reg_331[1]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(alpha_real_V_1_reg_2084[1]),
        .I2(alpha_real_V_reg_33118_out),
        .O(\alpha_real_V_reg_331[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \alpha_real_V_reg_331[2]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(alpha_real_V_1_reg_2084[2]),
        .I2(alpha_real_V_reg_33118_out),
        .O(\alpha_real_V_reg_331[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \alpha_real_V_reg_331[3]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(alpha_real_V_1_reg_2084[3]),
        .I2(alpha_real_V_reg_33118_out),
        .O(\alpha_real_V_reg_331[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \alpha_real_V_reg_331[4]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(alpha_real_V_1_reg_2084[4]),
        .I2(alpha_real_V_reg_33118_out),
        .O(\alpha_real_V_reg_331[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \alpha_real_V_reg_331[5]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm[15]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[5]),
        .O(\alpha_real_V_reg_331[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \alpha_real_V_reg_331[8]_i_1 
       (.I0(\beta_real_V_reg_350[14]_i_3_n_3 ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm[15]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[8]),
        .O(\alpha_real_V_reg_331[8]_i_1_n_3 ));
  FDRE \alpha_real_V_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[0]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[0]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[10]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[10]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[11]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[11]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(alpha_real_V_1_reg_2084[12]),
        .Q(alpha_real_V_reg_331[12]),
        .R(gmem_m_axi_U_n_23));
  FDRE \alpha_real_V_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[13]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[13]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_3),
        .Q(alpha_real_V_reg_331[14]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(alpha_real_V_1_reg_2084[15]),
        .Q(alpha_real_V_reg_331[15]),
        .R(gmem_m_axi_U_n_23));
  FDRE \alpha_real_V_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[1]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[1]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[2]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[2]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[3]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[3]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[4]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[4]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[5]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[5]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(alpha_real_V_1_reg_2084[6]),
        .Q(alpha_real_V_reg_331[6]),
        .R(gmem_m_axi_U_n_23));
  FDRE \alpha_real_V_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(alpha_real_V_1_reg_2084[7]),
        .Q(alpha_real_V_reg_331[7]),
        .R(gmem_m_axi_U_n_23));
  FDRE \alpha_real_V_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(\alpha_real_V_reg_331[8]_i_1_n_3 ),
        .Q(alpha_real_V_reg_331[8]),
        .R(1'b0));
  FDRE \alpha_real_V_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_4),
        .D(alpha_real_V_1_reg_2084[9]),
        .Q(alpha_real_V_reg_331[9]),
        .R(gmem_m_axi_U_n_23));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \and_ln570_reg_2008[0]_i_1 
       (.I0(exp_tmp_reg_1964[4]),
        .I1(exp_tmp_reg_1964[7]),
        .I2(exp_tmp_reg_1964[2]),
        .I3(\and_ln570_reg_2008[0]_i_2_n_3 ),
        .I4(\and_ln570_reg_2008[0]_i_3_n_3 ),
        .I5(p_0_in3_in),
        .O(and_ln570_fu_533_p2));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \and_ln570_reg_2008[0]_i_2 
       (.I0(exp_tmp_reg_1964[1]),
        .I1(exp_tmp_reg_1964[0]),
        .I2(exp_tmp_reg_1964[9]),
        .I3(exp_tmp_reg_1964[6]),
        .O(\and_ln570_reg_2008[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \and_ln570_reg_2008[0]_i_3 
       (.I0(exp_tmp_reg_1964[10]),
        .I1(exp_tmp_reg_1964[3]),
        .I2(exp_tmp_reg_1964[5]),
        .I3(exp_tmp_reg_1964[8]),
        .O(\and_ln570_reg_2008[0]_i_3_n_3 ));
  FDRE \and_ln570_reg_2008_reg[0] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(and_ln570_fu_533_p2),
        .Q(and_ln570_reg_2008),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \ap_CS_fsm[15]_i_2 
       (.I0(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .I1(\ap_CS_fsm[15]_i_3_n_3 ),
        .I2(operation_read_reg_1943[1]),
        .I3(operation_read_reg_1943[0]),
        .I4(\ap_CS_fsm[15]_i_4_n_3 ),
        .I5(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .O(\ap_CS_fsm[15]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[15]_i_3 
       (.I0(operation_read_reg_1943[6]),
        .I1(operation_read_reg_1943[5]),
        .I2(operation_read_reg_1943[7]),
        .I3(operation_read_reg_1943[4]),
        .O(\ap_CS_fsm[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[15]_i_4 
       (.I0(operation_read_reg_1943[3]),
        .I1(operation_read_reg_1943[2]),
        .O(\ap_CS_fsm[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[15]_i_2_n_3 ),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(\ap_CS_fsm_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[10] ),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[11] ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[8] ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \beta_imag_V_2_reg_371[15]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[15]_i_2_n_3 ),
        .O(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[0]),
        .Q(beta_imag_V_2_reg_371[0]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[10]),
        .Q(beta_imag_V_2_reg_371[10]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[11]),
        .Q(beta_imag_V_2_reg_371[11]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[12]),
        .Q(beta_imag_V_2_reg_371[12]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[13]),
        .Q(beta_imag_V_2_reg_371[13]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[14]),
        .Q(beta_imag_V_2_reg_371[14]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[15]),
        .Q(beta_imag_V_2_reg_371[15]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[1]),
        .Q(beta_imag_V_2_reg_371[1]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[2]),
        .Q(beta_imag_V_2_reg_371[2]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[3]),
        .Q(beta_imag_V_2_reg_371[3]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[4]),
        .Q(beta_imag_V_2_reg_371[4]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[5]),
        .Q(beta_imag_V_2_reg_371[5]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[6]),
        .Q(beta_imag_V_2_reg_371[6]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[7]),
        .Q(beta_imag_V_2_reg_371[7]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[8]),
        .Q(beta_imag_V_2_reg_371[8]),
        .R(beta_imag_V_2_reg_3710));
  FDRE \beta_imag_V_2_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(alpha_real_V_reg_3310),
        .D(beta_imag_V_reg_2089[9]),
        .Q(beta_imag_V_2_reg_371[9]),
        .R(beta_imag_V_2_reg_3710));
  LUT5 #(
    .INIT(32'hF0FEF010)) 
    \beta_imag_V_reg_2089[0]_i_1 
       (.I0(k_V_reg_2055[0]),
        .I1(k_V_reg_2055[1]),
        .I2(trunc_ln818_2_fu_826_p4[0]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[2]),
        .O(outsin_V_fu_928_p3[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[10]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[10]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[10]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[12]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[11]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[11]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[11]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[13]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[12]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[12]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[12]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[14]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[12]));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[12]_i_3 
       (.I0(sub_ln274_fu_852_p2[14]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[12]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[12]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[12]_i_4 
       (.I0(sub_ln274_fu_852_p2[13]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[11]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[12]_i_5 
       (.I0(sub_ln274_fu_852_p2[12]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[10]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[12]_i_6 
       (.I0(sub_ln274_fu_852_p2[11]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[9]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[13]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[13]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[13]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[15]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[13]_i_3 
       (.I0(trunc_ln818_2_fu_826_p4[13]),
        .O(\beta_imag_V_reg_2089[13]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[13]_i_4 
       (.I0(trunc_ln818_2_fu_826_p4[12]),
        .O(\beta_imag_V_reg_2089[13]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[13]_i_5 
       (.I0(trunc_ln818_2_fu_826_p4[11]),
        .O(\beta_imag_V_reg_2089[13]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[13]_i_6 
       (.I0(trunc_ln818_2_fu_826_p4[10]),
        .O(\beta_imag_V_reg_2089[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[14]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[14]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[14]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[16]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[15]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[15]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[15]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[17]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \beta_imag_V_reg_2089[15]_i_3 
       (.I0(k_V_reg_2055[0]),
        .I1(k_V_reg_2055[1]),
        .O(p_0_in0_in));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[15]_i_5 
       (.I0(sub_ln274_fu_852_p2[17]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[15]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[15]_i_6 
       (.I0(sub_ln274_fu_852_p2[16]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[14]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[15]_i_7 
       (.I0(sub_ln274_fu_852_p2[15]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[13]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[15]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[15]_i_8 
       (.I0(trunc_ln818_2_fu_826_p4[15]),
        .O(\beta_imag_V_reg_2089[15]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[15]_i_9 
       (.I0(trunc_ln818_2_fu_826_p4[14]),
        .O(\beta_imag_V_reg_2089[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[1]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[1]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[1]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[3]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[1]_i_3 
       (.I0(trunc_ln818_2_fu_826_p4[1]),
        .O(\beta_imag_V_reg_2089[1]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[1]_i_4 
       (.I0(trunc_ln818_2_fu_826_p4[0]),
        .O(\beta_imag_V_reg_2089[1]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[1]_i_5 
       (.I0(\p_loc_fu_226_reg_n_3_[1] ),
        .O(\beta_imag_V_reg_2089[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[2]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[2]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[2]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[4]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[3]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[3]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[3]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[5]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[4]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[4]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[4]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[6]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[4]));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[4]_i_3 
       (.I0(sub_ln274_fu_852_p2[2]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[0]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[4]_i_4 
       (.I0(sub_ln274_fu_852_p2[6]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[4]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[4]_i_5 
       (.I0(sub_ln274_fu_852_p2[5]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[3]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[4]_i_6 
       (.I0(sub_ln274_fu_852_p2[4]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[2]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[4]_i_7 
       (.I0(sub_ln274_fu_852_p2[3]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[1]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[5]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[5]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[5]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[7]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[5]_i_3 
       (.I0(trunc_ln818_2_fu_826_p4[5]),
        .O(\beta_imag_V_reg_2089[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[5]_i_4 
       (.I0(trunc_ln818_2_fu_826_p4[4]),
        .O(\beta_imag_V_reg_2089[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[5]_i_5 
       (.I0(trunc_ln818_2_fu_826_p4[3]),
        .O(\beta_imag_V_reg_2089[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[5]_i_6 
       (.I0(trunc_ln818_2_fu_826_p4[2]),
        .O(\beta_imag_V_reg_2089[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[6]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[6]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[6]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[8]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[7]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[7]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[7]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[9]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[8]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[8]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[8]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[10]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[8]));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[8]_i_3 
       (.I0(sub_ln274_fu_852_p2[10]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[8]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[8]_i_4 
       (.I0(sub_ln274_fu_852_p2[9]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[7]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[8]_i_5 
       (.I0(sub_ln274_fu_852_p2[8]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[6]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1D1D1D0F)) 
    \beta_imag_V_reg_2089[8]_i_6 
       (.I0(sub_ln274_fu_852_p2[7]),
        .I1(icmp_ln251_1_reg_2073),
        .I2(trunc_ln818_2_fu_826_p4[5]),
        .I3(k_V_reg_2055[1]),
        .I4(k_V_reg_2055[0]),
        .O(\beta_imag_V_reg_2089[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F3F0C0)) 
    \beta_imag_V_reg_2089[9]_i_1 
       (.I0(sub_ln813_1_fu_922_p2[9]),
        .I1(p_0_in0_in),
        .I2(trunc_ln818_2_fu_826_p4[9]),
        .I3(icmp_ln251_1_reg_2073),
        .I4(sub_ln274_fu_852_p2[11]),
        .I5(sign0_reg_2040),
        .O(outsin_V_fu_928_p3[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[9]_i_3 
       (.I0(trunc_ln818_2_fu_826_p4[9]),
        .O(\beta_imag_V_reg_2089[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[9]_i_4 
       (.I0(trunc_ln818_2_fu_826_p4[8]),
        .O(\beta_imag_V_reg_2089[9]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[9]_i_5 
       (.I0(trunc_ln818_2_fu_826_p4[7]),
        .O(\beta_imag_V_reg_2089[9]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \beta_imag_V_reg_2089[9]_i_6 
       (.I0(trunc_ln818_2_fu_826_p4[6]),
        .O(\beta_imag_V_reg_2089[9]_i_6_n_3 ));
  FDRE \beta_imag_V_reg_2089_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[0]),
        .Q(beta_imag_V_reg_2089[0]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[10]),
        .Q(beta_imag_V_reg_2089[10]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[11]),
        .Q(beta_imag_V_reg_2089[11]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[12]),
        .Q(beta_imag_V_reg_2089[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[12]_i_2 
       (.CI(\beta_imag_V_reg_2089_reg[8]_i_2_n_3 ),
        .CO({\beta_imag_V_reg_2089_reg[12]_i_2_n_3 ,\beta_imag_V_reg_2089_reg[12]_i_2_n_4 ,\beta_imag_V_reg_2089_reg[12]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln813_1_fu_922_p2[12:9]),
        .S({\beta_imag_V_reg_2089[12]_i_3_n_3 ,\beta_imag_V_reg_2089[12]_i_4_n_3 ,\beta_imag_V_reg_2089[12]_i_5_n_3 ,\beta_imag_V_reg_2089[12]_i_6_n_3 }));
  FDRE \beta_imag_V_reg_2089_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[13]),
        .Q(beta_imag_V_reg_2089[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[13]_i_2 
       (.CI(\beta_imag_V_reg_2089_reg[9]_i_2_n_3 ),
        .CO({\beta_imag_V_reg_2089_reg[13]_i_2_n_3 ,\beta_imag_V_reg_2089_reg[13]_i_2_n_4 ,\beta_imag_V_reg_2089_reg[13]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[13]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln274_fu_852_p2[15:12]),
        .S({\beta_imag_V_reg_2089[13]_i_3_n_3 ,\beta_imag_V_reg_2089[13]_i_4_n_3 ,\beta_imag_V_reg_2089[13]_i_5_n_3 ,\beta_imag_V_reg_2089[13]_i_6_n_3 }));
  FDRE \beta_imag_V_reg_2089_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[14]),
        .Q(beta_imag_V_reg_2089[14]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[15]),
        .Q(beta_imag_V_reg_2089[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[15]_i_2 
       (.CI(\beta_imag_V_reg_2089_reg[12]_i_2_n_3 ),
        .CO({\NLW_beta_imag_V_reg_2089_reg[15]_i_2_CO_UNCONNECTED [3:2],\beta_imag_V_reg_2089_reg[15]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beta_imag_V_reg_2089_reg[15]_i_2_O_UNCONNECTED [3],sub_ln813_1_fu_922_p2[15:13]}),
        .S({1'b0,\beta_imag_V_reg_2089[15]_i_5_n_3 ,\beta_imag_V_reg_2089[15]_i_6_n_3 ,\beta_imag_V_reg_2089[15]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[15]_i_4 
       (.CI(\beta_imag_V_reg_2089_reg[13]_i_2_n_3 ),
        .CO({\NLW_beta_imag_V_reg_2089_reg[15]_i_4_CO_UNCONNECTED [3:1],\beta_imag_V_reg_2089_reg[15]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beta_imag_V_reg_2089_reg[15]_i_4_O_UNCONNECTED [3:2],sub_ln274_fu_852_p2[17:16]}),
        .S({1'b0,1'b0,\beta_imag_V_reg_2089[15]_i_8_n_3 ,\beta_imag_V_reg_2089[15]_i_9_n_3 }));
  FDRE \beta_imag_V_reg_2089_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[1]),
        .Q(beta_imag_V_reg_2089[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\beta_imag_V_reg_2089_reg[1]_i_2_n_3 ,\beta_imag_V_reg_2089_reg[1]_i_2_n_4 ,\beta_imag_V_reg_2089_reg[1]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln274_fu_852_p2[3:2],\NLW_beta_imag_V_reg_2089_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\beta_imag_V_reg_2089[1]_i_3_n_3 ,\beta_imag_V_reg_2089[1]_i_4_n_3 ,\beta_imag_V_reg_2089[1]_i_5_n_3 ,\p_loc_fu_226_reg_n_3_[0] }));
  FDRE \beta_imag_V_reg_2089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[2]),
        .Q(beta_imag_V_reg_2089[2]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[3]),
        .Q(beta_imag_V_reg_2089[3]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[4]),
        .Q(beta_imag_V_reg_2089[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\beta_imag_V_reg_2089_reg[4]_i_2_n_3 ,\beta_imag_V_reg_2089_reg[4]_i_2_n_4 ,\beta_imag_V_reg_2089_reg[4]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[4]_i_2_n_6 }),
        .CYINIT(\beta_imag_V_reg_2089[4]_i_3_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln813_1_fu_922_p2[4:1]),
        .S({\beta_imag_V_reg_2089[4]_i_4_n_3 ,\beta_imag_V_reg_2089[4]_i_5_n_3 ,\beta_imag_V_reg_2089[4]_i_6_n_3 ,\beta_imag_V_reg_2089[4]_i_7_n_3 }));
  FDRE \beta_imag_V_reg_2089_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[5]),
        .Q(beta_imag_V_reg_2089[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[5]_i_2 
       (.CI(\beta_imag_V_reg_2089_reg[1]_i_2_n_3 ),
        .CO({\beta_imag_V_reg_2089_reg[5]_i_2_n_3 ,\beta_imag_V_reg_2089_reg[5]_i_2_n_4 ,\beta_imag_V_reg_2089_reg[5]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln274_fu_852_p2[7:4]),
        .S({\beta_imag_V_reg_2089[5]_i_3_n_3 ,\beta_imag_V_reg_2089[5]_i_4_n_3 ,\beta_imag_V_reg_2089[5]_i_5_n_3 ,\beta_imag_V_reg_2089[5]_i_6_n_3 }));
  FDRE \beta_imag_V_reg_2089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[6]),
        .Q(beta_imag_V_reg_2089[6]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[7]),
        .Q(beta_imag_V_reg_2089[7]),
        .R(1'b0));
  FDRE \beta_imag_V_reg_2089_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[8]),
        .Q(beta_imag_V_reg_2089[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[8]_i_2 
       (.CI(\beta_imag_V_reg_2089_reg[4]_i_2_n_3 ),
        .CO({\beta_imag_V_reg_2089_reg[8]_i_2_n_3 ,\beta_imag_V_reg_2089_reg[8]_i_2_n_4 ,\beta_imag_V_reg_2089_reg[8]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln813_1_fu_922_p2[8:5]),
        .S({\beta_imag_V_reg_2089[8]_i_3_n_3 ,\beta_imag_V_reg_2089[8]_i_4_n_3 ,\beta_imag_V_reg_2089[8]_i_5_n_3 ,\beta_imag_V_reg_2089[8]_i_6_n_3 }));
  FDRE \beta_imag_V_reg_2089_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(outsin_V_fu_928_p3[9]),
        .Q(beta_imag_V_reg_2089[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beta_imag_V_reg_2089_reg[9]_i_2 
       (.CI(\beta_imag_V_reg_2089_reg[5]_i_2_n_3 ),
        .CO({\beta_imag_V_reg_2089_reg[9]_i_2_n_3 ,\beta_imag_V_reg_2089_reg[9]_i_2_n_4 ,\beta_imag_V_reg_2089_reg[9]_i_2_n_5 ,\beta_imag_V_reg_2089_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln274_fu_852_p2[11:8]),
        .S({\beta_imag_V_reg_2089[9]_i_3_n_3 ,\beta_imag_V_reg_2089[9]_i_4_n_3 ,\beta_imag_V_reg_2089[9]_i_5_n_3 ,\beta_imag_V_reg_2089[9]_i_6_n_3 }));
  LUT4 #(
    .INIT(16'h0002)) 
    \beta_real_V_reg_350[14]_i_2 
       (.I0(ap_CS_fsm_state16),
        .I1(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .I2(\tmp_V_5_reg_2104[0]_i_3_n_3 ),
        .I3(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .O(\beta_real_V_reg_350[14]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \beta_real_V_reg_350[14]_i_3 
       (.I0(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .I1(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .I2(operation_read_reg_1943[1]),
        .I3(\beta_real_V_reg_350[14]_i_6_n_3 ),
        .I4(ap_CS_fsm_state5),
        .O(\beta_real_V_reg_350[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \beta_real_V_reg_350[14]_i_4 
       (.I0(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .I1(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .I2(operation_read_reg_1943[1]),
        .I3(ap_CS_fsm_state5),
        .I4(operation_read_reg_1943[0]),
        .I5(\beta_real_V_reg_350[14]_i_6_n_3 ),
        .O(alpha_real_V_reg_3311));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    \beta_real_V_reg_350[14]_i_5 
       (.I0(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .I1(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .I2(operation_read_reg_1943[1]),
        .I3(ap_CS_fsm_state5),
        .I4(\ap_CS_fsm[15]_i_2_n_3 ),
        .I5(\beta_real_V_reg_350[14]_i_6_n_3 ),
        .O(alpha_real_V_reg_33118_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \beta_real_V_reg_350[14]_i_6 
       (.I0(operation_read_reg_1943[2]),
        .I1(operation_read_reg_1943[3]),
        .I2(operation_read_reg_1943[4]),
        .I3(operation_read_reg_1943[7]),
        .I4(operation_read_reg_1943[5]),
        .I5(operation_read_reg_1943[6]),
        .O(\beta_real_V_reg_350[14]_i_6_n_3 ));
  FDRE \beta_real_V_reg_350_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_25),
        .Q(beta_real_V_reg_350[13]),
        .R(1'b0));
  FDRE \beta_real_V_reg_350_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_24),
        .Q(beta_real_V_reg_350[14]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .operation(operation),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .theta(theta));
  FDRE \exp_tmp_reg_1964_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[52]),
        .Q(exp_tmp_reg_1964[0]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[62]),
        .Q(exp_tmp_reg_1964[10]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[53]),
        .Q(exp_tmp_reg_1964[1]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[54]),
        .Q(exp_tmp_reg_1964[2]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[55]),
        .Q(exp_tmp_reg_1964[3]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[56]),
        .Q(exp_tmp_reg_1964[4]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[57]),
        .Q(exp_tmp_reg_1964[5]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[58]),
        .Q(exp_tmp_reg_1964[6]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[59]),
        .Q(exp_tmp_reg_1964[7]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[60]),
        .Q(exp_tmp_reg_1964[8]),
        .R(1'b0));
  FDRE \exp_tmp_reg_1964_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[61]),
        .Q(exp_tmp_reg_1964[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_fpext_32ns_64_2_no_dsp_1 fpext_32ns_64_2_no_dsp_1_U5
       (.Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1] (fpext_32ns_64_2_no_dsp_1_U5_n_3),
        .ap_clk(ap_clk),
        .dout(grp_fu_397_p1),
        .\icmp_ln560_reg_1974_reg[0] (\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .theta(theta));
  FDRE \gmem_addr_1_reg_2139_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[0]),
        .Q(gmem_addr_1_reg_2139[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[10]),
        .Q(gmem_addr_1_reg_2139[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[11]),
        .Q(gmem_addr_1_reg_2139[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[12]),
        .Q(gmem_addr_1_reg_2139[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[13]),
        .Q(gmem_addr_1_reg_2139[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[14]),
        .Q(gmem_addr_1_reg_2139[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[15]),
        .Q(gmem_addr_1_reg_2139[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[16]),
        .Q(gmem_addr_1_reg_2139[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[17]),
        .Q(gmem_addr_1_reg_2139[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[18]),
        .Q(gmem_addr_1_reg_2139[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[19]),
        .Q(gmem_addr_1_reg_2139[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[1]),
        .Q(gmem_addr_1_reg_2139[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[20]),
        .Q(gmem_addr_1_reg_2139[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[21]),
        .Q(gmem_addr_1_reg_2139[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[22]),
        .Q(gmem_addr_1_reg_2139[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[23]),
        .Q(gmem_addr_1_reg_2139[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[24]),
        .Q(gmem_addr_1_reg_2139[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[25]),
        .Q(gmem_addr_1_reg_2139[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[26]),
        .Q(gmem_addr_1_reg_2139[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[27]),
        .Q(gmem_addr_1_reg_2139[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[28]),
        .Q(gmem_addr_1_reg_2139[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[29]),
        .Q(gmem_addr_1_reg_2139[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[2]),
        .Q(gmem_addr_1_reg_2139[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[30]),
        .Q(gmem_addr_1_reg_2139[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[31]),
        .Q(gmem_addr_1_reg_2139[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[32]),
        .Q(gmem_addr_1_reg_2139[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[33]),
        .Q(gmem_addr_1_reg_2139[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[34]),
        .Q(gmem_addr_1_reg_2139[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[35]),
        .Q(gmem_addr_1_reg_2139[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[36]),
        .Q(gmem_addr_1_reg_2139[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[37]),
        .Q(gmem_addr_1_reg_2139[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[38]),
        .Q(gmem_addr_1_reg_2139[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[39]),
        .Q(gmem_addr_1_reg_2139[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[3]),
        .Q(gmem_addr_1_reg_2139[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[40]),
        .Q(gmem_addr_1_reg_2139[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[41]),
        .Q(gmem_addr_1_reg_2139[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[42]),
        .Q(gmem_addr_1_reg_2139[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[43]),
        .Q(gmem_addr_1_reg_2139[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[44]),
        .Q(gmem_addr_1_reg_2139[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[45]),
        .Q(gmem_addr_1_reg_2139[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[46]),
        .Q(gmem_addr_1_reg_2139[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[47]),
        .Q(gmem_addr_1_reg_2139[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[48]),
        .Q(gmem_addr_1_reg_2139[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[49]),
        .Q(gmem_addr_1_reg_2139[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[4]),
        .Q(gmem_addr_1_reg_2139[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[50]),
        .Q(gmem_addr_1_reg_2139[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[51]),
        .Q(gmem_addr_1_reg_2139[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[52]),
        .Q(gmem_addr_1_reg_2139[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[53]),
        .Q(gmem_addr_1_reg_2139[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[54]),
        .Q(gmem_addr_1_reg_2139[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[55]),
        .Q(gmem_addr_1_reg_2139[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[56]),
        .Q(gmem_addr_1_reg_2139[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[57]),
        .Q(gmem_addr_1_reg_2139[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[58]),
        .Q(gmem_addr_1_reg_2139[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[59]),
        .Q(gmem_addr_1_reg_2139[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[5]),
        .Q(gmem_addr_1_reg_2139[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[60]),
        .Q(gmem_addr_1_reg_2139[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[61]),
        .Q(gmem_addr_1_reg_2139[61]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[6]),
        .Q(gmem_addr_1_reg_2139[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[7]),
        .Q(gmem_addr_1_reg_2139[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[8]),
        .Q(gmem_addr_1_reg_2139[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2139_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln57_fu_1046_p1[9]),
        .Q(gmem_addr_1_reg_2139[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[0]),
        .Q(gmem_addr_2_reg_2145[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[10]),
        .Q(gmem_addr_2_reg_2145[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[11]),
        .Q(gmem_addr_2_reg_2145[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[12]),
        .Q(gmem_addr_2_reg_2145[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[13]),
        .Q(gmem_addr_2_reg_2145[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[14]),
        .Q(gmem_addr_2_reg_2145[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[15]),
        .Q(gmem_addr_2_reg_2145[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[16]),
        .Q(gmem_addr_2_reg_2145[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[17]),
        .Q(gmem_addr_2_reg_2145[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[18]),
        .Q(gmem_addr_2_reg_2145[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[19]),
        .Q(gmem_addr_2_reg_2145[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[1]),
        .Q(gmem_addr_2_reg_2145[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[20]),
        .Q(gmem_addr_2_reg_2145[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[21]),
        .Q(gmem_addr_2_reg_2145[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[22]),
        .Q(gmem_addr_2_reg_2145[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[23]),
        .Q(gmem_addr_2_reg_2145[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[24]),
        .Q(gmem_addr_2_reg_2145[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[25]),
        .Q(gmem_addr_2_reg_2145[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[26]),
        .Q(gmem_addr_2_reg_2145[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[27]),
        .Q(gmem_addr_2_reg_2145[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[28]),
        .Q(gmem_addr_2_reg_2145[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[29]),
        .Q(gmem_addr_2_reg_2145[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[2]),
        .Q(gmem_addr_2_reg_2145[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[30]),
        .Q(gmem_addr_2_reg_2145[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[31]),
        .Q(gmem_addr_2_reg_2145[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[32]),
        .Q(gmem_addr_2_reg_2145[32]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[33]),
        .Q(gmem_addr_2_reg_2145[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[34]),
        .Q(gmem_addr_2_reg_2145[34]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[35]),
        .Q(gmem_addr_2_reg_2145[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[36]),
        .Q(gmem_addr_2_reg_2145[36]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[37]),
        .Q(gmem_addr_2_reg_2145[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[38]),
        .Q(gmem_addr_2_reg_2145[38]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[39]),
        .Q(gmem_addr_2_reg_2145[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[3]),
        .Q(gmem_addr_2_reg_2145[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[40]),
        .Q(gmem_addr_2_reg_2145[40]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[41]),
        .Q(gmem_addr_2_reg_2145[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[42]),
        .Q(gmem_addr_2_reg_2145[42]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[43]),
        .Q(gmem_addr_2_reg_2145[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[44]),
        .Q(gmem_addr_2_reg_2145[44]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[45]),
        .Q(gmem_addr_2_reg_2145[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[46]),
        .Q(gmem_addr_2_reg_2145[46]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[47]),
        .Q(gmem_addr_2_reg_2145[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[48]),
        .Q(gmem_addr_2_reg_2145[48]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[49]),
        .Q(gmem_addr_2_reg_2145[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[4]),
        .Q(gmem_addr_2_reg_2145[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[50]),
        .Q(gmem_addr_2_reg_2145[50]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[51]),
        .Q(gmem_addr_2_reg_2145[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[52]),
        .Q(gmem_addr_2_reg_2145[52]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[53]),
        .Q(gmem_addr_2_reg_2145[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[54]),
        .Q(gmem_addr_2_reg_2145[54]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[55]),
        .Q(gmem_addr_2_reg_2145[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[56]),
        .Q(gmem_addr_2_reg_2145[56]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[57]),
        .Q(gmem_addr_2_reg_2145[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[58]),
        .Q(gmem_addr_2_reg_2145[58]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[59]),
        .Q(gmem_addr_2_reg_2145[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[5]),
        .Q(gmem_addr_2_reg_2145[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[60]),
        .Q(gmem_addr_2_reg_2145[60]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[61]),
        .Q(gmem_addr_2_reg_2145[61]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[6]),
        .Q(gmem_addr_2_reg_2145[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[7]),
        .Q(gmem_addr_2_reg_2145[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[8]),
        .Q(gmem_addr_2_reg_2145[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2145_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln58_fu_1065_p1[9]),
        .Q(gmem_addr_2_reg_2145[9]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[0]),
        .Q(gmem_addr_3_reg_2151[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[10]),
        .Q(gmem_addr_3_reg_2151[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[11]),
        .Q(gmem_addr_3_reg_2151[11]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[12]),
        .Q(gmem_addr_3_reg_2151[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[13]),
        .Q(gmem_addr_3_reg_2151[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[14]),
        .Q(gmem_addr_3_reg_2151[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[15]),
        .Q(gmem_addr_3_reg_2151[15]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[16]),
        .Q(gmem_addr_3_reg_2151[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[17]),
        .Q(gmem_addr_3_reg_2151[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[18]),
        .Q(gmem_addr_3_reg_2151[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[19]),
        .Q(gmem_addr_3_reg_2151[19]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[1]),
        .Q(gmem_addr_3_reg_2151[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[20]),
        .Q(gmem_addr_3_reg_2151[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[21]),
        .Q(gmem_addr_3_reg_2151[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[22]),
        .Q(gmem_addr_3_reg_2151[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[23]),
        .Q(gmem_addr_3_reg_2151[23]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[24]),
        .Q(gmem_addr_3_reg_2151[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[25]),
        .Q(gmem_addr_3_reg_2151[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[26]),
        .Q(gmem_addr_3_reg_2151[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[27]),
        .Q(gmem_addr_3_reg_2151[27]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[28]),
        .Q(gmem_addr_3_reg_2151[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[29]),
        .Q(gmem_addr_3_reg_2151[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[2]),
        .Q(gmem_addr_3_reg_2151[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[30]),
        .Q(gmem_addr_3_reg_2151[30]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[31]),
        .Q(gmem_addr_3_reg_2151[31]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[32]),
        .Q(gmem_addr_3_reg_2151[32]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[33]),
        .Q(gmem_addr_3_reg_2151[33]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[34]),
        .Q(gmem_addr_3_reg_2151[34]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[35]),
        .Q(gmem_addr_3_reg_2151[35]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[36]),
        .Q(gmem_addr_3_reg_2151[36]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[37]),
        .Q(gmem_addr_3_reg_2151[37]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[38]),
        .Q(gmem_addr_3_reg_2151[38]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[39]),
        .Q(gmem_addr_3_reg_2151[39]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[3]),
        .Q(gmem_addr_3_reg_2151[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[40]),
        .Q(gmem_addr_3_reg_2151[40]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[41]),
        .Q(gmem_addr_3_reg_2151[41]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[42]),
        .Q(gmem_addr_3_reg_2151[42]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[43]),
        .Q(gmem_addr_3_reg_2151[43]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[44]),
        .Q(gmem_addr_3_reg_2151[44]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[45]),
        .Q(gmem_addr_3_reg_2151[45]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[46]),
        .Q(gmem_addr_3_reg_2151[46]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[47]),
        .Q(gmem_addr_3_reg_2151[47]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[48]),
        .Q(gmem_addr_3_reg_2151[48]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[49]),
        .Q(gmem_addr_3_reg_2151[49]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[4]),
        .Q(gmem_addr_3_reg_2151[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[50]),
        .Q(gmem_addr_3_reg_2151[50]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[51]),
        .Q(gmem_addr_3_reg_2151[51]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[52]),
        .Q(gmem_addr_3_reg_2151[52]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[53]),
        .Q(gmem_addr_3_reg_2151[53]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[54]),
        .Q(gmem_addr_3_reg_2151[54]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[55]),
        .Q(gmem_addr_3_reg_2151[55]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[56]),
        .Q(gmem_addr_3_reg_2151[56]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[57]),
        .Q(gmem_addr_3_reg_2151[57]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[58]),
        .Q(gmem_addr_3_reg_2151[58]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[59]),
        .Q(gmem_addr_3_reg_2151[59]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[5]),
        .Q(gmem_addr_3_reg_2151[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[60]),
        .Q(gmem_addr_3_reg_2151[60]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[61]),
        .Q(gmem_addr_3_reg_2151[61]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[6]),
        .Q(gmem_addr_3_reg_2151[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[7]),
        .Q(gmem_addr_3_reg_2151[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[8]),
        .Q(gmem_addr_3_reg_2151[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2151_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln59_fu_1084_p1[9]),
        .Q(gmem_addr_3_reg_2151[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi gmem_m_axi_U
       (.D({ap_NS_fsm[27:15],ap_NS_fsm[0]}),
        .E(alpha_real_V_reg_3310),
        .Q(alpha_real_V_1_reg_2084[14]),
        .SR(ap_rst_n_inv),
        .\alpha_real_V_1_reg_2084_reg[14] (gmem_m_axi_U_n_3),
        .alpha_real_V_reg_331(alpha_real_V_reg_331[14]),
        .alpha_real_V_reg_3311(alpha_real_V_reg_3311),
        .alpha_real_V_reg_33118_out(alpha_real_V_reg_33118_out),
        .\alpha_real_V_reg_331_reg[14] (\alpha_real_V_reg_331[14]_i_2_n_3 ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm[15]_i_2_n_3 ),
        .\ap_CS_fsm_reg[4] (gmem_m_axi_U_n_23),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\beta_imag_V_2_reg_371_reg[0] (\beta_real_V_reg_350[14]_i_2_n_3 ),
        .beta_real_V_reg_350(beta_real_V_reg_350),
        .\beta_real_V_reg_350_reg[14] (\beta_real_V_reg_350[14]_i_3_n_3 ),
        .\dout_reg[61] (gmem_addr_3_reg_2151),
        .dout_vld_reg({ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_3_[23] ,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state5,ap_CS_fsm_state1}),
        .full_n_reg(gmem_m_axi_U_n_4),
        .full_n_reg_0(gmem_m_axi_U_n_24),
        .full_n_reg_1(gmem_m_axi_U_n_25),
        .gmem_BVALID(gmem_BVALID),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg({\select_ln1090_2_reg_2298_reg_n_3_[31] ,\select_ln1090_2_reg_2298_reg_n_3_[30] ,\select_ln1090_2_reg_2298_reg_n_3_[29] ,\select_ln1090_2_reg_2298_reg_n_3_[27] ,\select_ln1090_2_reg_2298_reg_n_3_[26] ,\select_ln1090_2_reg_2298_reg_n_3_[25] ,\select_ln1090_2_reg_2298_reg_n_3_[24] ,\select_ln1090_2_reg_2298_reg_n_3_[23] ,\select_ln1090_2_reg_2298_reg_n_3_[22] ,\select_ln1090_2_reg_2298_reg_n_3_[21] ,\select_ln1090_2_reg_2298_reg_n_3_[20] ,\select_ln1090_2_reg_2298_reg_n_3_[19] ,\select_ln1090_2_reg_2298_reg_n_3_[18] ,\select_ln1090_2_reg_2298_reg_n_3_[17] ,\select_ln1090_2_reg_2298_reg_n_3_[16] ,\select_ln1090_2_reg_2298_reg_n_3_[15] ,\select_ln1090_2_reg_2298_reg_n_3_[14] ,\select_ln1090_2_reg_2298_reg_n_3_[13] ,\select_ln1090_2_reg_2298_reg_n_3_[12] ,\select_ln1090_2_reg_2298_reg_n_3_[11] ,\select_ln1090_2_reg_2298_reg_n_3_[10] ,\select_ln1090_2_reg_2298_reg_n_3_[9] ,\select_ln1090_2_reg_2298_reg_n_3_[8] ,\select_ln1090_2_reg_2298_reg_n_3_[7] ,\select_ln1090_2_reg_2298_reg_n_3_[6] ,\select_ln1090_2_reg_2298_reg_n_3_[5] ,\select_ln1090_2_reg_2298_reg_n_3_[4] ,\select_ln1090_2_reg_2298_reg_n_3_[3] ,\select_ln1090_2_reg_2298_reg_n_3_[2] ,\select_ln1090_2_reg_2298_reg_n_3_[1] ,\select_ln1090_2_reg_2298_reg_n_3_[0] }),
        .\mem_reg[3][61]_srl4_i_1 (gmem_addr_2_reg_2145),
        .\mem_reg[3][61]_srl4_i_1_0 (gmem_addr_1_reg_2139),
        .\mem_reg[3][61]_srl4_i_1_1 ({p_0_in0,\real_alpha_read_reg_1932_reg_n_3_[62] ,\real_alpha_read_reg_1932_reg_n_3_[61] ,\real_alpha_read_reg_1932_reg_n_3_[60] ,\real_alpha_read_reg_1932_reg_n_3_[59] ,\real_alpha_read_reg_1932_reg_n_3_[58] ,\real_alpha_read_reg_1932_reg_n_3_[57] ,\real_alpha_read_reg_1932_reg_n_3_[56] ,\real_alpha_read_reg_1932_reg_n_3_[55] ,\real_alpha_read_reg_1932_reg_n_3_[54] ,\real_alpha_read_reg_1932_reg_n_3_[53] ,\real_alpha_read_reg_1932_reg_n_3_[52] ,\real_alpha_read_reg_1932_reg_n_3_[51] ,\real_alpha_read_reg_1932_reg_n_3_[50] ,\real_alpha_read_reg_1932_reg_n_3_[49] ,\real_alpha_read_reg_1932_reg_n_3_[48] ,\real_alpha_read_reg_1932_reg_n_3_[47] ,\real_alpha_read_reg_1932_reg_n_3_[46] ,\real_alpha_read_reg_1932_reg_n_3_[45] ,\real_alpha_read_reg_1932_reg_n_3_[44] ,\real_alpha_read_reg_1932_reg_n_3_[43] ,\real_alpha_read_reg_1932_reg_n_3_[42] ,\real_alpha_read_reg_1932_reg_n_3_[41] ,\real_alpha_read_reg_1932_reg_n_3_[40] ,\real_alpha_read_reg_1932_reg_n_3_[39] ,\real_alpha_read_reg_1932_reg_n_3_[38] ,\real_alpha_read_reg_1932_reg_n_3_[37] ,\real_alpha_read_reg_1932_reg_n_3_[36] ,\real_alpha_read_reg_1932_reg_n_3_[35] ,\real_alpha_read_reg_1932_reg_n_3_[34] ,\real_alpha_read_reg_1932_reg_n_3_[33] ,\real_alpha_read_reg_1932_reg_n_3_[32] ,\real_alpha_read_reg_1932_reg_n_3_[31] ,\real_alpha_read_reg_1932_reg_n_3_[30] ,\real_alpha_read_reg_1932_reg_n_3_[29] ,\real_alpha_read_reg_1932_reg_n_3_[28] ,\real_alpha_read_reg_1932_reg_n_3_[27] ,\real_alpha_read_reg_1932_reg_n_3_[26] ,\real_alpha_read_reg_1932_reg_n_3_[25] ,\real_alpha_read_reg_1932_reg_n_3_[24] ,\real_alpha_read_reg_1932_reg_n_3_[23] ,\real_alpha_read_reg_1932_reg_n_3_[22] ,\real_alpha_read_reg_1932_reg_n_3_[21] ,\real_alpha_read_reg_1932_reg_n_3_[20] ,\real_alpha_read_reg_1932_reg_n_3_[19] ,\real_alpha_read_reg_1932_reg_n_3_[18] ,\real_alpha_read_reg_1932_reg_n_3_[17] ,\real_alpha_read_reg_1932_reg_n_3_[16] ,\real_alpha_read_reg_1932_reg_n_3_[15] ,\real_alpha_read_reg_1932_reg_n_3_[14] ,\real_alpha_read_reg_1932_reg_n_3_[13] ,\real_alpha_read_reg_1932_reg_n_3_[12] ,\real_alpha_read_reg_1932_reg_n_3_[11] ,\real_alpha_read_reg_1932_reg_n_3_[10] ,\real_alpha_read_reg_1932_reg_n_3_[9] ,\real_alpha_read_reg_1932_reg_n_3_[8] ,\real_alpha_read_reg_1932_reg_n_3_[7] ,\real_alpha_read_reg_1932_reg_n_3_[6] ,\real_alpha_read_reg_1932_reg_n_3_[5] ,\real_alpha_read_reg_1932_reg_n_3_[4] ,\real_alpha_read_reg_1932_reg_n_3_[3] ,\real_alpha_read_reg_1932_reg_n_3_[2] }),
        .mem_reg_0({\select_ln1090_reg_2204_reg_n_3_[31] ,\select_ln1090_reg_2204_reg_n_3_[30] ,\select_ln1090_reg_2204_reg_n_3_[29] ,\select_ln1090_reg_2204_reg_n_3_[27] ,\select_ln1090_reg_2204_reg_n_3_[26] ,\select_ln1090_reg_2204_reg_n_3_[25] ,\select_ln1090_reg_2204_reg_n_3_[24] ,\select_ln1090_reg_2204_reg_n_3_[23] ,\select_ln1090_reg_2204_reg_n_3_[22] ,\select_ln1090_reg_2204_reg_n_3_[21] ,\select_ln1090_reg_2204_reg_n_3_[20] ,\select_ln1090_reg_2204_reg_n_3_[19] ,\select_ln1090_reg_2204_reg_n_3_[18] ,\select_ln1090_reg_2204_reg_n_3_[17] ,\select_ln1090_reg_2204_reg_n_3_[16] ,\select_ln1090_reg_2204_reg_n_3_[15] ,\select_ln1090_reg_2204_reg_n_3_[14] ,\select_ln1090_reg_2204_reg_n_3_[13] ,\select_ln1090_reg_2204_reg_n_3_[12] ,\select_ln1090_reg_2204_reg_n_3_[11] ,\select_ln1090_reg_2204_reg_n_3_[10] ,\select_ln1090_reg_2204_reg_n_3_[9] ,\select_ln1090_reg_2204_reg_n_3_[8] ,\select_ln1090_reg_2204_reg_n_3_[7] ,\select_ln1090_reg_2204_reg_n_3_[6] ,\select_ln1090_reg_2204_reg_n_3_[5] ,\select_ln1090_reg_2204_reg_n_3_[4] ,\select_ln1090_reg_2204_reg_n_3_[3] ,\select_ln1090_reg_2204_reg_n_3_[2] ,\select_ln1090_reg_2204_reg_n_3_[1] ,\select_ln1090_reg_2204_reg_n_3_[0] }),
        .mem_reg_1({\select_ln1090_1_reg_2283_reg_n_3_[30] ,\select_ln1090_1_reg_2283_reg_n_3_[29] ,\select_ln1090_1_reg_2283_reg_n_3_[27] ,\select_ln1090_1_reg_2283_reg_n_3_[26] ,\select_ln1090_1_reg_2283_reg_n_3_[24] ,\select_ln1090_1_reg_2283_reg_n_3_[23] ,\select_ln1090_1_reg_2283_reg_n_3_[22] ,\select_ln1090_1_reg_2283_reg_n_3_[21] ,\select_ln1090_1_reg_2283_reg_n_3_[20] ,\select_ln1090_1_reg_2283_reg_n_3_[19] ,\select_ln1090_1_reg_2283_reg_n_3_[18] ,\select_ln1090_1_reg_2283_reg_n_3_[17] ,\select_ln1090_1_reg_2283_reg_n_3_[16] ,\select_ln1090_1_reg_2283_reg_n_3_[15] ,\select_ln1090_1_reg_2283_reg_n_3_[14] ,\select_ln1090_1_reg_2283_reg_n_3_[13] ,\select_ln1090_1_reg_2283_reg_n_3_[12] ,\select_ln1090_1_reg_2283_reg_n_3_[11] ,\select_ln1090_1_reg_2283_reg_n_3_[10] ,\select_ln1090_1_reg_2283_reg_n_3_[9] ,\select_ln1090_1_reg_2283_reg_n_3_[8] ,\select_ln1090_1_reg_2283_reg_n_3_[7] ,\select_ln1090_1_reg_2283_reg_n_3_[6] ,\select_ln1090_1_reg_2283_reg_n_3_[5] ,\select_ln1090_1_reg_2283_reg_n_3_[4] ,\select_ln1090_1_reg_2283_reg_n_3_[3] ,\select_ln1090_1_reg_2283_reg_n_3_[2] ,\select_ln1090_1_reg_2283_reg_n_3_[1] ,\select_ln1090_1_reg_2283_reg_n_3_[0] }),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_qubit_operations_Pipeline_VITIS_LOOP_87_1 grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388
       (.D(ap_NS_fsm[14:13]),
        .E(p_loc8_fu_2220),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_n_6),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1),
        .\p_Val2_s_fu_52_reg[18]_0 (z_V_reg_2079));
  FDRE #(
    .INIT(1'b0)) 
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_n_6),
        .Q(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h03AA)) 
    \icmp_ln1090_1_reg_2258[0]_i_1 
       (.I0(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .I1(beta_real_V_reg_350[13]),
        .I2(beta_real_V_reg_350[14]),
        .I3(ap_CS_fsm_state20),
        .O(\icmp_ln1090_1_reg_2258[0]_i_1_n_3 ));
  FDRE \icmp_ln1090_1_reg_2258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1090_1_reg_2258[0]_i_1_n_3 ),
        .Q(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A0A3A0A0A0A0A)) 
    \icmp_ln1090_2_reg_2219[0]_i_1 
       (.I0(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .I1(beta_imag_V_2_reg_371[8]),
        .I2(ap_CS_fsm_state19),
        .I3(beta_imag_V_2_reg_371[4]),
        .I4(\icmp_ln1090_2_reg_2219[0]_i_2_n_3 ),
        .I5(\icmp_ln1090_2_reg_2219[0]_i_3_n_3 ),
        .O(\icmp_ln1090_2_reg_2219[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1090_2_reg_2219[0]_i_2 
       (.I0(beta_imag_V_2_reg_371[13]),
        .I1(beta_imag_V_2_reg_371[11]),
        .I2(beta_imag_V_2_reg_371[0]),
        .I3(beta_imag_V_2_reg_371[14]),
        .I4(\icmp_ln1090_2_reg_2219[0]_i_4_n_3 ),
        .O(\icmp_ln1090_2_reg_2219[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1090_2_reg_2219[0]_i_3 
       (.I0(beta_imag_V_2_reg_371[5]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[7]),
        .I3(beta_imag_V_2_reg_371[10]),
        .I4(beta_imag_V_2_reg_371[1]),
        .I5(beta_imag_V_2_reg_371[9]),
        .O(\icmp_ln1090_2_reg_2219[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1090_2_reg_2219[0]_i_4 
       (.I0(beta_imag_V_2_reg_371[6]),
        .I1(beta_imag_V_2_reg_371[3]),
        .I2(beta_imag_V_2_reg_371[12]),
        .I3(beta_imag_V_2_reg_371[2]),
        .O(\icmp_ln1090_2_reg_2219[0]_i_4_n_3 ));
  FDRE \icmp_ln1090_2_reg_2219_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1090_2_reg_2219[0]_i_1_n_3 ),
        .Q(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000030AAAAAAAA)) 
    \icmp_ln1090_reg_2094[0]_i_1 
       (.I0(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .I1(\icmp_ln1090_reg_2094[0]_i_2_n_3 ),
        .I2(\icmp_ln1090_reg_2094[0]_i_3_n_3 ),
        .I3(\icmp_ln1090_reg_2094[0]_i_4_n_3 ),
        .I4(\icmp_ln1090_reg_2094[0]_i_5_n_3 ),
        .I5(ap_CS_fsm_state16),
        .O(\icmp_ln1090_reg_2094[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1090_reg_2094[0]_i_10 
       (.I0(alpha_real_V_1_reg_2084[12]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[12]),
        .O(\icmp_ln1090_reg_2094[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFDFDFFFD)) 
    \icmp_ln1090_reg_2094[0]_i_11 
       (.I0(\icmp_ln1090_reg_2094[0]_i_13_n_3 ),
        .I1(\icmp_ln1090_reg_2094[0]_i_14_n_3 ),
        .I2(\icmp_ln1090_reg_2094[0]_i_15_n_3 ),
        .I3(alpha_real_V_reg_331[3]),
        .I4(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I5(alpha_real_V_1_reg_2084[3]),
        .O(\icmp_ln1090_reg_2094[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1090_reg_2094[0]_i_12 
       (.I0(alpha_real_V_1_reg_2084[13]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[13]),
        .O(\icmp_ln1090_reg_2094[0]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \icmp_ln1090_reg_2094[0]_i_13 
       (.I0(alpha_real_V_1_reg_2084[6]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[6]),
        .O(\icmp_ln1090_reg_2094[0]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1090_reg_2094[0]_i_14 
       (.I0(alpha_real_V_1_reg_2084[14]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[14]),
        .O(\icmp_ln1090_reg_2094[0]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1090_reg_2094[0]_i_15 
       (.I0(alpha_real_V_1_reg_2084[8]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[8]),
        .O(\icmp_ln1090_reg_2094[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \icmp_ln1090_reg_2094[0]_i_2 
       (.I0(\icmp_ln1090_reg_2094[0]_i_6_n_3 ),
        .I1(\icmp_ln1090_reg_2094[0]_i_7_n_3 ),
        .I2(\icmp_ln1090_reg_2094[0]_i_8_n_3 ),
        .I3(\icmp_ln1090_reg_2094[0]_i_9_n_3 ),
        .I4(\icmp_ln1090_reg_2094[0]_i_10_n_3 ),
        .I5(\icmp_ln1090_reg_2094[0]_i_11_n_3 ),
        .O(\icmp_ln1090_reg_2094[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h03000355)) 
    \icmp_ln1090_reg_2094[0]_i_3 
       (.I0(alpha_real_V_reg_331[15]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(alpha_real_V_1_reg_2084[11]),
        .I3(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I4(alpha_real_V_reg_331[11]),
        .O(\icmp_ln1090_reg_2094[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFCFFFCAA)) 
    \icmp_ln1090_reg_2094[0]_i_4 
       (.I0(alpha_real_V_reg_331[4]),
        .I1(alpha_real_V_1_reg_2084[4]),
        .I2(alpha_real_V_1_reg_2084[2]),
        .I3(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I4(alpha_real_V_reg_331[2]),
        .O(\icmp_ln1090_reg_2094[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln1090_reg_2094[0]_i_5 
       (.I0(alpha_real_V_reg_331[9]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[9]),
        .O(\icmp_ln1090_reg_2094[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \icmp_ln1090_reg_2094[0]_i_6 
       (.I0(alpha_real_V_reg_331[0]),
        .I1(alpha_real_V_1_reg_2084[0]),
        .I2(\icmp_ln1090_reg_2094[0]_i_12_n_3 ),
        .I3(alpha_real_V_1_reg_2084[7]),
        .I4(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I5(alpha_real_V_reg_331[7]),
        .O(\icmp_ln1090_reg_2094[0]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \icmp_ln1090_reg_2094[0]_i_7 
       (.I0(alpha_real_V_1_reg_2084[10]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[10]),
        .O(\icmp_ln1090_reg_2094[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1090_reg_2094[0]_i_8 
       (.I0(alpha_real_V_1_reg_2084[1]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[1]),
        .O(\icmp_ln1090_reg_2094[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1090_reg_2094[0]_i_9 
       (.I0(alpha_real_V_1_reg_2084[5]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[5]),
        .O(\icmp_ln1090_reg_2094[0]_i_9_n_3 ));
  FDRE \icmp_ln1090_reg_2094_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1090_reg_2094[0]_i_1_n_3 ),
        .Q(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1113_2_reg_2278[0]_i_1 
       (.I0(icmp_ln1113_2_fu_1724_p2),
        .I1(ap_CS_fsm_state20),
        .I2(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .I3(icmp_ln1113_2_reg_2278),
        .O(\icmp_ln1113_2_reg_2278[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_10 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_11 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_13 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_14 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_15 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_16 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_17 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1113_2_reg_2278[0]_i_18 
       (.I0(tmp_16_fu_1630_p4__0[3]),
        .I1(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1113_2_reg_2278[0]_i_19 
       (.I0(tmp_16_fu_1630_p4__0[1]),
        .I1(tmp_16_fu_1630_p4__0[2]),
        .O(\icmp_ln1113_2_reg_2278[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1113_2_reg_2278[0]_i_20 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .I1(sub_ln1099_2_reg_2236[1]),
        .O(\icmp_ln1113_2_reg_2278[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1113_2_reg_2278[0]_i_21 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .I1(tmp_16_fu_1630_p4__0[3]),
        .O(\icmp_ln1113_2_reg_2278[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_22 
       (.I0(tmp_16_fu_1630_p4__0[1]),
        .I1(tmp_16_fu_1630_p4__0[2]),
        .O(\icmp_ln1113_2_reg_2278[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_23 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .I1(sub_ln1099_2_reg_2236[1]),
        .O(\icmp_ln1113_2_reg_2278[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_4 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(tmp_16_fu_1630_p4));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_5 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_6 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_8 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_2_reg_2278[0]_i_9 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_2_reg_2278[0]_i_9_n_3 ));
  FDRE \icmp_ln1113_2_reg_2278_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1113_2_reg_2278[0]_i_1_n_3 ),
        .Q(icmp_ln1113_2_reg_2278),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_2_reg_2278_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\icmp_ln1113_2_reg_2278_reg[0]_i_12_n_3 ,\icmp_ln1113_2_reg_2278_reg[0]_i_12_n_4 ,\icmp_ln1113_2_reg_2278_reg[0]_i_12_n_5 ,\icmp_ln1113_2_reg_2278_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1113_2_reg_2278[0]_i_17_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_18_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_19_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_20_n_3 }),
        .O(\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_21_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_22_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_2_reg_2278_reg[0]_i_2 
       (.CI(\icmp_ln1113_2_reg_2278_reg[0]_i_3_n_3 ),
        .CO({icmp_ln1113_2_fu_1724_p2,\icmp_ln1113_2_reg_2278_reg[0]_i_2_n_4 ,\icmp_ln1113_2_reg_2278_reg[0]_i_2_n_5 ,\icmp_ln1113_2_reg_2278_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_16_fu_1630_p4,\icmp_ln1113_2_reg_2278[0]_i_5_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_2_reg_2278_reg[0]_i_3 
       (.CI(\icmp_ln1113_2_reg_2278_reg[0]_i_7_n_3 ),
        .CO({\icmp_ln1113_2_reg_2278_reg[0]_i_3_n_3 ,\icmp_ln1113_2_reg_2278_reg[0]_i_3_n_4 ,\icmp_ln1113_2_reg_2278_reg[0]_i_3_n_5 ,\icmp_ln1113_2_reg_2278_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1113_2_reg_2278[0]_i_8_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_9_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_10_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_11_n_3 }),
        .O(\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_2_reg_2278_reg[0]_i_7 
       (.CI(\icmp_ln1113_2_reg_2278_reg[0]_i_12_n_3 ),
        .CO({\icmp_ln1113_2_reg_2278_reg[0]_i_7_n_3 ,\icmp_ln1113_2_reg_2278_reg[0]_i_7_n_4 ,\icmp_ln1113_2_reg_2278_reg[0]_i_7_n_5 ,\icmp_ln1113_2_reg_2278_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1113_2_reg_2278[0]_i_13_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_14_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_15_n_3 ,\icmp_ln1113_2_reg_2278[0]_i_16_n_3 }),
        .O(\NLW_icmp_ln1113_2_reg_2278_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1113_reg_2162[0]_i_1 
       (.I0(icmp_ln1113_fu_1193_p2),
        .I1(ap_CS_fsm_state17),
        .I2(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .I3(icmp_ln1113_reg_2162),
        .O(\icmp_ln1113_reg_2162[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_10 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_11 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_13 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_14 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_15 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_16 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_17 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln1113_reg_2162[0]_i_18 
       (.I0(tmp_9_fu_1099_p4__0[3]),
        .I1(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1113_reg_2162[0]_i_19 
       (.I0(tmp_9_fu_1099_p4__0[1]),
        .I1(tmp_9_fu_1099_p4__0[2]),
        .O(\icmp_ln1113_reg_2162[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1113_reg_2162[0]_i_20 
       (.I0(trunc_ln1098_reg_2128[0]),
        .I1(sub_ln1099_reg_2111[1]),
        .O(\icmp_ln1113_reg_2162[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1113_reg_2162[0]_i_21 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .I1(tmp_9_fu_1099_p4__0[3]),
        .O(\icmp_ln1113_reg_2162[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1113_reg_2162[0]_i_22 
       (.I0(tmp_9_fu_1099_p4__0[1]),
        .I1(tmp_9_fu_1099_p4__0[2]),
        .O(\icmp_ln1113_reg_2162[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1113_reg_2162[0]_i_23 
       (.I0(trunc_ln1098_reg_2128[0]),
        .I1(sub_ln1099_reg_2111[1]),
        .O(\icmp_ln1113_reg_2162[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_4 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(tmp_9_fu_1099_p4));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_5 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_6 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_8 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1113_reg_2162[0]_i_9 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\icmp_ln1113_reg_2162[0]_i_9_n_3 ));
  FDRE \icmp_ln1113_reg_2162_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1113_reg_2162[0]_i_1_n_3 ),
        .Q(icmp_ln1113_reg_2162),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_reg_2162_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\icmp_ln1113_reg_2162_reg[0]_i_12_n_3 ,\icmp_ln1113_reg_2162_reg[0]_i_12_n_4 ,\icmp_ln1113_reg_2162_reg[0]_i_12_n_5 ,\icmp_ln1113_reg_2162_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1113_reg_2162[0]_i_17_n_3 ,\icmp_ln1113_reg_2162[0]_i_18_n_3 ,\icmp_ln1113_reg_2162[0]_i_19_n_3 ,\icmp_ln1113_reg_2162[0]_i_20_n_3 }),
        .O(\NLW_icmp_ln1113_reg_2162_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\icmp_ln1113_reg_2162[0]_i_21_n_3 ,\icmp_ln1113_reg_2162[0]_i_22_n_3 ,\icmp_ln1113_reg_2162[0]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_reg_2162_reg[0]_i_2 
       (.CI(\icmp_ln1113_reg_2162_reg[0]_i_3_n_3 ),
        .CO({icmp_ln1113_fu_1193_p2,\icmp_ln1113_reg_2162_reg[0]_i_2_n_4 ,\icmp_ln1113_reg_2162_reg[0]_i_2_n_5 ,\icmp_ln1113_reg_2162_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_9_fu_1099_p4,\icmp_ln1113_reg_2162[0]_i_5_n_3 ,\icmp_ln1113_reg_2162[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln1113_reg_2162_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_reg_2162_reg[0]_i_3 
       (.CI(\icmp_ln1113_reg_2162_reg[0]_i_7_n_3 ),
        .CO({\icmp_ln1113_reg_2162_reg[0]_i_3_n_3 ,\icmp_ln1113_reg_2162_reg[0]_i_3_n_4 ,\icmp_ln1113_reg_2162_reg[0]_i_3_n_5 ,\icmp_ln1113_reg_2162_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1113_reg_2162[0]_i_8_n_3 ,\icmp_ln1113_reg_2162[0]_i_9_n_3 ,\icmp_ln1113_reg_2162[0]_i_10_n_3 ,\icmp_ln1113_reg_2162[0]_i_11_n_3 }),
        .O(\NLW_icmp_ln1113_reg_2162_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1113_reg_2162_reg[0]_i_7 
       (.CI(\icmp_ln1113_reg_2162_reg[0]_i_12_n_3 ),
        .CO({\icmp_ln1113_reg_2162_reg[0]_i_7_n_3 ,\icmp_ln1113_reg_2162_reg[0]_i_7_n_4 ,\icmp_ln1113_reg_2162_reg[0]_i_7_n_5 ,\icmp_ln1113_reg_2162_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1113_reg_2162[0]_i_13_n_3 ,\icmp_ln1113_reg_2162[0]_i_14_n_3 ,\icmp_ln1113_reg_2162[0]_i_15_n_3 ,\icmp_ln1113_reg_2162[0]_i_16_n_3 }),
        .O(\NLW_icmp_ln1113_reg_2162_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln251_1_reg_2073[0]_i_1 
       (.I0(k_V_reg_2055[0]),
        .I1(k_V_reg_2055[1]),
        .O(\icmp_ln251_1_reg_2073[0]_i_1_n_3 ));
  FDRE \icmp_ln251_1_reg_2073_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\icmp_ln251_1_reg_2073[0]_i_1_n_3 ),
        .Q(icmp_ln251_1_reg_2073),
        .R(1'b0));
  FDRE \icmp_ln560_reg_1974_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fpext_32ns_64_2_no_dsp_1_U5_n_3),
        .Q(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln571_reg_1992[0]_i_1 
       (.I0(exp_tmp_reg_1964[4]),
        .I1(exp_tmp_reg_1964[7]),
        .I2(exp_tmp_reg_1964[2]),
        .I3(\and_ln570_reg_2008[0]_i_2_n_3 ),
        .I4(\and_ln570_reg_2008[0]_i_3_n_3 ),
        .O(icmp_ln571_fu_496_p2));
  FDRE \icmp_ln571_reg_1992_reg[0] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(icmp_ln571_fu_496_p2),
        .Q(icmp_ln571_reg_1992),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF2FFFFF00200000)) 
    \icmp_ln574_reg_2018[0]_i_1 
       (.I0(\icmp_ln574_reg_2018[0]_i_2_n_3 ),
        .I1(\icmp_ln574_reg_2018[0]_i_3_n_3 ),
        .I2(and_ln570_reg_2008),
        .I3(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I4(ap_CS_fsm_state4),
        .I5(icmp_ln574_reg_2018),
        .O(\icmp_ln574_reg_2018[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln574_reg_2018[0]_i_2 
       (.I0(sh_amt_reg_1986[6]),
        .I1(sh_amt_reg_1986[7]),
        .I2(sh_amt_reg_1986[9]),
        .I3(sh_amt_reg_1986[8]),
        .I4(sh_amt_reg_1986[11]),
        .I5(sh_amt_reg_1986[10]),
        .O(\icmp_ln574_reg_2018[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF8000000)) 
    \icmp_ln574_reg_2018[0]_i_3 
       (.I0(sh_amt_reg_1986[2]),
        .I1(sh_amt_reg_1986[1]),
        .I2(sh_amt_reg_1986[3]),
        .I3(sh_amt_reg_1986[4]),
        .I4(sh_amt_reg_1986[5]),
        .O(\icmp_ln574_reg_2018[0]_i_3_n_3 ));
  FDRE \icmp_ln574_reg_2018_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln574_reg_2018[0]_i_1_n_3 ),
        .Q(icmp_ln574_reg_2018),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \icmp_ln592_reg_2003[0]_i_1 
       (.I0(and_ln570_reg_20080),
        .I1(\icmp_ln592_reg_2003_reg_n_3_[0] ),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(\icmp_ln592_reg_2003[0]_i_2_n_3 ),
        .I5(sel0[5]),
        .O(\icmp_ln592_reg_2003[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \icmp_ln592_reg_2003[0]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(and_ln570_reg_20080),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\icmp_ln592_reg_2003[0]_i_2_n_3 ));
  FDRE \icmp_ln592_reg_2003_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln592_reg_2003[0]_i_1_n_3 ),
        .Q(\icmp_ln592_reg_2003_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[10]),
        .Q(sext_ln57_fu_1046_p1[8]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[11]),
        .Q(sext_ln57_fu_1046_p1[9]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[12]),
        .Q(sext_ln57_fu_1046_p1[10]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[13]),
        .Q(sext_ln57_fu_1046_p1[11]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[14]),
        .Q(sext_ln57_fu_1046_p1[12]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[15]),
        .Q(sext_ln57_fu_1046_p1[13]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[16]),
        .Q(sext_ln57_fu_1046_p1[14]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[17]),
        .Q(sext_ln57_fu_1046_p1[15]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[18]),
        .Q(sext_ln57_fu_1046_p1[16]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[19]),
        .Q(sext_ln57_fu_1046_p1[17]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[20]),
        .Q(sext_ln57_fu_1046_p1[18]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[21]),
        .Q(sext_ln57_fu_1046_p1[19]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[22]),
        .Q(sext_ln57_fu_1046_p1[20]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[23]),
        .Q(sext_ln57_fu_1046_p1[21]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[24]),
        .Q(sext_ln57_fu_1046_p1[22]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[25]),
        .Q(sext_ln57_fu_1046_p1[23]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[26]),
        .Q(sext_ln57_fu_1046_p1[24]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[27]),
        .Q(sext_ln57_fu_1046_p1[25]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[28]),
        .Q(sext_ln57_fu_1046_p1[26]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[29]),
        .Q(sext_ln57_fu_1046_p1[27]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[2]),
        .Q(sext_ln57_fu_1046_p1[0]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[30]),
        .Q(sext_ln57_fu_1046_p1[28]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[31]),
        .Q(sext_ln57_fu_1046_p1[29]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[32]),
        .Q(sext_ln57_fu_1046_p1[30]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[33]),
        .Q(sext_ln57_fu_1046_p1[31]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[34]),
        .Q(sext_ln57_fu_1046_p1[32]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[35]),
        .Q(sext_ln57_fu_1046_p1[33]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[36]),
        .Q(sext_ln57_fu_1046_p1[34]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[37]),
        .Q(sext_ln57_fu_1046_p1[35]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[38]),
        .Q(sext_ln57_fu_1046_p1[36]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[39]),
        .Q(sext_ln57_fu_1046_p1[37]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[3]),
        .Q(sext_ln57_fu_1046_p1[1]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[40]),
        .Q(sext_ln57_fu_1046_p1[38]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[41]),
        .Q(sext_ln57_fu_1046_p1[39]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[42]),
        .Q(sext_ln57_fu_1046_p1[40]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[43]),
        .Q(sext_ln57_fu_1046_p1[41]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[44]),
        .Q(sext_ln57_fu_1046_p1[42]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[45]),
        .Q(sext_ln57_fu_1046_p1[43]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[46]),
        .Q(sext_ln57_fu_1046_p1[44]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[47]),
        .Q(sext_ln57_fu_1046_p1[45]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[48]),
        .Q(sext_ln57_fu_1046_p1[46]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[49]),
        .Q(sext_ln57_fu_1046_p1[47]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[4]),
        .Q(sext_ln57_fu_1046_p1[2]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[50]),
        .Q(sext_ln57_fu_1046_p1[48]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[51]),
        .Q(sext_ln57_fu_1046_p1[49]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[52]),
        .Q(sext_ln57_fu_1046_p1[50]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[53]),
        .Q(sext_ln57_fu_1046_p1[51]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[54]),
        .Q(sext_ln57_fu_1046_p1[52]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[55]),
        .Q(sext_ln57_fu_1046_p1[53]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[56]),
        .Q(sext_ln57_fu_1046_p1[54]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[57]),
        .Q(sext_ln57_fu_1046_p1[55]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[58]),
        .Q(sext_ln57_fu_1046_p1[56]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[59]),
        .Q(sext_ln57_fu_1046_p1[57]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[5]),
        .Q(sext_ln57_fu_1046_p1[3]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[60]),
        .Q(sext_ln57_fu_1046_p1[58]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[61]),
        .Q(sext_ln57_fu_1046_p1[59]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[62]),
        .Q(sext_ln57_fu_1046_p1[60]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[63]),
        .Q(sext_ln57_fu_1046_p1[61]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[6]),
        .Q(sext_ln57_fu_1046_p1[4]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[7]),
        .Q(sext_ln57_fu_1046_p1[5]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[8]),
        .Q(sext_ln57_fu_1046_p1[6]),
        .R(1'b0));
  FDRE \imag_alpha_read_reg_1922_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_alpha[9]),
        .Q(sext_ln57_fu_1046_p1[7]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[10]),
        .Q(sext_ln59_fu_1084_p1[8]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[11]),
        .Q(sext_ln59_fu_1084_p1[9]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[12]),
        .Q(sext_ln59_fu_1084_p1[10]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[13]),
        .Q(sext_ln59_fu_1084_p1[11]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[14]),
        .Q(sext_ln59_fu_1084_p1[12]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[15]),
        .Q(sext_ln59_fu_1084_p1[13]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[16]),
        .Q(sext_ln59_fu_1084_p1[14]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[17]),
        .Q(sext_ln59_fu_1084_p1[15]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[18]),
        .Q(sext_ln59_fu_1084_p1[16]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[19]),
        .Q(sext_ln59_fu_1084_p1[17]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[20]),
        .Q(sext_ln59_fu_1084_p1[18]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[21]),
        .Q(sext_ln59_fu_1084_p1[19]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[22]),
        .Q(sext_ln59_fu_1084_p1[20]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[23]),
        .Q(sext_ln59_fu_1084_p1[21]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[24]),
        .Q(sext_ln59_fu_1084_p1[22]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[25]),
        .Q(sext_ln59_fu_1084_p1[23]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[26]),
        .Q(sext_ln59_fu_1084_p1[24]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[27]),
        .Q(sext_ln59_fu_1084_p1[25]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[28]),
        .Q(sext_ln59_fu_1084_p1[26]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[29]),
        .Q(sext_ln59_fu_1084_p1[27]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[2]),
        .Q(sext_ln59_fu_1084_p1[0]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[30]),
        .Q(sext_ln59_fu_1084_p1[28]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[31]),
        .Q(sext_ln59_fu_1084_p1[29]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[32]),
        .Q(sext_ln59_fu_1084_p1[30]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[33]),
        .Q(sext_ln59_fu_1084_p1[31]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[34]),
        .Q(sext_ln59_fu_1084_p1[32]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[35]),
        .Q(sext_ln59_fu_1084_p1[33]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[36]),
        .Q(sext_ln59_fu_1084_p1[34]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[37]),
        .Q(sext_ln59_fu_1084_p1[35]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[38]),
        .Q(sext_ln59_fu_1084_p1[36]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[39]),
        .Q(sext_ln59_fu_1084_p1[37]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[3]),
        .Q(sext_ln59_fu_1084_p1[1]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[40]),
        .Q(sext_ln59_fu_1084_p1[38]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[41]),
        .Q(sext_ln59_fu_1084_p1[39]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[42]),
        .Q(sext_ln59_fu_1084_p1[40]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[43]),
        .Q(sext_ln59_fu_1084_p1[41]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[44]),
        .Q(sext_ln59_fu_1084_p1[42]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[45]),
        .Q(sext_ln59_fu_1084_p1[43]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[46]),
        .Q(sext_ln59_fu_1084_p1[44]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[47]),
        .Q(sext_ln59_fu_1084_p1[45]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[48]),
        .Q(sext_ln59_fu_1084_p1[46]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[49]),
        .Q(sext_ln59_fu_1084_p1[47]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[4]),
        .Q(sext_ln59_fu_1084_p1[2]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[50]),
        .Q(sext_ln59_fu_1084_p1[48]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[51]),
        .Q(sext_ln59_fu_1084_p1[49]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[52]),
        .Q(sext_ln59_fu_1084_p1[50]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[53]),
        .Q(sext_ln59_fu_1084_p1[51]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[54]),
        .Q(sext_ln59_fu_1084_p1[52]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[55]),
        .Q(sext_ln59_fu_1084_p1[53]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[56]),
        .Q(sext_ln59_fu_1084_p1[54]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[57]),
        .Q(sext_ln59_fu_1084_p1[55]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[58]),
        .Q(sext_ln59_fu_1084_p1[56]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[59]),
        .Q(sext_ln59_fu_1084_p1[57]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[5]),
        .Q(sext_ln59_fu_1084_p1[3]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[60]),
        .Q(sext_ln59_fu_1084_p1[58]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[61]),
        .Q(sext_ln59_fu_1084_p1[59]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[62]),
        .Q(sext_ln59_fu_1084_p1[60]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[63]),
        .Q(sext_ln59_fu_1084_p1[61]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[6]),
        .Q(sext_ln59_fu_1084_p1[4]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[7]),
        .Q(sext_ln59_fu_1084_p1[5]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[8]),
        .Q(sext_ln59_fu_1084_p1[6]),
        .R(1'b0));
  FDRE \imag_beta_read_reg_1917_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(imag_beta[9]),
        .Q(sext_ln59_fu_1084_p1[7]),
        .R(1'b0));
  FDRE \k_V_reg_2055_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_mul_16ns_21ns_37_4_1_U6_n_6),
        .Q(k_V_reg_2055[0]),
        .R(1'b0));
  FDRE \k_V_reg_2055_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_mul_16ns_21ns_37_4_1_U6_n_5),
        .Q(k_V_reg_2055[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \m_14_reg_2172[10]_i_10 
       (.I0(tmp_V_5_reg_2104[12]),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(tmp_V_5_reg_2104[14]),
        .I3(add_ln1113_fu_1206_p2[2]),
        .I4(tmp_V_5_reg_2104[10]),
        .I5(add_ln1113_fu_1206_p2[3]),
        .O(\m_14_reg_2172[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFEEEEFFEFFFFF)) 
    \m_14_reg_2172[10]_i_11 
       (.I0(icmp_ln1113_reg_2162),
        .I1(sub_ln1114_fu_1221_p2[4]),
        .I2(\m_14_reg_2172[2]_i_11_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[2]),
        .I4(sub_ln1114_fu_1221_p2[3]),
        .I5(\m_14_reg_2172[18]_i_8_n_3 ),
        .O(\m_14_reg_2172[10]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[10]_i_12 
       (.I0(\m_14_reg_2172[10]_i_15_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[10]_i_10_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[10]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \m_14_reg_2172[10]_i_13 
       (.I0(sub_ln1114_fu_1221_p2[1]),
        .I1(tmp_V_5_reg_2104[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(sub_ln1114_fu_1221_p2[0]),
        .I4(sub_ln1114_fu_1221_p2[2]),
        .O(\m_14_reg_2172[10]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[10]_i_14 
       (.I0(\m_14_reg_2172[10]_i_16_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[10]_i_15_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[10]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_14_reg_2172[10]_i_15 
       (.I0(tmp_V_5_reg_2104[15]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[11]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(add_ln1113_fu_1206_p2[1]),
        .I5(\m_14_reg_2172[10]_i_17_n_3 ),
        .O(\m_14_reg_2172[10]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_14_reg_2172[10]_i_16 
       (.I0(tmp_V_5_reg_2104[14]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[10]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(add_ln1113_fu_1206_p2[1]),
        .I5(\m_14_reg_2172[10]_i_18_n_3 ),
        .O(\m_14_reg_2172[10]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \m_14_reg_2172[10]_i_17 
       (.I0(tmp_V_5_reg_2104[13]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[9]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .O(\m_14_reg_2172[10]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \m_14_reg_2172[10]_i_18 
       (.I0(tmp_V_5_reg_2104[12]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[8]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .O(\m_14_reg_2172[10]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h88800080FFFFFFFF)) 
    \m_14_reg_2172[10]_i_2 
       (.I0(icmp_ln1113_reg_2162),
        .I1(\m_14_reg_2172[10]_i_6_n_3 ),
        .I2(\m_14_reg_2172[10]_i_7_n_3 ),
        .I3(trunc_ln1098_reg_2128[0]),
        .I4(\m_14_reg_2172[10]_i_8_n_3 ),
        .I5(\m_14_reg_2172[10]_i_9_n_3 ),
        .O(m_3_fu_1236_p3[11]));
  LUT6 #(
    .INIT(64'h88800080FFFFFFFF)) 
    \m_14_reg_2172[10]_i_3 
       (.I0(icmp_ln1113_reg_2162),
        .I1(\m_14_reg_2172[10]_i_6_n_3 ),
        .I2(\m_14_reg_2172[10]_i_8_n_3 ),
        .I3(trunc_ln1098_reg_2128[0]),
        .I4(\m_14_reg_2172[10]_i_10_n_3 ),
        .I5(\m_14_reg_2172[10]_i_11_n_3 ),
        .O(m_3_fu_1236_p3[10]));
  LUT6 #(
    .INIT(64'h00FF00FF00FFB8FF)) 
    \m_14_reg_2172[10]_i_4 
       (.I0(\m_14_reg_2172[18]_i_12_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_11_n_3 ),
        .I3(\m_14_reg_2172[10]_i_12_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[9]));
  LUT6 #(
    .INIT(64'h00FF00FF00FFB8FF)) 
    \m_14_reg_2172[10]_i_5 
       (.I0(\m_14_reg_2172[10]_i_13_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_14_n_3 ),
        .I3(\m_14_reg_2172[10]_i_14_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_14_reg_2172[10]_i_6 
       (.I0(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I1(add_ln1113_fu_1206_p2[4]),
        .O(\m_14_reg_2172[10]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \m_14_reg_2172[10]_i_7 
       (.I0(tmp_V_5_reg_2104[14]),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(add_ln1113_fu_1206_p2[3]),
        .I3(tmp_V_5_reg_2104[12]),
        .I4(add_ln1113_fu_1206_p2[2]),
        .O(\m_14_reg_2172[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \m_14_reg_2172[10]_i_8 
       (.I0(tmp_V_5_reg_2104[13]),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(tmp_V_5_reg_2104[15]),
        .I3(add_ln1113_fu_1206_p2[2]),
        .I4(tmp_V_5_reg_2104[11]),
        .I5(add_ln1113_fu_1206_p2[3]),
        .O(\m_14_reg_2172[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFEEEEFFEFFFFF)) 
    \m_14_reg_2172[10]_i_9 
       (.I0(icmp_ln1113_reg_2162),
        .I1(sub_ln1114_fu_1221_p2[4]),
        .I2(\m_14_reg_2172[2]_i_9_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[2]),
        .I4(sub_ln1114_fu_1221_p2[3]),
        .I5(\m_14_reg_2172[18]_i_16_n_3 ),
        .O(\m_14_reg_2172[10]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \m_14_reg_2172[14]_i_11 
       (.I0(tmp_V_5_reg_2104[14]),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(add_ln1113_fu_1206_p2[2]),
        .I3(tmp_V_5_reg_2104[15]),
        .I4(add_ln1113_fu_1206_p2[3]),
        .I5(add_ln1113_fu_1206_p2[1]),
        .O(\m_14_reg_2172[14]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \m_14_reg_2172[14]_i_13 
       (.I0(tmp_V_5_reg_2104[15]),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(add_ln1113_fu_1206_p2[3]),
        .I3(tmp_V_5_reg_2104[13]),
        .I4(add_ln1113_fu_1206_p2[2]),
        .O(\m_14_reg_2172[14]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \m_14_reg_2172[14]_i_14 
       (.I0(add_ln1113_fu_1206_p2[2]),
        .I1(tmp_V_5_reg_2104[14]),
        .I2(add_ln1113_fu_1206_p2[3]),
        .I3(add_ln1113_fu_1206_p2[1]),
        .O(\m_14_reg_2172[14]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_14_reg_2172[14]_i_15 
       (.I0(sub_ln1099_reg_2111[2]),
        .O(\m_14_reg_2172[14]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_14_reg_2172[14]_i_16 
       (.I0(sub_ln1099_reg_2111[1]),
        .O(\m_14_reg_2172[14]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000FC0C)) 
    \m_14_reg_2172[14]_i_2 
       (.I0(lshr_ln1113_fu_1215_p2[15]),
        .I1(\m_14_reg_2172[22]_i_9_n_3 ),
        .I2(sub_ln1114_fu_1221_p2[3]),
        .I3(\m_14_reg_2172[22]_i_7_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[15]));
  LUT6 #(
    .INIT(64'h555555555555FD5D)) 
    \m_14_reg_2172[14]_i_3 
       (.I0(\m_14_reg_2172[14]_i_7_n_3 ),
        .I1(\m_14_reg_2172[22]_i_13_n_3 ),
        .I2(sub_ln1114_fu_1221_p2[3]),
        .I3(\m_14_reg_2172[22]_i_11_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[14]));
  LUT6 #(
    .INIT(64'h555555555555FD5D)) 
    \m_14_reg_2172[14]_i_4 
       (.I0(\m_14_reg_2172[14]_i_8_n_3 ),
        .I1(\m_14_reg_2172[22]_i_16_n_3 ),
        .I2(sub_ln1114_fu_1221_p2[3]),
        .I3(\m_14_reg_2172[22]_i_14_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[13]));
  LUT6 #(
    .INIT(64'h555555555555FD5D)) 
    \m_14_reg_2172[14]_i_5 
       (.I0(\m_14_reg_2172[14]_i_9_n_3 ),
        .I1(\m_14_reg_2172[22]_i_18_n_3 ),
        .I2(sub_ln1114_fu_1221_p2[3]),
        .I3(\m_14_reg_2172[22]_i_19_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[12]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \m_14_reg_2172[14]_i_6 
       (.I0(\m_14_reg_2172[10]_i_6_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(add_ln1113_fu_1206_p2[2]),
        .I3(tmp_V_5_reg_2104[15]),
        .I4(add_ln1113_fu_1206_p2[3]),
        .I5(add_ln1113_fu_1206_p2[1]),
        .O(lshr_ln1113_fu_1215_p2[15]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \m_14_reg_2172[14]_i_7 
       (.I0(\m_14_reg_2172[14]_i_11_n_3 ),
        .I1(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I2(add_ln1113_fu_1206_p2[4]),
        .I3(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[14]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[14]_i_8 
       (.I0(\m_14_reg_2172[14]_i_13_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[14]_i_14_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[14]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[14]_i_9 
       (.I0(\m_14_reg_2172[10]_i_7_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[14]_i_13_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[14]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[18]_i_10 
       (.I0(\m_14_reg_2172[22]_i_34_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[18]_i_17_n_3 ),
        .O(\m_14_reg_2172[18]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[18]_i_11 
       (.I0(\m_14_reg_2172[22]_i_32_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_33_n_3 ),
        .O(\m_14_reg_2172[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000045004000)) 
    \m_14_reg_2172[18]_i_12 
       (.I0(sub_ln1114_fu_1221_p2[1]),
        .I1(tmp_V_5_reg_2104[0]),
        .I2(sub_ln1114_fu_1221_p2[0]),
        .I3(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I4(tmp_V_5_reg_2104[1]),
        .I5(sub_ln1114_fu_1221_p2[2]),
        .O(\m_14_reg_2172[18]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[18]_i_13 
       (.I0(\m_14_reg_2172[22]_i_37_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_35_n_3 ),
        .O(\m_14_reg_2172[18]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[18]_i_14 
       (.I0(\m_14_reg_2172[22]_i_38_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_36_n_3 ),
        .O(\m_14_reg_2172[18]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \m_14_reg_2172[18]_i_15 
       (.I0(sub_ln1114_fu_1221_p2[2]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[0]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(sub_ln1114_fu_1221_p2[3]),
        .O(\m_14_reg_2172[18]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[18]_i_16 
       (.I0(\m_14_reg_2172[22]_i_20_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_25_n_3 ),
        .O(\m_14_reg_2172[18]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hA0800080)) 
    \m_14_reg_2172[18]_i_17 
       (.I0(sub_ln1114_fu_1221_p2[1]),
        .I1(tmp_V_5_reg_2104[15]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(sub_ln1114_fu_1221_p2[0]),
        .I4(tmp_V_5_reg_2104[14]),
        .O(\m_14_reg_2172[18]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_14_reg_2172[18]_i_2 
       (.I0(shl_ln1114_fu_1230_p2),
        .I1(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[19]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \m_14_reg_2172[18]_i_3 
       (.I0(\m_14_reg_2172[18]_i_7_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_8_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(\m_14_reg_2172[18]_i_9_n_3 ),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[18]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \m_14_reg_2172[18]_i_4 
       (.I0(\m_14_reg_2172[18]_i_10_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_11_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(\m_14_reg_2172[18]_i_12_n_3 ),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[17]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \m_14_reg_2172[18]_i_5 
       (.I0(\m_14_reg_2172[18]_i_13_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_14_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(\m_14_reg_2172[18]_i_15_n_3 ),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[16]));
  LUT6 #(
    .INIT(64'h3033308830003088)) 
    \m_14_reg_2172[18]_i_6 
       (.I0(\m_14_reg_2172[2]_i_9_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[4]),
        .I2(\m_14_reg_2172[18]_i_16_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[3]),
        .I4(sub_ln1114_fu_1221_p2[2]),
        .I5(\m_14_reg_2172[22]_i_26_n_3 ),
        .O(shl_ln1114_fu_1230_p2));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \m_14_reg_2172[18]_i_7 
       (.I0(\m_14_reg_2172[22]_i_30_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(sub_ln1114_fu_1221_p2[1]),
        .I3(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I4(tmp_V_5_reg_2104[15]),
        .I5(sub_ln1114_fu_1221_p2[0]),
        .O(\m_14_reg_2172[18]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[18]_i_8 
       (.I0(\m_14_reg_2172[22]_i_28_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_29_n_3 ),
        .O(\m_14_reg_2172[18]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \m_14_reg_2172[18]_i_9 
       (.I0(sub_ln1114_fu_1221_p2[2]),
        .I1(\m_14_reg_2172[2]_i_11_n_3 ),
        .I2(sub_ln1114_fu_1221_p2[3]),
        .O(\m_14_reg_2172[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_14_reg_2172[22]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .O(m_14_reg_21720));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[22]_i_11 
       (.I0(\m_14_reg_2172[2]_i_11_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_28_n_3 ),
        .O(\m_14_reg_2172[22]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \m_14_reg_2172[22]_i_12 
       (.I0(sub_ln1114_fu_1221_p2[2]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(tmp_V_5_reg_2104[15]),
        .I3(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .O(\m_14_reg_2172[22]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[22]_i_13 
       (.I0(\m_14_reg_2172[22]_i_29_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_30_n_3 ),
        .O(\m_14_reg_2172[22]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[22]_i_14 
       (.I0(\m_14_reg_2172[22]_i_31_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_32_n_3 ),
        .O(\m_14_reg_2172[22]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8A00800000000000)) 
    \m_14_reg_2172[22]_i_15 
       (.I0(sub_ln1114_fu_1221_p2[2]),
        .I1(tmp_V_5_reg_2104[14]),
        .I2(sub_ln1114_fu_1221_p2[0]),
        .I3(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I4(tmp_V_5_reg_2104[15]),
        .I5(sub_ln1114_fu_1221_p2[1]),
        .O(\m_14_reg_2172[22]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[22]_i_16 
       (.I0(\m_14_reg_2172[22]_i_33_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_34_n_3 ),
        .O(\m_14_reg_2172[22]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_14_reg_2172[22]_i_17 
       (.I0(sub_ln1114_fu_1221_p2[2]),
        .I1(\m_14_reg_2172[22]_i_35_n_3 ),
        .O(\m_14_reg_2172[22]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[22]_i_18 
       (.I0(\m_14_reg_2172[22]_i_36_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_37_n_3 ),
        .O(\m_14_reg_2172[22]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \m_14_reg_2172[22]_i_19 
       (.I0(sub_ln1114_fu_1221_p2[0]),
        .I1(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I2(tmp_V_5_reg_2104[0]),
        .I3(sub_ln1114_fu_1221_p2[1]),
        .I4(sub_ln1114_fu_1221_p2[2]),
        .I5(\m_14_reg_2172[22]_i_38_n_3 ),
        .O(\m_14_reg_2172[22]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_20 
       (.I0(tmp_V_5_reg_2104[4]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[5]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_39_n_3 ),
        .O(\m_14_reg_2172[22]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_14_reg_2172[22]_i_21 
       (.I0(sub_ln1099_reg_2111[3]),
        .O(\m_14_reg_2172[22]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_14_reg_2172[22]_i_22 
       (.I0(sub_ln1099_reg_2111[1]),
        .O(\m_14_reg_2172[22]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_14_reg_2172[22]_i_23 
       (.I0(sub_ln1099_reg_2111[2]),
        .O(\m_14_reg_2172[22]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_14_reg_2172[22]_i_24 
       (.I0(trunc_ln1098_reg_2128[0]),
        .O(\m_14_reg_2172[22]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_25 
       (.I0(tmp_V_5_reg_2104[8]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[9]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_40_n_3 ),
        .O(\m_14_reg_2172[22]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_26 
       (.I0(tmp_V_5_reg_2104[12]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[13]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_41_n_3 ),
        .O(\m_14_reg_2172[22]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_14_reg_2172[22]_i_27 
       (.I0(tmp_V_5_reg_2104[15]),
        .O(\m_14_reg_2172[22]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_28 
       (.I0(tmp_V_5_reg_2104[3]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[4]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_42_n_3 ),
        .O(\m_14_reg_2172[22]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_29 
       (.I0(tmp_V_5_reg_2104[7]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[8]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_43_n_3 ),
        .O(\m_14_reg_2172[22]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h000022C0)) 
    \m_14_reg_2172[22]_i_3 
       (.I0(\m_14_reg_2172[22]_i_7_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[22]_i_9_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[23]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_30 
       (.I0(tmp_V_5_reg_2104[11]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[12]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_44_n_3 ),
        .O(\m_14_reg_2172[22]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'h0000C808)) 
    \m_14_reg_2172[22]_i_31 
       (.I0(tmp_V_5_reg_2104[1]),
        .I1(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I2(sub_ln1114_fu_1221_p2[0]),
        .I3(tmp_V_5_reg_2104[0]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .O(\m_14_reg_2172[22]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_32 
       (.I0(tmp_V_5_reg_2104[2]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[3]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_45_n_3 ),
        .O(\m_14_reg_2172[22]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_33 
       (.I0(tmp_V_5_reg_2104[6]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[7]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_46_n_3 ),
        .O(\m_14_reg_2172[22]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_34 
       (.I0(tmp_V_5_reg_2104[10]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[11]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_47_n_3 ),
        .O(\m_14_reg_2172[22]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \m_14_reg_2172[22]_i_35 
       (.I0(tmp_V_5_reg_2104[13]),
        .I1(tmp_V_5_reg_2104[14]),
        .I2(sub_ln1114_fu_1221_p2[1]),
        .I3(sub_ln1114_fu_1221_p2[0]),
        .I4(tmp_V_5_reg_2104[15]),
        .I5(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .O(\m_14_reg_2172[22]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_36 
       (.I0(tmp_V_5_reg_2104[5]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[6]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_48_n_3 ),
        .O(\m_14_reg_2172[22]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_37 
       (.I0(tmp_V_5_reg_2104[9]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[10]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_49_n_3 ),
        .O(\m_14_reg_2172[22]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[22]_i_38 
       (.I0(tmp_V_5_reg_2104[1]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[2]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[22]_i_50_n_3 ),
        .O(\m_14_reg_2172[22]_i_38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_39 
       (.I0(tmp_V_5_reg_2104[6]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[7]),
        .O(\m_14_reg_2172[22]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h000000002222FC30)) 
    \m_14_reg_2172[22]_i_4 
       (.I0(\m_14_reg_2172[22]_i_11_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[22]_i_12_n_3 ),
        .I3(\m_14_reg_2172[22]_i_13_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_40 
       (.I0(tmp_V_5_reg_2104[10]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[11]),
        .O(\m_14_reg_2172[22]_i_40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_41 
       (.I0(tmp_V_5_reg_2104[14]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[15]),
        .O(\m_14_reg_2172[22]_i_41_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_42 
       (.I0(tmp_V_5_reg_2104[5]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[6]),
        .O(\m_14_reg_2172[22]_i_42_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_43 
       (.I0(tmp_V_5_reg_2104[9]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[10]),
        .O(\m_14_reg_2172[22]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_44 
       (.I0(tmp_V_5_reg_2104[13]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[14]),
        .O(\m_14_reg_2172[22]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_45 
       (.I0(tmp_V_5_reg_2104[4]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[5]),
        .O(\m_14_reg_2172[22]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_46 
       (.I0(tmp_V_5_reg_2104[8]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[9]),
        .O(\m_14_reg_2172[22]_i_46_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_47 
       (.I0(tmp_V_5_reg_2104[12]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[13]),
        .O(\m_14_reg_2172[22]_i_47_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_48 
       (.I0(tmp_V_5_reg_2104[7]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[8]),
        .O(\m_14_reg_2172[22]_i_48_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_49 
       (.I0(tmp_V_5_reg_2104[11]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[12]),
        .O(\m_14_reg_2172[22]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h000000002222FC30)) 
    \m_14_reg_2172[22]_i_5 
       (.I0(\m_14_reg_2172[22]_i_14_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[22]_i_15_n_3 ),
        .I3(\m_14_reg_2172[22]_i_16_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[22]_i_50 
       (.I0(tmp_V_5_reg_2104[3]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[4]),
        .O(\m_14_reg_2172[22]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \m_14_reg_2172[22]_i_6 
       (.I0(\m_14_reg_2172[22]_i_17_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[22]_i_18_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(\m_14_reg_2172[22]_i_19_n_3 ),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[22]_i_7 
       (.I0(\m_14_reg_2172[2]_i_9_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_20_n_3 ),
        .O(\m_14_reg_2172[22]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[22]_i_9 
       (.I0(\m_14_reg_2172[22]_i_25_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[2]),
        .I2(\m_14_reg_2172[22]_i_26_n_3 ),
        .O(\m_14_reg_2172[22]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[2]_i_10 
       (.I0(\m_14_reg_2172[2]_i_14_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[2]_i_15_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \m_14_reg_2172[2]_i_11 
       (.I0(tmp_V_5_reg_2104[0]),
        .I1(sub_ln1114_fu_1221_p2[1]),
        .I2(tmp_V_5_reg_2104[1]),
        .I3(sub_ln1114_fu_1221_p2[0]),
        .I4(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I5(tmp_V_5_reg_2104[2]),
        .O(\m_14_reg_2172[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \m_14_reg_2172[2]_i_12 
       (.I0(\m_14_reg_2172[10]_i_6_n_3 ),
        .I1(\m_14_reg_2172[2]_i_13_n_3 ),
        .I2(trunc_ln1098_reg_2128[0]),
        .I3(\m_14_reg_2172[2]_i_17_n_3 ),
        .I4(add_ln1113_fu_1206_p2[1]),
        .I5(\m_14_reg_2172[2]_i_18_n_3 ),
        .O(lshr_ln1113_fu_1215_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[2]_i_13 
       (.I0(\m_14_reg_2172[2]_i_19_n_3 ),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(\m_14_reg_2172[2]_i_20_n_3 ),
        .O(\m_14_reg_2172[2]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[2]_i_14 
       (.I0(\m_14_reg_2172[6]_i_17_n_3 ),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(\m_14_reg_2172[2]_i_18_n_3 ),
        .O(\m_14_reg_2172[2]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[2]_i_15 
       (.I0(\m_14_reg_2172[6]_i_16_n_3 ),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(\m_14_reg_2172[2]_i_19_n_3 ),
        .O(\m_14_reg_2172[2]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \m_14_reg_2172[2]_i_16 
       (.I0(tmp_V_5_reg_2104[2]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[3]),
        .O(\m_14_reg_2172[2]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_14_reg_2172[2]_i_17 
       (.I0(tmp_V_5_reg_2104[12]),
        .I1(tmp_V_5_reg_2104[4]),
        .I2(add_ln1113_fu_1206_p2[2]),
        .I3(tmp_V_5_reg_2104[8]),
        .I4(add_ln1113_fu_1206_p2[3]),
        .I5(tmp_V_5_reg_2104[0]),
        .O(\m_14_reg_2172[2]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_14_reg_2172[2]_i_18 
       (.I0(tmp_V_5_reg_2104[14]),
        .I1(tmp_V_5_reg_2104[6]),
        .I2(add_ln1113_fu_1206_p2[2]),
        .I3(tmp_V_5_reg_2104[10]),
        .I4(add_ln1113_fu_1206_p2[3]),
        .I5(tmp_V_5_reg_2104[2]),
        .O(\m_14_reg_2172[2]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_14_reg_2172[2]_i_19 
       (.I0(tmp_V_5_reg_2104[15]),
        .I1(tmp_V_5_reg_2104[7]),
        .I2(add_ln1113_fu_1206_p2[2]),
        .I3(tmp_V_5_reg_2104[11]),
        .I4(add_ln1113_fu_1206_p2[3]),
        .I5(tmp_V_5_reg_2104[3]),
        .O(\m_14_reg_2172[2]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h55555575)) 
    \m_14_reg_2172[2]_i_2 
       (.I0(\m_14_reg_2172[2]_i_7_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_12_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_14_reg_2172[2]_i_20 
       (.I0(tmp_V_5_reg_2104[13]),
        .I1(tmp_V_5_reg_2104[5]),
        .I2(add_ln1113_fu_1206_p2[2]),
        .I3(tmp_V_5_reg_2104[9]),
        .I4(add_ln1113_fu_1206_p2[3]),
        .I5(tmp_V_5_reg_2104[1]),
        .O(\m_14_reg_2172[2]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h5555555555555575)) 
    \m_14_reg_2172[2]_i_3 
       (.I0(\m_14_reg_2172[2]_i_8_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[2]_i_9_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[2]),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[3]));
  LUT6 #(
    .INIT(64'h5555555555555575)) 
    \m_14_reg_2172[2]_i_4 
       (.I0(\m_14_reg_2172[2]_i_10_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[2]_i_11_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[2]),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[2]));
  LUT5 #(
    .INIT(32'h55555575)) 
    \m_14_reg_2172[2]_i_5 
       (.I0(\m_14_reg_2172[2]_i_7_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_12_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h45EFBA10)) 
    \m_14_reg_2172[2]_i_6 
       (.I0(icmp_ln1113_reg_2162),
        .I1(sub_ln1114_fu_1221_p2[4]),
        .I2(\m_14_reg_2172[18]_i_15_n_3 ),
        .I3(lshr_ln1113_fu_1215_p2[0]),
        .I4(zext_ln1116_fu_1243_p1),
        .O(\m_14_reg_2172[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[2]_i_7 
       (.I0(\m_14_reg_2172[2]_i_13_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[2]_i_14_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[2]_i_8 
       (.I0(\m_14_reg_2172[2]_i_15_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[6]_i_13_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_14_reg_2172[2]_i_9 
       (.I0(tmp_V_5_reg_2104[0]),
        .I1(sub_ln1114_fu_1221_p2[0]),
        .I2(\m_14_reg_2172_reg[22]_i_10_n_5 ),
        .I3(tmp_V_5_reg_2104[1]),
        .I4(sub_ln1114_fu_1221_p2[1]),
        .I5(\m_14_reg_2172[2]_i_16_n_3 ),
        .O(\m_14_reg_2172[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_14_reg_2172[6]_i_10 
       (.I0(tmp_V_5_reg_2104[13]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[9]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(add_ln1113_fu_1206_p2[1]),
        .I5(\m_14_reg_2172[6]_i_14_n_3 ),
        .O(\m_14_reg_2172[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_14_reg_2172[6]_i_11 
       (.I0(tmp_V_5_reg_2104[12]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[8]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(add_ln1113_fu_1206_p2[1]),
        .I5(\m_14_reg_2172[6]_i_15_n_3 ),
        .O(\m_14_reg_2172[6]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[6]_i_12 
       (.I0(\m_14_reg_2172[6]_i_14_n_3 ),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(\m_14_reg_2172[6]_i_16_n_3 ),
        .O(\m_14_reg_2172[6]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_14_reg_2172[6]_i_13 
       (.I0(\m_14_reg_2172[6]_i_15_n_3 ),
        .I1(add_ln1113_fu_1206_p2[1]),
        .I2(\m_14_reg_2172[6]_i_17_n_3 ),
        .O(\m_14_reg_2172[6]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_14_reg_2172[6]_i_14 
       (.I0(tmp_V_5_reg_2104[11]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[15]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(tmp_V_5_reg_2104[7]),
        .O(\m_14_reg_2172[6]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_14_reg_2172[6]_i_15 
       (.I0(tmp_V_5_reg_2104[10]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[14]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(tmp_V_5_reg_2104[6]),
        .O(\m_14_reg_2172[6]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_14_reg_2172[6]_i_16 
       (.I0(tmp_V_5_reg_2104[9]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[13]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(tmp_V_5_reg_2104[5]),
        .O(\m_14_reg_2172[6]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_14_reg_2172[6]_i_17 
       (.I0(tmp_V_5_reg_2104[8]),
        .I1(add_ln1113_fu_1206_p2[2]),
        .I2(tmp_V_5_reg_2104[12]),
        .I3(add_ln1113_fu_1206_p2[3]),
        .I4(tmp_V_5_reg_2104[4]),
        .O(\m_14_reg_2172[6]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h0F0F0F2F)) 
    \m_14_reg_2172[6]_i_2 
       (.I0(\m_14_reg_2172[22]_i_7_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[6]_i_6_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[7]));
  LUT5 #(
    .INIT(32'h0F0F0F2F)) 
    \m_14_reg_2172[6]_i_3 
       (.I0(\m_14_reg_2172[22]_i_11_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[6]_i_7_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[6]));
  LUT5 #(
    .INIT(32'h0F0F0F2F)) 
    \m_14_reg_2172[6]_i_4 
       (.I0(\m_14_reg_2172[22]_i_14_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[6]_i_8_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[5]));
  LUT5 #(
    .INIT(32'h55555575)) 
    \m_14_reg_2172[6]_i_5 
       (.I0(\m_14_reg_2172[6]_i_9_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[22]_i_19_n_3 ),
        .I3(sub_ln1114_fu_1221_p2[4]),
        .I4(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[4]));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[6]_i_6 
       (.I0(\m_14_reg_2172[6]_i_10_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[10]_i_16_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[6]_i_7 
       (.I0(\m_14_reg_2172[6]_i_11_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[6]_i_10_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[6]_i_8 
       (.I0(\m_14_reg_2172[6]_i_12_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[6]_i_11_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_14_reg_2172[6]_i_9 
       (.I0(\m_14_reg_2172[6]_i_13_n_3 ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(\m_14_reg_2172[6]_i_12_n_3 ),
        .I3(\m_14_reg_2172_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_fu_1206_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(\m_14_reg_2172[6]_i_9_n_3 ));
  FDRE \m_14_reg_2172_reg[0] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[0]),
        .Q(m_14_reg_2172[0]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[10] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[10]),
        .Q(m_14_reg_2172[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_14_reg_2172_reg[10]_i_1 
       (.CI(\m_14_reg_2172_reg[6]_i_1_n_3 ),
        .CO({\m_14_reg_2172_reg[10]_i_1_n_3 ,\m_14_reg_2172_reg[10]_i_1_n_4 ,\m_14_reg_2172_reg[10]_i_1_n_5 ,\m_14_reg_2172_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[10:7]),
        .S(m_3_fu_1236_p3[11:8]));
  FDRE \m_14_reg_2172_reg[11] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[11]),
        .Q(m_14_reg_2172[11]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[12] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[12]),
        .Q(m_14_reg_2172[12]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[13] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[13]),
        .Q(m_14_reg_2172[13]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[14] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[14]),
        .Q(m_14_reg_2172[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_14_reg_2172_reg[14]_i_1 
       (.CI(\m_14_reg_2172_reg[10]_i_1_n_3 ),
        .CO({\m_14_reg_2172_reg[14]_i_1_n_3 ,\m_14_reg_2172_reg[14]_i_1_n_4 ,\m_14_reg_2172_reg[14]_i_1_n_5 ,\m_14_reg_2172_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[14:11]),
        .S(m_3_fu_1236_p3[15:12]));
  CARRY4 \m_14_reg_2172_reg[14]_i_10 
       (.CI(1'b0),
        .CO({\m_14_reg_2172_reg[14]_i_10_n_3 ,\m_14_reg_2172_reg[14]_i_10_n_4 ,\m_14_reg_2172_reg[14]_i_10_n_5 ,\m_14_reg_2172_reg[14]_i_10_n_6 }),
        .CYINIT(trunc_ln1098_reg_2128[0]),
        .DI({1'b0,1'b0,sub_ln1099_reg_2111[2:1]}),
        .O(add_ln1113_fu_1206_p2),
        .S({tmp_V_5_reg_2104[15],sub_ln1099_reg_2111[3],\m_14_reg_2172[14]_i_15_n_3 ,\m_14_reg_2172[14]_i_16_n_3 }));
  CARRY4 \m_14_reg_2172_reg[14]_i_12 
       (.CI(\m_14_reg_2172_reg[14]_i_10_n_3 ),
        .CO({\NLW_m_14_reg_2172_reg[14]_i_12_CO_UNCONNECTED [3:1],\m_14_reg_2172_reg[14]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_14_reg_2172_reg[14]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_14_reg_2172_reg[15] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[15]),
        .Q(m_14_reg_2172[15]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[16] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[16]),
        .Q(m_14_reg_2172[16]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[17] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[17]),
        .Q(m_14_reg_2172[17]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[18] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[18]),
        .Q(m_14_reg_2172[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_14_reg_2172_reg[18]_i_1 
       (.CI(\m_14_reg_2172_reg[14]_i_1_n_3 ),
        .CO({\m_14_reg_2172_reg[18]_i_1_n_3 ,\m_14_reg_2172_reg[18]_i_1_n_4 ,\m_14_reg_2172_reg[18]_i_1_n_5 ,\m_14_reg_2172_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[18:15]),
        .S(m_3_fu_1236_p3[19:16]));
  FDRE \m_14_reg_2172_reg[19] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[19]),
        .Q(m_14_reg_2172[19]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[1] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[1]),
        .Q(m_14_reg_2172[1]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[20] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[20]),
        .Q(m_14_reg_2172[20]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[21] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[21]),
        .Q(m_14_reg_2172[21]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[22] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[22]),
        .Q(m_14_reg_2172[22]),
        .R(1'b0));
  CARRY4 \m_14_reg_2172_reg[22]_i_10 
       (.CI(\m_14_reg_2172_reg[22]_i_8_n_3 ),
        .CO({\NLW_m_14_reg_2172_reg[22]_i_10_CO_UNCONNECTED [3:2],\m_14_reg_2172_reg[22]_i_10_n_5 ,\NLW_m_14_reg_2172_reg[22]_i_10_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_14_reg_2172[22]_i_27_n_3 }),
        .O({\NLW_m_14_reg_2172_reg[22]_i_10_O_UNCONNECTED [3:1],sub_ln1114_fu_1221_p2[4]}),
        .S({1'b0,1'b0,1'b1,tmp_V_5_reg_2104[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_14_reg_2172_reg[22]_i_2 
       (.CI(\m_14_reg_2172_reg[18]_i_1_n_3 ),
        .CO({\m_14_reg_2172_reg[22]_i_2_n_3 ,\m_14_reg_2172_reg[22]_i_2_n_4 ,\m_14_reg_2172_reg[22]_i_2_n_5 ,\m_14_reg_2172_reg[22]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[22:19]),
        .S(m_3_fu_1236_p3[23:20]));
  CARRY4 \m_14_reg_2172_reg[22]_i_8 
       (.CI(1'b0),
        .CO({\m_14_reg_2172_reg[22]_i_8_n_3 ,\m_14_reg_2172_reg[22]_i_8_n_4 ,\m_14_reg_2172_reg[22]_i_8_n_5 ,\m_14_reg_2172_reg[22]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({\m_14_reg_2172[22]_i_21_n_3 ,1'b0,\m_14_reg_2172[22]_i_22_n_3 ,1'b0}),
        .O(sub_ln1114_fu_1221_p2[3:0]),
        .S({sub_ln1099_reg_2111[3],\m_14_reg_2172[22]_i_23_n_3 ,sub_ln1099_reg_2111[1],\m_14_reg_2172[22]_i_24_n_3 }));
  FDRE \m_14_reg_2172_reg[2] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[2]),
        .Q(m_14_reg_2172[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_14_reg_2172_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_14_reg_2172_reg[2]_i_1_n_3 ,\m_14_reg_2172_reg[2]_i_1_n_4 ,\m_14_reg_2172_reg[2]_i_1_n_5 ,\m_14_reg_2172_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_3_fu_1236_p3[1],zext_ln1116_fu_1243_p1}),
        .O({p_0_in[2:0],\NLW_m_14_reg_2172_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({m_3_fu_1236_p3[3:2],\m_14_reg_2172[2]_i_5_n_3 ,\m_14_reg_2172[2]_i_6_n_3 }));
  FDRE \m_14_reg_2172_reg[3] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[3]),
        .Q(m_14_reg_2172[3]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[4] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[4]),
        .Q(m_14_reg_2172[4]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[5] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[5]),
        .Q(m_14_reg_2172[5]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[6] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[6]),
        .Q(m_14_reg_2172[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_14_reg_2172_reg[6]_i_1 
       (.CI(\m_14_reg_2172_reg[2]_i_1_n_3 ),
        .CO({\m_14_reg_2172_reg[6]_i_1_n_3 ,\m_14_reg_2172_reg[6]_i_1_n_4 ,\m_14_reg_2172_reg[6]_i_1_n_5 ,\m_14_reg_2172_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[6:3]),
        .S(m_3_fu_1236_p3[7:4]));
  FDRE \m_14_reg_2172_reg[7] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[7]),
        .Q(m_14_reg_2172[7]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[8] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[8]),
        .Q(m_14_reg_2172[8]),
        .R(1'b0));
  FDRE \m_14_reg_2172_reg[9] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(p_0_in[9]),
        .Q(m_14_reg_2172[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \m_15_reg_2288[10]_i_10 
       (.I0(tmp_V_6_reg_2229[12]),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(tmp_V_6_reg_2229[14]),
        .I3(add_ln1113_2_fu_1785_p2[2]),
        .I4(tmp_V_6_reg_2229[10]),
        .I5(add_ln1113_2_fu_1785_p2[3]),
        .O(\m_15_reg_2288[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFEEEEFFEFFFFF)) 
    \m_15_reg_2288[10]_i_11 
       (.I0(icmp_ln1113_2_reg_2278),
        .I1(sub_ln1114_2_fu_1800_p2[4]),
        .I2(\m_15_reg_2288[2]_i_11_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[2]),
        .I4(sub_ln1114_2_fu_1800_p2[3]),
        .I5(\m_15_reg_2288[18]_i_8_n_3 ),
        .O(\m_15_reg_2288[10]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[10]_i_12 
       (.I0(\m_15_reg_2288[10]_i_15_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[10]_i_10_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[10]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \m_15_reg_2288[10]_i_13 
       (.I0(sub_ln1114_2_fu_1800_p2[1]),
        .I1(tmp_V_6_reg_2229[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(sub_ln1114_2_fu_1800_p2[0]),
        .I4(sub_ln1114_2_fu_1800_p2[2]),
        .O(\m_15_reg_2288[10]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[10]_i_14 
       (.I0(\m_15_reg_2288[10]_i_16_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[10]_i_15_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[10]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_15_reg_2288[10]_i_15 
       (.I0(tmp_V_6_reg_2229[15]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[11]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(add_ln1113_2_fu_1785_p2[1]),
        .I5(\m_15_reg_2288[10]_i_17_n_3 ),
        .O(\m_15_reg_2288[10]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_15_reg_2288[10]_i_16 
       (.I0(tmp_V_6_reg_2229[14]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[10]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(add_ln1113_2_fu_1785_p2[1]),
        .I5(\m_15_reg_2288[10]_i_18_n_3 ),
        .O(\m_15_reg_2288[10]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \m_15_reg_2288[10]_i_17 
       (.I0(tmp_V_6_reg_2229[13]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[9]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .O(\m_15_reg_2288[10]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \m_15_reg_2288[10]_i_18 
       (.I0(tmp_V_6_reg_2229[12]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[8]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .O(\m_15_reg_2288[10]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h88800080FFFFFFFF)) 
    \m_15_reg_2288[10]_i_2 
       (.I0(icmp_ln1113_2_reg_2278),
        .I1(\m_15_reg_2288[10]_i_6_n_3 ),
        .I2(\m_15_reg_2288[10]_i_7_n_3 ),
        .I3(trunc_ln1098_2_reg_2253[0]),
        .I4(\m_15_reg_2288[10]_i_8_n_3 ),
        .I5(\m_15_reg_2288[10]_i_9_n_3 ),
        .O(m_11_fu_1815_p3[11]));
  LUT6 #(
    .INIT(64'h88800080FFFFFFFF)) 
    \m_15_reg_2288[10]_i_3 
       (.I0(icmp_ln1113_2_reg_2278),
        .I1(\m_15_reg_2288[10]_i_6_n_3 ),
        .I2(\m_15_reg_2288[10]_i_8_n_3 ),
        .I3(trunc_ln1098_2_reg_2253[0]),
        .I4(\m_15_reg_2288[10]_i_10_n_3 ),
        .I5(\m_15_reg_2288[10]_i_11_n_3 ),
        .O(m_11_fu_1815_p3[10]));
  LUT6 #(
    .INIT(64'h00FF00FF00FFB8FF)) 
    \m_15_reg_2288[10]_i_4 
       (.I0(\m_15_reg_2288[18]_i_12_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_11_n_3 ),
        .I3(\m_15_reg_2288[10]_i_12_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[9]));
  LUT6 #(
    .INIT(64'h00FF00FF00FFB8FF)) 
    \m_15_reg_2288[10]_i_5 
       (.I0(\m_15_reg_2288[10]_i_13_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_14_n_3 ),
        .I3(\m_15_reg_2288[10]_i_14_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_15_reg_2288[10]_i_6 
       (.I0(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I1(add_ln1113_2_fu_1785_p2[4]),
        .O(\m_15_reg_2288[10]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \m_15_reg_2288[10]_i_7 
       (.I0(tmp_V_6_reg_2229[14]),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(add_ln1113_2_fu_1785_p2[3]),
        .I3(tmp_V_6_reg_2229[12]),
        .I4(add_ln1113_2_fu_1785_p2[2]),
        .O(\m_15_reg_2288[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \m_15_reg_2288[10]_i_8 
       (.I0(tmp_V_6_reg_2229[13]),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(tmp_V_6_reg_2229[15]),
        .I3(add_ln1113_2_fu_1785_p2[2]),
        .I4(tmp_V_6_reg_2229[11]),
        .I5(add_ln1113_2_fu_1785_p2[3]),
        .O(\m_15_reg_2288[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFEFEEEEFFEFFFFF)) 
    \m_15_reg_2288[10]_i_9 
       (.I0(icmp_ln1113_2_reg_2278),
        .I1(sub_ln1114_2_fu_1800_p2[4]),
        .I2(\m_15_reg_2288[2]_i_9_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[2]),
        .I4(sub_ln1114_2_fu_1800_p2[3]),
        .I5(\m_15_reg_2288[18]_i_16_n_3 ),
        .O(\m_15_reg_2288[10]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \m_15_reg_2288[14]_i_11 
       (.I0(tmp_V_6_reg_2229[14]),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(add_ln1113_2_fu_1785_p2[2]),
        .I3(tmp_V_6_reg_2229[15]),
        .I4(add_ln1113_2_fu_1785_p2[3]),
        .I5(add_ln1113_2_fu_1785_p2[1]),
        .O(\m_15_reg_2288[14]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \m_15_reg_2288[14]_i_13 
       (.I0(tmp_V_6_reg_2229[15]),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(add_ln1113_2_fu_1785_p2[3]),
        .I3(tmp_V_6_reg_2229[13]),
        .I4(add_ln1113_2_fu_1785_p2[2]),
        .O(\m_15_reg_2288[14]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \m_15_reg_2288[14]_i_14 
       (.I0(add_ln1113_2_fu_1785_p2[2]),
        .I1(tmp_V_6_reg_2229[14]),
        .I2(add_ln1113_2_fu_1785_p2[3]),
        .I3(add_ln1113_2_fu_1785_p2[1]),
        .O(\m_15_reg_2288[14]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_15_reg_2288[14]_i_15 
       (.I0(sub_ln1099_2_reg_2236[2]),
        .O(\m_15_reg_2288[14]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_15_reg_2288[14]_i_16 
       (.I0(sub_ln1099_2_reg_2236[1]),
        .O(\m_15_reg_2288[14]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000FC0C)) 
    \m_15_reg_2288[14]_i_2 
       (.I0(lshr_ln1113_2_fu_1794_p2[15]),
        .I1(\m_15_reg_2288[22]_i_9_n_3 ),
        .I2(sub_ln1114_2_fu_1800_p2[3]),
        .I3(\m_15_reg_2288[22]_i_7_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[15]));
  LUT6 #(
    .INIT(64'h555555555555FD5D)) 
    \m_15_reg_2288[14]_i_3 
       (.I0(\m_15_reg_2288[14]_i_7_n_3 ),
        .I1(\m_15_reg_2288[22]_i_13_n_3 ),
        .I2(sub_ln1114_2_fu_1800_p2[3]),
        .I3(\m_15_reg_2288[22]_i_11_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[14]));
  LUT6 #(
    .INIT(64'h555555555555FD5D)) 
    \m_15_reg_2288[14]_i_4 
       (.I0(\m_15_reg_2288[14]_i_8_n_3 ),
        .I1(\m_15_reg_2288[22]_i_16_n_3 ),
        .I2(sub_ln1114_2_fu_1800_p2[3]),
        .I3(\m_15_reg_2288[22]_i_14_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[13]));
  LUT6 #(
    .INIT(64'h555555555555FD5D)) 
    \m_15_reg_2288[14]_i_5 
       (.I0(\m_15_reg_2288[14]_i_9_n_3 ),
        .I1(\m_15_reg_2288[22]_i_18_n_3 ),
        .I2(sub_ln1114_2_fu_1800_p2[3]),
        .I3(\m_15_reg_2288[22]_i_19_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[12]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \m_15_reg_2288[14]_i_6 
       (.I0(\m_15_reg_2288[10]_i_6_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(add_ln1113_2_fu_1785_p2[2]),
        .I3(tmp_V_6_reg_2229[15]),
        .I4(add_ln1113_2_fu_1785_p2[3]),
        .I5(add_ln1113_2_fu_1785_p2[1]),
        .O(lshr_ln1113_2_fu_1794_p2[15]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \m_15_reg_2288[14]_i_7 
       (.I0(\m_15_reg_2288[14]_i_11_n_3 ),
        .I1(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I2(add_ln1113_2_fu_1785_p2[4]),
        .I3(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[14]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[14]_i_8 
       (.I0(\m_15_reg_2288[14]_i_13_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[14]_i_14_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[14]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[14]_i_9 
       (.I0(\m_15_reg_2288[10]_i_7_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[14]_i_13_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[14]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[18]_i_10 
       (.I0(\m_15_reg_2288[22]_i_34_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[18]_i_17_n_3 ),
        .O(\m_15_reg_2288[18]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[18]_i_11 
       (.I0(\m_15_reg_2288[22]_i_32_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_33_n_3 ),
        .O(\m_15_reg_2288[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000045004000)) 
    \m_15_reg_2288[18]_i_12 
       (.I0(sub_ln1114_2_fu_1800_p2[1]),
        .I1(tmp_V_6_reg_2229[0]),
        .I2(sub_ln1114_2_fu_1800_p2[0]),
        .I3(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I4(tmp_V_6_reg_2229[1]),
        .I5(sub_ln1114_2_fu_1800_p2[2]),
        .O(\m_15_reg_2288[18]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[18]_i_13 
       (.I0(\m_15_reg_2288[22]_i_37_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_35_n_3 ),
        .O(\m_15_reg_2288[18]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[18]_i_14 
       (.I0(\m_15_reg_2288[22]_i_38_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_36_n_3 ),
        .O(\m_15_reg_2288[18]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \m_15_reg_2288[18]_i_15 
       (.I0(sub_ln1114_2_fu_1800_p2[2]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[0]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(sub_ln1114_2_fu_1800_p2[3]),
        .O(\m_15_reg_2288[18]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[18]_i_16 
       (.I0(\m_15_reg_2288[22]_i_20_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_25_n_3 ),
        .O(\m_15_reg_2288[18]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hA0800080)) 
    \m_15_reg_2288[18]_i_17 
       (.I0(sub_ln1114_2_fu_1800_p2[1]),
        .I1(tmp_V_6_reg_2229[15]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(sub_ln1114_2_fu_1800_p2[0]),
        .I4(tmp_V_6_reg_2229[14]),
        .O(\m_15_reg_2288[18]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_15_reg_2288[18]_i_2 
       (.I0(shl_ln1114_2_fu_1809_p2),
        .I1(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[19]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \m_15_reg_2288[18]_i_3 
       (.I0(\m_15_reg_2288[18]_i_7_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_8_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(\m_15_reg_2288[18]_i_9_n_3 ),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[18]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \m_15_reg_2288[18]_i_4 
       (.I0(\m_15_reg_2288[18]_i_10_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_11_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(\m_15_reg_2288[18]_i_12_n_3 ),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[17]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \m_15_reg_2288[18]_i_5 
       (.I0(\m_15_reg_2288[18]_i_13_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_14_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(\m_15_reg_2288[18]_i_15_n_3 ),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[16]));
  LUT6 #(
    .INIT(64'h3033308830003088)) 
    \m_15_reg_2288[18]_i_6 
       (.I0(\m_15_reg_2288[2]_i_9_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[4]),
        .I2(\m_15_reg_2288[18]_i_16_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[3]),
        .I4(sub_ln1114_2_fu_1800_p2[2]),
        .I5(\m_15_reg_2288[22]_i_26_n_3 ),
        .O(shl_ln1114_2_fu_1809_p2));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \m_15_reg_2288[18]_i_7 
       (.I0(\m_15_reg_2288[22]_i_30_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(sub_ln1114_2_fu_1800_p2[1]),
        .I3(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I4(tmp_V_6_reg_2229[15]),
        .I5(sub_ln1114_2_fu_1800_p2[0]),
        .O(\m_15_reg_2288[18]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[18]_i_8 
       (.I0(\m_15_reg_2288[22]_i_28_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_29_n_3 ),
        .O(\m_15_reg_2288[18]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \m_15_reg_2288[18]_i_9 
       (.I0(sub_ln1114_2_fu_1800_p2[2]),
        .I1(\m_15_reg_2288[2]_i_11_n_3 ),
        .I2(sub_ln1114_2_fu_1800_p2[3]),
        .O(\m_15_reg_2288[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \m_15_reg_2288[22]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .O(m_15_reg_22880));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[22]_i_11 
       (.I0(\m_15_reg_2288[2]_i_11_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_28_n_3 ),
        .O(\m_15_reg_2288[22]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \m_15_reg_2288[22]_i_12 
       (.I0(sub_ln1114_2_fu_1800_p2[2]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(tmp_V_6_reg_2229[15]),
        .I3(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .O(\m_15_reg_2288[22]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[22]_i_13 
       (.I0(\m_15_reg_2288[22]_i_29_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_30_n_3 ),
        .O(\m_15_reg_2288[22]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[22]_i_14 
       (.I0(\m_15_reg_2288[22]_i_31_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_32_n_3 ),
        .O(\m_15_reg_2288[22]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8A00800000000000)) 
    \m_15_reg_2288[22]_i_15 
       (.I0(sub_ln1114_2_fu_1800_p2[2]),
        .I1(tmp_V_6_reg_2229[14]),
        .I2(sub_ln1114_2_fu_1800_p2[0]),
        .I3(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I4(tmp_V_6_reg_2229[15]),
        .I5(sub_ln1114_2_fu_1800_p2[1]),
        .O(\m_15_reg_2288[22]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[22]_i_16 
       (.I0(\m_15_reg_2288[22]_i_33_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_34_n_3 ),
        .O(\m_15_reg_2288[22]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_15_reg_2288[22]_i_17 
       (.I0(sub_ln1114_2_fu_1800_p2[2]),
        .I1(\m_15_reg_2288[22]_i_35_n_3 ),
        .O(\m_15_reg_2288[22]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[22]_i_18 
       (.I0(\m_15_reg_2288[22]_i_36_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_37_n_3 ),
        .O(\m_15_reg_2288[22]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \m_15_reg_2288[22]_i_19 
       (.I0(sub_ln1114_2_fu_1800_p2[0]),
        .I1(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I2(tmp_V_6_reg_2229[0]),
        .I3(sub_ln1114_2_fu_1800_p2[1]),
        .I4(sub_ln1114_2_fu_1800_p2[2]),
        .I5(\m_15_reg_2288[22]_i_38_n_3 ),
        .O(\m_15_reg_2288[22]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_20 
       (.I0(tmp_V_6_reg_2229[4]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[5]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_39_n_3 ),
        .O(\m_15_reg_2288[22]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_15_reg_2288[22]_i_21 
       (.I0(sub_ln1099_2_reg_2236[3]),
        .O(\m_15_reg_2288[22]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_15_reg_2288[22]_i_22 
       (.I0(sub_ln1099_2_reg_2236[1]),
        .O(\m_15_reg_2288[22]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_15_reg_2288[22]_i_23 
       (.I0(sub_ln1099_2_reg_2236[2]),
        .O(\m_15_reg_2288[22]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_15_reg_2288[22]_i_24 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .O(\m_15_reg_2288[22]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_25 
       (.I0(tmp_V_6_reg_2229[8]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[9]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_40_n_3 ),
        .O(\m_15_reg_2288[22]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_26 
       (.I0(tmp_V_6_reg_2229[12]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[13]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_41_n_3 ),
        .O(\m_15_reg_2288[22]_i_26_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_15_reg_2288[22]_i_27 
       (.I0(tmp_V_6_reg_2229[15]),
        .O(\m_15_reg_2288[22]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_28 
       (.I0(tmp_V_6_reg_2229[3]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[4]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_42_n_3 ),
        .O(\m_15_reg_2288[22]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_29 
       (.I0(tmp_V_6_reg_2229[7]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[8]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_43_n_3 ),
        .O(\m_15_reg_2288[22]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h000022C0)) 
    \m_15_reg_2288[22]_i_3 
       (.I0(\m_15_reg_2288[22]_i_7_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[22]_i_9_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[23]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_30 
       (.I0(tmp_V_6_reg_2229[11]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[12]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_44_n_3 ),
        .O(\m_15_reg_2288[22]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'h0000C808)) 
    \m_15_reg_2288[22]_i_31 
       (.I0(tmp_V_6_reg_2229[1]),
        .I1(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I2(sub_ln1114_2_fu_1800_p2[0]),
        .I3(tmp_V_6_reg_2229[0]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .O(\m_15_reg_2288[22]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_32 
       (.I0(tmp_V_6_reg_2229[2]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[3]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_45_n_3 ),
        .O(\m_15_reg_2288[22]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_33 
       (.I0(tmp_V_6_reg_2229[6]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[7]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_46_n_3 ),
        .O(\m_15_reg_2288[22]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_34 
       (.I0(tmp_V_6_reg_2229[10]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[11]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_47_n_3 ),
        .O(\m_15_reg_2288[22]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \m_15_reg_2288[22]_i_35 
       (.I0(tmp_V_6_reg_2229[13]),
        .I1(tmp_V_6_reg_2229[14]),
        .I2(sub_ln1114_2_fu_1800_p2[1]),
        .I3(sub_ln1114_2_fu_1800_p2[0]),
        .I4(tmp_V_6_reg_2229[15]),
        .I5(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .O(\m_15_reg_2288[22]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_36 
       (.I0(tmp_V_6_reg_2229[5]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[6]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_48_n_3 ),
        .O(\m_15_reg_2288[22]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_37 
       (.I0(tmp_V_6_reg_2229[9]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[10]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_49_n_3 ),
        .O(\m_15_reg_2288[22]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[22]_i_38 
       (.I0(tmp_V_6_reg_2229[1]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[2]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[22]_i_50_n_3 ),
        .O(\m_15_reg_2288[22]_i_38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_39 
       (.I0(tmp_V_6_reg_2229[6]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[7]),
        .O(\m_15_reg_2288[22]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h000000002222FC30)) 
    \m_15_reg_2288[22]_i_4 
       (.I0(\m_15_reg_2288[22]_i_11_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[22]_i_12_n_3 ),
        .I3(\m_15_reg_2288[22]_i_13_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_40 
       (.I0(tmp_V_6_reg_2229[10]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[11]),
        .O(\m_15_reg_2288[22]_i_40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_41 
       (.I0(tmp_V_6_reg_2229[14]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[15]),
        .O(\m_15_reg_2288[22]_i_41_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_42 
       (.I0(tmp_V_6_reg_2229[5]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[6]),
        .O(\m_15_reg_2288[22]_i_42_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_43 
       (.I0(tmp_V_6_reg_2229[9]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[10]),
        .O(\m_15_reg_2288[22]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_44 
       (.I0(tmp_V_6_reg_2229[13]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[14]),
        .O(\m_15_reg_2288[22]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_45 
       (.I0(tmp_V_6_reg_2229[4]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[5]),
        .O(\m_15_reg_2288[22]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_46 
       (.I0(tmp_V_6_reg_2229[8]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[9]),
        .O(\m_15_reg_2288[22]_i_46_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_47 
       (.I0(tmp_V_6_reg_2229[12]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[13]),
        .O(\m_15_reg_2288[22]_i_47_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_48 
       (.I0(tmp_V_6_reg_2229[7]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[8]),
        .O(\m_15_reg_2288[22]_i_48_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_49 
       (.I0(tmp_V_6_reg_2229[11]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[12]),
        .O(\m_15_reg_2288[22]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h000000002222FC30)) 
    \m_15_reg_2288[22]_i_5 
       (.I0(\m_15_reg_2288[22]_i_14_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[22]_i_15_n_3 ),
        .I3(\m_15_reg_2288[22]_i_16_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[22]_i_50 
       (.I0(tmp_V_6_reg_2229[3]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[4]),
        .O(\m_15_reg_2288[22]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \m_15_reg_2288[22]_i_6 
       (.I0(\m_15_reg_2288[22]_i_17_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[22]_i_18_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(\m_15_reg_2288[22]_i_19_n_3 ),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[22]_i_7 
       (.I0(\m_15_reg_2288[2]_i_9_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_20_n_3 ),
        .O(\m_15_reg_2288[22]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[22]_i_9 
       (.I0(\m_15_reg_2288[22]_i_25_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[2]),
        .I2(\m_15_reg_2288[22]_i_26_n_3 ),
        .O(\m_15_reg_2288[22]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[2]_i_10 
       (.I0(\m_15_reg_2288[2]_i_14_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[2]_i_15_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h30BB000030880000)) 
    \m_15_reg_2288[2]_i_11 
       (.I0(tmp_V_6_reg_2229[0]),
        .I1(sub_ln1114_2_fu_1800_p2[1]),
        .I2(tmp_V_6_reg_2229[1]),
        .I3(sub_ln1114_2_fu_1800_p2[0]),
        .I4(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I5(tmp_V_6_reg_2229[2]),
        .O(\m_15_reg_2288[2]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \m_15_reg_2288[2]_i_12 
       (.I0(\m_15_reg_2288[10]_i_6_n_3 ),
        .I1(\m_15_reg_2288[2]_i_13_n_3 ),
        .I2(trunc_ln1098_2_reg_2253[0]),
        .I3(\m_15_reg_2288[2]_i_17_n_3 ),
        .I4(add_ln1113_2_fu_1785_p2[1]),
        .I5(\m_15_reg_2288[2]_i_18_n_3 ),
        .O(lshr_ln1113_2_fu_1794_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[2]_i_13 
       (.I0(\m_15_reg_2288[2]_i_19_n_3 ),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(\m_15_reg_2288[2]_i_20_n_3 ),
        .O(\m_15_reg_2288[2]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[2]_i_14 
       (.I0(\m_15_reg_2288[6]_i_17_n_3 ),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(\m_15_reg_2288[2]_i_18_n_3 ),
        .O(\m_15_reg_2288[2]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[2]_i_15 
       (.I0(\m_15_reg_2288[6]_i_16_n_3 ),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(\m_15_reg_2288[2]_i_19_n_3 ),
        .O(\m_15_reg_2288[2]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'hB080)) 
    \m_15_reg_2288[2]_i_16 
       (.I0(tmp_V_6_reg_2229[2]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[3]),
        .O(\m_15_reg_2288[2]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_15_reg_2288[2]_i_17 
       (.I0(tmp_V_6_reg_2229[12]),
        .I1(tmp_V_6_reg_2229[4]),
        .I2(add_ln1113_2_fu_1785_p2[2]),
        .I3(tmp_V_6_reg_2229[8]),
        .I4(add_ln1113_2_fu_1785_p2[3]),
        .I5(tmp_V_6_reg_2229[0]),
        .O(\m_15_reg_2288[2]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_15_reg_2288[2]_i_18 
       (.I0(tmp_V_6_reg_2229[14]),
        .I1(tmp_V_6_reg_2229[6]),
        .I2(add_ln1113_2_fu_1785_p2[2]),
        .I3(tmp_V_6_reg_2229[10]),
        .I4(add_ln1113_2_fu_1785_p2[3]),
        .I5(tmp_V_6_reg_2229[2]),
        .O(\m_15_reg_2288[2]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_15_reg_2288[2]_i_19 
       (.I0(tmp_V_6_reg_2229[15]),
        .I1(tmp_V_6_reg_2229[7]),
        .I2(add_ln1113_2_fu_1785_p2[2]),
        .I3(tmp_V_6_reg_2229[11]),
        .I4(add_ln1113_2_fu_1785_p2[3]),
        .I5(tmp_V_6_reg_2229[3]),
        .O(\m_15_reg_2288[2]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h55555575)) 
    \m_15_reg_2288[2]_i_2 
       (.I0(\m_15_reg_2288[2]_i_7_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_12_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_15_reg_2288[2]_i_20 
       (.I0(tmp_V_6_reg_2229[13]),
        .I1(tmp_V_6_reg_2229[5]),
        .I2(add_ln1113_2_fu_1785_p2[2]),
        .I3(tmp_V_6_reg_2229[9]),
        .I4(add_ln1113_2_fu_1785_p2[3]),
        .I5(tmp_V_6_reg_2229[1]),
        .O(\m_15_reg_2288[2]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h5555555555555575)) 
    \m_15_reg_2288[2]_i_3 
       (.I0(\m_15_reg_2288[2]_i_8_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[2]_i_9_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[2]),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[3]));
  LUT6 #(
    .INIT(64'h5555555555555575)) 
    \m_15_reg_2288[2]_i_4 
       (.I0(\m_15_reg_2288[2]_i_10_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[2]_i_11_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[2]),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[2]));
  LUT5 #(
    .INIT(32'h55555575)) 
    \m_15_reg_2288[2]_i_5 
       (.I0(\m_15_reg_2288[2]_i_7_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_12_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[2]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h45EFBA10)) 
    \m_15_reg_2288[2]_i_6 
       (.I0(icmp_ln1113_2_reg_2278),
        .I1(sub_ln1114_2_fu_1800_p2[4]),
        .I2(\m_15_reg_2288[18]_i_15_n_3 ),
        .I3(lshr_ln1113_2_fu_1794_p2[0]),
        .I4(or_ln1104_2_reg_2273_reg),
        .O(\m_15_reg_2288[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[2]_i_7 
       (.I0(\m_15_reg_2288[2]_i_13_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[2]_i_14_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[2]_i_8 
       (.I0(\m_15_reg_2288[2]_i_15_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[6]_i_13_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \m_15_reg_2288[2]_i_9 
       (.I0(tmp_V_6_reg_2229[0]),
        .I1(sub_ln1114_2_fu_1800_p2[0]),
        .I2(\m_15_reg_2288_reg[22]_i_10_n_5 ),
        .I3(tmp_V_6_reg_2229[1]),
        .I4(sub_ln1114_2_fu_1800_p2[1]),
        .I5(\m_15_reg_2288[2]_i_16_n_3 ),
        .O(\m_15_reg_2288[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_15_reg_2288[6]_i_10 
       (.I0(tmp_V_6_reg_2229[13]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[9]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(add_ln1113_2_fu_1785_p2[1]),
        .I5(\m_15_reg_2288[6]_i_14_n_3 ),
        .O(\m_15_reg_2288[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \m_15_reg_2288[6]_i_11 
       (.I0(tmp_V_6_reg_2229[12]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[8]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(add_ln1113_2_fu_1785_p2[1]),
        .I5(\m_15_reg_2288[6]_i_15_n_3 ),
        .O(\m_15_reg_2288[6]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[6]_i_12 
       (.I0(\m_15_reg_2288[6]_i_14_n_3 ),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(\m_15_reg_2288[6]_i_16_n_3 ),
        .O(\m_15_reg_2288[6]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_15_reg_2288[6]_i_13 
       (.I0(\m_15_reg_2288[6]_i_15_n_3 ),
        .I1(add_ln1113_2_fu_1785_p2[1]),
        .I2(\m_15_reg_2288[6]_i_17_n_3 ),
        .O(\m_15_reg_2288[6]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_15_reg_2288[6]_i_14 
       (.I0(tmp_V_6_reg_2229[11]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[15]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(tmp_V_6_reg_2229[7]),
        .O(\m_15_reg_2288[6]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_15_reg_2288[6]_i_15 
       (.I0(tmp_V_6_reg_2229[10]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[14]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(tmp_V_6_reg_2229[6]),
        .O(\m_15_reg_2288[6]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_15_reg_2288[6]_i_16 
       (.I0(tmp_V_6_reg_2229[9]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[13]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(tmp_V_6_reg_2229[5]),
        .O(\m_15_reg_2288[6]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \m_15_reg_2288[6]_i_17 
       (.I0(tmp_V_6_reg_2229[8]),
        .I1(add_ln1113_2_fu_1785_p2[2]),
        .I2(tmp_V_6_reg_2229[12]),
        .I3(add_ln1113_2_fu_1785_p2[3]),
        .I4(tmp_V_6_reg_2229[4]),
        .O(\m_15_reg_2288[6]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h0F0F0F2F)) 
    \m_15_reg_2288[6]_i_2 
       (.I0(\m_15_reg_2288[22]_i_7_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[6]_i_6_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[7]));
  LUT5 #(
    .INIT(32'h0F0F0F2F)) 
    \m_15_reg_2288[6]_i_3 
       (.I0(\m_15_reg_2288[22]_i_11_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[6]_i_7_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[6]));
  LUT5 #(
    .INIT(32'h0F0F0F2F)) 
    \m_15_reg_2288[6]_i_4 
       (.I0(\m_15_reg_2288[22]_i_14_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[6]_i_8_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[5]));
  LUT5 #(
    .INIT(32'h55555575)) 
    \m_15_reg_2288[6]_i_5 
       (.I0(\m_15_reg_2288[6]_i_9_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[22]_i_19_n_3 ),
        .I3(sub_ln1114_2_fu_1800_p2[4]),
        .I4(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[4]));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[6]_i_6 
       (.I0(\m_15_reg_2288[6]_i_10_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[10]_i_16_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[6]_i_7 
       (.I0(\m_15_reg_2288[6]_i_11_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[6]_i_10_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[6]_i_8 
       (.I0(\m_15_reg_2288[6]_i_12_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[6]_i_11_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFFFFFF)) 
    \m_15_reg_2288[6]_i_9 
       (.I0(\m_15_reg_2288[6]_i_13_n_3 ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(\m_15_reg_2288[6]_i_12_n_3 ),
        .I3(\m_15_reg_2288_reg[14]_i_12_n_6 ),
        .I4(add_ln1113_2_fu_1785_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(\m_15_reg_2288[6]_i_9_n_3 ));
  FDRE \m_15_reg_2288_reg[0] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[1]),
        .Q(m_15_reg_2288[0]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[10] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[11]),
        .Q(m_15_reg_2288[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_15_reg_2288_reg[10]_i_1 
       (.CI(\m_15_reg_2288_reg[6]_i_1_n_3 ),
        .CO({\m_15_reg_2288_reg[10]_i_1_n_3 ,\m_15_reg_2288_reg[10]_i_1_n_4 ,\m_15_reg_2288_reg[10]_i_1_n_5 ,\m_15_reg_2288_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_12_fu_1825_p2[11:8]),
        .S(m_11_fu_1815_p3[11:8]));
  FDRE \m_15_reg_2288_reg[11] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[12]),
        .Q(m_15_reg_2288[11]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[12] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[13]),
        .Q(m_15_reg_2288[12]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[13] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[14]),
        .Q(m_15_reg_2288[13]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[14] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[15]),
        .Q(m_15_reg_2288[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_15_reg_2288_reg[14]_i_1 
       (.CI(\m_15_reg_2288_reg[10]_i_1_n_3 ),
        .CO({\m_15_reg_2288_reg[14]_i_1_n_3 ,\m_15_reg_2288_reg[14]_i_1_n_4 ,\m_15_reg_2288_reg[14]_i_1_n_5 ,\m_15_reg_2288_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_12_fu_1825_p2[15:12]),
        .S(m_11_fu_1815_p3[15:12]));
  CARRY4 \m_15_reg_2288_reg[14]_i_10 
       (.CI(1'b0),
        .CO({\m_15_reg_2288_reg[14]_i_10_n_3 ,\m_15_reg_2288_reg[14]_i_10_n_4 ,\m_15_reg_2288_reg[14]_i_10_n_5 ,\m_15_reg_2288_reg[14]_i_10_n_6 }),
        .CYINIT(trunc_ln1098_2_reg_2253[0]),
        .DI({1'b0,1'b0,sub_ln1099_2_reg_2236[2:1]}),
        .O(add_ln1113_2_fu_1785_p2),
        .S({tmp_V_6_reg_2229[15],sub_ln1099_2_reg_2236[3],\m_15_reg_2288[14]_i_15_n_3 ,\m_15_reg_2288[14]_i_16_n_3 }));
  CARRY4 \m_15_reg_2288_reg[14]_i_12 
       (.CI(\m_15_reg_2288_reg[14]_i_10_n_3 ),
        .CO({\NLW_m_15_reg_2288_reg[14]_i_12_CO_UNCONNECTED [3:1],\m_15_reg_2288_reg[14]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_15_reg_2288_reg[14]_i_12_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_15_reg_2288_reg[15] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[16]),
        .Q(m_15_reg_2288[15]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[16] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[17]),
        .Q(m_15_reg_2288[16]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[17] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[18]),
        .Q(m_15_reg_2288[17]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[18] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[19]),
        .Q(m_15_reg_2288[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_15_reg_2288_reg[18]_i_1 
       (.CI(\m_15_reg_2288_reg[14]_i_1_n_3 ),
        .CO({\m_15_reg_2288_reg[18]_i_1_n_3 ,\m_15_reg_2288_reg[18]_i_1_n_4 ,\m_15_reg_2288_reg[18]_i_1_n_5 ,\m_15_reg_2288_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_12_fu_1825_p2[19:16]),
        .S(m_11_fu_1815_p3[19:16]));
  FDRE \m_15_reg_2288_reg[19] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[20]),
        .Q(m_15_reg_2288[19]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[1] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[2]),
        .Q(m_15_reg_2288[1]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[20] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[21]),
        .Q(m_15_reg_2288[20]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[21] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[22]),
        .Q(m_15_reg_2288[21]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[22] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[23]),
        .Q(m_15_reg_2288[22]),
        .R(1'b0));
  CARRY4 \m_15_reg_2288_reg[22]_i_10 
       (.CI(\m_15_reg_2288_reg[22]_i_8_n_3 ),
        .CO({\NLW_m_15_reg_2288_reg[22]_i_10_CO_UNCONNECTED [3:2],\m_15_reg_2288_reg[22]_i_10_n_5 ,\NLW_m_15_reg_2288_reg[22]_i_10_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_15_reg_2288[22]_i_27_n_3 }),
        .O({\NLW_m_15_reg_2288_reg[22]_i_10_O_UNCONNECTED [3:1],sub_ln1114_2_fu_1800_p2[4]}),
        .S({1'b0,1'b0,1'b1,tmp_V_6_reg_2229[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_15_reg_2288_reg[22]_i_2 
       (.CI(\m_15_reg_2288_reg[18]_i_1_n_3 ),
        .CO({\m_15_reg_2288_reg[22]_i_2_n_3 ,\m_15_reg_2288_reg[22]_i_2_n_4 ,\m_15_reg_2288_reg[22]_i_2_n_5 ,\m_15_reg_2288_reg[22]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_12_fu_1825_p2[23:20]),
        .S(m_11_fu_1815_p3[23:20]));
  CARRY4 \m_15_reg_2288_reg[22]_i_8 
       (.CI(1'b0),
        .CO({\m_15_reg_2288_reg[22]_i_8_n_3 ,\m_15_reg_2288_reg[22]_i_8_n_4 ,\m_15_reg_2288_reg[22]_i_8_n_5 ,\m_15_reg_2288_reg[22]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({\m_15_reg_2288[22]_i_21_n_3 ,1'b0,\m_15_reg_2288[22]_i_22_n_3 ,1'b0}),
        .O(sub_ln1114_2_fu_1800_p2[3:0]),
        .S({sub_ln1099_2_reg_2236[3],\m_15_reg_2288[22]_i_23_n_3 ,sub_ln1099_2_reg_2236[1],\m_15_reg_2288[22]_i_24_n_3 }));
  FDRE \m_15_reg_2288_reg[2] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[3]),
        .Q(m_15_reg_2288[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_15_reg_2288_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_15_reg_2288_reg[2]_i_1_n_3 ,\m_15_reg_2288_reg[2]_i_1_n_4 ,\m_15_reg_2288_reg[2]_i_1_n_5 ,\m_15_reg_2288_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_11_fu_1815_p3[1],or_ln1104_2_reg_2273_reg}),
        .O({m_12_fu_1825_p2[3:1],\NLW_m_15_reg_2288_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({m_11_fu_1815_p3[3:2],\m_15_reg_2288[2]_i_5_n_3 ,\m_15_reg_2288[2]_i_6_n_3 }));
  FDRE \m_15_reg_2288_reg[3] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[4]),
        .Q(m_15_reg_2288[3]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[4] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[5]),
        .Q(m_15_reg_2288[4]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[5] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[6]),
        .Q(m_15_reg_2288[5]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[6] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[7]),
        .Q(m_15_reg_2288[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \m_15_reg_2288_reg[6]_i_1 
       (.CI(\m_15_reg_2288_reg[2]_i_1_n_3 ),
        .CO({\m_15_reg_2288_reg[6]_i_1_n_3 ,\m_15_reg_2288_reg[6]_i_1_n_4 ,\m_15_reg_2288_reg[6]_i_1_n_5 ,\m_15_reg_2288_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(m_12_fu_1825_p2[7:4]),
        .S(m_11_fu_1815_p3[7:4]));
  FDRE \m_15_reg_2288_reg[7] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[8]),
        .Q(m_15_reg_2288[7]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[8] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[9]),
        .Q(m_15_reg_2288[8]),
        .R(1'b0));
  FDRE \m_15_reg_2288_reg[9] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[10]),
        .Q(m_15_reg_2288[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \m_reg_2263[0]_i_1 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I2(sub_ln1114_1_fu_1576_p2[3]),
        .I3(beta_real_V_reg_350[13]),
        .I4(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h1505000014050000)) 
    \m_reg_2263[10]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[3]),
        .I2(sub_ln1114_1_fu_1576_p2[2]),
        .I3(sub_ln1114_1_fu_1576_p2[1]),
        .I4(beta_real_V_reg_350[13]),
        .I5(sub_ln1114_1_fu_1576_p2[0]),
        .O(m_7_fu_1601_p2[11]));
  LUT6 #(
    .INIT(64'h0004008400CC0048)) 
    \m_reg_2263[11]_i_1 
       (.I0(sub_ln1114_1_fu_1576_p2[0]),
        .I1(beta_real_V_reg_350[13]),
        .I2(sub_ln1114_1_fu_1576_p2[1]),
        .I3(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I4(sub_ln1114_1_fu_1576_p2[3]),
        .I5(sub_ln1114_1_fu_1576_p2[2]),
        .O(m_7_fu_1601_p2[12]));
  LUT6 #(
    .INIT(64'h0030002000F000D0)) 
    \m_reg_2263[12]_i_1 
       (.I0(sub_ln1114_1_fu_1576_p2[0]),
        .I1(sub_ln1114_1_fu_1576_p2[1]),
        .I2(beta_real_V_reg_350[13]),
        .I3(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I4(sub_ln1114_1_fu_1576_p2[3]),
        .I5(sub_ln1114_1_fu_1576_p2[2]),
        .O(m_7_fu_1601_p2[13]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h003A)) 
    \m_reg_2263[13]_i_1 
       (.I0(\m_reg_2263[21]_i_2_n_3 ),
        .I1(\m_reg_2263[13]_i_2_n_3 ),
        .I2(sub_ln1114_1_fu_1576_p2[3]),
        .I3(\m_reg_2263_reg[22]_i_3_n_6 ),
        .O(m_7_fu_1601_p2[14]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hB337)) 
    \m_reg_2263[13]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(beta_real_V_reg_350[13]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F0C0AAAA)) 
    \m_reg_2263[14]_i_1 
       (.I0(\m_reg_2263[22]_i_2_n_3 ),
        .I1(sub_ln1114_1_fu_1576_p2[2]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[1]),
        .I4(sub_ln1114_1_fu_1576_p2[3]),
        .I5(\m_reg_2263_reg[22]_i_3_n_6 ),
        .O(m_7_fu_1601_p2[15]));
  LUT6 #(
    .INIT(64'h222222FF2222F2F2)) 
    \m_reg_2263[15]_i_1 
       (.I0(\m_reg_2263[15]_i_2_n_3 ),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(\m_reg_2263[15]_i_3_n_3 ),
        .I3(\m_reg_2263[15]_i_4_n_3 ),
        .I4(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I5(sub_ln1114_1_fu_1576_p2[3]),
        .O(\m_reg_2263[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \m_reg_2263[15]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I2(sub_ln1114_1_fu_1576_p2[3]),
        .I3(beta_real_V_reg_350[13]),
        .I4(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h6060A280)) 
    \m_reg_2263[15]_i_3 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[13]),
        .I3(beta_real_V_reg_350[14]),
        .I4(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h1F4F)) 
    \m_reg_2263[15]_i_4 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h11110F0011110FFF)) 
    \m_reg_2263[16]_i_1 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(\m_reg_2263[16]_i_2_n_3 ),
        .I2(\m_reg_2263[16]_i_3_n_3 ),
        .I3(sub_ln1114_1_fu_1576_p2[3]),
        .I4(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I5(\m_reg_2263[16]_i_4_n_3 ),
        .O(\m_reg_2263[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \m_reg_2263[16]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[3]),
        .I1(beta_real_V_reg_350[13]),
        .I2(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[16]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h0FDF)) 
    \m_reg_2263[16]_i_3 
       (.I0(sub_ln1114_1_fu_1576_p2[0]),
        .I1(sub_ln1114_1_fu_1576_p2[1]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[16]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h0F77CFFF)) 
    \m_reg_2263[16]_i_4 
       (.I0(beta_real_V_reg_350[14]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .I4(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[16]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEAEFEA)) 
    \m_reg_2263[17]_i_1 
       (.I0(\m_reg_2263[17]_i_2_n_3 ),
        .I1(beta_real_V_reg_350[13]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .I3(beta_real_V_reg_350[14]),
        .I4(sub_ln1114_1_fu_1576_p2[1]),
        .I5(\m_reg_2263[17]_i_3_n_3 ),
        .O(m_7_fu_1601_p2[18]));
  LUT6 #(
    .INIT(64'h00000700E3000000)) 
    \m_reg_2263[17]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(sub_ln1114_1_fu_1576_p2[2]),
        .I3(beta_real_V_reg_350[13]),
        .I4(sub_ln1114_1_fu_1576_p2[3]),
        .I5(\m_reg_2263_reg[22]_i_3_n_6 ),
        .O(\m_reg_2263[17]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \m_reg_2263[17]_i_3 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I2(sub_ln1114_1_fu_1576_p2[3]),
        .O(\m_reg_2263[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h000000FF44440A0A)) 
    \m_reg_2263[18]_i_1 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(beta_real_V_reg_350[13]),
        .I2(\m_reg_2263[18]_i_2_n_3 ),
        .I3(\m_reg_2263[18]_i_3_n_3 ),
        .I4(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I5(sub_ln1114_1_fu_1576_p2[3]),
        .O(\m_reg_2263[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hDD3F)) 
    \m_reg_2263[18]_i_2 
       (.I0(beta_real_V_reg_350[13]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[14]),
        .I3(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[18]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h2F6F)) 
    \m_reg_2263[18]_i_3 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(sub_ln1114_1_fu_1576_p2[1]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[0]),
        .O(\m_reg_2263[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0F0F00FF0F0F8888)) 
    \m_reg_2263[19]_i_1 
       (.I0(\m_reg_2263[19]_i_2_n_3 ),
        .I1(sub_ln1114_1_fu_1576_p2[2]),
        .I2(\m_reg_2263[19]_i_3_n_3 ),
        .I3(\m_reg_2263[19]_i_4_n_3 ),
        .I4(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I5(sub_ln1114_1_fu_1576_p2[3]),
        .O(\m_reg_2263[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hA280)) 
    \m_reg_2263[19]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[13]),
        .I3(beta_real_V_reg_350[14]),
        .O(\m_reg_2263[19]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hEEFFECFF)) 
    \m_reg_2263[19]_i_3 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(sub_ln1114_1_fu_1576_p2[3]),
        .I2(sub_ln1114_1_fu_1576_p2[1]),
        .I3(beta_real_V_reg_350[13]),
        .I4(sub_ln1114_1_fu_1576_p2[0]),
        .O(\m_reg_2263[19]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h69FF)) 
    \m_reg_2263[19]_i_4 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(sub_ln1114_1_fu_1576_p2[1]),
        .I3(beta_real_V_reg_350[13]),
        .O(\m_reg_2263[19]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000150000)) 
    \m_reg_2263[1]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[1]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .I4(beta_real_V_reg_350[13]),
        .I5(sub_ln1114_1_fu_1576_p2[3]),
        .O(\m_reg_2263[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0F0FFF000F0F8888)) 
    \m_reg_2263[20]_i_1 
       (.I0(\m_reg_2263[20]_i_2_n_3 ),
        .I1(sub_ln1114_1_fu_1576_p2[2]),
        .I2(\m_reg_2263[20]_i_3_n_3 ),
        .I3(\m_reg_2263[20]_i_4_n_3 ),
        .I4(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I5(sub_ln1114_1_fu_1576_p2[3]),
        .O(\m_reg_2263[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_reg_2263[20]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[1]),
        .I1(beta_real_V_reg_350[14]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .O(\m_reg_2263[20]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hEFCF)) 
    \m_reg_2263[20]_i_3 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(sub_ln1114_1_fu_1576_p2[3]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[20]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h6500)) 
    \m_reg_2263[20]_i_4 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(sub_ln1114_1_fu_1576_p2[1]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .I3(beta_real_V_reg_350[13]),
        .O(\m_reg_2263[20]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hCAC8)) 
    \m_reg_2263[21]_i_1 
       (.I0(sub_ln1114_1_fu_1576_p2[3]),
        .I1(\m_reg_2263[5]_i_2_n_3 ),
        .I2(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I3(\m_reg_2263[21]_i_2_n_3 ),
        .O(\m_reg_2263[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h222288B8)) 
    \m_reg_2263[21]_i_2 
       (.I0(beta_real_V_reg_350[13]),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[14]),
        .I3(sub_ln1114_1_fu_1576_p2[1]),
        .I4(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2C2C20202C202020)) 
    \m_reg_2263[22]_i_1 
       (.I0(\m_reg_2263[22]_i_2_n_3 ),
        .I1(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I2(sub_ln1114_1_fu_1576_p2[3]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .I4(beta_real_V_reg_350[13]),
        .I5(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h8484D888)) 
    \m_reg_2263[22]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[2]),
        .I1(beta_real_V_reg_350[13]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .I3(beta_real_V_reg_350[14]),
        .I4(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[22]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg_2263[22]_i_5 
       (.I0(sub_ln1099_1_reg_2182),
        .O(\m_reg_2263[22]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg_2263[22]_i_6 
       (.I0(sub_ln1099_1_reg_2182),
        .O(\m_reg_2263[22]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg_2263[22]_i_7 
       (.I0(sub_ln1099_1_reg_2182),
        .O(\m_reg_2263[22]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_reg_2263[22]_i_8 
       (.I0(trunc_ln1098_1_reg_2199[0]),
        .O(\m_reg_2263[22]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \m_reg_2263[2]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[3]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .O(m_7_fu_1601_p2[3]));
  LUT6 #(
    .INIT(64'h0000001000005050)) 
    \m_reg_2263[3]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[1]),
        .I4(sub_ln1114_1_fu_1576_p2[3]),
        .I5(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00100050)) 
    \m_reg_2263[4]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[1]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[3]),
        .I4(sub_ln1114_1_fu_1576_p2[2]),
        .O(\m_reg_2263[4]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg_2263[5]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(ap_CS_fsm_state20),
        .O(\m_reg_2263[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h15005400)) 
    \m_reg_2263[5]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[3]),
        .I1(sub_ln1114_1_fu_1576_p2[2]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .I3(beta_real_V_reg_350[13]),
        .I4(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h11001000)) 
    \m_reg_2263[6]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[3]),
        .I2(sub_ln1114_1_fu_1576_p2[2]),
        .I3(beta_real_V_reg_350[13]),
        .I4(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000504000105010)) 
    \m_reg_2263[7]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[0]),
        .I2(beta_real_V_reg_350[13]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .I4(sub_ln1114_1_fu_1576_p2[3]),
        .I5(sub_ln1114_1_fu_1576_p2[1]),
        .O(\m_reg_2263[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0040044400400440)) 
    \m_reg_2263[8]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(beta_real_V_reg_350[13]),
        .I2(sub_ln1114_1_fu_1576_p2[2]),
        .I3(sub_ln1114_1_fu_1576_p2[3]),
        .I4(sub_ln1114_1_fu_1576_p2[1]),
        .I5(sub_ln1114_1_fu_1576_p2[0]),
        .O(\m_reg_2263[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0100110045004100)) 
    \m_reg_2263[9]_i_1 
       (.I0(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I1(sub_ln1114_1_fu_1576_p2[2]),
        .I2(sub_ln1114_1_fu_1576_p2[0]),
        .I3(beta_real_V_reg_350[13]),
        .I4(sub_ln1114_1_fu_1576_p2[1]),
        .I5(sub_ln1114_1_fu_1576_p2[3]),
        .O(\m_reg_2263[9]_i_1_n_3 ));
  FDRE \m_reg_2263_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[0]_i_1_n_3 ),
        .Q(m_reg_2263[0]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(m_7_fu_1601_p2[11]),
        .Q(m_reg_2263[10]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(m_7_fu_1601_p2[12]),
        .Q(m_reg_2263[11]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(m_7_fu_1601_p2[13]),
        .Q(m_reg_2263[12]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(m_7_fu_1601_p2[14]),
        .Q(m_reg_2263[13]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(m_7_fu_1601_p2[15]),
        .Q(m_reg_2263[14]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[15]_i_1_n_3 ),
        .Q(m_reg_2263[15]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[16]_i_1_n_3 ),
        .Q(m_reg_2263[16]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(m_7_fu_1601_p2[18]),
        .Q(m_reg_2263[17]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[18]_i_1_n_3 ),
        .Q(m_reg_2263[18]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[19]_i_1_n_3 ),
        .Q(m_reg_2263[19]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[1]_i_1_n_3 ),
        .Q(m_reg_2263[1]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[20]_i_1_n_3 ),
        .Q(m_reg_2263[20]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[21]_i_1_n_3 ),
        .Q(m_reg_2263[21]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[22]_i_1_n_3 ),
        .Q(m_reg_2263[22]),
        .R(1'b0));
  CARRY4 \m_reg_2263_reg[22]_i_3 
       (.CI(\m_reg_2263_reg[22]_i_4_n_3 ),
        .CO({\NLW_m_reg_2263_reg[22]_i_3_CO_UNCONNECTED [3:1],\m_reg_2263_reg[22]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_reg_2263_reg[22]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \m_reg_2263_reg[22]_i_4 
       (.CI(1'b0),
        .CO({\m_reg_2263_reg[22]_i_4_n_3 ,\m_reg_2263_reg[22]_i_4_n_4 ,\m_reg_2263_reg[22]_i_4_n_5 ,\m_reg_2263_reg[22]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\m_reg_2263[22]_i_5_n_3 ,1'b0,\m_reg_2263[22]_i_6_n_3 ,1'b0}),
        .O(sub_ln1114_1_fu_1576_p2),
        .S({sub_ln1099_1_reg_2182,\m_reg_2263[22]_i_7_n_3 ,sub_ln1099_1_reg_2182,\m_reg_2263[22]_i_8_n_3 }));
  FDRE \m_reg_2263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(m_7_fu_1601_p2[3]),
        .Q(m_reg_2263[2]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[3]_i_1_n_3 ),
        .Q(m_reg_2263[3]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[4]_i_1_n_3 ),
        .Q(m_reg_2263[4]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[5]_i_2_n_3 ),
        .Q(m_reg_2263[5]),
        .R(\m_reg_2263[5]_i_1_n_3 ));
  FDRE \m_reg_2263_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[6]_i_1_n_3 ),
        .Q(m_reg_2263[6]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[7]_i_1_n_3 ),
        .Q(m_reg_2263[7]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[8]_i_1_n_3 ),
        .Q(m_reg_2263[8]),
        .R(1'b0));
  FDRE \m_reg_2263_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\m_reg_2263[9]_i_1_n_3 ),
        .Q(m_reg_2263[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mac_muladd_2ns_17ns_19ns_19_4_1 mac_muladd_2ns_17ns_19ns_19_4_1_U7
       (.C({mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_3,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_4,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_5,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_6,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_7,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_8,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_9,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_10,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_11,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_12,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_13,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_14,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_15,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_16,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_17}),
        .CO(mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_35),
        .D(z_V_fu_801_p3),
        .O(sub_ln813_fu_701_p2),
        .P({mul_mul_16ns_21ns_37_4_1_U6_n_3,mul_mul_16ns_21ns_37_4_1_U6_n_4}),
        .Q(ap_CS_fsm_state7),
        .ap_clk(ap_clk),
        .k_V_reg_2055(k_V_reg_2055[0]),
        .p_reg_reg({\theta_internal_V_reg_2028_reg_n_3_[15] ,\theta_internal_V_reg_2028_reg_n_3_[14] ,\theta_internal_V_reg_2028_reg_n_3_[13] ,\theta_internal_V_reg_2028_reg_n_3_[12] ,\theta_internal_V_reg_2028_reg_n_3_[11] ,\theta_internal_V_reg_2028_reg_n_3_[10] ,\theta_internal_V_reg_2028_reg_n_3_[9] ,\theta_internal_V_reg_2028_reg_n_3_[8] ,\theta_internal_V_reg_2028_reg_n_3_[7] ,\theta_internal_V_reg_2028_reg_n_3_[6] ,\theta_internal_V_reg_2028_reg_n_3_[5] ,\theta_internal_V_reg_2028_reg_n_3_[4] ,\theta_internal_V_reg_2028_reg_n_3_[3] ,\theta_internal_V_reg_2028_reg_n_3_[2] ,\theta_internal_V_reg_2028_reg_n_3_[1] }),
        .p_reg_reg_i_18(sub_ln1303_1_reg_2035),
        .\theta_internal_V_reg_2028_reg[15] (mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_37));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[10]_i_1 
       (.I0(man_V_1_fu_451_p2[10]),
        .I1(zext_ln558_fu_447_p1[10]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[11]_i_1 
       (.I0(man_V_1_fu_451_p2[11]),
        .I1(zext_ln558_fu_447_p1[11]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[12]_i_1 
       (.I0(man_V_1_fu_451_p2[12]),
        .I1(zext_ln558_fu_447_p1[12]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[12]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[12]_i_3 
       (.I0(zext_ln558_fu_447_p1[12]),
        .O(\man_V_2_reg_1981[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[12]_i_4 
       (.I0(zext_ln558_fu_447_p1[11]),
        .O(\man_V_2_reg_1981[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[12]_i_5 
       (.I0(zext_ln558_fu_447_p1[10]),
        .O(\man_V_2_reg_1981[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[12]_i_6 
       (.I0(zext_ln558_fu_447_p1[9]),
        .O(\man_V_2_reg_1981[12]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[13]_i_1 
       (.I0(man_V_1_fu_451_p2[13]),
        .I1(zext_ln558_fu_447_p1[13]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[14]_i_1 
       (.I0(man_V_1_fu_451_p2[14]),
        .I1(zext_ln558_fu_447_p1[14]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[15]_i_1 
       (.I0(man_V_1_fu_451_p2[15]),
        .I1(zext_ln558_fu_447_p1[15]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[16]_i_1 
       (.I0(man_V_1_fu_451_p2[16]),
        .I1(zext_ln558_fu_447_p1[16]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[16]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[16]_i_3 
       (.I0(zext_ln558_fu_447_p1[16]),
        .O(\man_V_2_reg_1981[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[16]_i_4 
       (.I0(zext_ln558_fu_447_p1[15]),
        .O(\man_V_2_reg_1981[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[16]_i_5 
       (.I0(zext_ln558_fu_447_p1[14]),
        .O(\man_V_2_reg_1981[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[16]_i_6 
       (.I0(zext_ln558_fu_447_p1[13]),
        .O(\man_V_2_reg_1981[16]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[17]_i_1 
       (.I0(man_V_1_fu_451_p2[17]),
        .I1(zext_ln558_fu_447_p1[17]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[18]_i_1 
       (.I0(man_V_1_fu_451_p2[18]),
        .I1(zext_ln558_fu_447_p1[18]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[19]_i_1 
       (.I0(man_V_1_fu_451_p2[19]),
        .I1(zext_ln558_fu_447_p1[19]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[1]_i_1 
       (.I0(man_V_1_fu_451_p2[1]),
        .I1(zext_ln558_fu_447_p1[1]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[20]_i_1 
       (.I0(man_V_1_fu_451_p2[20]),
        .I1(zext_ln558_fu_447_p1[20]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[20]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[20]_i_3 
       (.I0(zext_ln558_fu_447_p1[20]),
        .O(\man_V_2_reg_1981[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[20]_i_4 
       (.I0(zext_ln558_fu_447_p1[19]),
        .O(\man_V_2_reg_1981[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[20]_i_5 
       (.I0(zext_ln558_fu_447_p1[18]),
        .O(\man_V_2_reg_1981[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[20]_i_6 
       (.I0(zext_ln558_fu_447_p1[17]),
        .O(\man_V_2_reg_1981[20]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[21]_i_1 
       (.I0(man_V_1_fu_451_p2[21]),
        .I1(zext_ln558_fu_447_p1[21]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[22]_i_1 
       (.I0(man_V_1_fu_451_p2[22]),
        .I1(zext_ln558_fu_447_p1[22]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[23]_i_1 
       (.I0(man_V_1_fu_451_p2[23]),
        .I1(zext_ln558_fu_447_p1[23]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[24]_i_1 
       (.I0(man_V_1_fu_451_p2[24]),
        .I1(zext_ln558_fu_447_p1[24]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[24]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[24]_i_3 
       (.I0(zext_ln558_fu_447_p1[24]),
        .O(\man_V_2_reg_1981[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[24]_i_4 
       (.I0(zext_ln558_fu_447_p1[23]),
        .O(\man_V_2_reg_1981[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[24]_i_5 
       (.I0(zext_ln558_fu_447_p1[22]),
        .O(\man_V_2_reg_1981[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[24]_i_6 
       (.I0(zext_ln558_fu_447_p1[21]),
        .O(\man_V_2_reg_1981[24]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[25]_i_1 
       (.I0(man_V_1_fu_451_p2[25]),
        .I1(zext_ln558_fu_447_p1[25]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[26]_i_1 
       (.I0(man_V_1_fu_451_p2[26]),
        .I1(zext_ln558_fu_447_p1[26]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[27]_i_1 
       (.I0(man_V_1_fu_451_p2[27]),
        .I1(zext_ln558_fu_447_p1[27]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[28]_i_1 
       (.I0(man_V_1_fu_451_p2[28]),
        .I1(zext_ln558_fu_447_p1[28]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[28]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[28]_i_3 
       (.I0(zext_ln558_fu_447_p1[28]),
        .O(\man_V_2_reg_1981[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[28]_i_4 
       (.I0(zext_ln558_fu_447_p1[27]),
        .O(\man_V_2_reg_1981[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[28]_i_5 
       (.I0(zext_ln558_fu_447_p1[26]),
        .O(\man_V_2_reg_1981[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[28]_i_6 
       (.I0(zext_ln558_fu_447_p1[25]),
        .O(\man_V_2_reg_1981[28]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[29]_i_1 
       (.I0(man_V_1_fu_451_p2[29]),
        .I1(zext_ln558_fu_447_p1[29]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[2]_i_1 
       (.I0(man_V_1_fu_451_p2[2]),
        .I1(zext_ln558_fu_447_p1[2]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[30]_i_1 
       (.I0(man_V_1_fu_451_p2[30]),
        .I1(zext_ln558_fu_447_p1[30]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[31]_i_1 
       (.I0(man_V_1_fu_451_p2[31]),
        .I1(zext_ln558_fu_447_p1[31]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[32]_i_1 
       (.I0(man_V_1_fu_451_p2[32]),
        .I1(zext_ln558_fu_447_p1[32]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[32]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[32]_i_3 
       (.I0(zext_ln558_fu_447_p1[32]),
        .O(\man_V_2_reg_1981[32]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[32]_i_4 
       (.I0(zext_ln558_fu_447_p1[31]),
        .O(\man_V_2_reg_1981[32]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[32]_i_5 
       (.I0(zext_ln558_fu_447_p1[30]),
        .O(\man_V_2_reg_1981[32]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[32]_i_6 
       (.I0(zext_ln558_fu_447_p1[29]),
        .O(\man_V_2_reg_1981[32]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[33]_i_1 
       (.I0(man_V_1_fu_451_p2[33]),
        .I1(zext_ln558_fu_447_p1[33]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[34]_i_1 
       (.I0(man_V_1_fu_451_p2[34]),
        .I1(zext_ln558_fu_447_p1[34]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[35]_i_1 
       (.I0(man_V_1_fu_451_p2[35]),
        .I1(zext_ln558_fu_447_p1[35]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[36]_i_1 
       (.I0(man_V_1_fu_451_p2[36]),
        .I1(zext_ln558_fu_447_p1[36]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[36]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[36]_i_3 
       (.I0(zext_ln558_fu_447_p1[36]),
        .O(\man_V_2_reg_1981[36]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[36]_i_4 
       (.I0(zext_ln558_fu_447_p1[35]),
        .O(\man_V_2_reg_1981[36]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[36]_i_5 
       (.I0(zext_ln558_fu_447_p1[34]),
        .O(\man_V_2_reg_1981[36]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[36]_i_6 
       (.I0(zext_ln558_fu_447_p1[33]),
        .O(\man_V_2_reg_1981[36]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[37]_i_1 
       (.I0(man_V_1_fu_451_p2[37]),
        .I1(zext_ln558_fu_447_p1[37]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[37]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[38]_i_1 
       (.I0(man_V_1_fu_451_p2[38]),
        .I1(zext_ln558_fu_447_p1[38]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[38]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[39]_i_1 
       (.I0(man_V_1_fu_451_p2[39]),
        .I1(zext_ln558_fu_447_p1[39]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[39]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[3]_i_1 
       (.I0(man_V_1_fu_451_p2[3]),
        .I1(zext_ln558_fu_447_p1[3]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[40]_i_1 
       (.I0(man_V_1_fu_451_p2[40]),
        .I1(zext_ln558_fu_447_p1[40]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[40]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[40]_i_3 
       (.I0(zext_ln558_fu_447_p1[40]),
        .O(\man_V_2_reg_1981[40]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[40]_i_4 
       (.I0(zext_ln558_fu_447_p1[39]),
        .O(\man_V_2_reg_1981[40]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[40]_i_5 
       (.I0(zext_ln558_fu_447_p1[38]),
        .O(\man_V_2_reg_1981[40]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[40]_i_6 
       (.I0(zext_ln558_fu_447_p1[37]),
        .O(\man_V_2_reg_1981[40]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[41]_i_1 
       (.I0(man_V_1_fu_451_p2[41]),
        .I1(zext_ln558_fu_447_p1[41]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[41]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[42]_i_1 
       (.I0(man_V_1_fu_451_p2[42]),
        .I1(zext_ln558_fu_447_p1[42]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[42]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[43]_i_1 
       (.I0(man_V_1_fu_451_p2[43]),
        .I1(zext_ln558_fu_447_p1[43]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[43]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[44]_i_1 
       (.I0(man_V_1_fu_451_p2[44]),
        .I1(zext_ln558_fu_447_p1[44]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[44]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[44]_i_3 
       (.I0(zext_ln558_fu_447_p1[44]),
        .O(\man_V_2_reg_1981[44]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[44]_i_4 
       (.I0(zext_ln558_fu_447_p1[43]),
        .O(\man_V_2_reg_1981[44]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[44]_i_5 
       (.I0(zext_ln558_fu_447_p1[42]),
        .O(\man_V_2_reg_1981[44]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[44]_i_6 
       (.I0(zext_ln558_fu_447_p1[41]),
        .O(\man_V_2_reg_1981[44]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[45]_i_1 
       (.I0(man_V_1_fu_451_p2[45]),
        .I1(zext_ln558_fu_447_p1[45]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[45]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[46]_i_1 
       (.I0(man_V_1_fu_451_p2[46]),
        .I1(zext_ln558_fu_447_p1[46]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[46]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[47]_i_1 
       (.I0(man_V_1_fu_451_p2[47]),
        .I1(zext_ln558_fu_447_p1[47]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[47]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[48]_i_1 
       (.I0(man_V_1_fu_451_p2[48]),
        .I1(zext_ln558_fu_447_p1[48]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[48]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[48]_i_3 
       (.I0(zext_ln558_fu_447_p1[48]),
        .O(\man_V_2_reg_1981[48]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[48]_i_4 
       (.I0(zext_ln558_fu_447_p1[47]),
        .O(\man_V_2_reg_1981[48]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[48]_i_5 
       (.I0(zext_ln558_fu_447_p1[46]),
        .O(\man_V_2_reg_1981[48]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[48]_i_6 
       (.I0(zext_ln558_fu_447_p1[45]),
        .O(\man_V_2_reg_1981[48]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[49]_i_1 
       (.I0(man_V_1_fu_451_p2[49]),
        .I1(zext_ln558_fu_447_p1[49]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[49]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[4]_i_1 
       (.I0(man_V_1_fu_451_p2[4]),
        .I1(zext_ln558_fu_447_p1[4]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[4]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[4]_i_3 
       (.I0(zext_ln558_fu_447_p1[0]),
        .O(\man_V_2_reg_1981[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[4]_i_4 
       (.I0(zext_ln558_fu_447_p1[4]),
        .O(\man_V_2_reg_1981[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[4]_i_5 
       (.I0(zext_ln558_fu_447_p1[3]),
        .O(\man_V_2_reg_1981[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[4]_i_6 
       (.I0(zext_ln558_fu_447_p1[2]),
        .O(\man_V_2_reg_1981[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[4]_i_7 
       (.I0(zext_ln558_fu_447_p1[1]),
        .O(\man_V_2_reg_1981[4]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[50]_i_1 
       (.I0(man_V_1_fu_451_p2[50]),
        .I1(zext_ln558_fu_447_p1[50]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[50]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[51]_i_1 
       (.I0(man_V_1_fu_451_p2[51]),
        .I1(zext_ln558_fu_447_p1[51]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[51]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \man_V_2_reg_1981[52]_i_1 
       (.I0(man_V_1_fu_451_p2[52]),
        .I1(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[52]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[52]_i_3 
       (.I0(zext_ln558_fu_447_p1[51]),
        .O(\man_V_2_reg_1981[52]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[52]_i_4 
       (.I0(zext_ln558_fu_447_p1[50]),
        .O(\man_V_2_reg_1981[52]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[52]_i_5 
       (.I0(zext_ln558_fu_447_p1[49]),
        .O(\man_V_2_reg_1981[52]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[5]_i_1 
       (.I0(man_V_1_fu_451_p2[5]),
        .I1(zext_ln558_fu_447_p1[5]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[6]_i_1 
       (.I0(man_V_1_fu_451_p2[6]),
        .I1(zext_ln558_fu_447_p1[6]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[7]_i_1 
       (.I0(man_V_1_fu_451_p2[7]),
        .I1(zext_ln558_fu_447_p1[7]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[8]_i_1 
       (.I0(man_V_1_fu_451_p2[8]),
        .I1(zext_ln558_fu_447_p1[8]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[8]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[8]_i_3 
       (.I0(zext_ln558_fu_447_p1[8]),
        .O(\man_V_2_reg_1981[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[8]_i_4 
       (.I0(zext_ln558_fu_447_p1[7]),
        .O(\man_V_2_reg_1981[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[8]_i_5 
       (.I0(zext_ln558_fu_447_p1[6]),
        .O(\man_V_2_reg_1981[8]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \man_V_2_reg_1981[8]_i_6 
       (.I0(zext_ln558_fu_447_p1[5]),
        .O(\man_V_2_reg_1981[8]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \man_V_2_reg_1981[9]_i_1 
       (.I0(man_V_1_fu_451_p2[9]),
        .I1(zext_ln558_fu_447_p1[9]),
        .I2(p_Result_22_reg_1959),
        .O(\man_V_2_reg_1981[9]_i_1_n_3 ));
  FDRE \man_V_2_reg_1981_reg[10] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[10]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[10]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[11] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[11]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[11]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[12] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[12]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[12]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[12]_i_2 
       (.CI(\man_V_2_reg_1981_reg[8]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[12]_i_2_n_3 ,\man_V_2_reg_1981_reg[12]_i_2_n_4 ,\man_V_2_reg_1981_reg[12]_i_2_n_5 ,\man_V_2_reg_1981_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[12:9]),
        .S({\man_V_2_reg_1981[12]_i_3_n_3 ,\man_V_2_reg_1981[12]_i_4_n_3 ,\man_V_2_reg_1981[12]_i_5_n_3 ,\man_V_2_reg_1981[12]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[13] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[13]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[13]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[14] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[14]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[14]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[15] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[15]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[15]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[16] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[16]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[16]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[16]_i_2 
       (.CI(\man_V_2_reg_1981_reg[12]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[16]_i_2_n_3 ,\man_V_2_reg_1981_reg[16]_i_2_n_4 ,\man_V_2_reg_1981_reg[16]_i_2_n_5 ,\man_V_2_reg_1981_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[16:13]),
        .S({\man_V_2_reg_1981[16]_i_3_n_3 ,\man_V_2_reg_1981[16]_i_4_n_3 ,\man_V_2_reg_1981[16]_i_5_n_3 ,\man_V_2_reg_1981[16]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[17] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[17]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[17]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[18] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[18]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[18]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[19] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[19]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[19]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[1] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[1]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[1]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[20] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[20]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[20]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[20]_i_2 
       (.CI(\man_V_2_reg_1981_reg[16]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[20]_i_2_n_3 ,\man_V_2_reg_1981_reg[20]_i_2_n_4 ,\man_V_2_reg_1981_reg[20]_i_2_n_5 ,\man_V_2_reg_1981_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[20:17]),
        .S({\man_V_2_reg_1981[20]_i_3_n_3 ,\man_V_2_reg_1981[20]_i_4_n_3 ,\man_V_2_reg_1981[20]_i_5_n_3 ,\man_V_2_reg_1981[20]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[21] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[21]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[21]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[22] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[22]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[22]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[23] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[23]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[23]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[24] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[24]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[24]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[24]_i_2 
       (.CI(\man_V_2_reg_1981_reg[20]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[24]_i_2_n_3 ,\man_V_2_reg_1981_reg[24]_i_2_n_4 ,\man_V_2_reg_1981_reg[24]_i_2_n_5 ,\man_V_2_reg_1981_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[24:21]),
        .S({\man_V_2_reg_1981[24]_i_3_n_3 ,\man_V_2_reg_1981[24]_i_4_n_3 ,\man_V_2_reg_1981[24]_i_5_n_3 ,\man_V_2_reg_1981[24]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[25] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[25]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[25]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[26] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[26]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[26]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[27] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[27]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[27]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[28] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[28]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[28]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[28]_i_2 
       (.CI(\man_V_2_reg_1981_reg[24]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[28]_i_2_n_3 ,\man_V_2_reg_1981_reg[28]_i_2_n_4 ,\man_V_2_reg_1981_reg[28]_i_2_n_5 ,\man_V_2_reg_1981_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[28:25]),
        .S({\man_V_2_reg_1981[28]_i_3_n_3 ,\man_V_2_reg_1981[28]_i_4_n_3 ,\man_V_2_reg_1981[28]_i_5_n_3 ,\man_V_2_reg_1981[28]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[29] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[29]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[29]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[2] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[2]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[2]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[30] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[30]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[30]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[31] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[31]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[31]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[32] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[32]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[32]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[32]_i_2 
       (.CI(\man_V_2_reg_1981_reg[28]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[32]_i_2_n_3 ,\man_V_2_reg_1981_reg[32]_i_2_n_4 ,\man_V_2_reg_1981_reg[32]_i_2_n_5 ,\man_V_2_reg_1981_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[32:29]),
        .S({\man_V_2_reg_1981[32]_i_3_n_3 ,\man_V_2_reg_1981[32]_i_4_n_3 ,\man_V_2_reg_1981[32]_i_5_n_3 ,\man_V_2_reg_1981[32]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[33] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[33]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[33]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[34] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[34]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[34]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[35] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[35]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[35]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[36] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[36]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[36]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[36]_i_2 
       (.CI(\man_V_2_reg_1981_reg[32]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[36]_i_2_n_3 ,\man_V_2_reg_1981_reg[36]_i_2_n_4 ,\man_V_2_reg_1981_reg[36]_i_2_n_5 ,\man_V_2_reg_1981_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[36:33]),
        .S({\man_V_2_reg_1981[36]_i_3_n_3 ,\man_V_2_reg_1981[36]_i_4_n_3 ,\man_V_2_reg_1981[36]_i_5_n_3 ,\man_V_2_reg_1981[36]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[37] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[37]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[37]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[38] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[38]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[38]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[39] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[39]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[39]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[3] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[3]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[3]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[40] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[40]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[40]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[40]_i_2 
       (.CI(\man_V_2_reg_1981_reg[36]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[40]_i_2_n_3 ,\man_V_2_reg_1981_reg[40]_i_2_n_4 ,\man_V_2_reg_1981_reg[40]_i_2_n_5 ,\man_V_2_reg_1981_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[40:37]),
        .S({\man_V_2_reg_1981[40]_i_3_n_3 ,\man_V_2_reg_1981[40]_i_4_n_3 ,\man_V_2_reg_1981[40]_i_5_n_3 ,\man_V_2_reg_1981[40]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[41] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[41]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[41]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[42] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[42]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[42]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[43] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[43]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[43]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[44] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[44]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[44]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[44]_i_2 
       (.CI(\man_V_2_reg_1981_reg[40]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[44]_i_2_n_3 ,\man_V_2_reg_1981_reg[44]_i_2_n_4 ,\man_V_2_reg_1981_reg[44]_i_2_n_5 ,\man_V_2_reg_1981_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[44:41]),
        .S({\man_V_2_reg_1981[44]_i_3_n_3 ,\man_V_2_reg_1981[44]_i_4_n_3 ,\man_V_2_reg_1981[44]_i_5_n_3 ,\man_V_2_reg_1981[44]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[45] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[45]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[45]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[46] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[46]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[46]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[47] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[47]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[47]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[48] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[48]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[48]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[48]_i_2 
       (.CI(\man_V_2_reg_1981_reg[44]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[48]_i_2_n_3 ,\man_V_2_reg_1981_reg[48]_i_2_n_4 ,\man_V_2_reg_1981_reg[48]_i_2_n_5 ,\man_V_2_reg_1981_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[48:45]),
        .S({\man_V_2_reg_1981[48]_i_3_n_3 ,\man_V_2_reg_1981[48]_i_4_n_3 ,\man_V_2_reg_1981[48]_i_5_n_3 ,\man_V_2_reg_1981[48]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[49] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[49]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[49]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[4] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[4]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[4]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\man_V_2_reg_1981_reg[4]_i_2_n_3 ,\man_V_2_reg_1981_reg[4]_i_2_n_4 ,\man_V_2_reg_1981_reg[4]_i_2_n_5 ,\man_V_2_reg_1981_reg[4]_i_2_n_6 }),
        .CYINIT(\man_V_2_reg_1981[4]_i_3_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[4:1]),
        .S({\man_V_2_reg_1981[4]_i_4_n_3 ,\man_V_2_reg_1981[4]_i_5_n_3 ,\man_V_2_reg_1981[4]_i_6_n_3 ,\man_V_2_reg_1981[4]_i_7_n_3 }));
  FDRE \man_V_2_reg_1981_reg[50] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[50]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[50]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[51] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[51]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[51]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[52] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[52]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[52]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[52]_i_2 
       (.CI(\man_V_2_reg_1981_reg[48]_i_2_n_3 ),
        .CO({man_V_1_fu_451_p2[52],\NLW_man_V_2_reg_1981_reg[52]_i_2_CO_UNCONNECTED [2],\man_V_2_reg_1981_reg[52]_i_2_n_5 ,\man_V_2_reg_1981_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_man_V_2_reg_1981_reg[52]_i_2_O_UNCONNECTED [3],man_V_1_fu_451_p2[51:49]}),
        .S({1'b1,\man_V_2_reg_1981[52]_i_3_n_3 ,\man_V_2_reg_1981[52]_i_4_n_3 ,\man_V_2_reg_1981[52]_i_5_n_3 }));
  FDRE \man_V_2_reg_1981_reg[53] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(p_Result_22_reg_1959),
        .Q(man_V_2_reg_1981[53]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[5] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[5]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[5]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[6] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[6]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[6]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[7] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[7]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[7]),
        .R(1'b0));
  FDRE \man_V_2_reg_1981_reg[8] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[8]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[8]),
        .R(1'b0));
  CARRY4 \man_V_2_reg_1981_reg[8]_i_2 
       (.CI(\man_V_2_reg_1981_reg[4]_i_2_n_3 ),
        .CO({\man_V_2_reg_1981_reg[8]_i_2_n_3 ,\man_V_2_reg_1981_reg[8]_i_2_n_4 ,\man_V_2_reg_1981_reg[8]_i_2_n_5 ,\man_V_2_reg_1981_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(man_V_1_fu_451_p2[8:5]),
        .S({\man_V_2_reg_1981[8]_i_3_n_3 ,\man_V_2_reg_1981[8]_i_4_n_3 ,\man_V_2_reg_1981[8]_i_5_n_3 ,\man_V_2_reg_1981[8]_i_6_n_3 }));
  FDRE \man_V_2_reg_1981_reg[9] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\man_V_2_reg_1981[9]_i_1_n_3 ),
        .Q(man_V_2_reg_1981[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mul_mul_16ns_21ns_37_4_1 mul_mul_16ns_21ns_37_4_1_U6
       (.C({mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_3,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_4,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_5,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_6,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_7,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_8,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_9,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_10,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_11,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_12,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_13,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_14,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_15,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_16,mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_17}),
        .O(sub_ln813_fu_701_p2),
        .P({mul_mul_16ns_21ns_37_4_1_U6_n_3,mul_mul_16ns_21ns_37_4_1_U6_n_4}),
        .Q(ap_CS_fsm_state10),
        .ap_clk(ap_clk),
        .k_V_reg_2055(k_V_reg_2055),
        .p_reg_reg(mul_mul_16ns_21ns_37_4_1_U6_n_5),
        .p_reg_reg_0(mul_mul_16ns_21ns_37_4_1_U6_n_6),
        .p_reg_reg_1(\theta_internal_V_reg_2028_reg_n_3_[15] ),
        .p_reg_reg_2(sub_ln1303_1_reg_2035[15]),
        .p_reg_reg_3(mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_37));
  FDRE \operation_read_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[0]),
        .Q(operation_read_reg_1943[0]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[10]),
        .Q(operation_read_reg_1943[10]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[11]),
        .Q(operation_read_reg_1943[11]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[12]),
        .Q(operation_read_reg_1943[12]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[13]),
        .Q(operation_read_reg_1943[13]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[14]),
        .Q(operation_read_reg_1943[14]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[15]),
        .Q(operation_read_reg_1943[15]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[16]),
        .Q(operation_read_reg_1943[16]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[17]),
        .Q(operation_read_reg_1943[17]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[18]),
        .Q(operation_read_reg_1943[18]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[19]),
        .Q(operation_read_reg_1943[19]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[1]),
        .Q(operation_read_reg_1943[1]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[20]),
        .Q(operation_read_reg_1943[20]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[21]),
        .Q(operation_read_reg_1943[21]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[22]),
        .Q(operation_read_reg_1943[22]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[23]),
        .Q(operation_read_reg_1943[23]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[24]),
        .Q(operation_read_reg_1943[24]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[25]),
        .Q(operation_read_reg_1943[25]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[26]),
        .Q(operation_read_reg_1943[26]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[27]),
        .Q(operation_read_reg_1943[27]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[28]),
        .Q(operation_read_reg_1943[28]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[29]),
        .Q(operation_read_reg_1943[29]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[2]),
        .Q(operation_read_reg_1943[2]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[30]),
        .Q(operation_read_reg_1943[30]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[31]),
        .Q(operation_read_reg_1943[31]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[3]),
        .Q(operation_read_reg_1943[3]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[4]),
        .Q(operation_read_reg_1943[4]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[5]),
        .Q(operation_read_reg_1943[5]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[6]),
        .Q(operation_read_reg_1943[6]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[7]),
        .Q(operation_read_reg_1943[7]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[8]),
        .Q(operation_read_reg_1943[8]),
        .R(1'b0));
  FDRE \operation_read_reg_1943_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(operation[9]),
        .Q(operation_read_reg_1943[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF8FF0000F800)) 
    \or_ln1104_2_reg_2273[0]_i_1 
       (.I0(p_Result_19_fu_1697_p3),
        .I1(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .I2(a_2_fu_1672_p2),
        .I3(ap_CS_fsm_state20),
        .I4(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .I5(or_ln1104_2_reg_2273_reg),
        .O(\or_ln1104_2_reg_2273[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0030002000200020)) 
    \or_ln1104_2_reg_2273[0]_i_10 
       (.I0(tmp_V_6_reg_2229[14]),
        .I1(sub_ln1099_2_reg_2236[1]),
        .I2(sub_ln1099_2_reg_2236[3]),
        .I3(sub_ln1099_2_reg_2236[2]),
        .I4(trunc_ln1098_2_reg_2253[0]),
        .I5(tmp_V_6_reg_2229[15]),
        .O(\or_ln1104_2_reg_2273[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h000FFFF0000CCC80)) 
    \or_ln1104_2_reg_2273[0]_i_11 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .I1(tmp_V_6_reg_2229[9]),
        .I2(sub_ln1099_2_reg_2236[1]),
        .I3(sub_ln1099_2_reg_2236[2]),
        .I4(sub_ln1099_2_reg_2236[3]),
        .I5(tmp_V_6_reg_2229[8]),
        .O(\or_ln1104_2_reg_2273[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h000FFF00000CC800)) 
    \or_ln1104_2_reg_2273[0]_i_12 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .I1(tmp_V_6_reg_2229[11]),
        .I2(sub_ln1099_2_reg_2236[1]),
        .I3(sub_ln1099_2_reg_2236[2]),
        .I4(sub_ln1099_2_reg_2236[3]),
        .I5(tmp_V_6_reg_2229[10]),
        .O(\or_ln1104_2_reg_2273[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln1104_2_reg_2273[0]_i_14 
       (.I0(tmp_V_6_reg_2229[11]),
        .I1(tmp_V_6_reg_2229[10]),
        .I2(sub_ln1099_2_reg_2236[1]),
        .I3(tmp_V_6_reg_2229[9]),
        .I4(trunc_ln1098_2_reg_2253[0]),
        .I5(tmp_V_6_reg_2229[8]),
        .O(\or_ln1104_2_reg_2273[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln1104_2_reg_2273[0]_i_15 
       (.I0(tmp_V_6_reg_2229[15]),
        .I1(tmp_V_6_reg_2229[14]),
        .I2(sub_ln1099_2_reg_2236[1]),
        .I3(tmp_V_6_reg_2229[13]),
        .I4(trunc_ln1098_2_reg_2253[0]),
        .I5(tmp_V_6_reg_2229[12]),
        .O(\or_ln1104_2_reg_2273[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln1104_2_reg_2273[0]_i_16 
       (.I0(tmp_V_6_reg_2229[3]),
        .I1(tmp_V_6_reg_2229[2]),
        .I2(sub_ln1099_2_reg_2236[1]),
        .I3(tmp_V_6_reg_2229[1]),
        .I4(trunc_ln1098_2_reg_2253[0]),
        .I5(tmp_V_6_reg_2229[0]),
        .O(\or_ln1104_2_reg_2273[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln1104_2_reg_2273[0]_i_17 
       (.I0(tmp_V_6_reg_2229[7]),
        .I1(tmp_V_6_reg_2229[6]),
        .I2(sub_ln1099_2_reg_2236[1]),
        .I3(tmp_V_6_reg_2229[5]),
        .I4(trunc_ln1098_2_reg_2253[0]),
        .I5(tmp_V_6_reg_2229[4]),
        .O(\or_ln1104_2_reg_2273[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C8F888)) 
    \or_ln1104_2_reg_2273[0]_i_18 
       (.I0(tmp_V_6_reg_2229[6]),
        .I1(lshr_ln1102_2_fu_1655_p2),
        .I2(tmp_V_6_reg_2229[7]),
        .I3(\or_ln1104_2_reg_2273[0]_i_26_n_3 ),
        .I4(trunc_ln1098_2_reg_2253[0]),
        .I5(\or_ln1104_2_reg_2273[0]_i_27_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \or_ln1104_2_reg_2273[0]_i_19 
       (.I0(sub_ln1099_2_reg_2236[2]),
        .I1(sub_ln1099_2_reg_2236[3]),
        .I2(sub_ln1099_2_reg_2236[1]),
        .O(\or_ln1104_2_reg_2273[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hF0FFFFFFC0CC8CCC)) 
    \or_ln1104_2_reg_2273[0]_i_20 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .I1(tmp_V_6_reg_2229[3]),
        .I2(sub_ln1099_2_reg_2236[2]),
        .I3(sub_ln1099_2_reg_2236[3]),
        .I4(sub_ln1099_2_reg_2236[1]),
        .I5(tmp_V_6_reg_2229[2]),
        .O(\or_ln1104_2_reg_2273[0]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_22 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_23 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_24 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \or_ln1104_2_reg_2273[0]_i_25 
       (.I0(sub_ln1099_2_reg_2236[1]),
        .I1(sub_ln1099_2_reg_2236[3]),
        .I2(sub_ln1099_2_reg_2236[2]),
        .O(lshr_ln1102_2_fu_1655_p2));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \or_ln1104_2_reg_2273[0]_i_26 
       (.I0(sub_ln1099_2_reg_2236[1]),
        .I1(sub_ln1099_2_reg_2236[2]),
        .I2(sub_ln1099_2_reg_2236[3]),
        .O(\or_ln1104_2_reg_2273[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hFF0F0FFF8C0C0CCC)) 
    \or_ln1104_2_reg_2273[0]_i_27 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .I1(tmp_V_6_reg_2229[5]),
        .I2(sub_ln1099_2_reg_2236[3]),
        .I3(sub_ln1099_2_reg_2236[2]),
        .I4(sub_ln1099_2_reg_2236[1]),
        .I5(tmp_V_6_reg_2229[4]),
        .O(\or_ln1104_2_reg_2273[0]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_29 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_30 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_30_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_31 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_32 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_32_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_34 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_34_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_35 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_35_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_36 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_36_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_37 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_37_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_38 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_38_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_39 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \or_ln1104_2_reg_2273[0]_i_4 
       (.I0(\or_ln1104_2_reg_2273[0]_i_8_n_3 ),
        .I1(\or_ln1104_2_reg_2273[0]_i_9_n_3 ),
        .I2(\or_ln1104_2_reg_2273[0]_i_10_n_3 ),
        .I3(\or_ln1104_2_reg_2273[0]_i_11_n_3 ),
        .I4(\or_ln1104_2_reg_2273[0]_i_12_n_3 ),
        .I5(icmp_ln1101_2_fu_1640_p2),
        .O(a_2_fu_1672_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1104_2_reg_2273[0]_i_40 
       (.I0(tmp_16_fu_1630_p4__0[2]),
        .I1(tmp_16_fu_1630_p4__0[3]),
        .O(\or_ln1104_2_reg_2273[0]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1104_2_reg_2273[0]_i_41 
       (.I0(sub_ln1099_2_reg_2236[1]),
        .I1(tmp_16_fu_1630_p4__0[1]),
        .O(\or_ln1104_2_reg_2273[0]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_ln1104_2_reg_2273[0]_i_42 
       (.I0(tmp_16_fu_1630_p4__0[2]),
        .I1(tmp_16_fu_1630_p4__0[3]),
        .O(\or_ln1104_2_reg_2273[0]_i_42_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_ln1104_2_reg_2273[0]_i_43 
       (.I0(sub_ln1099_2_reg_2236[1]),
        .I1(tmp_16_fu_1630_p4__0[1]),
        .O(\or_ln1104_2_reg_2273[0]_i_43_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln1104_2_reg_2273[0]_i_7 
       (.I0(sub_ln1099_2_reg_2236[3]),
        .O(\or_ln1104_2_reg_2273[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \or_ln1104_2_reg_2273[0]_i_8 
       (.I0(\or_ln1104_2_reg_2273[0]_i_18_n_3 ),
        .I1(\or_ln1104_2_reg_2273[0]_i_19_n_3 ),
        .I2(trunc_ln1098_2_reg_2253[0]),
        .I3(tmp_V_6_reg_2229[1]),
        .I4(tmp_V_6_reg_2229[0]),
        .I5(\or_ln1104_2_reg_2273[0]_i_20_n_3 ),
        .O(\or_ln1104_2_reg_2273[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0F0000F0080000C0)) 
    \or_ln1104_2_reg_2273[0]_i_9 
       (.I0(trunc_ln1098_2_reg_2253[0]),
        .I1(tmp_V_6_reg_2229[13]),
        .I2(sub_ln1099_2_reg_2236[3]),
        .I3(sub_ln1099_2_reg_2236[2]),
        .I4(sub_ln1099_2_reg_2236[1]),
        .I5(tmp_V_6_reg_2229[12]),
        .O(\or_ln1104_2_reg_2273[0]_i_9_n_3 ));
  FDRE \or_ln1104_2_reg_2273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln1104_2_reg_2273[0]_i_1_n_3 ),
        .Q(or_ln1104_2_reg_2273_reg),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln1104_2_reg_2273_reg[0]_i_13 
       (.CI(\or_ln1104_2_reg_2273_reg[0]_i_21_n_3 ),
        .CO({icmp_ln1101_2_fu_1640_p2,\or_ln1104_2_reg_2273_reg[0]_i_13_n_4 ,\or_ln1104_2_reg_2273_reg[0]_i_13_n_5 ,\or_ln1104_2_reg_2273_reg[0]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\or_ln1104_2_reg_2273[0]_i_22_n_3 ,\or_ln1104_2_reg_2273[0]_i_23_n_3 ,\or_ln1104_2_reg_2273[0]_i_24_n_3 }),
        .O(\NLW_or_ln1104_2_reg_2273_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 }));
  MUXF8 \or_ln1104_2_reg_2273_reg[0]_i_2 
       (.I0(\or_ln1104_2_reg_2273_reg[0]_i_5_n_3 ),
        .I1(\or_ln1104_2_reg_2273_reg[0]_i_6_n_3 ),
        .O(p_Result_19_fu_1697_p3),
        .S(sub_ln1099_2_reg_2236[3]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln1104_2_reg_2273_reg[0]_i_21 
       (.CI(\or_ln1104_2_reg_2273_reg[0]_i_28_n_3 ),
        .CO({\or_ln1104_2_reg_2273_reg[0]_i_21_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_21_n_4 ,\or_ln1104_2_reg_2273_reg[0]_i_21_n_5 ,\or_ln1104_2_reg_2273_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\or_ln1104_2_reg_2273[0]_i_29_n_3 ,\or_ln1104_2_reg_2273[0]_i_30_n_3 ,\or_ln1104_2_reg_2273[0]_i_31_n_3 ,\or_ln1104_2_reg_2273[0]_i_32_n_3 }),
        .O(\NLW_or_ln1104_2_reg_2273_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln1104_2_reg_2273_reg[0]_i_28 
       (.CI(\or_ln1104_2_reg_2273_reg[0]_i_33_n_3 ),
        .CO({\or_ln1104_2_reg_2273_reg[0]_i_28_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_28_n_4 ,\or_ln1104_2_reg_2273_reg[0]_i_28_n_5 ,\or_ln1104_2_reg_2273_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\or_ln1104_2_reg_2273[0]_i_34_n_3 ,\or_ln1104_2_reg_2273[0]_i_35_n_3 ,\or_ln1104_2_reg_2273[0]_i_36_n_3 ,\or_ln1104_2_reg_2273[0]_i_37_n_3 }),
        .O(\NLW_or_ln1104_2_reg_2273_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 }));
  CARRY4 \or_ln1104_2_reg_2273_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\NLW_or_ln1104_2_reg_2273_reg[0]_i_3_CO_UNCONNECTED [2],\or_ln1104_2_reg_2273_reg[0]_i_3_n_5 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln1099_2_reg_2236[3],1'b0}),
        .O({\NLW_or_ln1104_2_reg_2273_reg[0]_i_3_O_UNCONNECTED [3],tmp_16_fu_1630_p4__0}),
        .S({1'b1,tmp_V_6_reg_2229[15],\or_ln1104_2_reg_2273[0]_i_7_n_3 ,sub_ln1099_2_reg_2236[2]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln1104_2_reg_2273_reg[0]_i_33 
       (.CI(1'b0),
        .CO({\or_ln1104_2_reg_2273_reg[0]_i_33_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_33_n_4 ,\or_ln1104_2_reg_2273_reg[0]_i_33_n_5 ,\or_ln1104_2_reg_2273_reg[0]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\or_ln1104_2_reg_2273[0]_i_38_n_3 ,\or_ln1104_2_reg_2273[0]_i_39_n_3 ,\or_ln1104_2_reg_2273[0]_i_40_n_3 ,\or_ln1104_2_reg_2273[0]_i_41_n_3 }),
        .O(\NLW_or_ln1104_2_reg_2273_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273_reg[0]_i_3_n_3 ,\or_ln1104_2_reg_2273[0]_i_42_n_3 ,\or_ln1104_2_reg_2273[0]_i_43_n_3 }));
  MUXF7 \or_ln1104_2_reg_2273_reg[0]_i_5 
       (.I0(\or_ln1104_2_reg_2273[0]_i_14_n_3 ),
        .I1(\or_ln1104_2_reg_2273[0]_i_15_n_3 ),
        .O(\or_ln1104_2_reg_2273_reg[0]_i_5_n_3 ),
        .S(sub_ln1099_2_reg_2236[2]));
  MUXF7 \or_ln1104_2_reg_2273_reg[0]_i_6 
       (.I0(\or_ln1104_2_reg_2273[0]_i_16_n_3 ),
        .I1(\or_ln1104_2_reg_2273[0]_i_17_n_3 ),
        .O(\or_ln1104_2_reg_2273_reg[0]_i_6_n_3 ),
        .S(sub_ln1099_2_reg_2236[2]));
  LUT6 #(
    .INIT(64'hFFFFF8FF0000F800)) 
    \or_ln_reg_2157[0]_i_1 
       (.I0(p_Result_3_fu_1166_p3),
        .I1(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .I2(a_fu_1141_p2),
        .I3(ap_CS_fsm_state17),
        .I4(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .I5(zext_ln1116_fu_1243_p1),
        .O(\or_ln_reg_2157[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0030002000200020)) 
    \or_ln_reg_2157[0]_i_10 
       (.I0(tmp_V_5_reg_2104[14]),
        .I1(sub_ln1099_reg_2111[1]),
        .I2(sub_ln1099_reg_2111[3]),
        .I3(sub_ln1099_reg_2111[2]),
        .I4(trunc_ln1098_reg_2128[0]),
        .I5(tmp_V_5_reg_2104[15]),
        .O(\or_ln_reg_2157[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h000FFFF0000CCC80)) 
    \or_ln_reg_2157[0]_i_11 
       (.I0(trunc_ln1098_reg_2128[0]),
        .I1(tmp_V_5_reg_2104[9]),
        .I2(sub_ln1099_reg_2111[1]),
        .I3(sub_ln1099_reg_2111[2]),
        .I4(sub_ln1099_reg_2111[3]),
        .I5(tmp_V_5_reg_2104[8]),
        .O(\or_ln_reg_2157[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h000FFF00000CC800)) 
    \or_ln_reg_2157[0]_i_12 
       (.I0(trunc_ln1098_reg_2128[0]),
        .I1(tmp_V_5_reg_2104[11]),
        .I2(sub_ln1099_reg_2111[1]),
        .I3(sub_ln1099_reg_2111[2]),
        .I4(sub_ln1099_reg_2111[3]),
        .I5(tmp_V_5_reg_2104[10]),
        .O(\or_ln_reg_2157[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_2157[0]_i_14 
       (.I0(tmp_V_5_reg_2104[11]),
        .I1(tmp_V_5_reg_2104[10]),
        .I2(sub_ln1099_reg_2111[1]),
        .I3(tmp_V_5_reg_2104[9]),
        .I4(trunc_ln1098_reg_2128[0]),
        .I5(tmp_V_5_reg_2104[8]),
        .O(\or_ln_reg_2157[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_2157[0]_i_15 
       (.I0(tmp_V_5_reg_2104[15]),
        .I1(tmp_V_5_reg_2104[14]),
        .I2(sub_ln1099_reg_2111[1]),
        .I3(tmp_V_5_reg_2104[13]),
        .I4(trunc_ln1098_reg_2128[0]),
        .I5(tmp_V_5_reg_2104[12]),
        .O(\or_ln_reg_2157[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_2157[0]_i_16 
       (.I0(tmp_V_5_reg_2104[3]),
        .I1(tmp_V_5_reg_2104[2]),
        .I2(sub_ln1099_reg_2111[1]),
        .I3(tmp_V_5_reg_2104[1]),
        .I4(trunc_ln1098_reg_2128[0]),
        .I5(tmp_V_5_reg_2104[0]),
        .O(\or_ln_reg_2157[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \or_ln_reg_2157[0]_i_17 
       (.I0(tmp_V_5_reg_2104[7]),
        .I1(tmp_V_5_reg_2104[6]),
        .I2(sub_ln1099_reg_2111[1]),
        .I3(tmp_V_5_reg_2104[5]),
        .I4(trunc_ln1098_reg_2128[0]),
        .I5(tmp_V_5_reg_2104[4]),
        .O(\or_ln_reg_2157[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC8C8F888)) 
    \or_ln_reg_2157[0]_i_18 
       (.I0(tmp_V_5_reg_2104[6]),
        .I1(lshr_ln1102_fu_1124_p2),
        .I2(tmp_V_5_reg_2104[7]),
        .I3(\or_ln_reg_2157[0]_i_26_n_3 ),
        .I4(trunc_ln1098_reg_2128[0]),
        .I5(\or_ln_reg_2157[0]_i_27_n_3 ),
        .O(\or_ln_reg_2157[0]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \or_ln_reg_2157[0]_i_19 
       (.I0(sub_ln1099_reg_2111[2]),
        .I1(sub_ln1099_reg_2111[3]),
        .I2(sub_ln1099_reg_2111[1]),
        .O(\or_ln_reg_2157[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hF0FFFFFFC0CC8CCC)) 
    \or_ln_reg_2157[0]_i_20 
       (.I0(trunc_ln1098_reg_2128[0]),
        .I1(tmp_V_5_reg_2104[3]),
        .I2(sub_ln1099_reg_2111[2]),
        .I3(sub_ln1099_reg_2111[3]),
        .I4(sub_ln1099_reg_2111[1]),
        .I5(tmp_V_5_reg_2104[2]),
        .O(\or_ln_reg_2157[0]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_22 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_23 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_24 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_24_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \or_ln_reg_2157[0]_i_25 
       (.I0(sub_ln1099_reg_2111[1]),
        .I1(sub_ln1099_reg_2111[3]),
        .I2(sub_ln1099_reg_2111[2]),
        .O(lshr_ln1102_fu_1124_p2));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \or_ln_reg_2157[0]_i_26 
       (.I0(sub_ln1099_reg_2111[1]),
        .I1(sub_ln1099_reg_2111[2]),
        .I2(sub_ln1099_reg_2111[3]),
        .O(\or_ln_reg_2157[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hFF0F0FFF8C0C0CCC)) 
    \or_ln_reg_2157[0]_i_27 
       (.I0(trunc_ln1098_reg_2128[0]),
        .I1(tmp_V_5_reg_2104[5]),
        .I2(sub_ln1099_reg_2111[3]),
        .I3(sub_ln1099_reg_2111[2]),
        .I4(sub_ln1099_reg_2111[1]),
        .I5(tmp_V_5_reg_2104[4]),
        .O(\or_ln_reg_2157[0]_i_27_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_29 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_30 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_30_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_31 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_32 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_32_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_34 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_34_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_35 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_35_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_36 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_36_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_37 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_37_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_38 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_38_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_39 
       (.I0(\or_ln_reg_2157_reg[0]_i_3_n_3 ),
        .O(\or_ln_reg_2157[0]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \or_ln_reg_2157[0]_i_4 
       (.I0(\or_ln_reg_2157[0]_i_8_n_3 ),
        .I1(\or_ln_reg_2157[0]_i_9_n_3 ),
        .I2(\or_ln_reg_2157[0]_i_10_n_3 ),
        .I3(\or_ln_reg_2157[0]_i_11_n_3 ),
        .I4(\or_ln_reg_2157[0]_i_12_n_3 ),
        .I5(icmp_ln1101_fu_1109_p2),
        .O(a_fu_1141_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln_reg_2157[0]_i_40 
       (.I0(tmp_9_fu_1099_p4__0[2]),
        .I1(tmp_9_fu_1099_p4__0[3]),
        .O(\or_ln_reg_2157[0]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln_reg_2157[0]_i_41 
       (.I0(sub_ln1099_reg_2111[1]),
        .I1(tmp_9_fu_1099_p4__0[1]),
        .O(\or_ln_reg_2157[0]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_ln_reg_2157[0]_i_42 
       (.I0(tmp_9_fu_1099_p4__0[2]),
        .I1(tmp_9_fu_1099_p4__0[3]),
        .O(\or_ln_reg_2157[0]_i_42_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \or_ln_reg_2157[0]_i_43 
       (.I0(sub_ln1099_reg_2111[1]),
        .I1(tmp_9_fu_1099_p4__0[1]),
        .O(\or_ln_reg_2157[0]_i_43_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln_reg_2157[0]_i_7 
       (.I0(sub_ln1099_reg_2111[3]),
        .O(\or_ln_reg_2157[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \or_ln_reg_2157[0]_i_8 
       (.I0(\or_ln_reg_2157[0]_i_18_n_3 ),
        .I1(\or_ln_reg_2157[0]_i_19_n_3 ),
        .I2(trunc_ln1098_reg_2128[0]),
        .I3(tmp_V_5_reg_2104[1]),
        .I4(tmp_V_5_reg_2104[0]),
        .I5(\or_ln_reg_2157[0]_i_20_n_3 ),
        .O(\or_ln_reg_2157[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0F0000F0080000C0)) 
    \or_ln_reg_2157[0]_i_9 
       (.I0(trunc_ln1098_reg_2128[0]),
        .I1(tmp_V_5_reg_2104[13]),
        .I2(sub_ln1099_reg_2111[3]),
        .I3(sub_ln1099_reg_2111[2]),
        .I4(sub_ln1099_reg_2111[1]),
        .I5(tmp_V_5_reg_2104[12]),
        .O(\or_ln_reg_2157[0]_i_9_n_3 ));
  FDRE \or_ln_reg_2157_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln_reg_2157[0]_i_1_n_3 ),
        .Q(zext_ln1116_fu_1243_p1),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_2157_reg[0]_i_13 
       (.CI(\or_ln_reg_2157_reg[0]_i_21_n_3 ),
        .CO({icmp_ln1101_fu_1109_p2,\or_ln_reg_2157_reg[0]_i_13_n_4 ,\or_ln_reg_2157_reg[0]_i_13_n_5 ,\or_ln_reg_2157_reg[0]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\or_ln_reg_2157[0]_i_22_n_3 ,\or_ln_reg_2157[0]_i_23_n_3 ,\or_ln_reg_2157[0]_i_24_n_3 }),
        .O(\NLW_or_ln_reg_2157_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 }));
  MUXF8 \or_ln_reg_2157_reg[0]_i_2 
       (.I0(\or_ln_reg_2157_reg[0]_i_5_n_3 ),
        .I1(\or_ln_reg_2157_reg[0]_i_6_n_3 ),
        .O(p_Result_3_fu_1166_p3),
        .S(sub_ln1099_reg_2111[3]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_2157_reg[0]_i_21 
       (.CI(\or_ln_reg_2157_reg[0]_i_28_n_3 ),
        .CO({\or_ln_reg_2157_reg[0]_i_21_n_3 ,\or_ln_reg_2157_reg[0]_i_21_n_4 ,\or_ln_reg_2157_reg[0]_i_21_n_5 ,\or_ln_reg_2157_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\or_ln_reg_2157[0]_i_29_n_3 ,\or_ln_reg_2157[0]_i_30_n_3 ,\or_ln_reg_2157[0]_i_31_n_3 ,\or_ln_reg_2157[0]_i_32_n_3 }),
        .O(\NLW_or_ln_reg_2157_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_2157_reg[0]_i_28 
       (.CI(\or_ln_reg_2157_reg[0]_i_33_n_3 ),
        .CO({\or_ln_reg_2157_reg[0]_i_28_n_3 ,\or_ln_reg_2157_reg[0]_i_28_n_4 ,\or_ln_reg_2157_reg[0]_i_28_n_5 ,\or_ln_reg_2157_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\or_ln_reg_2157[0]_i_34_n_3 ,\or_ln_reg_2157[0]_i_35_n_3 ,\or_ln_reg_2157[0]_i_36_n_3 ,\or_ln_reg_2157[0]_i_37_n_3 }),
        .O(\NLW_or_ln_reg_2157_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 }));
  CARRY4 \or_ln_reg_2157_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\NLW_or_ln_reg_2157_reg[0]_i_3_CO_UNCONNECTED [2],\or_ln_reg_2157_reg[0]_i_3_n_5 ,\or_ln_reg_2157_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sub_ln1099_reg_2111[3],1'b0}),
        .O({\NLW_or_ln_reg_2157_reg[0]_i_3_O_UNCONNECTED [3],tmp_9_fu_1099_p4__0}),
        .S({1'b1,tmp_V_5_reg_2104[15],\or_ln_reg_2157[0]_i_7_n_3 ,sub_ln1099_reg_2111[2]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \or_ln_reg_2157_reg[0]_i_33 
       (.CI(1'b0),
        .CO({\or_ln_reg_2157_reg[0]_i_33_n_3 ,\or_ln_reg_2157_reg[0]_i_33_n_4 ,\or_ln_reg_2157_reg[0]_i_33_n_5 ,\or_ln_reg_2157_reg[0]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\or_ln_reg_2157[0]_i_38_n_3 ,\or_ln_reg_2157[0]_i_39_n_3 ,\or_ln_reg_2157[0]_i_40_n_3 ,\or_ln_reg_2157[0]_i_41_n_3 }),
        .O(\NLW_or_ln_reg_2157_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157_reg[0]_i_3_n_3 ,\or_ln_reg_2157[0]_i_42_n_3 ,\or_ln_reg_2157[0]_i_43_n_3 }));
  MUXF7 \or_ln_reg_2157_reg[0]_i_5 
       (.I0(\or_ln_reg_2157[0]_i_14_n_3 ),
        .I1(\or_ln_reg_2157[0]_i_15_n_3 ),
        .O(\or_ln_reg_2157_reg[0]_i_5_n_3 ),
        .S(sub_ln1099_reg_2111[2]));
  MUXF7 \or_ln_reg_2157_reg[0]_i_6 
       (.I0(\or_ln_reg_2157[0]_i_16_n_3 ),
        .I1(\or_ln_reg_2157[0]_i_17_n_3 ),
        .O(\or_ln_reg_2157_reg[0]_i_6_n_3 ),
        .S(sub_ln1099_reg_2111[2]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h5350)) 
    \p_Result_13_reg_2268[0]_i_1 
       (.I0(\p_Result_13_reg_2268[0]_i_2_n_3 ),
        .I1(\m_reg_2263[16]_i_4_n_3 ),
        .I2(\m_reg_2263_reg[22]_i_3_n_6 ),
        .I3(sub_ln1114_1_fu_1576_p2[3]),
        .O(\p_Result_13_reg_2268[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hF0CDFFFF)) 
    \p_Result_13_reg_2268[0]_i_2 
       (.I0(sub_ln1114_1_fu_1576_p2[0]),
        .I1(sub_ln1114_1_fu_1576_p2[1]),
        .I2(sub_ln1114_1_fu_1576_p2[3]),
        .I3(sub_ln1114_1_fu_1576_p2[2]),
        .I4(beta_real_V_reg_350[13]),
        .O(\p_Result_13_reg_2268[0]_i_2_n_3 ));
  FDRE \p_Result_13_reg_2268_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(\p_Result_13_reg_2268[0]_i_1_n_3 ),
        .Q(select_ln1098_1_fu_1733_p3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000B8B8CC00)) 
    \p_Result_20_reg_2293[0]_i_2 
       (.I0(\m_15_reg_2288[18]_i_12_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_11_n_3 ),
        .I3(\m_15_reg_2288[18]_i_10_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[25]));
  LUT6 #(
    .INIT(64'h00000000B8B8CC00)) 
    \p_Result_20_reg_2293[0]_i_3 
       (.I0(\m_15_reg_2288[10]_i_13_n_3 ),
        .I1(sub_ln1114_2_fu_1800_p2[3]),
        .I2(\m_15_reg_2288[18]_i_14_n_3 ),
        .I3(\m_15_reg_2288[18]_i_13_n_3 ),
        .I4(sub_ln1114_2_fu_1800_p2[4]),
        .I5(icmp_ln1113_2_reg_2278),
        .O(m_11_fu_1815_p3[24]));
  FDRE \p_Result_20_reg_2293_reg[0] 
       (.C(ap_clk),
        .CE(m_15_reg_22880),
        .D(m_12_fu_1825_p2[25]),
        .Q(select_ln1098_2_fu_1852_p3),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_20_reg_2293_reg[0]_i_1 
       (.CI(\m_15_reg_2288_reg[22]_i_2_n_3 ),
        .CO({\NLW_p_Result_20_reg_2293_reg[0]_i_1_CO_UNCONNECTED [3:1],\p_Result_20_reg_2293_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_20_reg_2293_reg[0]_i_1_O_UNCONNECTED [3:2],m_12_fu_1825_p2[25:24]}),
        .S({1'b0,1'b0,m_11_fu_1815_p3[25:24]}));
  FDRE \p_Result_22_reg_1959_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[63]),
        .Q(p_Result_22_reg_1959),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \p_Result_24_reg_2099[0]_i_1 
       (.I0(alpha_real_V_1_reg_2084[15]),
        .I1(ap_CS_fsm_state16),
        .I2(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .I3(\tmp_V_5_reg_2104[0]_i_3_n_3 ),
        .I4(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .I5(alpha_real_V_reg_331[15]),
        .O(\p_Result_24_reg_2099[0]_i_1_n_3 ));
  FDRE \p_Result_24_reg_2099_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\p_Result_24_reg_2099[0]_i_1_n_3 ),
        .Q(p_Result_24_reg_2099),
        .R(1'b0));
  FDRE \p_Result_29_reg_2224_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(beta_imag_V_2_reg_371[15]),
        .Q(p_Result_29_reg_2224),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000B8B8CC00)) 
    \p_Result_8_reg_2177[0]_i_2 
       (.I0(\m_14_reg_2172[18]_i_12_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_11_n_3 ),
        .I3(\m_14_reg_2172[18]_i_10_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[25]));
  LUT6 #(
    .INIT(64'h00000000B8B8CC00)) 
    \p_Result_8_reg_2177[0]_i_3 
       (.I0(\m_14_reg_2172[10]_i_13_n_3 ),
        .I1(sub_ln1114_fu_1221_p2[3]),
        .I2(\m_14_reg_2172[18]_i_14_n_3 ),
        .I3(\m_14_reg_2172[18]_i_13_n_3 ),
        .I4(sub_ln1114_fu_1221_p2[4]),
        .I5(icmp_ln1113_reg_2162),
        .O(m_3_fu_1236_p3[24]));
  FDRE \p_Result_8_reg_2177_reg[0] 
       (.C(ap_clk),
        .CE(m_14_reg_21720),
        .D(\p_Result_8_reg_2177_reg[0]_i_1_n_9 ),
        .Q(select_ln1098_fu_1349_p3),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_Result_8_reg_2177_reg[0]_i_1 
       (.CI(\m_14_reg_2172_reg[22]_i_2_n_3 ),
        .CO({\NLW_p_Result_8_reg_2177_reg[0]_i_1_CO_UNCONNECTED [3:1],\p_Result_8_reg_2177_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Result_8_reg_2177_reg[0]_i_1_O_UNCONNECTED [3:2],\p_Result_8_reg_2177_reg[0]_i_1_n_9 ,\NLW_p_Result_8_reg_2177_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,m_3_fu_1236_p3[25:24]}));
  FDRE \p_loc8_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[0]),
        .Q(\p_loc8_fu_222_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[10] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[10]),
        .Q(trunc_ln818_1_fu_816_p4[8]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[11] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[11]),
        .Q(trunc_ln818_1_fu_816_p4[9]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[12] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[12]),
        .Q(trunc_ln818_1_fu_816_p4[10]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[13] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[13]),
        .Q(trunc_ln818_1_fu_816_p4[11]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[14] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[14]),
        .Q(trunc_ln818_1_fu_816_p4[12]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[15] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[15]),
        .Q(trunc_ln818_1_fu_816_p4[13]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[16] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[16]),
        .Q(trunc_ln818_1_fu_816_p4[14]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[17] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]),
        .Q(trunc_ln818_1_fu_816_p4[15]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[1]),
        .Q(\p_loc8_fu_222_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[2]),
        .Q(trunc_ln818_1_fu_816_p4[0]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[3]),
        .Q(trunc_ln818_1_fu_816_p4[1]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[4]),
        .Q(trunc_ln818_1_fu_816_p4[2]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[5]),
        .Q(trunc_ln818_1_fu_816_p4[3]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[6]),
        .Q(trunc_ln818_1_fu_816_p4[4]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[7]),
        .Q(trunc_ln818_1_fu_816_p4[5]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[8] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[8]),
        .Q(trunc_ln818_1_fu_816_p4[6]),
        .R(1'b0));
  FDRE \p_loc8_fu_222_reg[9] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[9]),
        .Q(trunc_ln818_1_fu_816_p4[7]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[0]),
        .Q(\p_loc_fu_226_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[10] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[10]),
        .Q(trunc_ln818_2_fu_826_p4[8]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[11] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[11]),
        .Q(trunc_ln818_2_fu_826_p4[9]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[12] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[12]),
        .Q(trunc_ln818_2_fu_826_p4[10]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[13] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[13]),
        .Q(trunc_ln818_2_fu_826_p4[11]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[14] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[14]),
        .Q(trunc_ln818_2_fu_826_p4[12]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[15] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[15]),
        .Q(trunc_ln818_2_fu_826_p4[13]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[16] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[16]),
        .Q(trunc_ln818_2_fu_826_p4[14]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[17] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]),
        .Q(trunc_ln818_2_fu_826_p4[15]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[1]),
        .Q(\p_loc_fu_226_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[2]),
        .Q(trunc_ln818_2_fu_826_p4[0]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[3]),
        .Q(trunc_ln818_2_fu_826_p4[1]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[4]),
        .Q(trunc_ln818_2_fu_826_p4[2]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[5]),
        .Q(trunc_ln818_2_fu_826_p4[3]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[6]),
        .Q(trunc_ln818_2_fu_826_p4[4]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[7]),
        .Q(trunc_ln818_2_fu_826_p4[5]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[8] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[8]),
        .Q(trunc_ln818_2_fu_826_p4[6]),
        .R(1'b0));
  FDRE \p_loc_fu_226_reg[9] 
       (.C(ap_clk),
        .CE(p_loc8_fu_2220),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[9]),
        .Q(trunc_ln818_2_fu_826_p4[7]),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[10]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[11]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[12]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[13]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[14]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[15]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[16]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[17]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[18]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[19]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[20]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[21]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[22]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[23]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[24]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[25]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[26]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[27]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[28]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[29]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[2]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[30]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[31]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[32]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[33]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[34]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[35]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[36]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[37]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[38]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[39]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[3]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[40]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[41]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[42]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[43]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[44]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[45]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[46]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[47]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[48]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[49]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[4]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[50]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[51]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[52]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[53]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[54]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[55]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[56]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[57]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[58]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[59]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[5]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[60]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[61]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[62]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[63]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[6]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[7]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[8]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \real_alpha_read_reg_1932_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_alpha[9]),
        .Q(\real_alpha_read_reg_1932_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[10]),
        .Q(sext_ln58_fu_1065_p1[8]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[11]),
        .Q(sext_ln58_fu_1065_p1[9]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[12]),
        .Q(sext_ln58_fu_1065_p1[10]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[13]),
        .Q(sext_ln58_fu_1065_p1[11]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[14]),
        .Q(sext_ln58_fu_1065_p1[12]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[15]),
        .Q(sext_ln58_fu_1065_p1[13]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[16]),
        .Q(sext_ln58_fu_1065_p1[14]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[17]),
        .Q(sext_ln58_fu_1065_p1[15]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[18]),
        .Q(sext_ln58_fu_1065_p1[16]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[19]),
        .Q(sext_ln58_fu_1065_p1[17]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[20]),
        .Q(sext_ln58_fu_1065_p1[18]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[21]),
        .Q(sext_ln58_fu_1065_p1[19]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[22]),
        .Q(sext_ln58_fu_1065_p1[20]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[23]),
        .Q(sext_ln58_fu_1065_p1[21]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[24]),
        .Q(sext_ln58_fu_1065_p1[22]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[25]),
        .Q(sext_ln58_fu_1065_p1[23]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[26]),
        .Q(sext_ln58_fu_1065_p1[24]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[27]),
        .Q(sext_ln58_fu_1065_p1[25]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[28]),
        .Q(sext_ln58_fu_1065_p1[26]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[29]),
        .Q(sext_ln58_fu_1065_p1[27]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[2]),
        .Q(sext_ln58_fu_1065_p1[0]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[30]),
        .Q(sext_ln58_fu_1065_p1[28]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[31]),
        .Q(sext_ln58_fu_1065_p1[29]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[32]),
        .Q(sext_ln58_fu_1065_p1[30]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[33]),
        .Q(sext_ln58_fu_1065_p1[31]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[34]),
        .Q(sext_ln58_fu_1065_p1[32]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[35]),
        .Q(sext_ln58_fu_1065_p1[33]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[36]),
        .Q(sext_ln58_fu_1065_p1[34]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[37]),
        .Q(sext_ln58_fu_1065_p1[35]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[38]),
        .Q(sext_ln58_fu_1065_p1[36]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[39]),
        .Q(sext_ln58_fu_1065_p1[37]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[3]),
        .Q(sext_ln58_fu_1065_p1[1]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[40]),
        .Q(sext_ln58_fu_1065_p1[38]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[41]),
        .Q(sext_ln58_fu_1065_p1[39]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[42]),
        .Q(sext_ln58_fu_1065_p1[40]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[43]),
        .Q(sext_ln58_fu_1065_p1[41]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[44]),
        .Q(sext_ln58_fu_1065_p1[42]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[45]),
        .Q(sext_ln58_fu_1065_p1[43]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[46]),
        .Q(sext_ln58_fu_1065_p1[44]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[47]),
        .Q(sext_ln58_fu_1065_p1[45]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[48]),
        .Q(sext_ln58_fu_1065_p1[46]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[49]),
        .Q(sext_ln58_fu_1065_p1[47]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[4]),
        .Q(sext_ln58_fu_1065_p1[2]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[50]),
        .Q(sext_ln58_fu_1065_p1[48]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[51]),
        .Q(sext_ln58_fu_1065_p1[49]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[52]),
        .Q(sext_ln58_fu_1065_p1[50]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[53]),
        .Q(sext_ln58_fu_1065_p1[51]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[54]),
        .Q(sext_ln58_fu_1065_p1[52]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[55]),
        .Q(sext_ln58_fu_1065_p1[53]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[56]),
        .Q(sext_ln58_fu_1065_p1[54]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[57]),
        .Q(sext_ln58_fu_1065_p1[55]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[58]),
        .Q(sext_ln58_fu_1065_p1[56]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[59]),
        .Q(sext_ln58_fu_1065_p1[57]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[5]),
        .Q(sext_ln58_fu_1065_p1[3]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[60]),
        .Q(sext_ln58_fu_1065_p1[58]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[61]),
        .Q(sext_ln58_fu_1065_p1[59]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[62]),
        .Q(sext_ln58_fu_1065_p1[60]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[63]),
        .Q(sext_ln58_fu_1065_p1[61]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[6]),
        .Q(sext_ln58_fu_1065_p1[4]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[7]),
        .Q(sext_ln58_fu_1065_p1[5]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[8]),
        .Q(sext_ln58_fu_1065_p1[6]),
        .R(1'b0));
  FDRE \real_beta_read_reg_1927_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(real_beta[9]),
        .Q(sext_ln58_fu_1065_p1[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1090_1_reg_2283[22]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .O(select_ln1090_1_reg_2283));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \select_ln1090_1_reg_2283[23]_i_1 
       (.I0(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .I1(trunc_ln1098_1_reg_2199[0]),
        .I2(select_ln1098_1_fu_1733_p3),
        .O(\select_ln1090_1_reg_2283[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h4144)) 
    \select_ln1090_1_reg_2283[24]_i_1 
       (.I0(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .I1(trunc_ln1098_1_reg_2199[1]),
        .I2(select_ln1098_1_fu_1733_p3),
        .I3(trunc_ln1098_1_reg_2199[0]),
        .O(\select_ln1090_1_reg_2283[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    \select_ln1090_1_reg_2283[26]_i_1 
       (.I0(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .I1(trunc_ln1098_1_reg_2199[0]),
        .I2(select_ln1098_1_fu_1733_p3),
        .I3(trunc_ln1098_1_reg_2199[1]),
        .O(\select_ln1090_1_reg_2283[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h10114544)) 
    \select_ln1090_1_reg_2283[27]_i_1 
       (.I0(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .I1(trunc_ln1098_1_reg_2199[1]),
        .I2(select_ln1098_1_fu_1733_p3),
        .I3(trunc_ln1098_1_reg_2199[0]),
        .I4(trunc_ln1098_1_reg_2199[4]),
        .O(\select_ln1090_1_reg_2283[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h54555454)) 
    \select_ln1090_1_reg_2283[29]_i_1 
       (.I0(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .I1(trunc_ln1098_1_reg_2199[4]),
        .I2(trunc_ln1098_1_reg_2199[1]),
        .I3(select_ln1098_1_fu_1733_p3),
        .I4(trunc_ln1098_1_reg_2199[0]),
        .O(\select_ln1090_1_reg_2283[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h00000051)) 
    \select_ln1090_1_reg_2283[30]_i_1 
       (.I0(\icmp_ln1090_1_reg_2258_reg_n_3_[0] ),
        .I1(trunc_ln1098_1_reg_2199[0]),
        .I2(select_ln1098_1_fu_1733_p3),
        .I3(trunc_ln1098_1_reg_2199[1]),
        .I4(trunc_ln1098_1_reg_2199[4]),
        .O(\select_ln1090_1_reg_2283[30]_i_1_n_3 ));
  FDRE \select_ln1090_1_reg_2283_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[0]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[0] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[10]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[10] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[11]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[11] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[12]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[12] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[13]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[13] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[14]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[14] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[15]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[15] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[16]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[16] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[17]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[17] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[18]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[18] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[19]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[19] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[1]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[1] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[20]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[20] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[21]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[21] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[22]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[22] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\select_ln1090_1_reg_2283[23]_i_1_n_3 ),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \select_ln1090_1_reg_2283_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\select_ln1090_1_reg_2283[24]_i_1_n_3 ),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \select_ln1090_1_reg_2283_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\select_ln1090_1_reg_2283[26]_i_1_n_3 ),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \select_ln1090_1_reg_2283_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\select_ln1090_1_reg_2283[27]_i_1_n_3 ),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \select_ln1090_1_reg_2283_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\select_ln1090_1_reg_2283[29]_i_1_n_3 ),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \select_ln1090_1_reg_2283_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[2]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[2] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(\select_ln1090_1_reg_2283[30]_i_1_n_3 ),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \select_ln1090_1_reg_2283_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[3]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[3] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[4]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[4] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[5]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[5] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[6]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[6] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[7]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[7] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[8]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[8] ),
        .R(select_ln1090_1_reg_2283));
  FDRE \select_ln1090_1_reg_2283_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(m_reg_2263[9]),
        .Q(\select_ln1090_1_reg_2283_reg_n_3_[9] ),
        .R(select_ln1090_1_reg_2283));
  LUT3 #(
    .INIT(8'h14)) 
    \select_ln1090_2_reg_2298[23]_i_1 
       (.I0(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(select_ln1098_2_fu_1852_p3),
        .O(\select_ln1090_2_reg_2298[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \select_ln1090_2_reg_2298[24]_i_1 
       (.I0(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .I1(trunc_ln1098_2_reg_2253[0]),
        .I2(select_ln1098_2_fu_1852_p3),
        .I3(trunc_ln1098_2_reg_2253[1]),
        .O(\select_ln1090_2_reg_2298[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h10114544)) 
    \select_ln1090_2_reg_2298[25]_i_1 
       (.I0(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .I1(trunc_ln1098_2_reg_2253[1]),
        .I2(select_ln1098_2_fu_1852_p3),
        .I3(trunc_ln1098_2_reg_2253[0]),
        .I4(trunc_ln1098_2_reg_2253[2]),
        .O(\select_ln1090_2_reg_2298[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000110155554454)) 
    \select_ln1090_2_reg_2298[26]_i_1 
       (.I0(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .I1(trunc_ln1098_2_reg_2253[2]),
        .I2(trunc_ln1098_2_reg_2253[0]),
        .I3(select_ln1098_2_fu_1852_p3),
        .I4(trunc_ln1098_2_reg_2253[1]),
        .I5(trunc_ln1098_2_reg_2253[3]),
        .O(\select_ln1090_2_reg_2298[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00001011FFFFEFEE)) 
    \select_ln1090_2_reg_2298[27]_i_1 
       (.I0(trunc_ln1098_2_reg_2253[3]),
        .I1(trunc_ln1098_2_reg_2253[1]),
        .I2(select_ln1098_2_fu_1852_p3),
        .I3(trunc_ln1098_2_reg_2253[0]),
        .I4(trunc_ln1098_2_reg_2253[2]),
        .I5(trunc_ln1098_2_reg_2253[4]),
        .O(\select_ln1090_2_reg_2298[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \select_ln1090_2_reg_2298[29]_i_1 
       (.I0(trunc_ln1098_2_reg_2253[4]),
        .I1(trunc_ln1098_2_reg_2253[2]),
        .I2(trunc_ln1098_2_reg_2253[0]),
        .I3(select_ln1098_2_fu_1852_p3),
        .I4(trunc_ln1098_2_reg_2253[1]),
        .I5(trunc_ln1098_2_reg_2253[3]),
        .O(add_ln1124_2_fu_1864_p2));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \select_ln1090_2_reg_2298[30]_i_1 
       (.I0(trunc_ln1098_2_reg_2253[3]),
        .I1(trunc_ln1098_2_reg_2253[1]),
        .I2(select_ln1098_2_fu_1852_p3),
        .I3(trunc_ln1098_2_reg_2253[0]),
        .I4(trunc_ln1098_2_reg_2253[2]),
        .I5(trunc_ln1098_2_reg_2253[4]),
        .O(\select_ln1090_2_reg_2298[30]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1090_2_reg_2298[31]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(\icmp_ln1090_2_reg_2219_reg_n_3_[0] ),
        .O(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[0]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[0] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[10]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[10] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[11]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[11] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[12]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[12] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[13]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[13] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[14]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[14] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[15]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[15] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[16]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[16] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[17]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[17] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[18]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[18] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[19]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[19] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[1]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[1] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[20]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[20] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[21]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[21] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[22]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[22] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\select_ln1090_2_reg_2298[23]_i_1_n_3 ),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \select_ln1090_2_reg_2298_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\select_ln1090_2_reg_2298[24]_i_1_n_3 ),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \select_ln1090_2_reg_2298_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\select_ln1090_2_reg_2298[25]_i_1_n_3 ),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \select_ln1090_2_reg_2298_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\select_ln1090_2_reg_2298[26]_i_1_n_3 ),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \select_ln1090_2_reg_2298_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\select_ln1090_2_reg_2298[27]_i_1_n_3 ),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[27] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(add_ln1124_2_fu_1864_p2),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[29] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[2]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[2] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(\select_ln1090_2_reg_2298[30]_i_1_n_3 ),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[30] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(p_Result_29_reg_2224),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[31] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[3]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[3] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[4]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[4] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[5]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[5] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[6]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[6] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[7]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[7] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[8]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[8] ),
        .R(select_ln1090_2_reg_2298));
  FDRE \select_ln1090_2_reg_2298_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(m_15_reg_2288[9]),
        .Q(\select_ln1090_2_reg_2298_reg_n_3_[9] ),
        .R(select_ln1090_2_reg_2298));
  LUT3 #(
    .INIT(8'h14)) 
    \select_ln1090_reg_2204[23]_i_1 
       (.I0(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(select_ln1098_fu_1349_p3),
        .O(\select_ln1090_reg_2204[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \select_ln1090_reg_2204[24]_i_1 
       (.I0(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .I1(trunc_ln1098_reg_2128[0]),
        .I2(select_ln1098_fu_1349_p3),
        .I3(trunc_ln1098_reg_2128[1]),
        .O(\select_ln1090_reg_2204[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h10114544)) 
    \select_ln1090_reg_2204[25]_i_1 
       (.I0(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .I1(trunc_ln1098_reg_2128[1]),
        .I2(select_ln1098_fu_1349_p3),
        .I3(trunc_ln1098_reg_2128[0]),
        .I4(trunc_ln1098_reg_2128[2]),
        .O(\select_ln1090_reg_2204[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000110155554454)) 
    \select_ln1090_reg_2204[26]_i_1 
       (.I0(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .I1(trunc_ln1098_reg_2128[2]),
        .I2(trunc_ln1098_reg_2128[0]),
        .I3(select_ln1098_fu_1349_p3),
        .I4(trunc_ln1098_reg_2128[1]),
        .I5(trunc_ln1098_reg_2128[3]),
        .O(\select_ln1090_reg_2204[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00001011FFFFEFEE)) 
    \select_ln1090_reg_2204[27]_i_1 
       (.I0(trunc_ln1098_reg_2128[3]),
        .I1(trunc_ln1098_reg_2128[1]),
        .I2(select_ln1098_fu_1349_p3),
        .I3(trunc_ln1098_reg_2128[0]),
        .I4(trunc_ln1098_reg_2128[2]),
        .I5(trunc_ln1098_reg_2128[4]),
        .O(\select_ln1090_reg_2204[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \select_ln1090_reg_2204[29]_i_1 
       (.I0(trunc_ln1098_reg_2128[4]),
        .I1(trunc_ln1098_reg_2128[2]),
        .I2(trunc_ln1098_reg_2128[0]),
        .I3(select_ln1098_fu_1349_p3),
        .I4(trunc_ln1098_reg_2128[1]),
        .I5(trunc_ln1098_reg_2128[3]),
        .O(add_ln1124_fu_1361_p2));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    \select_ln1090_reg_2204[30]_i_1 
       (.I0(trunc_ln1098_reg_2128[3]),
        .I1(trunc_ln1098_reg_2128[1]),
        .I2(select_ln1098_fu_1349_p3),
        .I3(trunc_ln1098_reg_2128[0]),
        .I4(trunc_ln1098_reg_2128[2]),
        .I5(trunc_ln1098_reg_2128[4]),
        .O(\select_ln1090_reg_2204[30]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln1090_reg_2204[31]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(\icmp_ln1090_reg_2094_reg_n_3_[0] ),
        .O(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[0]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[0] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[10]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[10] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[11]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[11] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[12]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[12] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[13]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[13] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[14]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[14] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[15]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[15] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[16]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[16] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[17]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[17] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[18]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[18] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[19]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[19] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[1]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[1] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[20]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[20] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[21]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[21] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[22]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[22] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\select_ln1090_reg_2204[23]_i_1_n_3 ),
        .Q(\select_ln1090_reg_2204_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \select_ln1090_reg_2204_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\select_ln1090_reg_2204[24]_i_1_n_3 ),
        .Q(\select_ln1090_reg_2204_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \select_ln1090_reg_2204_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\select_ln1090_reg_2204[25]_i_1_n_3 ),
        .Q(\select_ln1090_reg_2204_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \select_ln1090_reg_2204_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\select_ln1090_reg_2204[26]_i_1_n_3 ),
        .Q(\select_ln1090_reg_2204_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \select_ln1090_reg_2204_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\select_ln1090_reg_2204[27]_i_1_n_3 ),
        .Q(\select_ln1090_reg_2204_reg_n_3_[27] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln1124_fu_1361_p2),
        .Q(\select_ln1090_reg_2204_reg_n_3_[29] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[2]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[2] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\select_ln1090_reg_2204[30]_i_1_n_3 ),
        .Q(\select_ln1090_reg_2204_reg_n_3_[30] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(p_Result_24_reg_2099),
        .Q(\select_ln1090_reg_2204_reg_n_3_[31] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[3]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[3] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[4]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[4] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[5]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[5] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[6]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[6] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[7]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[7] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[8]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[8] ),
        .R(select_ln1090_reg_2204));
  FDRE \select_ln1090_reg_2204_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(m_14_reg_2172[9]),
        .Q(\select_ln1090_reg_2204_reg_n_3_[9] ),
        .R(select_ln1090_reg_2204));
  LUT5 #(
    .INIT(32'hAA00AA03)) 
    \select_ln571_reg_2023[0]_i_1 
       (.I0(trunc_ln572_reg_1997),
        .I1(sh_amt_reg_1986[0]),
        .I2(\select_ln571_reg_2023[1]_i_2_n_3 ),
        .I3(icmp_ln571_reg_1992),
        .I4(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[10]_i_1 
       (.I0(man_V_2_reg_1981[10]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[11]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[10]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[10]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln571_reg_2023[10]_i_2 
       (.I0(man_V_2_reg_1981[3]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[7]),
        .I3(sh_amt_reg_1986[3]),
        .I4(sh_amt_reg_1986[1]),
        .I5(\select_ln571_reg_2023[12]_i_3_n_3 ),
        .O(\select_ln571_reg_2023[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[11]_i_1 
       (.I0(man_V_2_reg_1981[11]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[12]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[11]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln571_reg_2023[11]_i_2 
       (.I0(\select_ln571_reg_2023[11]_i_3_n_3 ),
        .I1(sh_amt_reg_1986[1]),
        .I2(\select_ln571_reg_2023[13]_i_3_n_3 ),
        .O(\select_ln571_reg_2023[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln571_reg_2023[11]_i_3 
       (.I0(man_V_2_reg_1981[4]),
        .I1(sh_amt_reg_1986[2]),
        .I2(trunc_ln572_reg_1997),
        .I3(sh_amt_reg_1986[3]),
        .I4(man_V_2_reg_1981[8]),
        .O(\select_ln571_reg_2023[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[12]_i_1 
       (.I0(man_V_2_reg_1981[12]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[13]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[12]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln571_reg_2023[12]_i_2 
       (.I0(\select_ln571_reg_2023[12]_i_3_n_3 ),
        .I1(sh_amt_reg_1986[1]),
        .I2(\select_ln571_reg_2023[14]_i_7_n_3 ),
        .O(\select_ln571_reg_2023[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln571_reg_2023[12]_i_3 
       (.I0(man_V_2_reg_1981[5]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[1]),
        .I3(sh_amt_reg_1986[3]),
        .I4(man_V_2_reg_1981[9]),
        .O(\select_ln571_reg_2023[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[13]_i_1 
       (.I0(man_V_2_reg_1981[13]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[14]_i_4_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[13]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln571_reg_2023[13]_i_2 
       (.I0(\select_ln571_reg_2023[13]_i_3_n_3 ),
        .I1(sh_amt_reg_1986[1]),
        .I2(\select_ln571_reg_2023[14]_i_5_n_3 ),
        .O(\select_ln571_reg_2023[13]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln571_reg_2023[13]_i_3 
       (.I0(man_V_2_reg_1981[6]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[2]),
        .I3(sh_amt_reg_1986[3]),
        .I4(man_V_2_reg_1981[10]),
        .O(\select_ln571_reg_2023[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[14]_i_1 
       (.I0(man_V_2_reg_1981[14]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[14]_i_3_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[14]_i_4_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln571_reg_2023[14]_i_2 
       (.I0(icmp_ln571_reg_1992),
        .I1(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .O(\select_ln571_reg_2023[14]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln571_reg_2023[14]_i_3 
       (.I0(\select_ln571_reg_2023[14]_i_5_n_3 ),
        .I1(sh_amt_reg_1986[1]),
        .I2(\select_ln571_reg_2023[14]_i_6_n_3 ),
        .O(\select_ln571_reg_2023[14]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln571_reg_2023[14]_i_4 
       (.I0(\select_ln571_reg_2023[14]_i_7_n_3 ),
        .I1(sh_amt_reg_1986[1]),
        .I2(\select_ln571_reg_2023[15]_i_7_n_3 ),
        .O(\select_ln571_reg_2023[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln571_reg_2023[14]_i_5 
       (.I0(trunc_ln572_reg_1997),
        .I1(man_V_2_reg_1981[8]),
        .I2(sh_amt_reg_1986[2]),
        .I3(man_V_2_reg_1981[4]),
        .I4(sh_amt_reg_1986[3]),
        .I5(man_V_2_reg_1981[12]),
        .O(\select_ln571_reg_2023[14]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln571_reg_2023[14]_i_6 
       (.I0(man_V_2_reg_1981[2]),
        .I1(man_V_2_reg_1981[10]),
        .I2(sh_amt_reg_1986[2]),
        .I3(man_V_2_reg_1981[6]),
        .I4(sh_amt_reg_1986[3]),
        .I5(man_V_2_reg_1981[14]),
        .O(\select_ln571_reg_2023[14]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \select_ln571_reg_2023[14]_i_7 
       (.I0(man_V_2_reg_1981[7]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[3]),
        .I3(sh_amt_reg_1986[3]),
        .I4(man_V_2_reg_1981[11]),
        .O(\select_ln571_reg_2023[14]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \select_ln571_reg_2023[15]_i_1 
       (.I0(and_ln570_reg_2008),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln571_reg_1992),
        .I3(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I4(\icmp_ln592_reg_2003_reg_n_3_[0] ),
        .O(select_ln571_reg_2023));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln571_reg_2023[15]_i_2 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state4),
        .I2(and_ln570_reg_2008),
        .O(select_ln571_reg_20230));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    \select_ln571_reg_2023[15]_i_3 
       (.I0(man_V_2_reg_1981[15]),
        .I1(icmp_ln571_reg_1992),
        .I2(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .I3(\select_ln571_reg_2023[15]_i_5_n_3 ),
        .O(select_ln571_fu_573_p3[15]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln571_reg_2023[15]_i_4 
       (.I0(\select_ln571_reg_2023[15]_i_6_n_3 ),
        .I1(sh_amt_reg_1986[5]),
        .I2(sh_amt_reg_1986[4]),
        .I3(sh_amt_reg_1986[7]),
        .I4(sh_amt_reg_1986[6]),
        .O(\select_ln571_reg_2023[15]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln571_reg_2023[15]_i_5 
       (.I0(\select_ln571_reg_2023[14]_i_3_n_3 ),
        .I1(sh_amt_reg_1986[0]),
        .I2(\select_ln571_reg_2023[15]_i_7_n_3 ),
        .I3(sh_amt_reg_1986[1]),
        .I4(\select_ln571_reg_2023[15]_i_8_n_3 ),
        .O(\select_ln571_reg_2023[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln571_reg_2023[15]_i_6 
       (.I0(sh_amt_reg_1986[10]),
        .I1(sh_amt_reg_1986[11]),
        .I2(sh_amt_reg_1986[8]),
        .I3(sh_amt_reg_1986[9]),
        .O(\select_ln571_reg_2023[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln571_reg_2023[15]_i_7 
       (.I0(man_V_2_reg_1981[1]),
        .I1(man_V_2_reg_1981[9]),
        .I2(sh_amt_reg_1986[2]),
        .I3(man_V_2_reg_1981[5]),
        .I4(sh_amt_reg_1986[3]),
        .I5(man_V_2_reg_1981[13]),
        .O(\select_ln571_reg_2023[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln571_reg_2023[15]_i_8 
       (.I0(man_V_2_reg_1981[3]),
        .I1(man_V_2_reg_1981[11]),
        .I2(sh_amt_reg_1986[2]),
        .I3(man_V_2_reg_1981[7]),
        .I4(sh_amt_reg_1986[3]),
        .I5(man_V_2_reg_1981[15]),
        .O(\select_ln571_reg_2023[15]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0A3A0A3A3A3A0)) 
    \select_ln571_reg_2023[1]_i_1 
       (.I0(man_V_2_reg_1981[1]),
        .I1(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .I2(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I3(\select_ln571_reg_2023[2]_i_2_n_3 ),
        .I4(sh_amt_reg_1986[0]),
        .I5(\select_ln571_reg_2023[1]_i_2_n_3 ),
        .O(select_ln571_fu_573_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \select_ln571_reg_2023[1]_i_2 
       (.I0(sh_amt_reg_1986[1]),
        .I1(sh_amt_reg_1986[2]),
        .I2(trunc_ln572_reg_1997),
        .I3(sh_amt_reg_1986[3]),
        .O(\select_ln571_reg_2023[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[2]_i_1 
       (.I0(man_V_2_reg_1981[2]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[3]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[2]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \select_ln571_reg_2023[2]_i_2 
       (.I0(sh_amt_reg_1986[2]),
        .I1(man_V_2_reg_1981[1]),
        .I2(sh_amt_reg_1986[3]),
        .I3(sh_amt_reg_1986[1]),
        .O(\select_ln571_reg_2023[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[3]_i_1 
       (.I0(man_V_2_reg_1981[3]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[4]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[3]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \select_ln571_reg_2023[3]_i_2 
       (.I0(trunc_ln572_reg_1997),
        .I1(sh_amt_reg_1986[1]),
        .I2(sh_amt_reg_1986[3]),
        .I3(man_V_2_reg_1981[2]),
        .I4(sh_amt_reg_1986[2]),
        .O(\select_ln571_reg_2023[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[4]_i_1 
       (.I0(man_V_2_reg_1981[4]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[5]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[4]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \select_ln571_reg_2023[4]_i_2 
       (.I0(man_V_2_reg_1981[1]),
        .I1(sh_amt_reg_1986[1]),
        .I2(sh_amt_reg_1986[3]),
        .I3(man_V_2_reg_1981[3]),
        .I4(sh_amt_reg_1986[2]),
        .O(\select_ln571_reg_2023[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA00CFAAAA0003)) 
    \select_ln571_reg_2023[5]_i_1 
       (.I0(man_V_2_reg_1981[5]),
        .I1(sh_amt_reg_1986[0]),
        .I2(\select_ln571_reg_2023[6]_i_2_n_3 ),
        .I3(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .I4(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[5]_i_2_n_3 ),
        .O(select_ln571_fu_573_p3[5]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \select_ln571_reg_2023[5]_i_2 
       (.I0(man_V_2_reg_1981[2]),
        .I1(sh_amt_reg_1986[1]),
        .I2(trunc_ln572_reg_1997),
        .I3(sh_amt_reg_1986[2]),
        .I4(man_V_2_reg_1981[4]),
        .I5(sh_amt_reg_1986[3]),
        .O(\select_ln571_reg_2023[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8888888B8B8B888B)) 
    \select_ln571_reg_2023[6]_i_1 
       (.I0(man_V_2_reg_1981[6]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .I3(\select_ln571_reg_2023[7]_i_2_n_3 ),
        .I4(sh_amt_reg_1986[0]),
        .I5(\select_ln571_reg_2023[6]_i_2_n_3 ),
        .O(select_ln571_fu_573_p3[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCF44CF77)) 
    \select_ln571_reg_2023[6]_i_2 
       (.I0(man_V_2_reg_1981[3]),
        .I1(sh_amt_reg_1986[1]),
        .I2(man_V_2_reg_1981[1]),
        .I3(sh_amt_reg_1986[2]),
        .I4(man_V_2_reg_1981[5]),
        .I5(sh_amt_reg_1986[3]),
        .O(\select_ln571_reg_2023[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA000CAAAA00FC)) 
    \select_ln571_reg_2023[7]_i_1 
       (.I0(man_V_2_reg_1981[7]),
        .I1(\select_ln571_reg_2023[8]_i_2_n_3 ),
        .I2(sh_amt_reg_1986[0]),
        .I3(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .I4(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[7]_i_2_n_3 ),
        .O(select_ln571_fu_573_p3[7]));
  LUT6 #(
    .INIT(64'hFF470000FF47FFFF)) 
    \select_ln571_reg_2023[7]_i_2 
       (.I0(trunc_ln572_reg_1997),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[4]),
        .I3(sh_amt_reg_1986[3]),
        .I4(sh_amt_reg_1986[1]),
        .I5(\select_ln571_reg_2023[7]_i_3_n_3 ),
        .O(\select_ln571_reg_2023[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln571_reg_2023[7]_i_3 
       (.I0(man_V_2_reg_1981[2]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[6]),
        .I3(sh_amt_reg_1986[3]),
        .O(\select_ln571_reg_2023[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[8]_i_1 
       (.I0(man_V_2_reg_1981[8]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[9]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[8]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[8]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln571_reg_2023[8]_i_2 
       (.I0(man_V_2_reg_1981[1]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[5]),
        .I3(sh_amt_reg_1986[3]),
        .I4(sh_amt_reg_1986[1]),
        .I5(\select_ln571_reg_2023[8]_i_3_n_3 ),
        .O(\select_ln571_reg_2023[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln571_reg_2023[8]_i_3 
       (.I0(man_V_2_reg_1981[3]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[7]),
        .I3(sh_amt_reg_1986[3]),
        .O(\select_ln571_reg_2023[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln571_reg_2023[9]_i_1 
       (.I0(man_V_2_reg_1981[9]),
        .I1(\select_ln571_reg_2023[14]_i_2_n_3 ),
        .I2(\select_ln571_reg_2023[10]_i_2_n_3 ),
        .I3(sh_amt_reg_1986[0]),
        .I4(\select_ln571_reg_2023[9]_i_2_n_3 ),
        .I5(\select_ln571_reg_2023[15]_i_4_n_3 ),
        .O(select_ln571_fu_573_p3[9]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \select_ln571_reg_2023[9]_i_2 
       (.I0(man_V_2_reg_1981[2]),
        .I1(sh_amt_reg_1986[2]),
        .I2(man_V_2_reg_1981[6]),
        .I3(sh_amt_reg_1986[3]),
        .I4(sh_amt_reg_1986[1]),
        .I5(\select_ln571_reg_2023[11]_i_3_n_3 ),
        .O(\select_ln571_reg_2023[9]_i_2_n_3 ));
  FDRE \select_ln571_reg_2023_reg[0] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[0]),
        .Q(\select_ln571_reg_2023_reg_n_3_[0] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[10] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[10]),
        .Q(\select_ln571_reg_2023_reg_n_3_[10] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[11] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[11]),
        .Q(\select_ln571_reg_2023_reg_n_3_[11] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[12] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[12]),
        .Q(\select_ln571_reg_2023_reg_n_3_[12] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[13] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[13]),
        .Q(\select_ln571_reg_2023_reg_n_3_[13] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[14] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[14]),
        .Q(\select_ln571_reg_2023_reg_n_3_[14] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[15] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[15]),
        .Q(\select_ln571_reg_2023_reg_n_3_[15] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[1] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[1]),
        .Q(\select_ln571_reg_2023_reg_n_3_[1] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[2] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[2]),
        .Q(\select_ln571_reg_2023_reg_n_3_[2] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[3] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[3]),
        .Q(\select_ln571_reg_2023_reg_n_3_[3] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[4] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[4]),
        .Q(\select_ln571_reg_2023_reg_n_3_[4] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[5] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[5]),
        .Q(\select_ln571_reg_2023_reg_n_3_[5] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[6] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[6]),
        .Q(\select_ln571_reg_2023_reg_n_3_[6] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[7] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[7]),
        .Q(\select_ln571_reg_2023_reg_n_3_[7] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[8] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[8]),
        .Q(\select_ln571_reg_2023_reg_n_3_[8] ),
        .R(select_ln571_reg_2023));
  FDRE \select_ln571_reg_2023_reg[9] 
       (.C(ap_clk),
        .CE(select_ln571_reg_20230),
        .D(select_ln571_fu_573_p3[9]),
        .Q(\select_ln571_reg_2023_reg_n_3_[9] ),
        .R(select_ln571_reg_2023));
  LUT2 #(
    .INIT(4'h2)) 
    \sext_ln570_reg_2013[11]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .O(sext_ln570_reg_20130));
  FDRE \sext_ln570_reg_2013_reg[0] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[0]),
        .Q(sext_ln570_reg_2013[0]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[10] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[10]),
        .Q(sext_ln570_reg_2013[10]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[11] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[11]),
        .Q(sext_ln570_reg_2013[11]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[1] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[1]),
        .Q(sext_ln570_reg_2013[1]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[2] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[2]),
        .Q(sext_ln570_reg_2013[2]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[3] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[3]),
        .Q(sext_ln570_reg_2013[3]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[4] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[4]),
        .Q(sext_ln570_reg_2013[4]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[5] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[5]),
        .Q(sext_ln570_reg_2013[5]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[6] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[6]),
        .Q(sext_ln570_reg_2013[6]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[7] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[7]),
        .Q(sext_ln570_reg_2013[7]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[8] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[8]),
        .Q(sext_ln570_reg_2013[8]),
        .R(1'b0));
  FDRE \sext_ln570_reg_2013_reg[9] 
       (.C(ap_clk),
        .CE(sext_ln570_reg_20130),
        .D(sh_amt_reg_1986[9]),
        .Q(sext_ln570_reg_2013[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sh_amt_reg_1986[0]_i_1 
       (.I0(exp_tmp_reg_1964[0]),
        .O(\sh_amt_reg_1986[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \sh_amt_reg_1986[10]_i_1 
       (.I0(exp_tmp_reg_1964[10]),
        .I1(exp_tmp_reg_1964[9]),
        .I2(\sh_amt_reg_1986[11]_i_3_n_3 ),
        .I3(exp_tmp_reg_1964[8]),
        .I4(p_0_in3_in),
        .I5(sub_ln570_fu_482_p2[10]),
        .O(sel0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \sh_amt_reg_1986[11]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .O(and_ln570_reg_20080));
  LUT3 #(
    .INIT(8'h42)) 
    \sh_amt_reg_1986[11]_i_10 
       (.I0(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .I1(exp_tmp_reg_1964[8]),
        .I2(exp_tmp_reg_1964[9]),
        .O(\sh_amt_reg_1986[11]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \sh_amt_reg_1986[11]_i_11 
       (.I0(exp_tmp_reg_1964[8]),
        .I1(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .I2(exp_tmp_reg_1964[9]),
        .I3(exp_tmp_reg_1964[10]),
        .O(\sh_amt_reg_1986[11]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h04FB)) 
    \sh_amt_reg_1986[11]_i_12 
       (.I0(exp_tmp_reg_1964[9]),
        .I1(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .I2(exp_tmp_reg_1964[8]),
        .I3(exp_tmp_reg_1964[10]),
        .O(\sh_amt_reg_1986[11]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \sh_amt_reg_1986[11]_i_13 
       (.I0(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .I1(exp_tmp_reg_1964[8]),
        .I2(exp_tmp_reg_1964[9]),
        .O(\sh_amt_reg_1986[11]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h57FFFFFFFEAAAAAA)) 
    \sh_amt_reg_1986[11]_i_14 
       (.I0(exp_tmp_reg_1964[6]),
        .I1(exp_tmp_reg_1964[3]),
        .I2(exp_tmp_reg_1964[2]),
        .I3(exp_tmp_reg_1964[4]),
        .I4(exp_tmp_reg_1964[5]),
        .I5(exp_tmp_reg_1964[7]),
        .O(\sh_amt_reg_1986[11]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hA9FF)) 
    \sh_amt_reg_1986[11]_i_15 
       (.I0(exp_tmp_reg_1964[4]),
        .I1(exp_tmp_reg_1964[2]),
        .I2(exp_tmp_reg_1964[3]),
        .I3(exp_tmp_reg_1964[5]),
        .O(\sh_amt_reg_1986[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sh_amt_reg_1986[11]_i_16 
       (.I0(exp_tmp_reg_1964[1]),
        .I1(exp_tmp_reg_1964[0]),
        .O(\sh_amt_reg_1986[11]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8080800015151555)) 
    \sh_amt_reg_1986[11]_i_17 
       (.I0(exp_tmp_reg_1964[7]),
        .I1(exp_tmp_reg_1964[5]),
        .I2(exp_tmp_reg_1964[4]),
        .I3(exp_tmp_reg_1964[2]),
        .I4(exp_tmp_reg_1964[3]),
        .I5(exp_tmp_reg_1964[6]),
        .O(\sh_amt_reg_1986[11]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h02A8)) 
    \sh_amt_reg_1986[11]_i_18 
       (.I0(exp_tmp_reg_1964[5]),
        .I1(exp_tmp_reg_1964[3]),
        .I2(exp_tmp_reg_1964[2]),
        .I3(exp_tmp_reg_1964[4]),
        .O(\sh_amt_reg_1986[11]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h4)) 
    \sh_amt_reg_1986[11]_i_19 
       (.I0(exp_tmp_reg_1964[3]),
        .I1(exp_tmp_reg_1964[2]),
        .O(\sh_amt_reg_1986[11]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \sh_amt_reg_1986[11]_i_2 
       (.I0(exp_tmp_reg_1964[10]),
        .I1(exp_tmp_reg_1964[9]),
        .I2(\sh_amt_reg_1986[11]_i_3_n_3 ),
        .I3(exp_tmp_reg_1964[8]),
        .I4(p_0_in3_in),
        .I5(sub_ln570_fu_482_p2[11]),
        .O(sel0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \sh_amt_reg_1986[11]_i_20 
       (.I0(exp_tmp_reg_1964[0]),
        .I1(exp_tmp_reg_1964[1]),
        .O(\sh_amt_reg_1986[11]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000777F)) 
    \sh_amt_reg_1986[11]_i_21 
       (.I0(exp_tmp_reg_1964[5]),
        .I1(exp_tmp_reg_1964[4]),
        .I2(exp_tmp_reg_1964[2]),
        .I3(exp_tmp_reg_1964[3]),
        .I4(exp_tmp_reg_1964[6]),
        .I5(exp_tmp_reg_1964[7]),
        .O(\sh_amt_reg_1986[11]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sh_amt_reg_1986[11]_i_3 
       (.I0(\sh_amt_reg_1986[7]_i_2_n_3 ),
        .I1(exp_tmp_reg_1964[7]),
        .O(\sh_amt_reg_1986[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \sh_amt_reg_1986[11]_i_7 
       (.I0(exp_tmp_reg_1964[8]),
        .I1(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .I2(exp_tmp_reg_1964[9]),
        .I3(exp_tmp_reg_1964[10]),
        .O(\sh_amt_reg_1986[11]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hE7)) 
    \sh_amt_reg_1986[11]_i_8 
       (.I0(exp_tmp_reg_1964[9]),
        .I1(exp_tmp_reg_1964[8]),
        .I2(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .O(\sh_amt_reg_1986[11]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h04FB)) 
    \sh_amt_reg_1986[11]_i_9 
       (.I0(exp_tmp_reg_1964[8]),
        .I1(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .I2(exp_tmp_reg_1964[9]),
        .I3(exp_tmp_reg_1964[10]),
        .O(\sh_amt_reg_1986[11]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sh_amt_reg_1986[1]_i_1 
       (.I0(exp_tmp_reg_1964[1]),
        .I1(p_0_in3_in),
        .I2(sub_ln570_fu_482_p2[1]),
        .O(\sh_amt_reg_1986[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sh_amt_reg_1986[2]_i_1 
       (.I0(exp_tmp_reg_1964[2]),
        .I1(exp_tmp_reg_1964[1]),
        .I2(p_0_in3_in),
        .I3(sub_ln570_fu_482_p2[2]),
        .O(\sh_amt_reg_1986[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \sh_amt_reg_1986[3]_i_1 
       (.I0(exp_tmp_reg_1964[3]),
        .I1(exp_tmp_reg_1964[1]),
        .I2(exp_tmp_reg_1964[2]),
        .I3(p_0_in3_in),
        .I4(sub_ln570_fu_482_p2[3]),
        .O(\sh_amt_reg_1986[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h556AFFFF556A0000)) 
    \sh_amt_reg_1986[4]_i_1 
       (.I0(exp_tmp_reg_1964[4]),
        .I1(exp_tmp_reg_1964[2]),
        .I2(exp_tmp_reg_1964[1]),
        .I3(exp_tmp_reg_1964[3]),
        .I4(p_0_in3_in),
        .I5(sub_ln570_fu_482_p2[4]),
        .O(sel0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \sh_amt_reg_1986[4]_i_3 
       (.I0(exp_tmp_reg_1964[3]),
        .I1(exp_tmp_reg_1964[2]),
        .O(\sh_amt_reg_1986[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sh_amt_reg_1986[4]_i_4 
       (.I0(exp_tmp_reg_1964[2]),
        .O(\sh_amt_reg_1986[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \sh_amt_reg_1986[4]_i_5 
       (.I0(exp_tmp_reg_1964[3]),
        .I1(exp_tmp_reg_1964[2]),
        .I2(exp_tmp_reg_1964[4]),
        .O(\sh_amt_reg_1986[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sh_amt_reg_1986[4]_i_6 
       (.I0(exp_tmp_reg_1964[2]),
        .I1(exp_tmp_reg_1964[3]),
        .O(\sh_amt_reg_1986[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sh_amt_reg_1986[4]_i_7 
       (.I0(exp_tmp_reg_1964[1]),
        .O(\sh_amt_reg_1986[4]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sh_amt_reg_1986[5]_i_1 
       (.I0(exp_tmp_reg_1964[5]),
        .I1(\sh_amt_reg_1986[5]_i_2_n_3 ),
        .I2(p_0_in3_in),
        .I3(sub_ln570_fu_482_p2[5]),
        .O(sel0[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \sh_amt_reg_1986[5]_i_2 
       (.I0(exp_tmp_reg_1964[2]),
        .I1(exp_tmp_reg_1964[1]),
        .I2(exp_tmp_reg_1964[3]),
        .I3(exp_tmp_reg_1964[4]),
        .O(\sh_amt_reg_1986[5]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sh_amt_reg_1986[6]_i_1 
       (.I0(exp_tmp_reg_1964[6]),
        .I1(\sh_amt_reg_1986[6]_i_2_n_3 ),
        .I2(p_0_in3_in),
        .I3(sub_ln570_fu_482_p2[6]),
        .O(sel0[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    \sh_amt_reg_1986[6]_i_2 
       (.I0(exp_tmp_reg_1964[5]),
        .I1(exp_tmp_reg_1964[4]),
        .I2(exp_tmp_reg_1964[3]),
        .I3(exp_tmp_reg_1964[1]),
        .I4(exp_tmp_reg_1964[2]),
        .O(\sh_amt_reg_1986[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sh_amt_reg_1986[7]_i_1 
       (.I0(\sh_amt_reg_1986[7]_i_2_n_3 ),
        .I1(exp_tmp_reg_1964[7]),
        .I2(p_0_in3_in),
        .I3(sub_ln570_fu_482_p2[7]),
        .O(sel0[3]));
  LUT6 #(
    .INIT(64'h0000001555555555)) 
    \sh_amt_reg_1986[7]_i_2 
       (.I0(exp_tmp_reg_1964[6]),
        .I1(exp_tmp_reg_1964[2]),
        .I2(exp_tmp_reg_1964[1]),
        .I3(exp_tmp_reg_1964[3]),
        .I4(exp_tmp_reg_1964[4]),
        .I5(exp_tmp_reg_1964[5]),
        .O(\sh_amt_reg_1986[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \sh_amt_reg_1986[8]_i_1 
       (.I0(exp_tmp_reg_1964[8]),
        .I1(\sh_amt_reg_1986[11]_i_3_n_3 ),
        .I2(p_0_in3_in),
        .I3(sub_ln570_fu_482_p2[8]),
        .O(sel0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \sh_amt_reg_1986[8]_i_3 
       (.I0(\sh_amt_reg_1986[11]_i_21_n_3 ),
        .I1(exp_tmp_reg_1964[8]),
        .O(\sh_amt_reg_1986[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA95959555)) 
    \sh_amt_reg_1986[8]_i_4 
       (.I0(exp_tmp_reg_1964[7]),
        .I1(exp_tmp_reg_1964[5]),
        .I2(exp_tmp_reg_1964[4]),
        .I3(exp_tmp_reg_1964[2]),
        .I4(exp_tmp_reg_1964[3]),
        .I5(exp_tmp_reg_1964[6]),
        .O(\sh_amt_reg_1986[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h8880777F)) 
    \sh_amt_reg_1986[8]_i_5 
       (.I0(exp_tmp_reg_1964[5]),
        .I1(exp_tmp_reg_1964[4]),
        .I2(exp_tmp_reg_1964[2]),
        .I3(exp_tmp_reg_1964[3]),
        .I4(exp_tmp_reg_1964[6]),
        .O(\sh_amt_reg_1986[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h57A8)) 
    \sh_amt_reg_1986[8]_i_6 
       (.I0(exp_tmp_reg_1964[4]),
        .I1(exp_tmp_reg_1964[2]),
        .I2(exp_tmp_reg_1964[3]),
        .I3(exp_tmp_reg_1964[5]),
        .O(\sh_amt_reg_1986[8]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h65FF6500)) 
    \sh_amt_reg_1986[9]_i_1 
       (.I0(exp_tmp_reg_1964[9]),
        .I1(exp_tmp_reg_1964[8]),
        .I2(\sh_amt_reg_1986[11]_i_3_n_3 ),
        .I3(p_0_in3_in),
        .I4(sub_ln570_fu_482_p2[9]),
        .O(sel0[5]));
  FDRE \sh_amt_reg_1986_reg[0] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\sh_amt_reg_1986[0]_i_1_n_3 ),
        .Q(sh_amt_reg_1986[0]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[10] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[6]),
        .Q(sh_amt_reg_1986[10]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[11] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[7]),
        .Q(sh_amt_reg_1986[11]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sh_amt_reg_1986_reg[11]_i_4 
       (.CI(\sh_amt_reg_1986_reg[11]_i_6_n_3 ),
        .CO({\NLW_sh_amt_reg_1986_reg[11]_i_4_CO_UNCONNECTED [3:2],p_0_in3_in,\sh_amt_reg_1986_reg[11]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sh_amt_reg_1986[11]_i_7_n_3 ,\sh_amt_reg_1986[11]_i_8_n_3 }),
        .O(\NLW_sh_amt_reg_1986_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sh_amt_reg_1986[11]_i_9_n_3 ,\sh_amt_reg_1986[11]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_1986_reg[11]_i_5 
       (.CI(\sh_amt_reg_1986_reg[8]_i_2_n_3 ),
        .CO({\NLW_sh_amt_reg_1986_reg[11]_i_5_CO_UNCONNECTED [3:2],\sh_amt_reg_1986_reg[11]_i_5_n_5 ,\sh_amt_reg_1986_reg[11]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sh_amt_reg_1986_reg[11]_i_5_O_UNCONNECTED [3],sub_ln570_fu_482_p2[11:9]}),
        .S({1'b0,\sh_amt_reg_1986[11]_i_11_n_3 ,\sh_amt_reg_1986[11]_i_12_n_3 ,\sh_amt_reg_1986[11]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \sh_amt_reg_1986_reg[11]_i_6 
       (.CI(1'b0),
        .CO({\sh_amt_reg_1986_reg[11]_i_6_n_3 ,\sh_amt_reg_1986_reg[11]_i_6_n_4 ,\sh_amt_reg_1986_reg[11]_i_6_n_5 ,\sh_amt_reg_1986_reg[11]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\sh_amt_reg_1986[11]_i_14_n_3 ,\sh_amt_reg_1986[11]_i_15_n_3 ,1'b0,\sh_amt_reg_1986[11]_i_16_n_3 }),
        .O(\NLW_sh_amt_reg_1986_reg[11]_i_6_O_UNCONNECTED [3:0]),
        .S({\sh_amt_reg_1986[11]_i_17_n_3 ,\sh_amt_reg_1986[11]_i_18_n_3 ,\sh_amt_reg_1986[11]_i_19_n_3 ,\sh_amt_reg_1986[11]_i_20_n_3 }));
  FDRE \sh_amt_reg_1986_reg[1] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\sh_amt_reg_1986[1]_i_1_n_3 ),
        .Q(sh_amt_reg_1986[1]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[2] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\sh_amt_reg_1986[2]_i_1_n_3 ),
        .Q(sh_amt_reg_1986[2]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[3] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(\sh_amt_reg_1986[3]_i_1_n_3 ),
        .Q(sh_amt_reg_1986[3]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[4] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[0]),
        .Q(sh_amt_reg_1986[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_1986_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sh_amt_reg_1986_reg[4]_i_2_n_3 ,\sh_amt_reg_1986_reg[4]_i_2_n_4 ,\sh_amt_reg_1986_reg[4]_i_2_n_5 ,\sh_amt_reg_1986_reg[4]_i_2_n_6 }),
        .CYINIT(exp_tmp_reg_1964[0]),
        .DI({1'b0,\sh_amt_reg_1986[4]_i_3_n_3 ,\sh_amt_reg_1986[4]_i_4_n_3 ,exp_tmp_reg_1964[1]}),
        .O(sub_ln570_fu_482_p2[4:1]),
        .S({\sh_amt_reg_1986[4]_i_5_n_3 ,\sh_amt_reg_1986[4]_i_6_n_3 ,exp_tmp_reg_1964[2],\sh_amt_reg_1986[4]_i_7_n_3 }));
  FDRE \sh_amt_reg_1986_reg[5] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[1]),
        .Q(sh_amt_reg_1986[5]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[6] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[2]),
        .Q(sh_amt_reg_1986[6]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[7] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[3]),
        .Q(sh_amt_reg_1986[7]),
        .R(1'b0));
  FDRE \sh_amt_reg_1986_reg[8] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[4]),
        .Q(sh_amt_reg_1986[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sh_amt_reg_1986_reg[8]_i_2 
       (.CI(\sh_amt_reg_1986_reg[4]_i_2_n_3 ),
        .CO({\sh_amt_reg_1986_reg[8]_i_2_n_3 ,\sh_amt_reg_1986_reg[8]_i_2_n_4 ,\sh_amt_reg_1986_reg[8]_i_2_n_5 ,\sh_amt_reg_1986_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln570_fu_482_p2[8:5]),
        .S({\sh_amt_reg_1986[8]_i_3_n_3 ,\sh_amt_reg_1986[8]_i_4_n_3 ,\sh_amt_reg_1986[8]_i_5_n_3 ,\sh_amt_reg_1986[8]_i_6_n_3 }));
  FDRE \sh_amt_reg_1986_reg[9] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(sel0[5]),
        .Q(sh_amt_reg_1986[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sign0_reg_2040[0]_i_1 
       (.I0(mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_37),
        .I1(ap_CS_fsm_state7),
        .I2(sign0_reg_2040),
        .O(\sign0_reg_2040[0]_i_1_n_3 ));
  FDRE \sign0_reg_2040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sign0_reg_2040[0]_i_1_n_3 ),
        .Q(sign0_reg_2040),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln1099_1_reg_2182[2]_i_1 
       (.I0(beta_real_V_reg_350[14]),
        .I1(beta_real_V_reg_350[13]),
        .O(\sub_ln1099_1_reg_2182[2]_i_1_n_3 ));
  FDRE \sub_ln1099_1_reg_2182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\sub_ln1099_1_reg_2182[2]_i_1_n_3 ),
        .Q(sub_ln1099_1_reg_2182),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln1099_2_reg_2236[1]_i_1 
       (.I0(l_2_fu_1525_p3[1]),
        .I1(l_2_fu_1525_p3[0]),
        .O(\sub_ln1099_2_reg_2236[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln1099_2_reg_2236[2]_i_1 
       (.I0(l_2_fu_1525_p3[2]),
        .I1(l_2_fu_1525_p3[0]),
        .I2(l_2_fu_1525_p3[1]),
        .O(\sub_ln1099_2_reg_2236[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE1)) 
    \sub_ln1099_2_reg_2236[3]_i_1 
       (.I0(\trunc_ln1098_2_reg_2253[4]_i_2_n_3 ),
        .I1(\trunc_ln1098_2_reg_2253[4]_i_3_n_3 ),
        .I2(l_2_fu_1525_p3[1]),
        .I3(l_2_fu_1525_p3[0]),
        .I4(l_2_fu_1525_p3[2]),
        .O(\sub_ln1099_2_reg_2236[3]_i_1_n_3 ));
  FDRE \sub_ln1099_2_reg_2236_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln1099_2_reg_2236[1]_i_1_n_3 ),
        .Q(sub_ln1099_2_reg_2236[1]),
        .R(1'b0));
  FDRE \sub_ln1099_2_reg_2236_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln1099_2_reg_2236[2]_i_1_n_3 ),
        .Q(sub_ln1099_2_reg_2236[2]),
        .R(1'b0));
  FDRE \sub_ln1099_2_reg_2236_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\sub_ln1099_2_reg_2236[3]_i_1_n_3 ),
        .Q(sub_ln1099_2_reg_2236[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln1099_reg_2111[1]_i_1 
       (.I0(l_fu_991_p3[1]),
        .I1(l_fu_991_p3[0]),
        .O(\sub_ln1099_reg_2111[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln1099_reg_2111[2]_i_1 
       (.I0(l_fu_991_p3[2]),
        .I1(l_fu_991_p3[0]),
        .I2(l_fu_991_p3[1]),
        .O(\sub_ln1099_reg_2111[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln1099_reg_2111[3]_i_1 
       (.I0(l_fu_991_p3[3]),
        .I1(l_fu_991_p3[1]),
        .I2(l_fu_991_p3[0]),
        .I3(l_fu_991_p3[2]),
        .O(\sub_ln1099_reg_2111[3]_i_1_n_3 ));
  FDRE \sub_ln1099_reg_2111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\sub_ln1099_reg_2111[1]_i_1_n_3 ),
        .Q(sub_ln1099_reg_2111[1]),
        .R(1'b0));
  FDRE \sub_ln1099_reg_2111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\sub_ln1099_reg_2111[2]_i_1_n_3 ),
        .Q(sub_ln1099_reg_2111[2]),
        .R(1'b0));
  FDRE \sub_ln1099_reg_2111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\sub_ln1099_reg_2111[3]_i_1_n_3 ),
        .Q(sub_ln1099_reg_2111[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_10 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[8] ),
        .O(\sub_ln1303_1_reg_2035[11]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_2 
       (.I0(zext_ln1303_fu_650_p1[11]),
        .O(\sub_ln1303_1_reg_2035[11]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_3 
       (.I0(zext_ln1303_fu_650_p1[10]),
        .O(\sub_ln1303_1_reg_2035[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_4 
       (.I0(zext_ln1303_fu_650_p1[9]),
        .O(\sub_ln1303_1_reg_2035[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_5 
       (.I0(zext_ln1303_fu_650_p1[8]),
        .O(\sub_ln1303_1_reg_2035[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_7 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[11] ),
        .O(\sub_ln1303_1_reg_2035[11]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_8 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[10] ),
        .O(\sub_ln1303_1_reg_2035[11]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[11]_i_9 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[9] ),
        .O(\sub_ln1303_1_reg_2035[11]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[15]_i_10 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[12] ),
        .O(\sub_ln1303_1_reg_2035[15]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[15]_i_3 
       (.I0(zext_ln1303_fu_650_p1[14]),
        .O(\sub_ln1303_1_reg_2035[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[15]_i_4 
       (.I0(zext_ln1303_fu_650_p1[13]),
        .O(\sub_ln1303_1_reg_2035[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[15]_i_5 
       (.I0(zext_ln1303_fu_650_p1[12]),
        .O(\sub_ln1303_1_reg_2035[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[15]_i_7 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[15] ),
        .O(\sub_ln1303_1_reg_2035[15]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[15]_i_8 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[14] ),
        .O(\sub_ln1303_1_reg_2035[15]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[15]_i_9 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[13] ),
        .O(\sub_ln1303_1_reg_2035[15]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[3]_i_2 
       (.I0(zext_ln1303_fu_650_p1[3]),
        .O(\sub_ln1303_1_reg_2035[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[3]_i_3 
       (.I0(zext_ln1303_fu_650_p1[2]),
        .O(\sub_ln1303_1_reg_2035[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[3]_i_4 
       (.I0(zext_ln1303_fu_650_p1[1]),
        .O(\sub_ln1303_1_reg_2035[3]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[3]_i_6 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[3] ),
        .O(\sub_ln1303_1_reg_2035[3]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[3]_i_7 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[2] ),
        .O(\sub_ln1303_1_reg_2035[3]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[3]_i_8 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[1] ),
        .O(\sub_ln1303_1_reg_2035[3]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_10 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[4] ),
        .O(\sub_ln1303_1_reg_2035[7]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_2 
       (.I0(zext_ln1303_fu_650_p1[7]),
        .O(\sub_ln1303_1_reg_2035[7]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_3 
       (.I0(zext_ln1303_fu_650_p1[6]),
        .O(\sub_ln1303_1_reg_2035[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_4 
       (.I0(zext_ln1303_fu_650_p1[5]),
        .O(\sub_ln1303_1_reg_2035[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_5 
       (.I0(zext_ln1303_fu_650_p1[4]),
        .O(\sub_ln1303_1_reg_2035[7]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_7 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[7] ),
        .O(\sub_ln1303_1_reg_2035[7]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_8 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[6] ),
        .O(\sub_ln1303_1_reg_2035[7]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1303_1_reg_2035[7]_i_9 
       (.I0(\theta_internal_V_reg_2028_reg_n_3_[5] ),
        .O(\sub_ln1303_1_reg_2035[7]_i_9_n_3 ));
  FDRE \sub_ln1303_1_reg_2035_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[3]_i_1_n_10 ),
        .Q(sub_ln1303_1_reg_2035[0]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[11]_i_1_n_8 ),
        .Q(sub_ln1303_1_reg_2035[10]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[11]_i_1_n_7 ),
        .Q(sub_ln1303_1_reg_2035[11]),
        .R(1'b0));
  CARRY4 \sub_ln1303_1_reg_2035_reg[11]_i_1 
       (.CI(\sub_ln1303_1_reg_2035_reg[7]_i_1_n_3 ),
        .CO({\sub_ln1303_1_reg_2035_reg[11]_i_1_n_3 ,\sub_ln1303_1_reg_2035_reg[11]_i_1_n_4 ,\sub_ln1303_1_reg_2035_reg[11]_i_1_n_5 ,\sub_ln1303_1_reg_2035_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1303_1_reg_2035_reg[11]_i_1_n_7 ,\sub_ln1303_1_reg_2035_reg[11]_i_1_n_8 ,\sub_ln1303_1_reg_2035_reg[11]_i_1_n_9 ,\sub_ln1303_1_reg_2035_reg[11]_i_1_n_10 }),
        .S({\sub_ln1303_1_reg_2035[11]_i_2_n_3 ,\sub_ln1303_1_reg_2035[11]_i_3_n_3 ,\sub_ln1303_1_reg_2035[11]_i_4_n_3 ,\sub_ln1303_1_reg_2035[11]_i_5_n_3 }));
  CARRY4 \sub_ln1303_1_reg_2035_reg[11]_i_6 
       (.CI(\sub_ln1303_1_reg_2035_reg[7]_i_6_n_3 ),
        .CO({\sub_ln1303_1_reg_2035_reg[11]_i_6_n_3 ,\sub_ln1303_1_reg_2035_reg[11]_i_6_n_4 ,\sub_ln1303_1_reg_2035_reg[11]_i_6_n_5 ,\sub_ln1303_1_reg_2035_reg[11]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln1303_fu_650_p1[10:7]),
        .S({\sub_ln1303_1_reg_2035[11]_i_7_n_3 ,\sub_ln1303_1_reg_2035[11]_i_8_n_3 ,\sub_ln1303_1_reg_2035[11]_i_9_n_3 ,\sub_ln1303_1_reg_2035[11]_i_10_n_3 }));
  FDRE \sub_ln1303_1_reg_2035_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[15]_i_1_n_10 ),
        .Q(sub_ln1303_1_reg_2035[12]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[15]_i_1_n_9 ),
        .Q(sub_ln1303_1_reg_2035[13]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[15]_i_1_n_8 ),
        .Q(sub_ln1303_1_reg_2035[14]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[15]_i_1_n_7 ),
        .Q(sub_ln1303_1_reg_2035[15]),
        .R(1'b0));
  CARRY4 \sub_ln1303_1_reg_2035_reg[15]_i_1 
       (.CI(\sub_ln1303_1_reg_2035_reg[11]_i_1_n_3 ),
        .CO({\sub_ln1303_1_reg_2035_reg[15]_i_1_n_3 ,\sub_ln1303_1_reg_2035_reg[15]_i_1_n_4 ,\sub_ln1303_1_reg_2035_reg[15]_i_1_n_5 ,\sub_ln1303_1_reg_2035_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1303_1_reg_2035_reg[15]_i_1_n_7 ,\sub_ln1303_1_reg_2035_reg[15]_i_1_n_8 ,\sub_ln1303_1_reg_2035_reg[15]_i_1_n_9 ,\sub_ln1303_1_reg_2035_reg[15]_i_1_n_10 }),
        .S({\sub_ln1303_1_reg_2035_reg[15]_i_2_n_6 ,\sub_ln1303_1_reg_2035[15]_i_3_n_3 ,\sub_ln1303_1_reg_2035[15]_i_4_n_3 ,\sub_ln1303_1_reg_2035[15]_i_5_n_3 }));
  CARRY4 \sub_ln1303_1_reg_2035_reg[15]_i_2 
       (.CI(\sub_ln1303_1_reg_2035_reg[15]_i_6_n_3 ),
        .CO({\NLW_sub_ln1303_1_reg_2035_reg[15]_i_2_CO_UNCONNECTED [3:1],\sub_ln1303_1_reg_2035_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1303_1_reg_2035_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \sub_ln1303_1_reg_2035_reg[15]_i_6 
       (.CI(\sub_ln1303_1_reg_2035_reg[11]_i_6_n_3 ),
        .CO({\sub_ln1303_1_reg_2035_reg[15]_i_6_n_3 ,\sub_ln1303_1_reg_2035_reg[15]_i_6_n_4 ,\sub_ln1303_1_reg_2035_reg[15]_i_6_n_5 ,\sub_ln1303_1_reg_2035_reg[15]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\theta_internal_V_reg_2028_reg_n_3_[15] ,1'b0,1'b0,1'b0}),
        .O(zext_ln1303_fu_650_p1[14:11]),
        .S({\sub_ln1303_1_reg_2035[15]_i_7_n_3 ,\sub_ln1303_1_reg_2035[15]_i_8_n_3 ,\sub_ln1303_1_reg_2035[15]_i_9_n_3 ,\sub_ln1303_1_reg_2035[15]_i_10_n_3 }));
  FDRE \sub_ln1303_1_reg_2035_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[16]_i_1_n_10 ),
        .Q(sub_ln1303_1_reg_2035[16]),
        .R(1'b0));
  CARRY4 \sub_ln1303_1_reg_2035_reg[16]_i_1 
       (.CI(\sub_ln1303_1_reg_2035_reg[15]_i_1_n_3 ),
        .CO(\NLW_sub_ln1303_1_reg_2035_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln1303_1_reg_2035_reg[16]_i_1_O_UNCONNECTED [3:1],\sub_ln1303_1_reg_2035_reg[16]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \sub_ln1303_1_reg_2035_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[3]_i_1_n_9 ),
        .Q(sub_ln1303_1_reg_2035[1]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[3]_i_1_n_8 ),
        .Q(sub_ln1303_1_reg_2035[2]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[3]_i_1_n_7 ),
        .Q(sub_ln1303_1_reg_2035[3]),
        .R(1'b0));
  CARRY4 \sub_ln1303_1_reg_2035_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln1303_1_reg_2035_reg[3]_i_1_n_3 ,\sub_ln1303_1_reg_2035_reg[3]_i_1_n_4 ,\sub_ln1303_1_reg_2035_reg[3]_i_1_n_5 ,\sub_ln1303_1_reg_2035_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sub_ln1303_1_reg_2035_reg[3]_i_1_n_7 ,\sub_ln1303_1_reg_2035_reg[3]_i_1_n_8 ,\sub_ln1303_1_reg_2035_reg[3]_i_1_n_9 ,\sub_ln1303_1_reg_2035_reg[3]_i_1_n_10 }),
        .S({\sub_ln1303_1_reg_2035[3]_i_2_n_3 ,\sub_ln1303_1_reg_2035[3]_i_3_n_3 ,\sub_ln1303_1_reg_2035[3]_i_4_n_3 ,zext_ln1303_fu_650_p1[0]}));
  CARRY4 \sub_ln1303_1_reg_2035_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\sub_ln1303_1_reg_2035_reg[3]_i_5_n_3 ,\sub_ln1303_1_reg_2035_reg[3]_i_5_n_4 ,\sub_ln1303_1_reg_2035_reg[3]_i_5_n_5 ,\sub_ln1303_1_reg_2035_reg[3]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({zext_ln1303_fu_650_p1[2:0],\NLW_sub_ln1303_1_reg_2035_reg[3]_i_5_O_UNCONNECTED [0]}),
        .S({\sub_ln1303_1_reg_2035[3]_i_6_n_3 ,\sub_ln1303_1_reg_2035[3]_i_7_n_3 ,\sub_ln1303_1_reg_2035[3]_i_8_n_3 ,\theta_internal_V_reg_2028_reg_n_3_[0] }));
  FDRE \sub_ln1303_1_reg_2035_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[7]_i_1_n_10 ),
        .Q(sub_ln1303_1_reg_2035[4]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[7]_i_1_n_9 ),
        .Q(sub_ln1303_1_reg_2035[5]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[7]_i_1_n_8 ),
        .Q(sub_ln1303_1_reg_2035[6]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[7]_i_1_n_7 ),
        .Q(sub_ln1303_1_reg_2035[7]),
        .R(1'b0));
  CARRY4 \sub_ln1303_1_reg_2035_reg[7]_i_1 
       (.CI(\sub_ln1303_1_reg_2035_reg[3]_i_1_n_3 ),
        .CO({\sub_ln1303_1_reg_2035_reg[7]_i_1_n_3 ,\sub_ln1303_1_reg_2035_reg[7]_i_1_n_4 ,\sub_ln1303_1_reg_2035_reg[7]_i_1_n_5 ,\sub_ln1303_1_reg_2035_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1303_1_reg_2035_reg[7]_i_1_n_7 ,\sub_ln1303_1_reg_2035_reg[7]_i_1_n_8 ,\sub_ln1303_1_reg_2035_reg[7]_i_1_n_9 ,\sub_ln1303_1_reg_2035_reg[7]_i_1_n_10 }),
        .S({\sub_ln1303_1_reg_2035[7]_i_2_n_3 ,\sub_ln1303_1_reg_2035[7]_i_3_n_3 ,\sub_ln1303_1_reg_2035[7]_i_4_n_3 ,\sub_ln1303_1_reg_2035[7]_i_5_n_3 }));
  CARRY4 \sub_ln1303_1_reg_2035_reg[7]_i_6 
       (.CI(\sub_ln1303_1_reg_2035_reg[3]_i_5_n_3 ),
        .CO({\sub_ln1303_1_reg_2035_reg[7]_i_6_n_3 ,\sub_ln1303_1_reg_2035_reg[7]_i_6_n_4 ,\sub_ln1303_1_reg_2035_reg[7]_i_6_n_5 ,\sub_ln1303_1_reg_2035_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln1303_fu_650_p1[6:3]),
        .S({\sub_ln1303_1_reg_2035[7]_i_7_n_3 ,\sub_ln1303_1_reg_2035[7]_i_8_n_3 ,\sub_ln1303_1_reg_2035[7]_i_9_n_3 ,\sub_ln1303_1_reg_2035[7]_i_10_n_3 }));
  FDRE \sub_ln1303_1_reg_2035_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[11]_i_1_n_10 ),
        .Q(sub_ln1303_1_reg_2035[8]),
        .R(1'b0));
  FDRE \sub_ln1303_1_reg_2035_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\sub_ln1303_1_reg_2035_reg[11]_i_1_n_9 ),
        .Q(sub_ln1303_1_reg_2035[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[0]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[0] ),
        .I2(\theta_internal_V_reg_2028[0]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[0]_i_2 
       (.I0(\theta_internal_V_reg_2028[0]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[1]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[0]_i_3 
       (.I0(\theta_internal_V_reg_2028[2]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[1]),
        .I2(\theta_internal_V_reg_2028[0]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \theta_internal_V_reg_2028[0]_i_4 
       (.I0(\theta_internal_V_reg_2028[4]_i_5_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[8]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[0]_i_5_n_3 ),
        .I4(sext_ln570_reg_2013[3]),
        .O(\theta_internal_V_reg_2028[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[0]_i_5 
       (.I0(man_V_2_reg_1981[48]),
        .I1(man_V_2_reg_1981[16]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[32]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(trunc_ln572_reg_1997),
        .O(\theta_internal_V_reg_2028[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[10]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[10] ),
        .I2(\theta_internal_V_reg_2028[10]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[10]_i_2 
       (.I0(\theta_internal_V_reg_2028[10]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[11]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[10]_i_3 
       (.I0(\theta_internal_V_reg_2028[12]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[12]_i_5_n_3 ),
        .I3(sext_ln570_reg_2013[1]),
        .I4(\theta_internal_V_reg_2028[10]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[10]_i_4 
       (.I0(\theta_internal_V_reg_2028[15]_i_15_n_3 ),
        .I1(\theta_internal_V_reg_2028[14]_i_8_n_3 ),
        .I2(sext_ln570_reg_2013[2]),
        .I3(\theta_internal_V_reg_2028[14]_i_7_n_3 ),
        .I4(sext_ln570_reg_2013[3]),
        .I5(\theta_internal_V_reg_2028[10]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[10]_i_5 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[26]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[42]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[10]),
        .O(\theta_internal_V_reg_2028[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[11]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[11] ),
        .I2(\theta_internal_V_reg_2028[11]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[11]_i_2 
       (.I0(\theta_internal_V_reg_2028[11]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[12]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \theta_internal_V_reg_2028[11]_i_3 
       (.I0(\theta_internal_V_reg_2028[13]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[13]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[11]_i_4_n_3 ),
        .I4(\theta_internal_V_reg_2028[11]_i_5_n_3 ),
        .I5(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[11]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[11]_i_4 
       (.I0(\theta_internal_V_reg_2028[11]_i_6_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[11]_i_7_n_3 ),
        .O(\theta_internal_V_reg_2028[11]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[11]_i_5 
       (.I0(\theta_internal_V_reg_2028[15]_i_13_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[11]_i_8_n_3 ),
        .O(\theta_internal_V_reg_2028[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[11]_i_6 
       (.I0(man_V_2_reg_1981[39]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[23]),
        .O(\theta_internal_V_reg_2028[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[11]_i_7 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[31]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[47]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[15]),
        .O(\theta_internal_V_reg_2028[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[11]_i_8 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[27]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[43]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[11]),
        .O(\theta_internal_V_reg_2028[11]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[12]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[12] ),
        .I2(\theta_internal_V_reg_2028[12]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[12]_i_2 
       (.I0(\theta_internal_V_reg_2028[12]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[13]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \theta_internal_V_reg_2028[12]_i_3 
       (.I0(\theta_internal_V_reg_2028[14]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[14]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[12]_i_4_n_3 ),
        .I4(\theta_internal_V_reg_2028[12]_i_5_n_3 ),
        .I5(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[12]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[12]_i_4 
       (.I0(\theta_internal_V_reg_2028[12]_i_6_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[12]_i_7_n_3 ),
        .O(\theta_internal_V_reg_2028[12]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[12]_i_5 
       (.I0(\theta_internal_V_reg_2028[15]_i_17_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[12]_i_8_n_3 ),
        .O(\theta_internal_V_reg_2028[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[12]_i_6 
       (.I0(man_V_2_reg_1981[40]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[24]),
        .O(\theta_internal_V_reg_2028[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[12]_i_7 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[32]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[48]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[16]),
        .O(\theta_internal_V_reg_2028[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[12]_i_8 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[28]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[44]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[12]),
        .O(\theta_internal_V_reg_2028[12]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[13]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[13] ),
        .I2(\theta_internal_V_reg_2028[13]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[13]_i_2 
       (.I0(\theta_internal_V_reg_2028[13]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[14]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[13]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \theta_internal_V_reg_2028[13]_i_3 
       (.I0(\theta_internal_V_reg_2028[13]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[13]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_7_n_3 ),
        .I4(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[13]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[13]_i_4 
       (.I0(\theta_internal_V_reg_2028[13]_i_6_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[13]_i_7_n_3 ),
        .O(\theta_internal_V_reg_2028[13]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[13]_i_5 
       (.I0(\theta_internal_V_reg_2028[15]_i_11_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[13]_i_8_n_3 ),
        .O(\theta_internal_V_reg_2028[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[13]_i_6 
       (.I0(man_V_2_reg_1981[41]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[25]),
        .O(\theta_internal_V_reg_2028[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[13]_i_7 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[33]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[49]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[17]),
        .O(\theta_internal_V_reg_2028[13]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[13]_i_8 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[29]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[45]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[13]),
        .O(\theta_internal_V_reg_2028[13]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[14]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[14] ),
        .I2(\theta_internal_V_reg_2028[14]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[14]_i_2 
       (.I0(\theta_internal_V_reg_2028[14]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[15]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[14]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \theta_internal_V_reg_2028[14]_i_3 
       (.I0(\theta_internal_V_reg_2028[14]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[14]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_9_n_3 ),
        .I4(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[14]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[14]_i_4 
       (.I0(\theta_internal_V_reg_2028[14]_i_6_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[14]_i_7_n_3 ),
        .O(\theta_internal_V_reg_2028[14]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[14]_i_5 
       (.I0(\theta_internal_V_reg_2028[15]_i_15_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[14]_i_8_n_3 ),
        .O(\theta_internal_V_reg_2028[14]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[14]_i_6 
       (.I0(man_V_2_reg_1981[42]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[26]),
        .O(\theta_internal_V_reg_2028[14]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[14]_i_7 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[34]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[50]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[18]),
        .O(\theta_internal_V_reg_2028[14]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[14]_i_8 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[30]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[46]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[14]),
        .O(\theta_internal_V_reg_2028[14]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[15]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[15] ),
        .I2(\theta_internal_V_reg_2028[15]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[15]_i_10 
       (.I0(man_V_2_reg_1981[45]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[29]),
        .O(\theta_internal_V_reg_2028[15]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[15]_i_11 
       (.I0(man_V_2_reg_1981[37]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[21]),
        .O(\theta_internal_V_reg_2028[15]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[15]_i_12 
       (.I0(man_V_2_reg_1981[43]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[27]),
        .O(\theta_internal_V_reg_2028[15]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[15]_i_13 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[35]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[51]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[19]),
        .O(\theta_internal_V_reg_2028[15]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[15]_i_14 
       (.I0(man_V_2_reg_1981[46]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[30]),
        .O(\theta_internal_V_reg_2028[15]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[15]_i_15 
       (.I0(man_V_2_reg_1981[38]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[22]),
        .O(\theta_internal_V_reg_2028[15]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \theta_internal_V_reg_2028[15]_i_16 
       (.I0(man_V_2_reg_1981[44]),
        .I1(sext_ln570_reg_2013[4]),
        .I2(man_V_2_reg_1981[53]),
        .I3(sext_ln570_reg_2013[5]),
        .I4(man_V_2_reg_1981[28]),
        .O(\theta_internal_V_reg_2028[15]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[15]_i_17 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[36]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[52]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[20]),
        .O(\theta_internal_V_reg_2028[15]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[15]_i_2 
       (.I0(\theta_internal_V_reg_2028[15]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[15]_i_4_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[15]_i_3 
       (.I0(\theta_internal_V_reg_2028[15]_i_6_n_3 ),
        .I1(sext_ln570_reg_2013[1]),
        .I2(\theta_internal_V_reg_2028[15]_i_7_n_3 ),
        .O(\theta_internal_V_reg_2028[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[15]_i_4 
       (.I0(\theta_internal_V_reg_2028[15]_i_8_n_3 ),
        .I1(sext_ln570_reg_2013[1]),
        .I2(\theta_internal_V_reg_2028[15]_i_9_n_3 ),
        .O(\theta_internal_V_reg_2028[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \theta_internal_V_reg_2028[15]_i_5 
       (.I0(sext_ln570_reg_2013[10]),
        .I1(sext_ln570_reg_2013[9]),
        .I2(sext_ln570_reg_2013[6]),
        .I3(sext_ln570_reg_2013[11]),
        .I4(sext_ln570_reg_2013[7]),
        .I5(sext_ln570_reg_2013[8]),
        .O(\theta_internal_V_reg_2028[15]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[15]_i_6 
       (.I0(\theta_internal_V_reg_2028[15]_i_10_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[15]_i_11_n_3 ),
        .I3(sext_ln570_reg_2013[2]),
        .I4(\theta_internal_V_reg_2028[13]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[15]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[15]_i_7 
       (.I0(\theta_internal_V_reg_2028[15]_i_12_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[15]_i_13_n_3 ),
        .I3(sext_ln570_reg_2013[2]),
        .I4(\theta_internal_V_reg_2028[11]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[15]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[15]_i_8 
       (.I0(\theta_internal_V_reg_2028[15]_i_14_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[15]_i_15_n_3 ),
        .I3(sext_ln570_reg_2013[2]),
        .I4(\theta_internal_V_reg_2028[14]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[15]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[15]_i_9 
       (.I0(\theta_internal_V_reg_2028[15]_i_16_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[15]_i_17_n_3 ),
        .I3(sext_ln570_reg_2013[2]),
        .I4(\theta_internal_V_reg_2028[12]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[1]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[1] ),
        .I2(\theta_internal_V_reg_2028[1]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[1]_i_2 
       (.I0(\theta_internal_V_reg_2028[1]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[2]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[1]_i_3 
       (.I0(\theta_internal_V_reg_2028[3]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[1]),
        .I2(\theta_internal_V_reg_2028[1]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \theta_internal_V_reg_2028[1]_i_4 
       (.I0(\theta_internal_V_reg_2028[5]_i_5_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[9]_i_5_n_3 ),
        .I3(sext_ln570_reg_2013[3]),
        .I4(\theta_internal_V_reg_2028[1]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[1]_i_5 
       (.I0(man_V_2_reg_1981[49]),
        .I1(man_V_2_reg_1981[17]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[33]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[1]),
        .O(\theta_internal_V_reg_2028[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[2]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[2] ),
        .I2(\theta_internal_V_reg_2028[2]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[2]_i_2 
       (.I0(\theta_internal_V_reg_2028[2]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[3]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[2]_i_3 
       (.I0(\theta_internal_V_reg_2028[4]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[4]_i_5_n_3 ),
        .I3(sext_ln570_reg_2013[1]),
        .I4(\theta_internal_V_reg_2028[2]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \theta_internal_V_reg_2028[2]_i_4 
       (.I0(\theta_internal_V_reg_2028[6]_i_5_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[10]_i_5_n_3 ),
        .I3(sext_ln570_reg_2013[3]),
        .I4(\theta_internal_V_reg_2028[2]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[2]_i_5 
       (.I0(man_V_2_reg_1981[50]),
        .I1(man_V_2_reg_1981[18]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[34]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[2]),
        .O(\theta_internal_V_reg_2028[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[3]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[3] ),
        .I2(\theta_internal_V_reg_2028[3]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[3]_i_2 
       (.I0(\theta_internal_V_reg_2028[3]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[4]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[3]_i_3 
       (.I0(\theta_internal_V_reg_2028[5]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[5]_i_5_n_3 ),
        .I3(sext_ln570_reg_2013[1]),
        .I4(\theta_internal_V_reg_2028[3]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \theta_internal_V_reg_2028[3]_i_4 
       (.I0(\theta_internal_V_reg_2028[7]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[11]_i_8_n_3 ),
        .I3(sext_ln570_reg_2013[3]),
        .I4(\theta_internal_V_reg_2028[3]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[3]_i_5 
       (.I0(man_V_2_reg_1981[51]),
        .I1(man_V_2_reg_1981[19]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[35]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[3]),
        .O(\theta_internal_V_reg_2028[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[4]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[4] ),
        .I2(\theta_internal_V_reg_2028[4]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[4]_i_2 
       (.I0(\theta_internal_V_reg_2028[4]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[5]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \theta_internal_V_reg_2028[4]_i_3 
       (.I0(\theta_internal_V_reg_2028[6]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[6]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[4]_i_4_n_3 ),
        .I4(\theta_internal_V_reg_2028[4]_i_5_n_3 ),
        .I5(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[4]_i_4 
       (.I0(\theta_internal_V_reg_2028[12]_i_7_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[8]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[4]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[4]_i_5 
       (.I0(\theta_internal_V_reg_2028[12]_i_8_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[4]_i_6_n_3 ),
        .O(\theta_internal_V_reg_2028[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[4]_i_6 
       (.I0(man_V_2_reg_1981[52]),
        .I1(man_V_2_reg_1981[20]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[36]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[4]),
        .O(\theta_internal_V_reg_2028[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[5]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[5] ),
        .I2(\theta_internal_V_reg_2028[5]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[5]_i_2 
       (.I0(\theta_internal_V_reg_2028[5]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[6]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \theta_internal_V_reg_2028[5]_i_3 
       (.I0(\theta_internal_V_reg_2028[5]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[5]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[11]_i_5_n_3 ),
        .I4(\theta_internal_V_reg_2028[7]_i_4_n_3 ),
        .I5(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[5]_i_4 
       (.I0(\theta_internal_V_reg_2028[13]_i_7_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[9]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[5]_i_5 
       (.I0(\theta_internal_V_reg_2028[13]_i_8_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[5]_i_6_n_3 ),
        .O(\theta_internal_V_reg_2028[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[5]_i_6 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[21]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[37]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[5]),
        .O(\theta_internal_V_reg_2028[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[6]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[6] ),
        .I2(\theta_internal_V_reg_2028[6]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[6]_i_2 
       (.I0(\theta_internal_V_reg_2028[6]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[7]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \theta_internal_V_reg_2028[6]_i_3 
       (.I0(\theta_internal_V_reg_2028[6]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[6]_i_5_n_3 ),
        .I3(\theta_internal_V_reg_2028[8]_i_4_n_3 ),
        .I4(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[6]_i_4 
       (.I0(\theta_internal_V_reg_2028[14]_i_7_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[10]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[6]_i_5 
       (.I0(\theta_internal_V_reg_2028[14]_i_8_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[6]_i_6_n_3 ),
        .O(\theta_internal_V_reg_2028[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[6]_i_6 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[22]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[38]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[6]),
        .O(\theta_internal_V_reg_2028[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[7]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[7] ),
        .I2(\theta_internal_V_reg_2028[7]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[7]_i_2 
       (.I0(\theta_internal_V_reg_2028[7]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[8]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \theta_internal_V_reg_2028[7]_i_3 
       (.I0(\theta_internal_V_reg_2028[11]_i_5_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[7]_i_4_n_3 ),
        .I3(\theta_internal_V_reg_2028[9]_i_4_n_3 ),
        .I4(sext_ln570_reg_2013[1]),
        .O(\theta_internal_V_reg_2028[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[7]_i_4 
       (.I0(\theta_internal_V_reg_2028[11]_i_7_n_3 ),
        .I1(sext_ln570_reg_2013[3]),
        .I2(\theta_internal_V_reg_2028[7]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[7]_i_5 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[23]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[39]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[7]),
        .O(\theta_internal_V_reg_2028[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[8]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[8] ),
        .I2(\theta_internal_V_reg_2028[8]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[8]_i_2 
       (.I0(\theta_internal_V_reg_2028[8]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[9]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \theta_internal_V_reg_2028[8]_i_3 
       (.I0(\theta_internal_V_reg_2028[10]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[1]),
        .I2(\theta_internal_V_reg_2028[8]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[8]_i_4 
       (.I0(\theta_internal_V_reg_2028[15]_i_17_n_3 ),
        .I1(\theta_internal_V_reg_2028[12]_i_8_n_3 ),
        .I2(sext_ln570_reg_2013[2]),
        .I3(\theta_internal_V_reg_2028[12]_i_7_n_3 ),
        .I4(sext_ln570_reg_2013[3]),
        .I5(\theta_internal_V_reg_2028[8]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[8]_i_5 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[24]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[40]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[8]),
        .O(\theta_internal_V_reg_2028[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h5044554450445044)) 
    \theta_internal_V_reg_2028[9]_i_1 
       (.I0(\icmp_ln560_reg_1974_reg_n_3_[0] ),
        .I1(\select_ln571_reg_2023_reg_n_3_[9] ),
        .I2(\theta_internal_V_reg_2028[9]_i_2_n_3 ),
        .I3(and_ln570_reg_2008),
        .I4(icmp_ln574_reg_2018),
        .I5(select_ln577_fu_603_p30),
        .O(\theta_internal_V_reg_2028[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \theta_internal_V_reg_2028[9]_i_2 
       (.I0(\theta_internal_V_reg_2028[9]_i_3_n_3 ),
        .I1(sext_ln570_reg_2013[0]),
        .I2(\theta_internal_V_reg_2028[10]_i_3_n_3 ),
        .I3(\theta_internal_V_reg_2028[15]_i_5_n_3 ),
        .I4(man_V_2_reg_1981[53]),
        .I5(icmp_ln574_reg_2018),
        .O(\theta_internal_V_reg_2028[9]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \theta_internal_V_reg_2028[9]_i_3 
       (.I0(\theta_internal_V_reg_2028[11]_i_4_n_3 ),
        .I1(sext_ln570_reg_2013[2]),
        .I2(\theta_internal_V_reg_2028[11]_i_5_n_3 ),
        .I3(sext_ln570_reg_2013[1]),
        .I4(\theta_internal_V_reg_2028[9]_i_4_n_3 ),
        .O(\theta_internal_V_reg_2028[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[9]_i_4 
       (.I0(\theta_internal_V_reg_2028[15]_i_11_n_3 ),
        .I1(\theta_internal_V_reg_2028[13]_i_8_n_3 ),
        .I2(sext_ln570_reg_2013[2]),
        .I3(\theta_internal_V_reg_2028[13]_i_7_n_3 ),
        .I4(sext_ln570_reg_2013[3]),
        .I5(\theta_internal_V_reg_2028[9]_i_5_n_3 ),
        .O(\theta_internal_V_reg_2028[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \theta_internal_V_reg_2028[9]_i_5 
       (.I0(man_V_2_reg_1981[53]),
        .I1(man_V_2_reg_1981[25]),
        .I2(sext_ln570_reg_2013[4]),
        .I3(man_V_2_reg_1981[41]),
        .I4(sext_ln570_reg_2013[5]),
        .I5(man_V_2_reg_1981[9]),
        .O(\theta_internal_V_reg_2028[9]_i_5_n_3 ));
  FDRE \theta_internal_V_reg_2028_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[0]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[10]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[11]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[12]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[13]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[14]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[15]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[1]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[2]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[3]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[4]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[5]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[6]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[7]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[8]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \theta_internal_V_reg_2028_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\theta_internal_V_reg_2028[9]_i_1_n_3 ),
        .Q(\theta_internal_V_reg_2028_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \theta_read_reg_1937_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(theta[31]),
        .Q(select_ln577_fu_603_p30),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \tmp_V_5_reg_2104[0]_i_1 
       (.I0(alpha_real_V_1_reg_2084[0]),
        .I1(ap_CS_fsm_state16),
        .I2(\tmp_V_5_reg_2104[0]_i_2_n_3 ),
        .I3(\tmp_V_5_reg_2104[0]_i_3_n_3 ),
        .I4(\tmp_V_5_reg_2104[0]_i_4_n_3 ),
        .I5(alpha_real_V_reg_331[0]),
        .O(\tmp_V_5_reg_2104[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_V_5_reg_2104[0]_i_2 
       (.I0(operation_read_reg_1943[11]),
        .I1(operation_read_reg_1943[9]),
        .I2(operation_read_reg_1943[12]),
        .I3(operation_read_reg_1943[14]),
        .I4(\tmp_V_5_reg_2104[0]_i_5_n_3 ),
        .O(\tmp_V_5_reg_2104[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \tmp_V_5_reg_2104[0]_i_3 
       (.I0(\ap_CS_fsm[15]_i_3_n_3 ),
        .I1(operation_read_reg_1943[1]),
        .I2(operation_read_reg_1943[0]),
        .I3(operation_read_reg_1943[3]),
        .I4(operation_read_reg_1943[2]),
        .O(\tmp_V_5_reg_2104[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_V_5_reg_2104[0]_i_4 
       (.I0(\tmp_V_5_reg_2104[0]_i_6_n_3 ),
        .I1(\tmp_V_5_reg_2104[0]_i_7_n_3 ),
        .I2(\tmp_V_5_reg_2104[0]_i_8_n_3 ),
        .I3(\tmp_V_5_reg_2104[0]_i_9_n_3 ),
        .O(\tmp_V_5_reg_2104[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_V_5_reg_2104[0]_i_5 
       (.I0(operation_read_reg_1943[8]),
        .I1(operation_read_reg_1943[10]),
        .I2(operation_read_reg_1943[15]),
        .I3(operation_read_reg_1943[13]),
        .O(\tmp_V_5_reg_2104[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_V_5_reg_2104[0]_i_6 
       (.I0(operation_read_reg_1943[31]),
        .I1(operation_read_reg_1943[22]),
        .I2(operation_read_reg_1943[24]),
        .I3(operation_read_reg_1943[18]),
        .O(\tmp_V_5_reg_2104[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_V_5_reg_2104[0]_i_7 
       (.I0(operation_read_reg_1943[25]),
        .I1(operation_read_reg_1943[19]),
        .I2(operation_read_reg_1943[30]),
        .I3(operation_read_reg_1943[23]),
        .O(\tmp_V_5_reg_2104[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_V_5_reg_2104[0]_i_8 
       (.I0(operation_read_reg_1943[26]),
        .I1(operation_read_reg_1943[16]),
        .I2(operation_read_reg_1943[28]),
        .I3(operation_read_reg_1943[20]),
        .O(\tmp_V_5_reg_2104[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_V_5_reg_2104[0]_i_9 
       (.I0(operation_read_reg_1943[29]),
        .I1(operation_read_reg_1943[21]),
        .I2(operation_read_reg_1943[27]),
        .I3(operation_read_reg_1943[17]),
        .O(\tmp_V_5_reg_2104[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \tmp_V_5_reg_2104[10]_i_1 
       (.I0(tmp_V_fu_955_p2[10]),
        .I1(alpha_real_V_1_reg_2084[10]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[10]),
        .I4(alpha_real_V_1_reg_2084[15]),
        .I5(alpha_real_V_reg_331[15]),
        .O(\tmp_V_5_reg_2104[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0CCF0F0F0CCAAAA)) 
    \tmp_V_5_reg_2104[11]_i_1 
       (.I0(alpha_real_V_reg_331[11]),
        .I1(alpha_real_V_1_reg_2084[11]),
        .I2(tmp_V_fu_955_p2[11]),
        .I3(alpha_real_V_1_reg_2084[15]),
        .I4(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I5(alpha_real_V_reg_331[15]),
        .O(\tmp_V_5_reg_2104[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[12]_i_1 
       (.I0(tmp_V_fu_955_p2[12]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[12]),
        .I5(alpha_real_V_reg_331[12]),
        .O(\tmp_V_5_reg_2104[12]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[12]_i_3 
       (.I0(alpha_real_V_reg_331[12]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[12]),
        .O(\tmp_V_5_reg_2104[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \tmp_V_5_reg_2104[12]_i_4 
       (.I0(alpha_real_V_1_reg_2084[11]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[11]),
        .O(\tmp_V_5_reg_2104[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \tmp_V_5_reg_2104[12]_i_5 
       (.I0(alpha_real_V_1_reg_2084[10]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[10]),
        .O(\tmp_V_5_reg_2104[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \tmp_V_5_reg_2104[12]_i_6 
       (.I0(alpha_real_V_1_reg_2084[9]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[9]),
        .O(\tmp_V_5_reg_2104[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[13]_i_1 
       (.I0(tmp_V_fu_955_p2[13]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[13]),
        .I5(alpha_real_V_reg_331[13]),
        .O(\tmp_V_5_reg_2104[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[14]_i_1 
       (.I0(tmp_V_fu_955_p2[14]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[14]),
        .I5(alpha_real_V_reg_331[14]),
        .O(\tmp_V_5_reg_2104[14]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[14]_i_3 
       (.I0(alpha_real_V_reg_331[15]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[15]),
        .O(\tmp_V_5_reg_2104[14]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[14]_i_4 
       (.I0(alpha_real_V_reg_331[14]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[14]),
        .O(\tmp_V_5_reg_2104[14]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[14]_i_5 
       (.I0(alpha_real_V_reg_331[13]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[13]),
        .O(\tmp_V_5_reg_2104[14]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \tmp_V_5_reg_2104[15]_i_1 
       (.I0(tmp_V_fu_955_p2[15]),
        .I1(alpha_real_V_reg_331[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[15]),
        .O(sext_ln1198_fu_987_p1));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[1]_i_1 
       (.I0(tmp_V_fu_955_p2[1]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[1]),
        .I5(alpha_real_V_reg_331[1]),
        .O(\tmp_V_5_reg_2104[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBABFBAB08A8F8A80)) 
    \tmp_V_5_reg_2104[2]_i_1 
       (.I0(tmp_V_fu_955_p2[2]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_reg_331[2]),
        .I5(alpha_real_V_1_reg_2084[2]),
        .O(\tmp_V_5_reg_2104[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBABFBAB08A8F8A80)) 
    \tmp_V_5_reg_2104[3]_i_1 
       (.I0(tmp_V_fu_955_p2[3]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_reg_331[3]),
        .I5(alpha_real_V_1_reg_2084[3]),
        .O(\tmp_V_5_reg_2104[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[4]_i_1 
       (.I0(tmp_V_fu_955_p2[4]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[4]),
        .I5(alpha_real_V_reg_331[4]),
        .O(\tmp_V_5_reg_2104[4]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[4]_i_3 
       (.I0(alpha_real_V_reg_331[0]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[0]),
        .O(\tmp_V_5_reg_2104[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[4]_i_4 
       (.I0(alpha_real_V_reg_331[4]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[4]),
        .O(\tmp_V_5_reg_2104[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \tmp_V_5_reg_2104[4]_i_5 
       (.I0(alpha_real_V_1_reg_2084[3]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[3]),
        .O(\tmp_V_5_reg_2104[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \tmp_V_5_reg_2104[4]_i_6 
       (.I0(alpha_real_V_1_reg_2084[2]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[2]),
        .O(\tmp_V_5_reg_2104[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[4]_i_7 
       (.I0(alpha_real_V_reg_331[1]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[1]),
        .O(\tmp_V_5_reg_2104[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[5]_i_1 
       (.I0(tmp_V_fu_955_p2[5]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[5]),
        .I5(alpha_real_V_reg_331[5]),
        .O(\tmp_V_5_reg_2104[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \tmp_V_5_reg_2104[6]_i_1 
       (.I0(tmp_V_fu_955_p2[6]),
        .I1(alpha_real_V_1_reg_2084[6]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[6]),
        .I4(alpha_real_V_1_reg_2084[15]),
        .I5(alpha_real_V_reg_331[15]),
        .O(\tmp_V_5_reg_2104[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[7]_i_1 
       (.I0(tmp_V_fu_955_p2[7]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[7]),
        .I5(alpha_real_V_reg_331[7]),
        .O(\tmp_V_5_reg_2104[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBABF8A8FBAB08A80)) 
    \tmp_V_5_reg_2104[8]_i_1 
       (.I0(tmp_V_fu_955_p2[8]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_1_reg_2084[8]),
        .I5(alpha_real_V_reg_331[8]),
        .O(\tmp_V_5_reg_2104[8]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[8]_i_3 
       (.I0(alpha_real_V_reg_331[8]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[8]),
        .O(\tmp_V_5_reg_2104[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[8]_i_4 
       (.I0(alpha_real_V_reg_331[7]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[7]),
        .O(\tmp_V_5_reg_2104[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \tmp_V_5_reg_2104[8]_i_5 
       (.I0(alpha_real_V_1_reg_2084[6]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_reg_331[6]),
        .O(\tmp_V_5_reg_2104[8]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_V_5_reg_2104[8]_i_6 
       (.I0(alpha_real_V_reg_331[5]),
        .I1(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I2(alpha_real_V_1_reg_2084[5]),
        .O(\tmp_V_5_reg_2104[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hBABFBAB08A8F8A80)) 
    \tmp_V_5_reg_2104[9]_i_1 
       (.I0(tmp_V_fu_955_p2[9]),
        .I1(alpha_real_V_1_reg_2084[15]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[15]),
        .I4(alpha_real_V_reg_331[9]),
        .I5(alpha_real_V_1_reg_2084[9]),
        .O(\tmp_V_5_reg_2104[9]_i_1_n_3 ));
  FDRE \tmp_V_5_reg_2104_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[0]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[0]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[10]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[10]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[11]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[11]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[12]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_5_reg_2104_reg[12]_i_2 
       (.CI(\tmp_V_5_reg_2104_reg[8]_i_2_n_3 ),
        .CO({\tmp_V_5_reg_2104_reg[12]_i_2_n_3 ,\tmp_V_5_reg_2104_reg[12]_i_2_n_4 ,\tmp_V_5_reg_2104_reg[12]_i_2_n_5 ,\tmp_V_5_reg_2104_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_fu_955_p2[12:9]),
        .S({\tmp_V_5_reg_2104[12]_i_3_n_3 ,\tmp_V_5_reg_2104[12]_i_4_n_3 ,\tmp_V_5_reg_2104[12]_i_5_n_3 ,\tmp_V_5_reg_2104[12]_i_6_n_3 }));
  FDRE \tmp_V_5_reg_2104_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[13]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[13]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[14]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_5_reg_2104_reg[14]_i_2 
       (.CI(\tmp_V_5_reg_2104_reg[12]_i_2_n_3 ),
        .CO({\NLW_tmp_V_5_reg_2104_reg[14]_i_2_CO_UNCONNECTED [3:2],\tmp_V_5_reg_2104_reg[14]_i_2_n_5 ,\tmp_V_5_reg_2104_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_V_5_reg_2104_reg[14]_i_2_O_UNCONNECTED [3],tmp_V_fu_955_p2[15:13]}),
        .S({1'b0,\tmp_V_5_reg_2104[14]_i_3_n_3 ,\tmp_V_5_reg_2104[14]_i_4_n_3 ,\tmp_V_5_reg_2104[14]_i_5_n_3 }));
  FDRE \tmp_V_5_reg_2104_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(sext_ln1198_fu_987_p1),
        .Q(tmp_V_5_reg_2104[15]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[1]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[1]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[2]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[2]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[3]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[3]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[4]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_5_reg_2104_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tmp_V_5_reg_2104_reg[4]_i_2_n_3 ,\tmp_V_5_reg_2104_reg[4]_i_2_n_4 ,\tmp_V_5_reg_2104_reg[4]_i_2_n_5 ,\tmp_V_5_reg_2104_reg[4]_i_2_n_6 }),
        .CYINIT(\tmp_V_5_reg_2104[4]_i_3_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_fu_955_p2[4:1]),
        .S({\tmp_V_5_reg_2104[4]_i_4_n_3 ,\tmp_V_5_reg_2104[4]_i_5_n_3 ,\tmp_V_5_reg_2104[4]_i_6_n_3 ,\tmp_V_5_reg_2104[4]_i_7_n_3 }));
  FDRE \tmp_V_5_reg_2104_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[5]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[5]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[6]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[6]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[7]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[7]),
        .R(1'b0));
  FDRE \tmp_V_5_reg_2104_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[8]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_5_reg_2104_reg[8]_i_2 
       (.CI(\tmp_V_5_reg_2104_reg[4]_i_2_n_3 ),
        .CO({\tmp_V_5_reg_2104_reg[8]_i_2_n_3 ,\tmp_V_5_reg_2104_reg[8]_i_2_n_4 ,\tmp_V_5_reg_2104_reg[8]_i_2_n_5 ,\tmp_V_5_reg_2104_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_fu_955_p2[8:5]),
        .S({\tmp_V_5_reg_2104[8]_i_3_n_3 ,\tmp_V_5_reg_2104[8]_i_4_n_3 ,\tmp_V_5_reg_2104[8]_i_5_n_3 ,\tmp_V_5_reg_2104[8]_i_6_n_3 }));
  FDRE \tmp_V_5_reg_2104_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\tmp_V_5_reg_2104[9]_i_1_n_3 ),
        .Q(tmp_V_5_reg_2104[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[10]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[10]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[10]),
        .O(\tmp_V_6_reg_2229[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[11]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[11]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[11]),
        .O(\tmp_V_6_reg_2229[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[12]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[12]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[12]),
        .O(\tmp_V_6_reg_2229[12]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[12]_i_3 
       (.I0(beta_imag_V_2_reg_371[12]),
        .O(\tmp_V_6_reg_2229[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[12]_i_4 
       (.I0(beta_imag_V_2_reg_371[11]),
        .O(\tmp_V_6_reg_2229[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[12]_i_5 
       (.I0(beta_imag_V_2_reg_371[10]),
        .O(\tmp_V_6_reg_2229[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[12]_i_6 
       (.I0(beta_imag_V_2_reg_371[9]),
        .O(\tmp_V_6_reg_2229[12]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[13]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[13]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[13]),
        .O(\tmp_V_6_reg_2229[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[14]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[14]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[14]),
        .O(\tmp_V_6_reg_2229[14]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[14]_i_3 
       (.I0(beta_imag_V_2_reg_371[15]),
        .O(\tmp_V_6_reg_2229[14]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[14]_i_4 
       (.I0(beta_imag_V_2_reg_371[14]),
        .O(\tmp_V_6_reg_2229[14]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[14]_i_5 
       (.I0(beta_imag_V_2_reg_371[13]),
        .O(\tmp_V_6_reg_2229[14]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_6_reg_2229[15]_i_1 
       (.I0(beta_imag_V_2_reg_371[15]),
        .I1(tmp_V_3_fu_1489_p2[15]),
        .O(sext_ln1198_2_fu_1521_p1));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[1]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[1]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[1]),
        .O(\tmp_V_6_reg_2229[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[2]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[2]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[2]),
        .O(\tmp_V_6_reg_2229[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[3]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[3]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[3]),
        .O(\tmp_V_6_reg_2229[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[4]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[4]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[4]),
        .O(\tmp_V_6_reg_2229[4]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[4]_i_3 
       (.I0(beta_imag_V_2_reg_371[0]),
        .O(\tmp_V_6_reg_2229[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[4]_i_4 
       (.I0(beta_imag_V_2_reg_371[4]),
        .O(\tmp_V_6_reg_2229[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[4]_i_5 
       (.I0(beta_imag_V_2_reg_371[3]),
        .O(\tmp_V_6_reg_2229[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[4]_i_6 
       (.I0(beta_imag_V_2_reg_371[2]),
        .O(\tmp_V_6_reg_2229[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[4]_i_7 
       (.I0(beta_imag_V_2_reg_371[1]),
        .O(\tmp_V_6_reg_2229[4]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[5]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[5]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[5]),
        .O(\tmp_V_6_reg_2229[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[6]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[6]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[6]),
        .O(\tmp_V_6_reg_2229[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[7]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[7]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[7]),
        .O(\tmp_V_6_reg_2229[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[8]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[8]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[8]),
        .O(\tmp_V_6_reg_2229[8]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[8]_i_3 
       (.I0(beta_imag_V_2_reg_371[8]),
        .O(\tmp_V_6_reg_2229[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[8]_i_4 
       (.I0(beta_imag_V_2_reg_371[7]),
        .O(\tmp_V_6_reg_2229[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[8]_i_5 
       (.I0(beta_imag_V_2_reg_371[6]),
        .O(\tmp_V_6_reg_2229[8]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_6_reg_2229[8]_i_6 
       (.I0(beta_imag_V_2_reg_371[5]),
        .O(\tmp_V_6_reg_2229[8]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_6_reg_2229[9]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[9]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[9]),
        .O(\tmp_V_6_reg_2229[9]_i_1_n_3 ));
  FDRE \tmp_V_6_reg_2229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(beta_imag_V_2_reg_371[0]),
        .Q(tmp_V_6_reg_2229[0]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[10]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[10]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[11]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[11]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[12]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_6_reg_2229_reg[12]_i_2 
       (.CI(\tmp_V_6_reg_2229_reg[8]_i_2_n_3 ),
        .CO({\tmp_V_6_reg_2229_reg[12]_i_2_n_3 ,\tmp_V_6_reg_2229_reg[12]_i_2_n_4 ,\tmp_V_6_reg_2229_reg[12]_i_2_n_5 ,\tmp_V_6_reg_2229_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_3_fu_1489_p2[12:9]),
        .S({\tmp_V_6_reg_2229[12]_i_3_n_3 ,\tmp_V_6_reg_2229[12]_i_4_n_3 ,\tmp_V_6_reg_2229[12]_i_5_n_3 ,\tmp_V_6_reg_2229[12]_i_6_n_3 }));
  FDRE \tmp_V_6_reg_2229_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[13]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[13]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[14]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_6_reg_2229_reg[14]_i_2 
       (.CI(\tmp_V_6_reg_2229_reg[12]_i_2_n_3 ),
        .CO({\NLW_tmp_V_6_reg_2229_reg[14]_i_2_CO_UNCONNECTED [3:2],\tmp_V_6_reg_2229_reg[14]_i_2_n_5 ,\tmp_V_6_reg_2229_reg[14]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_V_6_reg_2229_reg[14]_i_2_O_UNCONNECTED [3],tmp_V_3_fu_1489_p2[15:13]}),
        .S({1'b0,\tmp_V_6_reg_2229[14]_i_3_n_3 ,\tmp_V_6_reg_2229[14]_i_4_n_3 ,\tmp_V_6_reg_2229[14]_i_5_n_3 }));
  FDRE \tmp_V_6_reg_2229_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(sext_ln1198_2_fu_1521_p1),
        .Q(tmp_V_6_reg_2229[15]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[1]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[1]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[2]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[2]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[3]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[3]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[4]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_6_reg_2229_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tmp_V_6_reg_2229_reg[4]_i_2_n_3 ,\tmp_V_6_reg_2229_reg[4]_i_2_n_4 ,\tmp_V_6_reg_2229_reg[4]_i_2_n_5 ,\tmp_V_6_reg_2229_reg[4]_i_2_n_6 }),
        .CYINIT(\tmp_V_6_reg_2229[4]_i_3_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_3_fu_1489_p2[4:1]),
        .S({\tmp_V_6_reg_2229[4]_i_4_n_3 ,\tmp_V_6_reg_2229[4]_i_5_n_3 ,\tmp_V_6_reg_2229[4]_i_6_n_3 ,\tmp_V_6_reg_2229[4]_i_7_n_3 }));
  FDRE \tmp_V_6_reg_2229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[5]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[5]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[6]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[6]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[7]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[7]),
        .R(1'b0));
  FDRE \tmp_V_6_reg_2229_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[8]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_V_6_reg_2229_reg[8]_i_2 
       (.CI(\tmp_V_6_reg_2229_reg[4]_i_2_n_3 ),
        .CO({\tmp_V_6_reg_2229_reg[8]_i_2_n_3 ,\tmp_V_6_reg_2229_reg[8]_i_2_n_4 ,\tmp_V_6_reg_2229_reg[8]_i_2_n_5 ,\tmp_V_6_reg_2229_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_3_fu_1489_p2[8:5]),
        .S({\tmp_V_6_reg_2229[8]_i_3_n_3 ,\tmp_V_6_reg_2229[8]_i_4_n_3 ,\tmp_V_6_reg_2229[8]_i_5_n_3 ,\tmp_V_6_reg_2229[8]_i_6_n_3 }));
  FDRE \tmp_V_6_reg_2229_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\tmp_V_6_reg_2229[9]_i_1_n_3 ),
        .Q(tmp_V_6_reg_2229[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1098_1_reg_2199[1]_i_1 
       (.I0(beta_real_V_reg_350[13]),
        .I1(beta_real_V_reg_350[14]),
        .O(\trunc_ln1098_1_reg_2199[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1098_1_reg_2199[4]_i_1 
       (.I0(beta_real_V_reg_350[13]),
        .I1(beta_real_V_reg_350[14]),
        .O(\trunc_ln1098_1_reg_2199[4]_i_1_n_3 ));
  FDRE \trunc_ln1098_1_reg_2199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(beta_real_V_reg_350[14]),
        .Q(trunc_ln1098_1_reg_2199[0]),
        .R(1'b0));
  FDRE \trunc_ln1098_1_reg_2199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\trunc_ln1098_1_reg_2199[1]_i_1_n_3 ),
        .Q(trunc_ln1098_1_reg_2199[1]),
        .R(1'b0));
  FDRE \trunc_ln1098_1_reg_2199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\trunc_ln1098_1_reg_2199[4]_i_1_n_3 ),
        .Q(trunc_ln1098_1_reg_2199[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F1F1FF11FF11)) 
    \trunc_ln1098_2_reg_2253[0]_i_1 
       (.I0(\tmp_V_6_reg_2229[13]_i_1_n_3 ),
        .I1(\trunc_ln1098_2_reg_2253[0]_i_2_n_3 ),
        .I2(tmp_V_3_fu_1489_p2[14]),
        .I3(beta_imag_V_2_reg_371[14]),
        .I4(tmp_V_3_fu_1489_p2[15]),
        .I5(beta_imag_V_2_reg_371[15]),
        .O(l_2_fu_1525_p3[0]));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \trunc_ln1098_2_reg_2253[0]_i_2 
       (.I0(\trunc_ln1098_2_reg_2253[0]_i_3_n_3 ),
        .I1(\tmp_V_6_reg_2229[8]_i_1_n_3 ),
        .I2(\tmp_V_6_reg_2229[9]_i_1_n_3 ),
        .I3(\tmp_V_6_reg_2229[10]_i_1_n_3 ),
        .I4(\tmp_V_6_reg_2229[11]_i_1_n_3 ),
        .I5(\tmp_V_6_reg_2229[12]_i_1_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    \trunc_ln1098_2_reg_2253[0]_i_3 
       (.I0(\tmp_V_6_reg_2229[7]_i_1_n_3 ),
        .I1(\tmp_V_6_reg_2229[6]_i_1_n_3 ),
        .I2(\tmp_V_6_reg_2229[5]_i_1_n_3 ),
        .I3(\tmp_V_6_reg_2229[4]_i_1_n_3 ),
        .I4(\tmp_V_6_reg_2229[3]_i_1_n_3 ),
        .I5(\trunc_ln1098_2_reg_2253[0]_i_4_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h000000F5DDDD00F5)) 
    \trunc_ln1098_2_reg_2253[0]_i_4 
       (.I0(beta_imag_V_2_reg_371[0]),
        .I1(tmp_V_3_fu_1489_p2[1]),
        .I2(beta_imag_V_2_reg_371[1]),
        .I3(beta_imag_V_2_reg_371[2]),
        .I4(beta_imag_V_2_reg_371[15]),
        .I5(tmp_V_3_fu_1489_p2[2]),
        .O(\trunc_ln1098_2_reg_2253[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0347000003470347)) 
    \trunc_ln1098_2_reg_2253[1]_i_1 
       (.I0(tmp_V_3_fu_1489_p2[14]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[14]),
        .I3(tmp_V_3_fu_1489_p2[15]),
        .I4(\trunc_ln1098_2_reg_2253[1]_i_2_n_3 ),
        .I5(\trunc_ln1098_2_reg_2253[1]_i_3_n_3 ),
        .O(l_2_fu_1525_p3[1]));
  LUT6 #(
    .INIT(64'h00088888AAAAAAAA)) 
    \trunc_ln1098_2_reg_2253[1]_i_2 
       (.I0(\trunc_ln1098_2_reg_2253[2]_i_7_n_3 ),
        .I1(\trunc_ln1098_2_reg_2253[2]_i_6_n_3 ),
        .I2(\trunc_ln1098_2_reg_2253[1]_i_4_n_3 ),
        .I3(\trunc_ln1098_2_reg_2253[4]_i_4_n_3 ),
        .I4(\trunc_ln1098_2_reg_2253[1]_i_5_n_3 ),
        .I5(\trunc_ln1098_2_reg_2253[1]_i_6_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \trunc_ln1098_2_reg_2253[1]_i_3 
       (.I0(beta_imag_V_2_reg_371[13]),
        .I1(tmp_V_3_fu_1489_p2[13]),
        .I2(beta_imag_V_2_reg_371[12]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[12]),
        .O(\trunc_ln1098_2_reg_2253[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \trunc_ln1098_2_reg_2253[1]_i_4 
       (.I0(beta_imag_V_2_reg_371[0]),
        .I1(beta_imag_V_2_reg_371[1]),
        .I2(beta_imag_V_2_reg_371[15]),
        .I3(tmp_V_3_fu_1489_p2[1]),
        .O(\trunc_ln1098_2_reg_2253[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \trunc_ln1098_2_reg_2253[1]_i_5 
       (.I0(beta_imag_V_2_reg_371[5]),
        .I1(tmp_V_3_fu_1489_p2[5]),
        .I2(beta_imag_V_2_reg_371[4]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[4]),
        .O(\trunc_ln1098_2_reg_2253[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \trunc_ln1098_2_reg_2253[1]_i_6 
       (.I0(beta_imag_V_2_reg_371[9]),
        .I1(tmp_V_3_fu_1489_p2[9]),
        .I2(beta_imag_V_2_reg_371[8]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[8]),
        .O(\trunc_ln1098_2_reg_2253[1]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h0155)) 
    \trunc_ln1098_2_reg_2253[2]_i_1 
       (.I0(\trunc_ln1098_2_reg_2253[2]_i_2_n_3 ),
        .I1(\trunc_ln1098_2_reg_2253[2]_i_3_n_3 ),
        .I2(\trunc_ln1098_2_reg_2253[2]_i_4_n_3 ),
        .I3(\trunc_ln1098_2_reg_2253[2]_i_5_n_3 ),
        .O(l_2_fu_1525_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hFCB8FFFF)) 
    \trunc_ln1098_2_reg_2253[2]_i_2 
       (.I0(tmp_V_3_fu_1489_p2[14]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[14]),
        .I3(tmp_V_3_fu_1489_p2[15]),
        .I4(\trunc_ln1098_2_reg_2253[1]_i_3_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00000047)) 
    \trunc_ln1098_2_reg_2253[2]_i_3 
       (.I0(tmp_V_3_fu_1489_p2[1]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[1]),
        .I3(beta_imag_V_2_reg_371[0]),
        .I4(\trunc_ln1098_2_reg_2253[4]_i_4_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFBBFCB8FFFFFFFF)) 
    \trunc_ln1098_2_reg_2253[2]_i_4 
       (.I0(tmp_V_3_fu_1489_p2[4]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[4]),
        .I3(tmp_V_3_fu_1489_p2[5]),
        .I4(beta_imag_V_2_reg_371[5]),
        .I5(\trunc_ln1098_2_reg_2253[2]_i_6_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \trunc_ln1098_2_reg_2253[2]_i_5 
       (.I0(tmp_V_3_fu_1489_p2[8]),
        .I1(beta_imag_V_2_reg_371[15]),
        .I2(beta_imag_V_2_reg_371[8]),
        .I3(tmp_V_3_fu_1489_p2[9]),
        .I4(beta_imag_V_2_reg_371[9]),
        .I5(\trunc_ln1098_2_reg_2253[2]_i_7_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \trunc_ln1098_2_reg_2253[2]_i_6 
       (.I0(beta_imag_V_2_reg_371[6]),
        .I1(tmp_V_3_fu_1489_p2[6]),
        .I2(beta_imag_V_2_reg_371[7]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[7]),
        .O(\trunc_ln1098_2_reg_2253[2]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \trunc_ln1098_2_reg_2253[2]_i_7 
       (.I0(beta_imag_V_2_reg_371[11]),
        .I1(tmp_V_3_fu_1489_p2[11]),
        .I2(beta_imag_V_2_reg_371[10]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[10]),
        .O(\trunc_ln1098_2_reg_2253[2]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1098_2_reg_2253[3]_i_1 
       (.I0(\trunc_ln1098_2_reg_2253[4]_i_2_n_3 ),
        .I1(\trunc_ln1098_2_reg_2253[4]_i_3_n_3 ),
        .O(l_2_fu_1525_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1098_2_reg_2253[4]_i_1 
       (.I0(\trunc_ln1098_2_reg_2253[4]_i_2_n_3 ),
        .I1(\trunc_ln1098_2_reg_2253[4]_i_3_n_3 ),
        .O(l_2_fu_1525_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000011101)) 
    \trunc_ln1098_2_reg_2253[4]_i_2 
       (.I0(\trunc_ln1098_2_reg_2253[4]_i_4_n_3 ),
        .I1(beta_imag_V_2_reg_371[0]),
        .I2(beta_imag_V_2_reg_371[1]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[1]),
        .I5(\trunc_ln1098_2_reg_2253[2]_i_4_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFF5DDF5FFFFFFFF)) 
    \trunc_ln1098_2_reg_2253[4]_i_3 
       (.I0(\trunc_ln1098_2_reg_2253[1]_i_3_n_3 ),
        .I1(tmp_V_3_fu_1489_p2[15]),
        .I2(beta_imag_V_2_reg_371[14]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[14]),
        .I5(\trunc_ln1098_2_reg_2253[2]_i_5_n_3 ),
        .O(\trunc_ln1098_2_reg_2253[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \trunc_ln1098_2_reg_2253[4]_i_4 
       (.I0(beta_imag_V_2_reg_371[2]),
        .I1(tmp_V_3_fu_1489_p2[2]),
        .I2(beta_imag_V_2_reg_371[3]),
        .I3(beta_imag_V_2_reg_371[15]),
        .I4(tmp_V_3_fu_1489_p2[3]),
        .O(\trunc_ln1098_2_reg_2253[4]_i_4_n_3 ));
  FDRE \trunc_ln1098_2_reg_2253_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(l_2_fu_1525_p3[0]),
        .Q(trunc_ln1098_2_reg_2253[0]),
        .R(1'b0));
  FDRE \trunc_ln1098_2_reg_2253_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(l_2_fu_1525_p3[1]),
        .Q(trunc_ln1098_2_reg_2253[1]),
        .R(1'b0));
  FDRE \trunc_ln1098_2_reg_2253_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(l_2_fu_1525_p3[2]),
        .Q(trunc_ln1098_2_reg_2253[2]),
        .R(1'b0));
  FDRE \trunc_ln1098_2_reg_2253_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(l_2_fu_1525_p3[3]),
        .Q(trunc_ln1098_2_reg_2253[3]),
        .R(1'b0));
  FDRE \trunc_ln1098_2_reg_2253_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(l_2_fu_1525_p3[4]),
        .Q(trunc_ln1098_2_reg_2253[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF00F1)) 
    \trunc_ln1098_reg_2128[0]_i_1 
       (.I0(\trunc_ln1098_reg_2128[0]_i_2_n_3 ),
        .I1(\trunc_ln1098_reg_2128[0]_i_3_n_3 ),
        .I2(\trunc_ln1098_reg_2128[0]_i_4_n_3 ),
        .I3(\tmp_V_5_reg_2104[13]_i_1_n_3 ),
        .I4(\tmp_V_5_reg_2104[14]_i_1_n_3 ),
        .I5(sext_ln1198_fu_987_p1),
        .O(l_fu_991_p3[0]));
  LUT6 #(
    .INIT(64'h4500450045004545)) 
    \trunc_ln1098_reg_2128[0]_i_2 
       (.I0(\tmp_V_5_reg_2104[6]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[5]_i_1_n_3 ),
        .I2(\tmp_V_5_reg_2104[4]_i_1_n_3 ),
        .I3(\tmp_V_5_reg_2104[3]_i_1_n_3 ),
        .I4(\tmp_V_5_reg_2104[2]_i_1_n_3 ),
        .I5(\trunc_ln1098_reg_2128[0]_i_5_n_3 ),
        .O(\trunc_ln1098_reg_2128[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \trunc_ln1098_reg_2128[0]_i_3 
       (.I0(\tmp_V_5_reg_2104[6]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[5]_i_1_n_3 ),
        .I2(\tmp_V_5_reg_2104[9]_i_1_n_3 ),
        .I3(\tmp_V_5_reg_2104[11]_i_1_n_3 ),
        .I4(\tmp_V_5_reg_2104[7]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    \trunc_ln1098_reg_2128[0]_i_4 
       (.I0(\tmp_V_5_reg_2104[9]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[8]_i_1_n_3 ),
        .I2(\tmp_V_5_reg_2104[10]_i_1_n_3 ),
        .I3(\tmp_V_5_reg_2104[11]_i_1_n_3 ),
        .I4(\tmp_V_5_reg_2104[12]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \trunc_ln1098_reg_2128[0]_i_5 
       (.I0(\tmp_V_5_reg_2104[0]_i_1_n_3 ),
        .I1(alpha_real_V_reg_331[1]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[1]),
        .I4(\p_Result_24_reg_2099[0]_i_1_n_3 ),
        .I5(tmp_V_fu_955_p2[1]),
        .O(\trunc_ln1098_reg_2128[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0040444455555555)) 
    \trunc_ln1098_reg_2128[1]_i_1 
       (.I0(\trunc_ln1098_reg_2128[1]_i_2_n_3 ),
        .I1(\trunc_ln1098_reg_2128[1]_i_3_n_3 ),
        .I2(\trunc_ln1098_reg_2128[1]_i_4_n_3 ),
        .I3(\trunc_ln1098_reg_2128[1]_i_5_n_3 ),
        .I4(\trunc_ln1098_reg_2128[1]_i_6_n_3 ),
        .I5(\trunc_ln1098_reg_2128[1]_i_7_n_3 ),
        .O(l_fu_991_p3[1]));
  LUT6 #(
    .INIT(64'hFFFFFC0CAAAAFC0C)) 
    \trunc_ln1098_reg_2128[1]_i_2 
       (.I0(tmp_V_fu_955_p2[15]),
        .I1(alpha_real_V_reg_331[14]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[14]),
        .I4(\p_Result_24_reg_2099[0]_i_1_n_3 ),
        .I5(tmp_V_fu_955_p2[14]),
        .O(\trunc_ln1098_reg_2128[1]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1098_reg_2128[1]_i_3 
       (.I0(\tmp_V_5_reg_2104[11]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[10]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1098_reg_2128[1]_i_4 
       (.I0(\tmp_V_5_reg_2104[6]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[7]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h11101111)) 
    \trunc_ln1098_reg_2128[1]_i_5 
       (.I0(\tmp_V_5_reg_2104[5]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[4]_i_1_n_3 ),
        .I2(\tmp_V_5_reg_2104[3]_i_1_n_3 ),
        .I3(\tmp_V_5_reg_2104[2]_i_1_n_3 ),
        .I4(\trunc_ln1098_reg_2128[1]_i_8_n_3 ),
        .O(\trunc_ln1098_reg_2128[1]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1098_reg_2128[1]_i_6 
       (.I0(\tmp_V_5_reg_2104[9]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[8]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[1]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln1098_reg_2128[1]_i_7 
       (.I0(\tmp_V_5_reg_2104[13]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[12]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    \trunc_ln1098_reg_2128[1]_i_8 
       (.I0(\tmp_V_5_reg_2104[0]_i_1_n_3 ),
        .I1(alpha_real_V_reg_331[1]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_1_reg_2084[1]),
        .I4(\p_Result_24_reg_2099[0]_i_1_n_3 ),
        .I5(tmp_V_fu_955_p2[1]),
        .O(\trunc_ln1098_reg_2128[1]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \trunc_ln1098_reg_2128[2]_i_1 
       (.I0(\trunc_ln1098_reg_2128[4]_i_4_n_3 ),
        .I1(\trunc_ln1098_reg_2128[4]_i_2_n_3 ),
        .I2(\trunc_ln1098_reg_2128[4]_i_3_n_3 ),
        .I3(\trunc_ln1098_reg_2128[4]_i_5_n_3 ),
        .O(l_fu_991_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \trunc_ln1098_reg_2128[3]_i_1 
       (.I0(\trunc_ln1098_reg_2128[4]_i_3_n_3 ),
        .I1(\trunc_ln1098_reg_2128[4]_i_2_n_3 ),
        .I2(\trunc_ln1098_reg_2128[4]_i_5_n_3 ),
        .I3(\trunc_ln1098_reg_2128[4]_i_4_n_3 ),
        .O(l_fu_991_p3[3]));
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln1098_reg_2128[4]_i_1 
       (.I0(\trunc_ln1098_reg_2128[4]_i_2_n_3 ),
        .I1(\trunc_ln1098_reg_2128[4]_i_3_n_3 ),
        .I2(\trunc_ln1098_reg_2128[4]_i_4_n_3 ),
        .I3(\trunc_ln1098_reg_2128[4]_i_5_n_3 ),
        .O(l_fu_991_p3[4]));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \trunc_ln1098_reg_2128[4]_i_2 
       (.I0(\tmp_V_5_reg_2104[1]_i_1_n_3 ),
        .I1(alpha_real_V_1_reg_2084[0]),
        .I2(\beta_real_V_reg_350[14]_i_2_n_3 ),
        .I3(alpha_real_V_reg_331[0]),
        .I4(\tmp_V_5_reg_2104[2]_i_1_n_3 ),
        .I5(\tmp_V_5_reg_2104[3]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln1098_reg_2128[4]_i_3 
       (.I0(\tmp_V_5_reg_2104[5]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[4]_i_1_n_3 ),
        .I2(\tmp_V_5_reg_2104[7]_i_1_n_3 ),
        .I3(\tmp_V_5_reg_2104[6]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \trunc_ln1098_reg_2128[4]_i_4 
       (.I0(\tmp_V_5_reg_2104[14]_i_1_n_3 ),
        .I1(tmp_V_fu_955_p2[15]),
        .I2(\p_Result_24_reg_2099[0]_i_1_n_3 ),
        .I3(\tmp_V_5_reg_2104[12]_i_1_n_3 ),
        .I4(\tmp_V_5_reg_2104[13]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[4]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln1098_reg_2128[4]_i_5 
       (.I0(\tmp_V_5_reg_2104[8]_i_1_n_3 ),
        .I1(\tmp_V_5_reg_2104[9]_i_1_n_3 ),
        .I2(\tmp_V_5_reg_2104[10]_i_1_n_3 ),
        .I3(\tmp_V_5_reg_2104[11]_i_1_n_3 ),
        .O(\trunc_ln1098_reg_2128[4]_i_5_n_3 ));
  FDRE \trunc_ln1098_reg_2128_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(l_fu_991_p3[0]),
        .Q(trunc_ln1098_reg_2128[0]),
        .R(1'b0));
  FDRE \trunc_ln1098_reg_2128_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(l_fu_991_p3[1]),
        .Q(trunc_ln1098_reg_2128[1]),
        .R(1'b0));
  FDRE \trunc_ln1098_reg_2128_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(l_fu_991_p3[2]),
        .Q(trunc_ln1098_reg_2128[2]),
        .R(1'b0));
  FDRE \trunc_ln1098_reg_2128_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(l_fu_991_p3[3]),
        .Q(trunc_ln1098_reg_2128[3]),
        .R(1'b0));
  FDRE \trunc_ln1098_reg_2128_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(l_fu_991_p3[4]),
        .Q(trunc_ln1098_reg_2128[4]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[0]),
        .Q(zext_ln558_fu_447_p1[0]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[10]),
        .Q(zext_ln558_fu_447_p1[10]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[11]),
        .Q(zext_ln558_fu_447_p1[11]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[12]),
        .Q(zext_ln558_fu_447_p1[12]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[13]),
        .Q(zext_ln558_fu_447_p1[13]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[14]),
        .Q(zext_ln558_fu_447_p1[14]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[15]),
        .Q(zext_ln558_fu_447_p1[15]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[16]),
        .Q(zext_ln558_fu_447_p1[16]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[17]),
        .Q(zext_ln558_fu_447_p1[17]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[18]),
        .Q(zext_ln558_fu_447_p1[18]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[19]),
        .Q(zext_ln558_fu_447_p1[19]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[1]),
        .Q(zext_ln558_fu_447_p1[1]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[20]),
        .Q(zext_ln558_fu_447_p1[20]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[21]),
        .Q(zext_ln558_fu_447_p1[21]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[22]),
        .Q(zext_ln558_fu_447_p1[22]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[23]),
        .Q(zext_ln558_fu_447_p1[23]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[24]),
        .Q(zext_ln558_fu_447_p1[24]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[25]),
        .Q(zext_ln558_fu_447_p1[25]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[26]),
        .Q(zext_ln558_fu_447_p1[26]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[27]),
        .Q(zext_ln558_fu_447_p1[27]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[28]),
        .Q(zext_ln558_fu_447_p1[28]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[29]),
        .Q(zext_ln558_fu_447_p1[29]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[2]),
        .Q(zext_ln558_fu_447_p1[2]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[30]),
        .Q(zext_ln558_fu_447_p1[30]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[31]),
        .Q(zext_ln558_fu_447_p1[31]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[32]),
        .Q(zext_ln558_fu_447_p1[32]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[33]),
        .Q(zext_ln558_fu_447_p1[33]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[34]),
        .Q(zext_ln558_fu_447_p1[34]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[35]),
        .Q(zext_ln558_fu_447_p1[35]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[36]),
        .Q(zext_ln558_fu_447_p1[36]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[37]),
        .Q(zext_ln558_fu_447_p1[37]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[38]),
        .Q(zext_ln558_fu_447_p1[38]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[39]),
        .Q(zext_ln558_fu_447_p1[39]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[3]),
        .Q(zext_ln558_fu_447_p1[3]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[40]),
        .Q(zext_ln558_fu_447_p1[40]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[41]),
        .Q(zext_ln558_fu_447_p1[41]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[42]),
        .Q(zext_ln558_fu_447_p1[42]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[43]),
        .Q(zext_ln558_fu_447_p1[43]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[44]),
        .Q(zext_ln558_fu_447_p1[44]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[45]),
        .Q(zext_ln558_fu_447_p1[45]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[46]),
        .Q(zext_ln558_fu_447_p1[46]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[47]),
        .Q(zext_ln558_fu_447_p1[47]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[48]),
        .Q(zext_ln558_fu_447_p1[48]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[49]),
        .Q(zext_ln558_fu_447_p1[49]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[4]),
        .Q(zext_ln558_fu_447_p1[4]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[50]),
        .Q(zext_ln558_fu_447_p1[50]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[51]),
        .Q(zext_ln558_fu_447_p1[51]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[5]),
        .Q(zext_ln558_fu_447_p1[5]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[6]),
        .Q(zext_ln558_fu_447_p1[6]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[7]),
        .Q(zext_ln558_fu_447_p1[7]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[8]),
        .Q(zext_ln558_fu_447_p1[8]),
        .R(1'b0));
  FDRE \trunc_ln554_reg_1969_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_fu_397_p1[9]),
        .Q(zext_ln558_fu_447_p1[9]),
        .R(1'b0));
  FDRE \trunc_ln572_reg_1997_reg[0] 
       (.C(ap_clk),
        .CE(and_ln570_reg_20080),
        .D(zext_ln558_fu_447_p1[0]),
        .Q(trunc_ln572_reg_1997),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \z_V_reg_2079[17]_i_1 
       (.I0(k_V_reg_2055[0]),
        .I1(mac_muladd_2ns_17ns_19ns_19_4_1_U7_n_35),
        .O(\z_V_reg_2079[17]_i_1_n_3 ));
  FDRE \z_V_reg_2079_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[0]),
        .Q(z_V_reg_2079[0]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[10]),
        .Q(z_V_reg_2079[10]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[11]),
        .Q(z_V_reg_2079[11]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[12]),
        .Q(z_V_reg_2079[12]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[13]),
        .Q(z_V_reg_2079[13]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[14]),
        .Q(z_V_reg_2079[14]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[15]),
        .Q(z_V_reg_2079[15]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[16]),
        .Q(z_V_reg_2079[16]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\z_V_reg_2079[17]_i_1_n_3 ),
        .Q(z_V_reg_2079[17]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[1]),
        .Q(z_V_reg_2079[1]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[2]),
        .Q(z_V_reg_2079[2]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[3]),
        .Q(z_V_reg_2079[3]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[4]),
        .Q(z_V_reg_2079[4]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[5]),
        .Q(z_V_reg_2079[5]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[6]),
        .Q(z_V_reg_2079[6]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[7]),
        .Q(z_V_reg_2079[7]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[8]),
        .Q(z_V_reg_2079[8]),
        .R(1'b0));
  FDRE \z_V_reg_2079_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(z_V_fu_801_p3[9]),
        .Q(z_V_reg_2079[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_CTRL_s_axi
   (ap_start,
    D,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    real_alpha,
    real_beta,
    imag_alpha,
    imag_beta,
    s_axi_CTRL_RDATA,
    interrupt,
    Q,
    SR,
    ap_clk,
    s_axi_CTRL_AWADDR,
    gmem_BVALID,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_AWVALID);
  output ap_start;
  output [0:0]D;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]real_alpha;
  output [61:0]real_beta;
  output [61:0]imag_alpha;
  output [61:0]imag_beta;
  output [31:0]s_axi_CTRL_RDATA;
  output interrupt;
  input [1:0]Q;
  input [0:0]SR;
  input ap_clk;
  input [5:0]s_axi_CTRL_AWADDR;
  input gmem_BVALID;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_WVALID;
  input [5:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_AWVALID;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire auto_restart_status_reg_n_3;
  wire gmem_BVALID;
  wire [61:0]imag_alpha;
  wire [61:0]imag_beta;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire \int_imag_alpha[31]_i_1_n_3 ;
  wire \int_imag_alpha[63]_i_1_n_3 ;
  wire \int_imag_alpha[63]_i_3_n_3 ;
  wire [31:0]int_imag_alpha_reg0;
  wire [31:0]int_imag_alpha_reg03_out;
  wire \int_imag_alpha_reg_n_3_[0] ;
  wire \int_imag_alpha_reg_n_3_[1] ;
  wire \int_imag_beta[31]_i_1_n_3 ;
  wire \int_imag_beta[63]_i_1_n_3 ;
  wire [31:0]int_imag_beta_reg0;
  wire [31:0]int_imag_beta_reg01_out;
  wire \int_imag_beta_reg_n_3_[0] ;
  wire \int_imag_beta_reg_n_3_[1] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire \int_real_alpha[31]_i_1_n_3 ;
  wire \int_real_alpha[31]_i_3_n_3 ;
  wire \int_real_alpha[63]_i_1_n_3 ;
  wire [31:0]int_real_alpha_reg0;
  wire [31:0]int_real_alpha_reg08_out;
  wire \int_real_alpha_reg_n_3_[0] ;
  wire \int_real_alpha_reg_n_3_[1] ;
  wire \int_real_beta[31]_i_1_n_3 ;
  wire \int_real_beta[63]_i_1_n_3 ;
  wire [31:0]int_real_beta_reg0;
  wire [31:0]int_real_beta_reg05_out;
  wire \int_real_beta_reg_n_3_[0] ;
  wire \int_real_beta_reg_n_3_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_3;
  wire int_task_ap_done_i_2_n_3;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_8_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[0]_i_6_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[16]_i_2_n_3 ;
  wire \rdata[16]_i_3_n_3 ;
  wire \rdata[17]_i_2_n_3 ;
  wire \rdata[17]_i_3_n_3 ;
  wire \rdata[18]_i_2_n_3 ;
  wire \rdata[18]_i_3_n_3 ;
  wire \rdata[19]_i_2_n_3 ;
  wire \rdata[19]_i_3_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[20]_i_2_n_3 ;
  wire \rdata[20]_i_3_n_3 ;
  wire \rdata[21]_i_2_n_3 ;
  wire \rdata[21]_i_3_n_3 ;
  wire \rdata[22]_i_2_n_3 ;
  wire \rdata[22]_i_3_n_3 ;
  wire \rdata[23]_i_2_n_3 ;
  wire \rdata[23]_i_3_n_3 ;
  wire \rdata[24]_i_2_n_3 ;
  wire \rdata[24]_i_3_n_3 ;
  wire \rdata[25]_i_2_n_3 ;
  wire \rdata[25]_i_3_n_3 ;
  wire \rdata[26]_i_2_n_3 ;
  wire \rdata[26]_i_3_n_3 ;
  wire \rdata[27]_i_2_n_3 ;
  wire \rdata[27]_i_3_n_3 ;
  wire \rdata[28]_i_2_n_3 ;
  wire \rdata[28]_i_3_n_3 ;
  wire \rdata[29]_i_2_n_3 ;
  wire \rdata[29]_i_3_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[30]_i_2_n_3 ;
  wire \rdata[30]_i_3_n_3 ;
  wire \rdata[31]_i_10_n_3 ;
  wire \rdata[31]_i_11_n_3 ;
  wire \rdata[31]_i_12_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[31]_i_4_n_3 ;
  wire \rdata[31]_i_5_n_3 ;
  wire \rdata[31]_i_6_n_3 ;
  wire \rdata[31]_i_7_n_3 ;
  wire \rdata[31]_i_8_n_3 ;
  wire \rdata[31]_i_9_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[5]_i_2_n_3 ;
  wire \rdata[5]_i_3_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[9]_i_2_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata[9]_i_4_n_3 ;
  wire [61:0]real_alpha;
  wire [61:0]real_beta;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RVALID),
        .I1(s_axi_CTRL_RREADY),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_BVALID),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_8_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_8_in[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h40FFFFFF40404040)) 
    int_ap_ready_i_1
       (.I0(p_8_in[7]),
        .I1(gmem_BVALID),
        .I2(Q[1]),
        .I3(int_task_ap_done_i_2_n_3),
        .I4(ar_hs),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready__0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_8_in[7]),
        .I1(Q[1]),
        .I2(gmem_BVALID),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h10000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(s_axi_CTRL_WDATA[0]),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(p_8_in[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_8_in[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\int_imag_alpha[63]_i_3_n_3 ),
        .I5(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[5] ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_3_[2] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[0]_i_1 
       (.I0(\int_imag_alpha_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_imag_alpha_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[10]_i_1 
       (.I0(imag_alpha[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_imag_alpha_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[11]_i_1 
       (.I0(imag_alpha[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_imag_alpha_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[12]_i_1 
       (.I0(imag_alpha[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_imag_alpha_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[13]_i_1 
       (.I0(imag_alpha[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_imag_alpha_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[14]_i_1 
       (.I0(imag_alpha[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_imag_alpha_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[15]_i_1 
       (.I0(imag_alpha[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_imag_alpha_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[16]_i_1 
       (.I0(imag_alpha[14]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_imag_alpha_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[17]_i_1 
       (.I0(imag_alpha[15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_imag_alpha_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[18]_i_1 
       (.I0(imag_alpha[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_imag_alpha_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[19]_i_1 
       (.I0(imag_alpha[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_imag_alpha_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[1]_i_1 
       (.I0(\int_imag_alpha_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_imag_alpha_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[20]_i_1 
       (.I0(imag_alpha[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_imag_alpha_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[21]_i_1 
       (.I0(imag_alpha[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_imag_alpha_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[22]_i_1 
       (.I0(imag_alpha[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_imag_alpha_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[23]_i_1 
       (.I0(imag_alpha[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_imag_alpha_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[24]_i_1 
       (.I0(imag_alpha[22]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_imag_alpha_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[25]_i_1 
       (.I0(imag_alpha[23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_imag_alpha_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[26]_i_1 
       (.I0(imag_alpha[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_imag_alpha_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[27]_i_1 
       (.I0(imag_alpha[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_imag_alpha_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[28]_i_1 
       (.I0(imag_alpha[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_imag_alpha_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[29]_i_1 
       (.I0(imag_alpha[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_imag_alpha_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[2]_i_1 
       (.I0(imag_alpha[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_imag_alpha_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[30]_i_1 
       (.I0(imag_alpha[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_imag_alpha_reg03_out[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_imag_alpha[31]_i_1 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .O(\int_imag_alpha[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[31]_i_2 
       (.I0(imag_alpha[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_imag_alpha_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[32]_i_1 
       (.I0(imag_alpha[30]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_imag_alpha_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[33]_i_1 
       (.I0(imag_alpha[31]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_imag_alpha_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[34]_i_1 
       (.I0(imag_alpha[32]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_imag_alpha_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[35]_i_1 
       (.I0(imag_alpha[33]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_imag_alpha_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[36]_i_1 
       (.I0(imag_alpha[34]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_imag_alpha_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[37]_i_1 
       (.I0(imag_alpha[35]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_imag_alpha_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[38]_i_1 
       (.I0(imag_alpha[36]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_imag_alpha_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[39]_i_1 
       (.I0(imag_alpha[37]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_imag_alpha_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[3]_i_1 
       (.I0(imag_alpha[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_imag_alpha_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[40]_i_1 
       (.I0(imag_alpha[38]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_imag_alpha_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[41]_i_1 
       (.I0(imag_alpha[39]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_imag_alpha_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[42]_i_1 
       (.I0(imag_alpha[40]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_imag_alpha_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[43]_i_1 
       (.I0(imag_alpha[41]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_imag_alpha_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[44]_i_1 
       (.I0(imag_alpha[42]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_imag_alpha_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[45]_i_1 
       (.I0(imag_alpha[43]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_imag_alpha_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[46]_i_1 
       (.I0(imag_alpha[44]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_imag_alpha_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[47]_i_1 
       (.I0(imag_alpha[45]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_imag_alpha_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[48]_i_1 
       (.I0(imag_alpha[46]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_imag_alpha_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[49]_i_1 
       (.I0(imag_alpha[47]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_imag_alpha_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[4]_i_1 
       (.I0(imag_alpha[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_imag_alpha_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[50]_i_1 
       (.I0(imag_alpha[48]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_imag_alpha_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[51]_i_1 
       (.I0(imag_alpha[49]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_imag_alpha_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[52]_i_1 
       (.I0(imag_alpha[50]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_imag_alpha_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[53]_i_1 
       (.I0(imag_alpha[51]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_imag_alpha_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[54]_i_1 
       (.I0(imag_alpha[52]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_imag_alpha_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[55]_i_1 
       (.I0(imag_alpha[53]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_imag_alpha_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[56]_i_1 
       (.I0(imag_alpha[54]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_imag_alpha_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[57]_i_1 
       (.I0(imag_alpha[55]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_imag_alpha_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[58]_i_1 
       (.I0(imag_alpha[56]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_imag_alpha_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[59]_i_1 
       (.I0(imag_alpha[57]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_imag_alpha_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[5]_i_1 
       (.I0(imag_alpha[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_imag_alpha_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[60]_i_1 
       (.I0(imag_alpha[58]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_imag_alpha_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[61]_i_1 
       (.I0(imag_alpha[59]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_imag_alpha_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[62]_i_1 
       (.I0(imag_alpha[60]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_imag_alpha_reg0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_imag_alpha[63]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_imag_alpha[63]_i_3_n_3 ),
        .O(\int_imag_alpha[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[63]_i_2 
       (.I0(imag_alpha[61]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_imag_alpha_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_imag_alpha[63]_i_3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_imag_alpha[63]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[6]_i_1 
       (.I0(imag_alpha[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_imag_alpha_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[7]_i_1 
       (.I0(imag_alpha[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_imag_alpha_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[8]_i_1 
       (.I0(imag_alpha[6]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_imag_alpha_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_alpha[9]_i_1 
       (.I0(imag_alpha[7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_imag_alpha_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[0] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[0]),
        .Q(\int_imag_alpha_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[10] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[10]),
        .Q(imag_alpha[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[11] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[11]),
        .Q(imag_alpha[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[12] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[12]),
        .Q(imag_alpha[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[13] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[13]),
        .Q(imag_alpha[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[14] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[14]),
        .Q(imag_alpha[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[15] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[15]),
        .Q(imag_alpha[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[16] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[16]),
        .Q(imag_alpha[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[17] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[17]),
        .Q(imag_alpha[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[18] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[18]),
        .Q(imag_alpha[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[19] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[19]),
        .Q(imag_alpha[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[1] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[1]),
        .Q(\int_imag_alpha_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[20] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[20]),
        .Q(imag_alpha[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[21] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[21]),
        .Q(imag_alpha[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[22] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[22]),
        .Q(imag_alpha[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[23] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[23]),
        .Q(imag_alpha[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[24] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[24]),
        .Q(imag_alpha[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[25] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[25]),
        .Q(imag_alpha[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[26] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[26]),
        .Q(imag_alpha[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[27] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[27]),
        .Q(imag_alpha[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[28] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[28]),
        .Q(imag_alpha[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[29] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[29]),
        .Q(imag_alpha[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[2] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[2]),
        .Q(imag_alpha[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[30] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[30]),
        .Q(imag_alpha[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[31] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[31]),
        .Q(imag_alpha[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[32] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[0]),
        .Q(imag_alpha[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[33] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[1]),
        .Q(imag_alpha[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[34] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[2]),
        .Q(imag_alpha[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[35] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[3]),
        .Q(imag_alpha[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[36] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[4]),
        .Q(imag_alpha[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[37] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[5]),
        .Q(imag_alpha[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[38] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[6]),
        .Q(imag_alpha[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[39] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[7]),
        .Q(imag_alpha[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[3] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[3]),
        .Q(imag_alpha[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[40] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[8]),
        .Q(imag_alpha[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[41] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[9]),
        .Q(imag_alpha[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[42] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[10]),
        .Q(imag_alpha[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[43] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[11]),
        .Q(imag_alpha[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[44] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[12]),
        .Q(imag_alpha[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[45] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[13]),
        .Q(imag_alpha[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[46] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[14]),
        .Q(imag_alpha[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[47] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[15]),
        .Q(imag_alpha[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[48] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[16]),
        .Q(imag_alpha[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[49] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[17]),
        .Q(imag_alpha[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[4] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[4]),
        .Q(imag_alpha[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[50] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[18]),
        .Q(imag_alpha[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[51] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[19]),
        .Q(imag_alpha[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[52] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[20]),
        .Q(imag_alpha[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[53] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[21]),
        .Q(imag_alpha[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[54] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[22]),
        .Q(imag_alpha[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[55] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[23]),
        .Q(imag_alpha[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[56] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[24]),
        .Q(imag_alpha[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[57] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[25]),
        .Q(imag_alpha[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[58] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[26]),
        .Q(imag_alpha[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[59] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[27]),
        .Q(imag_alpha[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[5] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[5]),
        .Q(imag_alpha[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[60] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[28]),
        .Q(imag_alpha[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[61] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[29]),
        .Q(imag_alpha[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[62] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[30]),
        .Q(imag_alpha[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[63] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[63]_i_1_n_3 ),
        .D(int_imag_alpha_reg0[31]),
        .Q(imag_alpha[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[6] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[6]),
        .Q(imag_alpha[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[7] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[7]),
        .Q(imag_alpha[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[8] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[8]),
        .Q(imag_alpha[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_alpha_reg[9] 
       (.C(ap_clk),
        .CE(\int_imag_alpha[31]_i_1_n_3 ),
        .D(int_imag_alpha_reg03_out[9]),
        .Q(imag_alpha[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[0]_i_1 
       (.I0(\int_imag_beta_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_imag_beta_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[10]_i_1 
       (.I0(imag_beta[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_imag_beta_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[11]_i_1 
       (.I0(imag_beta[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_imag_beta_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[12]_i_1 
       (.I0(imag_beta[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_imag_beta_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[13]_i_1 
       (.I0(imag_beta[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_imag_beta_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[14]_i_1 
       (.I0(imag_beta[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_imag_beta_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[15]_i_1 
       (.I0(imag_beta[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_imag_beta_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[16]_i_1 
       (.I0(imag_beta[14]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_imag_beta_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[17]_i_1 
       (.I0(imag_beta[15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_imag_beta_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[18]_i_1 
       (.I0(imag_beta[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_imag_beta_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[19]_i_1 
       (.I0(imag_beta[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_imag_beta_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[1]_i_1 
       (.I0(\int_imag_beta_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_imag_beta_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[20]_i_1 
       (.I0(imag_beta[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_imag_beta_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[21]_i_1 
       (.I0(imag_beta[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_imag_beta_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[22]_i_1 
       (.I0(imag_beta[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_imag_beta_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[23]_i_1 
       (.I0(imag_beta[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_imag_beta_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[24]_i_1 
       (.I0(imag_beta[22]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_imag_beta_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[25]_i_1 
       (.I0(imag_beta[23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_imag_beta_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[26]_i_1 
       (.I0(imag_beta[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_imag_beta_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[27]_i_1 
       (.I0(imag_beta[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_imag_beta_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[28]_i_1 
       (.I0(imag_beta[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_imag_beta_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[29]_i_1 
       (.I0(imag_beta[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_imag_beta_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[2]_i_1 
       (.I0(imag_beta[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_imag_beta_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[30]_i_1 
       (.I0(imag_beta[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_imag_beta_reg01_out[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_imag_beta[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_real_alpha[31]_i_3_n_3 ),
        .O(\int_imag_beta[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[31]_i_2 
       (.I0(imag_beta[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_imag_beta_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[32]_i_1 
       (.I0(imag_beta[30]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_imag_beta_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[33]_i_1 
       (.I0(imag_beta[31]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_imag_beta_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[34]_i_1 
       (.I0(imag_beta[32]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_imag_beta_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[35]_i_1 
       (.I0(imag_beta[33]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_imag_beta_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[36]_i_1 
       (.I0(imag_beta[34]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_imag_beta_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[37]_i_1 
       (.I0(imag_beta[35]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_imag_beta_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[38]_i_1 
       (.I0(imag_beta[36]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_imag_beta_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[39]_i_1 
       (.I0(imag_beta[37]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_imag_beta_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[3]_i_1 
       (.I0(imag_beta[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_imag_beta_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[40]_i_1 
       (.I0(imag_beta[38]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_imag_beta_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[41]_i_1 
       (.I0(imag_beta[39]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_imag_beta_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[42]_i_1 
       (.I0(imag_beta[40]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_imag_beta_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[43]_i_1 
       (.I0(imag_beta[41]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_imag_beta_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[44]_i_1 
       (.I0(imag_beta[42]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_imag_beta_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[45]_i_1 
       (.I0(imag_beta[43]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_imag_beta_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[46]_i_1 
       (.I0(imag_beta[44]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_imag_beta_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[47]_i_1 
       (.I0(imag_beta[45]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_imag_beta_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[48]_i_1 
       (.I0(imag_beta[46]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_imag_beta_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[49]_i_1 
       (.I0(imag_beta[47]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_imag_beta_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[4]_i_1 
       (.I0(imag_beta[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_imag_beta_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[50]_i_1 
       (.I0(imag_beta[48]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_imag_beta_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[51]_i_1 
       (.I0(imag_beta[49]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_imag_beta_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[52]_i_1 
       (.I0(imag_beta[50]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_imag_beta_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[53]_i_1 
       (.I0(imag_beta[51]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_imag_beta_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[54]_i_1 
       (.I0(imag_beta[52]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_imag_beta_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[55]_i_1 
       (.I0(imag_beta[53]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_imag_beta_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[56]_i_1 
       (.I0(imag_beta[54]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_imag_beta_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[57]_i_1 
       (.I0(imag_beta[55]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_imag_beta_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[58]_i_1 
       (.I0(imag_beta[56]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_imag_beta_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[59]_i_1 
       (.I0(imag_beta[57]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_imag_beta_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[5]_i_1 
       (.I0(imag_beta[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_imag_beta_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[60]_i_1 
       (.I0(imag_beta[58]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_imag_beta_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[61]_i_1 
       (.I0(imag_beta[59]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_imag_beta_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[62]_i_1 
       (.I0(imag_beta[60]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_imag_beta_reg0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_imag_beta[63]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_real_alpha[31]_i_3_n_3 ),
        .O(\int_imag_beta[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[63]_i_2 
       (.I0(imag_beta[61]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_imag_beta_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[6]_i_1 
       (.I0(imag_beta[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_imag_beta_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[7]_i_1 
       (.I0(imag_beta[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_imag_beta_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[8]_i_1 
       (.I0(imag_beta[6]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_imag_beta_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_imag_beta[9]_i_1 
       (.I0(imag_beta[7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_imag_beta_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[0] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[0]),
        .Q(\int_imag_beta_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[10] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[10]),
        .Q(imag_beta[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[11] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[11]),
        .Q(imag_beta[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[12] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[12]),
        .Q(imag_beta[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[13] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[13]),
        .Q(imag_beta[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[14] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[14]),
        .Q(imag_beta[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[15] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[15]),
        .Q(imag_beta[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[16] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[16]),
        .Q(imag_beta[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[17] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[17]),
        .Q(imag_beta[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[18] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[18]),
        .Q(imag_beta[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[19] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[19]),
        .Q(imag_beta[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[1] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[1]),
        .Q(\int_imag_beta_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[20] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[20]),
        .Q(imag_beta[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[21] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[21]),
        .Q(imag_beta[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[22] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[22]),
        .Q(imag_beta[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[23] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[23]),
        .Q(imag_beta[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[24] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[24]),
        .Q(imag_beta[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[25] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[25]),
        .Q(imag_beta[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[26] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[26]),
        .Q(imag_beta[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[27] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[27]),
        .Q(imag_beta[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[28] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[28]),
        .Q(imag_beta[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[29] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[29]),
        .Q(imag_beta[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[2] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[2]),
        .Q(imag_beta[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[30] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[30]),
        .Q(imag_beta[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[31] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[31]),
        .Q(imag_beta[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[32] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[0]),
        .Q(imag_beta[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[33] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[1]),
        .Q(imag_beta[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[34] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[2]),
        .Q(imag_beta[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[35] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[3]),
        .Q(imag_beta[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[36] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[4]),
        .Q(imag_beta[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[37] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[5]),
        .Q(imag_beta[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[38] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[6]),
        .Q(imag_beta[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[39] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[7]),
        .Q(imag_beta[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[3] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[3]),
        .Q(imag_beta[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[40] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[8]),
        .Q(imag_beta[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[41] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[9]),
        .Q(imag_beta[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[42] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[10]),
        .Q(imag_beta[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[43] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[11]),
        .Q(imag_beta[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[44] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[12]),
        .Q(imag_beta[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[45] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[13]),
        .Q(imag_beta[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[46] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[14]),
        .Q(imag_beta[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[47] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[15]),
        .Q(imag_beta[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[48] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[16]),
        .Q(imag_beta[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[49] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[17]),
        .Q(imag_beta[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[4] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[4]),
        .Q(imag_beta[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[50] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[18]),
        .Q(imag_beta[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[51] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[19]),
        .Q(imag_beta[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[52] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[20]),
        .Q(imag_beta[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[53] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[21]),
        .Q(imag_beta[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[54] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[22]),
        .Q(imag_beta[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[55] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[23]),
        .Q(imag_beta[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[56] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[24]),
        .Q(imag_beta[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[57] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[25]),
        .Q(imag_beta[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[58] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[26]),
        .Q(imag_beta[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[59] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[27]),
        .Q(imag_beta[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[5] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[5]),
        .Q(imag_beta[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[60] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[28]),
        .Q(imag_beta[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[61] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[29]),
        .Q(imag_beta[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[62] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[30]),
        .Q(imag_beta[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[63] 
       (.C(ap_clk),
        .CE(\int_imag_beta[63]_i_1_n_3 ),
        .D(int_imag_beta_reg0[31]),
        .Q(imag_beta[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[6] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[6]),
        .Q(imag_beta[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[7] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[7]),
        .Q(imag_beta[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[8] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[8]),
        .Q(imag_beta[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_imag_beta_reg[9] 
       (.C(ap_clk),
        .CE(\int_imag_beta[31]_i_1_n_3 ),
        .D(int_imag_beta_reg01_out[9]),
        .Q(imag_beta[7]),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(int_gie_reg_n_3),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SR));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(gmem_BVALID),
        .I4(Q[1]),
        .I5(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_imag_alpha[63]_i_3_n_3 ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(gmem_BVALID),
        .I4(Q[1]),
        .I5(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[0]_i_1 
       (.I0(\int_real_alpha_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_real_alpha_reg08_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[10]_i_1 
       (.I0(real_alpha[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_real_alpha_reg08_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[11]_i_1 
       (.I0(real_alpha[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_real_alpha_reg08_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[12]_i_1 
       (.I0(real_alpha[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_real_alpha_reg08_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[13]_i_1 
       (.I0(real_alpha[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_real_alpha_reg08_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[14]_i_1 
       (.I0(real_alpha[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_real_alpha_reg08_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[15]_i_1 
       (.I0(real_alpha[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_real_alpha_reg08_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[16]_i_1 
       (.I0(real_alpha[14]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_real_alpha_reg08_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[17]_i_1 
       (.I0(real_alpha[15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_real_alpha_reg08_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[18]_i_1 
       (.I0(real_alpha[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_real_alpha_reg08_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[19]_i_1 
       (.I0(real_alpha[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_real_alpha_reg08_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[1]_i_1 
       (.I0(\int_real_alpha_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_real_alpha_reg08_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[20]_i_1 
       (.I0(real_alpha[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_real_alpha_reg08_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[21]_i_1 
       (.I0(real_alpha[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_real_alpha_reg08_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[22]_i_1 
       (.I0(real_alpha[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_real_alpha_reg08_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[23]_i_1 
       (.I0(real_alpha[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_real_alpha_reg08_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[24]_i_1 
       (.I0(real_alpha[22]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_real_alpha_reg08_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[25]_i_1 
       (.I0(real_alpha[23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_real_alpha_reg08_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[26]_i_1 
       (.I0(real_alpha[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_real_alpha_reg08_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[27]_i_1 
       (.I0(real_alpha[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_real_alpha_reg08_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[28]_i_1 
       (.I0(real_alpha[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_real_alpha_reg08_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[29]_i_1 
       (.I0(real_alpha[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_real_alpha_reg08_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[2]_i_1 
       (.I0(real_alpha[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_real_alpha_reg08_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[30]_i_1 
       (.I0(real_alpha[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_real_alpha_reg08_out[30]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_real_alpha[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_real_alpha[31]_i_3_n_3 ),
        .O(\int_real_alpha[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[31]_i_2 
       (.I0(real_alpha[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_real_alpha_reg08_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_real_alpha[31]_i_3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_3_[0] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[4] ),
        .O(\int_real_alpha[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[32]_i_1 
       (.I0(real_alpha[30]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_real_alpha_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[33]_i_1 
       (.I0(real_alpha[31]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_real_alpha_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[34]_i_1 
       (.I0(real_alpha[32]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_real_alpha_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[35]_i_1 
       (.I0(real_alpha[33]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_real_alpha_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[36]_i_1 
       (.I0(real_alpha[34]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_real_alpha_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[37]_i_1 
       (.I0(real_alpha[35]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_real_alpha_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[38]_i_1 
       (.I0(real_alpha[36]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_real_alpha_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[39]_i_1 
       (.I0(real_alpha[37]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_real_alpha_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[3]_i_1 
       (.I0(real_alpha[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_real_alpha_reg08_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[40]_i_1 
       (.I0(real_alpha[38]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_real_alpha_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[41]_i_1 
       (.I0(real_alpha[39]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_real_alpha_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[42]_i_1 
       (.I0(real_alpha[40]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_real_alpha_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[43]_i_1 
       (.I0(real_alpha[41]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_real_alpha_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[44]_i_1 
       (.I0(real_alpha[42]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_real_alpha_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[45]_i_1 
       (.I0(real_alpha[43]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_real_alpha_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[46]_i_1 
       (.I0(real_alpha[44]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_real_alpha_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[47]_i_1 
       (.I0(real_alpha[45]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_real_alpha_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[48]_i_1 
       (.I0(real_alpha[46]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_real_alpha_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[49]_i_1 
       (.I0(real_alpha[47]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_real_alpha_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[4]_i_1 
       (.I0(real_alpha[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_real_alpha_reg08_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[50]_i_1 
       (.I0(real_alpha[48]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_real_alpha_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[51]_i_1 
       (.I0(real_alpha[49]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_real_alpha_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[52]_i_1 
       (.I0(real_alpha[50]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_real_alpha_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[53]_i_1 
       (.I0(real_alpha[51]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_real_alpha_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[54]_i_1 
       (.I0(real_alpha[52]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_real_alpha_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[55]_i_1 
       (.I0(real_alpha[53]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_real_alpha_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[56]_i_1 
       (.I0(real_alpha[54]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_real_alpha_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[57]_i_1 
       (.I0(real_alpha[55]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_real_alpha_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[58]_i_1 
       (.I0(real_alpha[56]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_real_alpha_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[59]_i_1 
       (.I0(real_alpha[57]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_real_alpha_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[5]_i_1 
       (.I0(real_alpha[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_real_alpha_reg08_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[60]_i_1 
       (.I0(real_alpha[58]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_real_alpha_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[61]_i_1 
       (.I0(real_alpha[59]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_real_alpha_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[62]_i_1 
       (.I0(real_alpha[60]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_real_alpha_reg0[30]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_real_alpha[63]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_real_alpha[31]_i_3_n_3 ),
        .O(\int_real_alpha[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[63]_i_2 
       (.I0(real_alpha[61]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_real_alpha_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[6]_i_1 
       (.I0(real_alpha[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_real_alpha_reg08_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[7]_i_1 
       (.I0(real_alpha[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_real_alpha_reg08_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[8]_i_1 
       (.I0(real_alpha[6]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_real_alpha_reg08_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_alpha[9]_i_1 
       (.I0(real_alpha[7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_real_alpha_reg08_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[0] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[0]),
        .Q(\int_real_alpha_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[10] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[10]),
        .Q(real_alpha[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[11] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[11]),
        .Q(real_alpha[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[12] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[12]),
        .Q(real_alpha[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[13] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[13]),
        .Q(real_alpha[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[14] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[14]),
        .Q(real_alpha[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[15] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[15]),
        .Q(real_alpha[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[16] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[16]),
        .Q(real_alpha[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[17] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[17]),
        .Q(real_alpha[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[18] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[18]),
        .Q(real_alpha[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[19] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[19]),
        .Q(real_alpha[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[1] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[1]),
        .Q(\int_real_alpha_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[20] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[20]),
        .Q(real_alpha[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[21] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[21]),
        .Q(real_alpha[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[22] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[22]),
        .Q(real_alpha[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[23] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[23]),
        .Q(real_alpha[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[24] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[24]),
        .Q(real_alpha[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[25] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[25]),
        .Q(real_alpha[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[26] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[26]),
        .Q(real_alpha[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[27] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[27]),
        .Q(real_alpha[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[28] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[28]),
        .Q(real_alpha[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[29] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[29]),
        .Q(real_alpha[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[2] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[2]),
        .Q(real_alpha[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[30] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[30]),
        .Q(real_alpha[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[31] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[31]),
        .Q(real_alpha[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[32] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[0]),
        .Q(real_alpha[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[33] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[1]),
        .Q(real_alpha[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[34] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[2]),
        .Q(real_alpha[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[35] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[3]),
        .Q(real_alpha[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[36] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[4]),
        .Q(real_alpha[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[37] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[5]),
        .Q(real_alpha[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[38] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[6]),
        .Q(real_alpha[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[39] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[7]),
        .Q(real_alpha[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[3] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[3]),
        .Q(real_alpha[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[40] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[8]),
        .Q(real_alpha[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[41] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[9]),
        .Q(real_alpha[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[42] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[10]),
        .Q(real_alpha[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[43] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[11]),
        .Q(real_alpha[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[44] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[12]),
        .Q(real_alpha[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[45] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[13]),
        .Q(real_alpha[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[46] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[14]),
        .Q(real_alpha[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[47] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[15]),
        .Q(real_alpha[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[48] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[16]),
        .Q(real_alpha[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[49] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[17]),
        .Q(real_alpha[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[4] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[4]),
        .Q(real_alpha[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[50] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[18]),
        .Q(real_alpha[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[51] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[19]),
        .Q(real_alpha[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[52] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[20]),
        .Q(real_alpha[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[53] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[21]),
        .Q(real_alpha[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[54] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[22]),
        .Q(real_alpha[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[55] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[23]),
        .Q(real_alpha[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[56] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[24]),
        .Q(real_alpha[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[57] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[25]),
        .Q(real_alpha[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[58] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[26]),
        .Q(real_alpha[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[59] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[27]),
        .Q(real_alpha[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[5] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[5]),
        .Q(real_alpha[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[60] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[28]),
        .Q(real_alpha[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[61] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[29]),
        .Q(real_alpha[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[62] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[30]),
        .Q(real_alpha[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[63] 
       (.C(ap_clk),
        .CE(\int_real_alpha[63]_i_1_n_3 ),
        .D(int_real_alpha_reg0[31]),
        .Q(real_alpha[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[6] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[6]),
        .Q(real_alpha[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[7] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[7]),
        .Q(real_alpha[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[8] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[8]),
        .Q(real_alpha[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_alpha_reg[9] 
       (.C(ap_clk),
        .CE(\int_real_alpha[31]_i_1_n_3 ),
        .D(int_real_alpha_reg08_out[9]),
        .Q(real_alpha[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[0]_i_1 
       (.I0(\int_real_beta_reg_n_3_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_real_beta_reg05_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[10]_i_1 
       (.I0(real_beta[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_real_beta_reg05_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[11]_i_1 
       (.I0(real_beta[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_real_beta_reg05_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[12]_i_1 
       (.I0(real_beta[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_real_beta_reg05_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[13]_i_1 
       (.I0(real_beta[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_real_beta_reg05_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[14]_i_1 
       (.I0(real_beta[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_real_beta_reg05_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[15]_i_1 
       (.I0(real_beta[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_real_beta_reg05_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[16]_i_1 
       (.I0(real_beta[14]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_real_beta_reg05_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[17]_i_1 
       (.I0(real_beta[15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_real_beta_reg05_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[18]_i_1 
       (.I0(real_beta[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_real_beta_reg05_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[19]_i_1 
       (.I0(real_beta[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_real_beta_reg05_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[1]_i_1 
       (.I0(\int_real_beta_reg_n_3_[1] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_real_beta_reg05_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[20]_i_1 
       (.I0(real_beta[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_real_beta_reg05_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[21]_i_1 
       (.I0(real_beta[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_real_beta_reg05_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[22]_i_1 
       (.I0(real_beta[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_real_beta_reg05_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[23]_i_1 
       (.I0(real_beta[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_real_beta_reg05_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[24]_i_1 
       (.I0(real_beta[22]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_real_beta_reg05_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[25]_i_1 
       (.I0(real_beta[23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_real_beta_reg05_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[26]_i_1 
       (.I0(real_beta[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_real_beta_reg05_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[27]_i_1 
       (.I0(real_beta[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_real_beta_reg05_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[28]_i_1 
       (.I0(real_beta[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_real_beta_reg05_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[29]_i_1 
       (.I0(real_beta[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_real_beta_reg05_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[2]_i_1 
       (.I0(real_beta[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_real_beta_reg05_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[30]_i_1 
       (.I0(real_beta[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_real_beta_reg05_out[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_real_beta[31]_i_1 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_real_alpha[31]_i_3_n_3 ),
        .O(\int_real_beta[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[31]_i_2 
       (.I0(real_beta[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_real_beta_reg05_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[32]_i_1 
       (.I0(real_beta[30]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_real_beta_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[33]_i_1 
       (.I0(real_beta[31]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_real_beta_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[34]_i_1 
       (.I0(real_beta[32]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_real_beta_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[35]_i_1 
       (.I0(real_beta[33]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_real_beta_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[36]_i_1 
       (.I0(real_beta[34]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_real_beta_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[37]_i_1 
       (.I0(real_beta[35]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_real_beta_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[38]_i_1 
       (.I0(real_beta[36]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_real_beta_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[39]_i_1 
       (.I0(real_beta[37]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_real_beta_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[3]_i_1 
       (.I0(real_beta[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_real_beta_reg05_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[40]_i_1 
       (.I0(real_beta[38]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_real_beta_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[41]_i_1 
       (.I0(real_beta[39]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_real_beta_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[42]_i_1 
       (.I0(real_beta[40]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_real_beta_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[43]_i_1 
       (.I0(real_beta[41]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_real_beta_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[44]_i_1 
       (.I0(real_beta[42]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_real_beta_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[45]_i_1 
       (.I0(real_beta[43]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_real_beta_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[46]_i_1 
       (.I0(real_beta[44]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_real_beta_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[47]_i_1 
       (.I0(real_beta[45]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_real_beta_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[48]_i_1 
       (.I0(real_beta[46]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_real_beta_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[49]_i_1 
       (.I0(real_beta[47]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_real_beta_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[4]_i_1 
       (.I0(real_beta[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_real_beta_reg05_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[50]_i_1 
       (.I0(real_beta[48]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_real_beta_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[51]_i_1 
       (.I0(real_beta[49]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_real_beta_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[52]_i_1 
       (.I0(real_beta[50]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_real_beta_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[53]_i_1 
       (.I0(real_beta[51]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_real_beta_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[54]_i_1 
       (.I0(real_beta[52]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_real_beta_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[55]_i_1 
       (.I0(real_beta[53]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_real_beta_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[56]_i_1 
       (.I0(real_beta[54]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_real_beta_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[57]_i_1 
       (.I0(real_beta[55]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_real_beta_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[58]_i_1 
       (.I0(real_beta[56]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_real_beta_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[59]_i_1 
       (.I0(real_beta[57]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_real_beta_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[5]_i_1 
       (.I0(real_beta[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_real_beta_reg05_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[60]_i_1 
       (.I0(real_beta[58]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_real_beta_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[61]_i_1 
       (.I0(real_beta[59]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_real_beta_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[62]_i_1 
       (.I0(real_beta[60]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_real_beta_reg0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_real_beta[63]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .O(\int_real_beta[63]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[63]_i_2 
       (.I0(real_beta[61]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_real_beta_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[6]_i_1 
       (.I0(real_beta[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_real_beta_reg05_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[7]_i_1 
       (.I0(real_beta[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_real_beta_reg05_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[8]_i_1 
       (.I0(real_beta[6]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_real_beta_reg05_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_real_beta[9]_i_1 
       (.I0(real_beta[7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_real_beta_reg05_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[0] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[0]),
        .Q(\int_real_beta_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[10] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[10]),
        .Q(real_beta[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[11] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[11]),
        .Q(real_beta[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[12] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[12]),
        .Q(real_beta[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[13] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[13]),
        .Q(real_beta[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[14] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[14]),
        .Q(real_beta[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[15] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[15]),
        .Q(real_beta[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[16] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[16]),
        .Q(real_beta[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[17] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[17]),
        .Q(real_beta[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[18] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[18]),
        .Q(real_beta[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[19] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[19]),
        .Q(real_beta[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[1] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[1]),
        .Q(\int_real_beta_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[20] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[20]),
        .Q(real_beta[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[21] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[21]),
        .Q(real_beta[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[22] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[22]),
        .Q(real_beta[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[23] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[23]),
        .Q(real_beta[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[24] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[24]),
        .Q(real_beta[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[25] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[25]),
        .Q(real_beta[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[26] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[26]),
        .Q(real_beta[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[27] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[27]),
        .Q(real_beta[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[28] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[28]),
        .Q(real_beta[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[29] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[29]),
        .Q(real_beta[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[2] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[2]),
        .Q(real_beta[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[30] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[30]),
        .Q(real_beta[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[31] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[31]),
        .Q(real_beta[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[32] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[0]),
        .Q(real_beta[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[33] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[1]),
        .Q(real_beta[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[34] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[2]),
        .Q(real_beta[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[35] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[3]),
        .Q(real_beta[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[36] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[4]),
        .Q(real_beta[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[37] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[5]),
        .Q(real_beta[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[38] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[6]),
        .Q(real_beta[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[39] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[7]),
        .Q(real_beta[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[3] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[3]),
        .Q(real_beta[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[40] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[8]),
        .Q(real_beta[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[41] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[9]),
        .Q(real_beta[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[42] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[10]),
        .Q(real_beta[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[43] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[11]),
        .Q(real_beta[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[44] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[12]),
        .Q(real_beta[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[45] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[13]),
        .Q(real_beta[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[46] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[14]),
        .Q(real_beta[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[47] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[15]),
        .Q(real_beta[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[48] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[16]),
        .Q(real_beta[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[49] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[17]),
        .Q(real_beta[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[4] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[4]),
        .Q(real_beta[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[50] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[18]),
        .Q(real_beta[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[51] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[19]),
        .Q(real_beta[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[52] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[20]),
        .Q(real_beta[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[53] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[21]),
        .Q(real_beta[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[54] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[22]),
        .Q(real_beta[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[55] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[23]),
        .Q(real_beta[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[56] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[24]),
        .Q(real_beta[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[57] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[25]),
        .Q(real_beta[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[58] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[26]),
        .Q(real_beta[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[59] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[27]),
        .Q(real_beta[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[5] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[5]),
        .Q(real_beta[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[60] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[28]),
        .Q(real_beta[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[61] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[29]),
        .Q(real_beta[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[62] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[30]),
        .Q(real_beta[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[63] 
       (.C(ap_clk),
        .CE(\int_real_beta[63]_i_1_n_3 ),
        .D(int_real_beta_reg0[31]),
        .Q(real_beta[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[6] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[6]),
        .Q(real_beta[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[7] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[7]),
        .Q(real_beta[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[8] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[8]),
        .Q(real_beta[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_real_beta_reg[9] 
       (.C(ap_clk),
        .CE(\int_real_beta[31]_i_1_n_3 ),
        .D(int_real_beta_reg05_out[9]),
        .Q(real_beta[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(s_axi_CTRL_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(int_task_ap_done_i_2_n_3));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    int_task_ap_done_i_3
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_8_in[2]),
        .I3(auto_restart_status_reg_n_3),
        .I4(gmem_BVALID),
        .I5(Q[1]),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done__0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_3 ),
        .I1(\rdata[0]_i_3_n_3 ),
        .I2(\rdata[0]_i_4_n_3 ),
        .I3(\rdata[0]_i_5_n_3 ),
        .I4(\rdata[0]_i_6_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(\int_real_alpha_reg_n_3_[0] ),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[30]),
        .I4(\int_real_beta_reg_n_3_[0] ),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[30]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(\int_imag_alpha_reg_n_3_[0] ),
        .I4(imag_alpha[30]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000C088)) 
    \rdata[0]_i_4 
       (.I0(ap_start),
        .I1(\rdata[0]_i_7_n_3 ),
        .I2(int_gie_reg_n_3),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00008C80)) 
    \rdata[0]_i_5 
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(\rdata[1]_i_6_n_3 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[0]_i_6 
       (.I0(imag_beta[30]),
        .I1(\rdata[31]_i_4_n_3 ),
        .I2(\int_imag_beta_reg_n_3_[0] ),
        .I3(\rdata[31]_i_3_n_3 ),
        .O(\rdata[0]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_7 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[8]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[40]),
        .I4(\rdata[10]_i_2_n_3 ),
        .I5(\rdata[10]_i_3_n_3 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[8]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[40]),
        .I4(real_beta[8]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[40]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[8]),
        .I4(imag_alpha[40]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[9]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[41]),
        .I4(\rdata[11]_i_2_n_3 ),
        .I5(\rdata[11]_i_3_n_3 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[9]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[41]),
        .I4(real_beta[9]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[41]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[9]),
        .I4(imag_alpha[41]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[10]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[42]),
        .I4(\rdata[12]_i_2_n_3 ),
        .I5(\rdata[12]_i_3_n_3 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[10]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[42]),
        .I4(real_beta[10]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[42]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[10]),
        .I4(imag_alpha[42]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[11]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[43]),
        .I4(\rdata[13]_i_2_n_3 ),
        .I5(\rdata[13]_i_3_n_3 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[11]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[43]),
        .I4(real_beta[11]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[43]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[11]),
        .I4(imag_alpha[43]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[12]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[44]),
        .I4(\rdata[14]_i_2_n_3 ),
        .I5(\rdata[14]_i_3_n_3 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[12]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[44]),
        .I4(real_beta[12]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[44]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[12]),
        .I4(imag_alpha[44]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[13]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[45]),
        .I4(\rdata[15]_i_2_n_3 ),
        .I5(\rdata[15]_i_3_n_3 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[13]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[45]),
        .I4(real_beta[13]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[45]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[13]),
        .I4(imag_alpha[45]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[14]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[46]),
        .I4(\rdata[16]_i_2_n_3 ),
        .I5(\rdata[16]_i_3_n_3 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[14]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[46]),
        .I4(real_beta[14]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[16]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[46]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[14]),
        .I4(imag_alpha[46]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[16]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[15]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[47]),
        .I4(\rdata[17]_i_2_n_3 ),
        .I5(\rdata[17]_i_3_n_3 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[15]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[47]),
        .I4(real_beta[15]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[47]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[15]),
        .I4(imag_alpha[47]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[16]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[48]),
        .I4(\rdata[18]_i_2_n_3 ),
        .I5(\rdata[18]_i_3_n_3 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[16]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[48]),
        .I4(real_beta[16]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[18]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[48]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[16]),
        .I4(imag_alpha[48]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[17]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[49]),
        .I4(\rdata[19]_i_2_n_3 ),
        .I5(\rdata[19]_i_3_n_3 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[17]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[49]),
        .I4(real_beta[17]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[19]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[49]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[17]),
        .I4(imag_alpha[49]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[19]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(\rdata[1]_i_3_n_3 ),
        .I2(\rdata[1]_i_4_n_3 ),
        .I3(\rdata[1]_i_5_n_3 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_2 
       (.I0(\rdata[31]_i_9_n_3 ),
        .I1(\int_real_beta_reg_n_3_[1] ),
        .I2(\rdata[31]_i_10_n_3 ),
        .I3(real_beta[31]),
        .I4(\int_imag_alpha_reg_n_3_[1] ),
        .I5(\rdata[31]_i_11_n_3 ),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(int_task_ap_done__0),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(\int_real_alpha_reg_n_3_[1] ),
        .I4(real_alpha[31]),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h00008C80)) 
    \rdata[1]_i_4 
       (.I0(\int_isr_reg_n_3_[1] ),
        .I1(\rdata[1]_i_6_n_3 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_5 
       (.I0(\rdata[31]_i_12_n_3 ),
        .I1(imag_alpha[31]),
        .I2(\rdata[31]_i_3_n_3 ),
        .I3(\int_imag_beta_reg_n_3_[1] ),
        .I4(imag_beta[31]),
        .I5(\rdata[31]_i_4_n_3 ),
        .O(\rdata[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rdata[1]_i_6 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[18]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[50]),
        .I4(\rdata[20]_i_2_n_3 ),
        .I5(\rdata[20]_i_3_n_3 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[18]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[50]),
        .I4(real_beta[18]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[20]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[50]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[18]),
        .I4(imag_alpha[50]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[20]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[19]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[51]),
        .I4(\rdata[21]_i_2_n_3 ),
        .I5(\rdata[21]_i_3_n_3 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[19]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[51]),
        .I4(real_beta[19]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[51]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[19]),
        .I4(imag_alpha[51]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[20]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[52]),
        .I4(\rdata[22]_i_2_n_3 ),
        .I5(\rdata[22]_i_3_n_3 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[20]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[52]),
        .I4(real_beta[20]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[22]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[52]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[20]),
        .I4(imag_alpha[52]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[22]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[21]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[53]),
        .I4(\rdata[23]_i_2_n_3 ),
        .I5(\rdata[23]_i_3_n_3 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[21]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[53]),
        .I4(real_beta[21]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[23]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[53]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[21]),
        .I4(imag_alpha[53]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[22]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[54]),
        .I4(\rdata[24]_i_2_n_3 ),
        .I5(\rdata[24]_i_3_n_3 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[22]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[54]),
        .I4(real_beta[22]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[24]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[54]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[22]),
        .I4(imag_alpha[54]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[24]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[23]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[55]),
        .I4(\rdata[25]_i_2_n_3 ),
        .I5(\rdata[25]_i_3_n_3 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[23]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[55]),
        .I4(real_beta[23]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[55]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[23]),
        .I4(imag_alpha[55]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[24]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[56]),
        .I4(\rdata[26]_i_2_n_3 ),
        .I5(\rdata[26]_i_3_n_3 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[24]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[56]),
        .I4(real_beta[24]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[26]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[56]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[24]),
        .I4(imag_alpha[56]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[26]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[25]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[57]),
        .I4(\rdata[27]_i_2_n_3 ),
        .I5(\rdata[27]_i_3_n_3 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[25]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[57]),
        .I4(real_beta[25]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[27]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[57]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[25]),
        .I4(imag_alpha[57]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[27]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[26]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[58]),
        .I4(\rdata[28]_i_2_n_3 ),
        .I5(\rdata[28]_i_3_n_3 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[26]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[58]),
        .I4(real_beta[26]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[28]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[58]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[26]),
        .I4(imag_alpha[58]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[28]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[27]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[59]),
        .I4(\rdata[29]_i_2_n_3 ),
        .I5(\rdata[29]_i_3_n_3 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[27]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[59]),
        .I4(real_beta[27]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[59]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[27]),
        .I4(imag_alpha[59]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[29]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_3 ),
        .I1(\rdata[2]_i_3_n_3 ),
        .I2(\rdata[2]_i_4_n_3 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_2 
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(p_8_in[2]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(real_alpha[0]),
        .I4(real_alpha[32]),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_3 
       (.I0(\rdata[31]_i_9_n_3 ),
        .I1(real_beta[0]),
        .I2(\rdata[31]_i_10_n_3 ),
        .I3(real_beta[32]),
        .I4(imag_alpha[0]),
        .I5(\rdata[31]_i_11_n_3 ),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_4 
       (.I0(\rdata[31]_i_12_n_3 ),
        .I1(imag_alpha[32]),
        .I2(\rdata[31]_i_3_n_3 ),
        .I3(imag_beta[0]),
        .I4(imag_beta[32]),
        .I5(\rdata[31]_i_4_n_3 ),
        .O(\rdata[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[28]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[60]),
        .I4(\rdata[30]_i_2_n_3 ),
        .I5(\rdata[30]_i_3_n_3 ),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[28]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[60]),
        .I4(real_beta[28]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[30]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[60]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[28]),
        .I4(imag_alpha[60]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[30]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[31]_i_10 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \rdata[31]_i_11 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \rdata[31]_i_12 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[29]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[61]),
        .I4(\rdata[31]_i_5_n_3 ),
        .I5(\rdata[31]_i_6_n_3 ),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[29]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[61]),
        .I4(real_beta[29]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_6 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[61]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[29]),
        .I4(imag_alpha[61]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \rdata[31]_i_7 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \rdata[31]_i_8 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \rdata[31]_i_9 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[31]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(\rdata[3]_i_3_n_3 ),
        .I2(\rdata[3]_i_4_n_3 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_2 
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(int_ap_ready__0),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(real_alpha[1]),
        .I4(real_alpha[33]),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_3 
       (.I0(\rdata[31]_i_9_n_3 ),
        .I1(real_beta[1]),
        .I2(\rdata[31]_i_10_n_3 ),
        .I3(real_beta[33]),
        .I4(imag_alpha[1]),
        .I5(\rdata[31]_i_11_n_3 ),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_4 
       (.I0(\rdata[31]_i_12_n_3 ),
        .I1(imag_alpha[33]),
        .I2(\rdata[31]_i_3_n_3 ),
        .I3(imag_beta[1]),
        .I4(imag_beta[33]),
        .I5(\rdata[31]_i_4_n_3 ),
        .O(\rdata[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[2]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[34]),
        .I4(\rdata[4]_i_2_n_3 ),
        .I5(\rdata[4]_i_3_n_3 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[2]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[34]),
        .I4(real_beta[2]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[34]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[2]),
        .I4(imag_alpha[34]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[3]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[35]),
        .I4(\rdata[5]_i_2_n_3 ),
        .I5(\rdata[5]_i_3_n_3 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[3]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[35]),
        .I4(real_beta[3]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[35]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[3]),
        .I4(imag_alpha[35]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[4]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[36]),
        .I4(\rdata[6]_i_2_n_3 ),
        .I5(\rdata[6]_i_3_n_3 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[4]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[36]),
        .I4(real_beta[4]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[36]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[4]),
        .I4(imag_alpha[36]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[6]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata[7]_i_3_n_3 ),
        .I2(\rdata[7]_i_4_n_3 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_2 
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(p_8_in[7]),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(real_alpha[5]),
        .I4(real_alpha[37]),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_3 
       (.I0(\rdata[31]_i_9_n_3 ),
        .I1(real_beta[5]),
        .I2(\rdata[31]_i_10_n_3 ),
        .I3(real_beta[37]),
        .I4(imag_alpha[5]),
        .I5(\rdata[31]_i_11_n_3 ),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_4 
       (.I0(\rdata[31]_i_12_n_3 ),
        .I1(imag_alpha[37]),
        .I2(\rdata[31]_i_3_n_3 ),
        .I3(imag_beta[5]),
        .I4(imag_beta[37]),
        .I5(\rdata[31]_i_4_n_3 ),
        .O(\rdata[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_3_n_3 ),
        .I1(imag_beta[6]),
        .I2(\rdata[31]_i_4_n_3 ),
        .I3(imag_beta[38]),
        .I4(\rdata[8]_i_2_n_3 ),
        .I5(\rdata[8]_i_3_n_3 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_2 
       (.I0(\rdata[31]_i_7_n_3 ),
        .I1(real_alpha[6]),
        .I2(\rdata[31]_i_8_n_3 ),
        .I3(real_alpha[38]),
        .I4(real_beta[6]),
        .I5(\rdata[31]_i_9_n_3 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_3 
       (.I0(\rdata[31]_i_10_n_3 ),
        .I1(real_beta[38]),
        .I2(\rdata[31]_i_11_n_3 ),
        .I3(imag_alpha[6]),
        .I4(imag_alpha[38]),
        .I5(\rdata[31]_i_12_n_3 ),
        .O(\rdata[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_3 ),
        .I1(\rdata[9]_i_3_n_3 ),
        .I2(\rdata[9]_i_4_n_3 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_2 
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(interrupt),
        .I2(\rdata[31]_i_7_n_3 ),
        .I3(real_alpha[7]),
        .I4(real_alpha[39]),
        .I5(\rdata[31]_i_8_n_3 ),
        .O(\rdata[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_3 
       (.I0(\rdata[31]_i_9_n_3 ),
        .I1(real_beta[7]),
        .I2(\rdata[31]_i_10_n_3 ),
        .I3(real_beta[39]),
        .I4(imag_alpha[7]),
        .I5(\rdata[31]_i_11_n_3 ),
        .O(\rdata[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_4 
       (.I0(\rdata[31]_i_12_n_3 ),
        .I1(imag_alpha[39]),
        .I2(\rdata[31]_i_3_n_3 ),
        .I3(imag_beta[7]),
        .I4(imag_beta[39]),
        .I5(\rdata[31]_i_4_n_3 ),
        .O(\rdata[9]_i_4_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_control_s_axi
   (\FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    theta,
    operation,
    s_axi_control_RDATA,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    SR,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB);
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [31:0]theta;
  output [31:0]operation;
  output [31:0]s_axi_control_RDATA;
  input s_axi_control_ARVALID;
  input [4:0]s_axi_control_ARADDR;
  input [0:0]SR;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1__0_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1__0_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire int_operation;
  wire [31:0]int_operation0;
  wire int_theta;
  wire [31:0]int_theta0;
  wire [31:0]operation;
  wire rdata;
  wire \rdata[0]_i_1__0_n_3 ;
  wire \rdata[10]_i_1__0_n_3 ;
  wire \rdata[11]_i_1__0_n_3 ;
  wire \rdata[12]_i_1__0_n_3 ;
  wire \rdata[13]_i_1__0_n_3 ;
  wire \rdata[14]_i_1__0_n_3 ;
  wire \rdata[15]_i_1__0_n_3 ;
  wire \rdata[16]_i_1__0_n_3 ;
  wire \rdata[17]_i_1__0_n_3 ;
  wire \rdata[18]_i_1__0_n_3 ;
  wire \rdata[19]_i_1__0_n_3 ;
  wire \rdata[1]_i_1__0_n_3 ;
  wire \rdata[20]_i_1__0_n_3 ;
  wire \rdata[21]_i_1__0_n_3 ;
  wire \rdata[22]_i_1__0_n_3 ;
  wire \rdata[23]_i_1__0_n_3 ;
  wire \rdata[24]_i_1__0_n_3 ;
  wire \rdata[25]_i_1__0_n_3 ;
  wire \rdata[26]_i_1__0_n_3 ;
  wire \rdata[27]_i_1__0_n_3 ;
  wire \rdata[28]_i_1__0_n_3 ;
  wire \rdata[29]_i_1__0_n_3 ;
  wire \rdata[2]_i_1__0_n_3 ;
  wire \rdata[30]_i_1__0_n_3 ;
  wire \rdata[31]_i_1__0_n_3 ;
  wire \rdata[31]_i_3__0_n_3 ;
  wire \rdata[3]_i_1__0_n_3 ;
  wire \rdata[4]_i_1__0_n_3 ;
  wire \rdata[5]_i_1__0_n_3 ;
  wire \rdata[6]_i_1__0_n_3 ;
  wire \rdata[7]_i_1__0_n_3 ;
  wire \rdata[8]_i_1__0_n_3 ;
  wire \rdata[9]_i_1__0_n_3 ;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [31:0]theta;
  wire w_hs;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[0]),
        .O(int_operation0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[10]),
        .O(int_operation0[10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[11]),
        .O(int_operation0[11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[12]),
        .O(int_operation0[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[13]),
        .O(int_operation0[13]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[14]),
        .O(int_operation0[14]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[15]),
        .O(int_operation0[15]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[16]),
        .O(int_operation0[16]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[17]),
        .O(int_operation0[17]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[18]),
        .O(int_operation0[18]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[19]),
        .O(int_operation0[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[1]),
        .O(int_operation0[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[20]),
        .O(int_operation0[20]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[21]),
        .O(int_operation0[21]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[22]),
        .O(int_operation0[22]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(operation[23]),
        .O(int_operation0[23]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[24]),
        .O(int_operation0[24]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[25]),
        .O(int_operation0[25]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[26]),
        .O(int_operation0[26]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[27]),
        .O(int_operation0[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[28]),
        .O(int_operation0[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[29]),
        .O(int_operation0[29]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[2]),
        .O(int_operation0[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[30]),
        .O(int_operation0[30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_operation[31]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(int_operation));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(operation[31]),
        .O(int_operation0[31]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[3]),
        .O(int_operation0[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[4]),
        .O(int_operation0[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[5]),
        .O(int_operation0[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[6]),
        .O(int_operation0[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(operation[7]),
        .O(int_operation0[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[8]),
        .O(int_operation0[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_operation[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(operation[9]),
        .O(int_operation0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[0] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[0]),
        .Q(operation[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[10] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[10]),
        .Q(operation[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[11] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[11]),
        .Q(operation[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[12] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[12]),
        .Q(operation[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[13] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[13]),
        .Q(operation[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[14] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[14]),
        .Q(operation[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[15] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[15]),
        .Q(operation[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[16] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[16]),
        .Q(operation[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[17] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[17]),
        .Q(operation[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[18] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[18]),
        .Q(operation[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[19] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[19]),
        .Q(operation[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[1] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[1]),
        .Q(operation[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[20] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[20]),
        .Q(operation[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[21] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[21]),
        .Q(operation[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[22] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[22]),
        .Q(operation[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[23] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[23]),
        .Q(operation[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[24] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[24]),
        .Q(operation[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[25] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[25]),
        .Q(operation[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[26] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[26]),
        .Q(operation[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[27] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[27]),
        .Q(operation[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[28] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[28]),
        .Q(operation[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[29] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[29]),
        .Q(operation[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[2] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[2]),
        .Q(operation[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[30] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[30]),
        .Q(operation[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[31] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[31]),
        .Q(operation[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[3] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[3]),
        .Q(operation[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[4] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[4]),
        .Q(operation[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[5] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[5]),
        .Q(operation[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[6] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[6]),
        .Q(operation[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[7] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[7]),
        .Q(operation[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[8] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[8]),
        .Q(operation[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_operation_reg[9] 
       (.C(ap_clk),
        .CE(int_operation),
        .D(int_operation0[9]),
        .Q(operation[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[0]),
        .O(int_theta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[10]),
        .O(int_theta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[11]),
        .O(int_theta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[12]),
        .O(int_theta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[13]),
        .O(int_theta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[14]),
        .O(int_theta0[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[15]),
        .O(int_theta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[16]),
        .O(int_theta0[16]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[17]),
        .O(int_theta0[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[18]),
        .O(int_theta0[18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[19]),
        .O(int_theta0[19]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[1]),
        .O(int_theta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[20]),
        .O(int_theta0[20]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[21]),
        .O(int_theta0[21]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[22]),
        .O(int_theta0[22]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(theta[23]),
        .O(int_theta0[23]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[24]),
        .O(int_theta0[24]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[25]),
        .O(int_theta0[25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[26]),
        .O(int_theta0[26]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[27]),
        .O(int_theta0[27]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[28]),
        .O(int_theta0[28]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[29]),
        .O(int_theta0[29]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[2]),
        .O(int_theta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[30]),
        .O(int_theta0[30]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_theta[31]_i_1 
       (.I0(w_hs),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\waddr_reg_n_3_[2] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(int_theta));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(theta[31]),
        .O(int_theta0[31]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_theta[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(w_hs));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[3]),
        .O(int_theta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[4]),
        .O(int_theta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[5]),
        .O(int_theta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[6]),
        .O(int_theta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(theta[7]),
        .O(int_theta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[8]),
        .O(int_theta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_theta[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(theta[9]),
        .O(int_theta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[0] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[0]),
        .Q(theta[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[10] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[10]),
        .Q(theta[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[11] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[11]),
        .Q(theta[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[12] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[12]),
        .Q(theta[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[13] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[13]),
        .Q(theta[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[14] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[14]),
        .Q(theta[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[15] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[15]),
        .Q(theta[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[16] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[16]),
        .Q(theta[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[17] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[17]),
        .Q(theta[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[18] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[18]),
        .Q(theta[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[19] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[19]),
        .Q(theta[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[1] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[1]),
        .Q(theta[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[20] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[20]),
        .Q(theta[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[21] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[21]),
        .Q(theta[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[22] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[22]),
        .Q(theta[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[23] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[23]),
        .Q(theta[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[24] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[24]),
        .Q(theta[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[25] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[25]),
        .Q(theta[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[26] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[26]),
        .Q(theta[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[27] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[27]),
        .Q(theta[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[28] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[28]),
        .Q(theta[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[29] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[29]),
        .Q(theta[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[2] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[2]),
        .Q(theta[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[30] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[30]),
        .Q(theta[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[31] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[31]),
        .Q(theta[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[3] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[3]),
        .Q(theta[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[4] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[4]),
        .Q(theta[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[5] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[5]),
        .Q(theta[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[6] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[6]),
        .Q(theta[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[7] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[7]),
        .Q(theta[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[8] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[8]),
        .Q(theta[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_theta_reg[9] 
       (.C(ap_clk),
        .CE(int_theta),
        .D(int_theta0[9]),
        .Q(theta[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[0]_i_1__0 
       (.I0(operation[0]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[10]_i_1__0 
       (.I0(operation[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[10]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[11]_i_1__0 
       (.I0(operation[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[11]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[12]_i_1__0 
       (.I0(operation[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[12]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[13]_i_1__0 
       (.I0(operation[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[13]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[14]_i_1__0 
       (.I0(operation[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[14]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[15]_i_1__0 
       (.I0(operation[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[15]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[16]_i_1__0 
       (.I0(operation[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[16]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[17]_i_1__0 
       (.I0(operation[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[17]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[18]_i_1__0 
       (.I0(operation[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[18]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[19]_i_1__0 
       (.I0(operation[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[19]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[1]_i_1__0 
       (.I0(operation[1]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[1]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[20]_i_1__0 
       (.I0(operation[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[20]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[21]_i_1__0 
       (.I0(operation[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[21]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[22]_i_1__0 
       (.I0(operation[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[22]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[23]_i_1__0 
       (.I0(operation[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[23]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[24]_i_1__0 
       (.I0(operation[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[24]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[25]_i_1__0 
       (.I0(operation[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[25]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[26]_i_1__0 
       (.I0(operation[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[26]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[27]_i_1__0 
       (.I0(operation[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[27]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[28]_i_1__0 
       (.I0(operation[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[28]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[29]_i_1__0 
       (.I0(operation[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[29]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[2]_i_1__0 
       (.I0(operation[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[2]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[30]_i_1__0 
       (.I0(operation[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[30]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[31]_i_1__0 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rdata));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[31]_i_3__0 
       (.I0(operation[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[31]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[3]_i_1__0 
       (.I0(operation[3]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[3]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[4]_i_1__0 
       (.I0(operation[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[5]_i_1__0 
       (.I0(operation[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[5]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[6]_i_1__0 
       (.I0(operation[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[6]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[7]_i_1__0 
       (.I0(operation[7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[7]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[8]_i_1__0 
       (.I0(operation[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[8]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[9]_i_1__0 
       (.I0(operation[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(theta[9]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_1__0_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[0]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[10]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[11]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[12]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[13]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[14]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[15]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[16]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[17]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[18]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[19]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[1]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[20]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[21]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[22]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[23]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[24]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[25]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[26]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[27]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[28]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[29]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[2]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[30]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[31]_i_3__0_n_3 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[3]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[4]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[5]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[6]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[7]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[8]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1__0_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[9]_i_1__0_n_3 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_flow_control_loop_pipe_sequential_init
   (D,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg,
    ADDRARDADDR,
    add_ln87_fu_134_p2,
    E,
    n_fu_640,
    ap_loop_init,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready,
    out,
    SR,
    ap_clk,
    Q,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg,
    \p_Val2_s_fu_52_reg[3] ,
    \n_fu_64_reg[4] ,
    q0_reg_1,
    \n_fu_64_reg[4]_0 ,
    \n_fu_64_reg[4]_1 ,
    \n_fu_64_reg[4]_2 ,
    \n_fu_64_reg[4]_3 ,
    \p_Val2_s_fu_52_reg[0] ,
    ap_enable_reg_pp0_iter2,
    ap_rst_n,
    \p_Val2_s_fu_52_reg[18] ,
    DOBDO);
  output [1:0]D;
  output grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg;
  output [4:0]ADDRARDADDR;
  output [4:0]add_ln87_fu_134_p2;
  output [0:0]E;
  output n_fu_640;
  output ap_loop_init;
  output grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready;
  output [18:0]out;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg;
  input [18:0]\p_Val2_s_fu_52_reg[3] ;
  input \n_fu_64_reg[4] ;
  input q0_reg_1;
  input \n_fu_64_reg[4]_0 ;
  input \n_fu_64_reg[4]_1 ;
  input \n_fu_64_reg[4]_2 ;
  input \n_fu_64_reg[4]_3 ;
  input [0:0]\p_Val2_s_fu_52_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input ap_rst_n;
  input [17:0]\p_Val2_s_fu_52_reg[18] ;
  input [15:0]DOBDO;

  wire [4:0]ADDRARDADDR;
  wire [1:0]D;
  wire [15:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [4:0]add_ln87_fu_134_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_rst_n;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg;
  wire n_fu_640;
  wire \n_fu_64[4]_i_4_n_3 ;
  wire \n_fu_64_reg[4] ;
  wire \n_fu_64_reg[4]_0 ;
  wire \n_fu_64_reg[4]_1 ;
  wire \n_fu_64_reg[4]_2 ;
  wire \n_fu_64_reg[4]_3 ;
  wire [18:0]out;
  wire \p_Val2_s_fu_52[11]_i_2_n_3 ;
  wire \p_Val2_s_fu_52[11]_i_3_n_3 ;
  wire \p_Val2_s_fu_52[11]_i_4_n_3 ;
  wire \p_Val2_s_fu_52[11]_i_5_n_3 ;
  wire \p_Val2_s_fu_52[11]_i_6_n_3 ;
  wire \p_Val2_s_fu_52[11]_i_7_n_3 ;
  wire \p_Val2_s_fu_52[11]_i_8_n_3 ;
  wire \p_Val2_s_fu_52[11]_i_9_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_2_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_3_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_4_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_5_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_6_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_7_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_8_n_3 ;
  wire \p_Val2_s_fu_52[15]_i_9_n_3 ;
  wire \p_Val2_s_fu_52[18]_i_3_n_3 ;
  wire \p_Val2_s_fu_52[18]_i_4_n_3 ;
  wire \p_Val2_s_fu_52[18]_i_5_n_3 ;
  wire \p_Val2_s_fu_52[18]_i_6_n_3 ;
  wire \p_Val2_s_fu_52[18]_i_7_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_10_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_2_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_3_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_4_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_5_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_6_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_7_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_8_n_3 ;
  wire \p_Val2_s_fu_52[3]_i_9_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_2_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_3_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_4_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_5_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_6_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_7_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_8_n_3 ;
  wire \p_Val2_s_fu_52[7]_i_9_n_3 ;
  wire [0:0]\p_Val2_s_fu_52_reg[0] ;
  wire \p_Val2_s_fu_52_reg[11]_i_1_n_3 ;
  wire \p_Val2_s_fu_52_reg[11]_i_1_n_4 ;
  wire \p_Val2_s_fu_52_reg[11]_i_1_n_5 ;
  wire \p_Val2_s_fu_52_reg[11]_i_1_n_6 ;
  wire \p_Val2_s_fu_52_reg[15]_i_1_n_3 ;
  wire \p_Val2_s_fu_52_reg[15]_i_1_n_4 ;
  wire \p_Val2_s_fu_52_reg[15]_i_1_n_5 ;
  wire \p_Val2_s_fu_52_reg[15]_i_1_n_6 ;
  wire [17:0]\p_Val2_s_fu_52_reg[18] ;
  wire \p_Val2_s_fu_52_reg[18]_i_2_n_5 ;
  wire \p_Val2_s_fu_52_reg[18]_i_2_n_6 ;
  wire [18:0]\p_Val2_s_fu_52_reg[3] ;
  wire \p_Val2_s_fu_52_reg[3]_i_1_n_3 ;
  wire \p_Val2_s_fu_52_reg[3]_i_1_n_4 ;
  wire \p_Val2_s_fu_52_reg[3]_i_1_n_5 ;
  wire \p_Val2_s_fu_52_reg[3]_i_1_n_6 ;
  wire \p_Val2_s_fu_52_reg[7]_i_1_n_3 ;
  wire \p_Val2_s_fu_52_reg[7]_i_1_n_4 ;
  wire \p_Val2_s_fu_52_reg[7]_i_1_n_5 ;
  wire \p_Val2_s_fu_52_reg[7]_i_1_n_6 ;
  wire q0_reg_1;
  wire [3:2]\NLW_p_Val2_s_fu_52_reg[18]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_fu_52_reg[18]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[0]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .I3(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(\n_fu_64_reg[4] ),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_i_1
       (.I0(\n_fu_64_reg[4] ),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \n_fu_64[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\n_fu_64_reg[4]_1 ),
        .O(add_ln87_fu_134_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \n_fu_64[1]_i_1 
       (.I0(\n_fu_64_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\n_fu_64_reg[4]_1 ),
        .O(add_ln87_fu_134_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \n_fu_64[2]_i_1 
       (.I0(\n_fu_64_reg[4]_0 ),
        .I1(\n_fu_64_reg[4]_1 ),
        .I2(\n_fu_64_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .O(add_ln87_fu_134_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \n_fu_64[3]_i_1 
       (.I0(\n_fu_64_reg[4]_0 ),
        .I1(\n_fu_64_reg[4]_1 ),
        .I2(\n_fu_64_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .I4(q0_reg_1),
        .O(add_ln87_fu_134_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \n_fu_64[4]_i_1 
       (.I0(\n_fu_64_reg[4] ),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(n_fu_640));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \n_fu_64[4]_i_2 
       (.I0(q0_reg_1),
        .I1(\n_fu_64_reg[4]_0 ),
        .I2(\n_fu_64_reg[4]_1 ),
        .I3(\n_fu_64_reg[4]_2 ),
        .I4(\n_fu_64[4]_i_4_n_3 ),
        .I5(\n_fu_64_reg[4]_3 ),
        .O(add_ln87_fu_134_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \n_fu_64[4]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .O(\n_fu_64[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[11]_i_2 
       (.I0(\p_Val2_s_fu_52_reg[3] [11]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[11]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[11]_i_3 
       (.I0(\p_Val2_s_fu_52_reg[3] [10]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[11]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[11]_i_4 
       (.I0(\p_Val2_s_fu_52_reg[3] [9]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[11]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[11]_i_5 
       (.I0(\p_Val2_s_fu_52_reg[3] [8]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[11]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[11]_i_6 
       (.I0(\p_Val2_s_fu_52_reg[3] [11]),
        .I1(\p_Val2_s_fu_52_reg[18] [11]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[11]),
        .O(\p_Val2_s_fu_52[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[11]_i_7 
       (.I0(\p_Val2_s_fu_52_reg[3] [10]),
        .I1(\p_Val2_s_fu_52_reg[18] [10]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[10]),
        .O(\p_Val2_s_fu_52[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[11]_i_8 
       (.I0(\p_Val2_s_fu_52_reg[3] [9]),
        .I1(\p_Val2_s_fu_52_reg[18] [9]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[9]),
        .O(\p_Val2_s_fu_52[11]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[11]_i_9 
       (.I0(\p_Val2_s_fu_52_reg[3] [8]),
        .I1(\p_Val2_s_fu_52_reg[18] [8]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[8]),
        .O(\p_Val2_s_fu_52[11]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[15]_i_2 
       (.I0(\p_Val2_s_fu_52_reg[3] [15]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[15]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[15]_i_3 
       (.I0(\p_Val2_s_fu_52_reg[3] [14]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[15]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[15]_i_4 
       (.I0(\p_Val2_s_fu_52_reg[3] [13]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[15]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[15]_i_5 
       (.I0(\p_Val2_s_fu_52_reg[3] [12]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[15]_i_6 
       (.I0(\p_Val2_s_fu_52_reg[3] [15]),
        .I1(\p_Val2_s_fu_52_reg[18] [15]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[15]),
        .O(\p_Val2_s_fu_52[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[15]_i_7 
       (.I0(\p_Val2_s_fu_52_reg[3] [14]),
        .I1(\p_Val2_s_fu_52_reg[18] [14]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[14]),
        .O(\p_Val2_s_fu_52[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[15]_i_8 
       (.I0(\p_Val2_s_fu_52_reg[3] [13]),
        .I1(\p_Val2_s_fu_52_reg[18] [13]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[13]),
        .O(\p_Val2_s_fu_52[15]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[15]_i_9 
       (.I0(\p_Val2_s_fu_52_reg[3] [12]),
        .I1(\p_Val2_s_fu_52_reg[18] [12]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[12]),
        .O(\p_Val2_s_fu_52[15]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \p_Val2_s_fu_52[18]_i_1 
       (.I0(\p_Val2_s_fu_52_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[18]_i_3 
       (.I0(\p_Val2_s_fu_52_reg[3] [17]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[18]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[18]_i_4 
       (.I0(\p_Val2_s_fu_52_reg[3] [16]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[18]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \p_Val2_s_fu_52[18]_i_5 
       (.I0(\p_Val2_s_fu_52_reg[18] [17]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[18]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \p_Val2_s_fu_52[18]_i_6 
       (.I0(\p_Val2_s_fu_52_reg[3] [17]),
        .I1(\p_Val2_s_fu_52_reg[18] [17]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .O(\p_Val2_s_fu_52[18]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hCAAAC555)) 
    \p_Val2_s_fu_52[18]_i_7 
       (.I0(\p_Val2_s_fu_52_reg[3] [16]),
        .I1(\p_Val2_s_fu_52_reg[18] [16]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .O(\p_Val2_s_fu_52[18]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[3]_i_10 
       (.I0(\p_Val2_s_fu_52_reg[3] [0]),
        .I1(\p_Val2_s_fu_52_reg[18] [0]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[0]),
        .O(\p_Val2_s_fu_52[3]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h07)) 
    \p_Val2_s_fu_52[3]_i_2 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\p_Val2_s_fu_52_reg[3] [18]),
        .O(\p_Val2_s_fu_52[3]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[3]_i_3 
       (.I0(\p_Val2_s_fu_52_reg[3] [3]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[3]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[3]_i_4 
       (.I0(\p_Val2_s_fu_52_reg[3] [2]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[3]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[3]_i_5 
       (.I0(\p_Val2_s_fu_52_reg[3] [1]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[3]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[3]_i_6 
       (.I0(\p_Val2_s_fu_52_reg[3] [0]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[3]_i_7 
       (.I0(\p_Val2_s_fu_52_reg[3] [3]),
        .I1(\p_Val2_s_fu_52_reg[18] [3]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[3]),
        .O(\p_Val2_s_fu_52[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[3]_i_8 
       (.I0(\p_Val2_s_fu_52_reg[3] [2]),
        .I1(\p_Val2_s_fu_52_reg[18] [2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[2]),
        .O(\p_Val2_s_fu_52[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[3]_i_9 
       (.I0(\p_Val2_s_fu_52_reg[3] [1]),
        .I1(\p_Val2_s_fu_52_reg[18] [1]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[1]),
        .O(\p_Val2_s_fu_52[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[7]_i_2 
       (.I0(\p_Val2_s_fu_52_reg[3] [7]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[7]_i_3 
       (.I0(\p_Val2_s_fu_52_reg[3] [6]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[7]_i_4 
       (.I0(\p_Val2_s_fu_52_reg[3] [5]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \p_Val2_s_fu_52[7]_i_5 
       (.I0(\p_Val2_s_fu_52_reg[3] [4]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\p_Val2_s_fu_52[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[7]_i_6 
       (.I0(\p_Val2_s_fu_52_reg[3] [7]),
        .I1(\p_Val2_s_fu_52_reg[18] [7]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[7]),
        .O(\p_Val2_s_fu_52[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[7]_i_7 
       (.I0(\p_Val2_s_fu_52_reg[3] [6]),
        .I1(\p_Val2_s_fu_52_reg[18] [6]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[6]),
        .O(\p_Val2_s_fu_52[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[7]_i_8 
       (.I0(\p_Val2_s_fu_52_reg[3] [5]),
        .I1(\p_Val2_s_fu_52_reg[18] [5]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[5]),
        .O(\p_Val2_s_fu_52[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hC555CAAACAAAC555)) 
    \p_Val2_s_fu_52[7]_i_9 
       (.I0(\p_Val2_s_fu_52_reg[3] [4]),
        .I1(\p_Val2_s_fu_52_reg[18] [4]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\p_Val2_s_fu_52_reg[3] [18]),
        .I5(DOBDO[4]),
        .O(\p_Val2_s_fu_52[7]_i_9_n_3 ));
  CARRY4 \p_Val2_s_fu_52_reg[11]_i_1 
       (.CI(\p_Val2_s_fu_52_reg[7]_i_1_n_3 ),
        .CO({\p_Val2_s_fu_52_reg[11]_i_1_n_3 ,\p_Val2_s_fu_52_reg[11]_i_1_n_4 ,\p_Val2_s_fu_52_reg[11]_i_1_n_5 ,\p_Val2_s_fu_52_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_fu_52[11]_i_2_n_3 ,\p_Val2_s_fu_52[11]_i_3_n_3 ,\p_Val2_s_fu_52[11]_i_4_n_3 ,\p_Val2_s_fu_52[11]_i_5_n_3 }),
        .O(out[11:8]),
        .S({\p_Val2_s_fu_52[11]_i_6_n_3 ,\p_Val2_s_fu_52[11]_i_7_n_3 ,\p_Val2_s_fu_52[11]_i_8_n_3 ,\p_Val2_s_fu_52[11]_i_9_n_3 }));
  CARRY4 \p_Val2_s_fu_52_reg[15]_i_1 
       (.CI(\p_Val2_s_fu_52_reg[11]_i_1_n_3 ),
        .CO({\p_Val2_s_fu_52_reg[15]_i_1_n_3 ,\p_Val2_s_fu_52_reg[15]_i_1_n_4 ,\p_Val2_s_fu_52_reg[15]_i_1_n_5 ,\p_Val2_s_fu_52_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_fu_52[15]_i_2_n_3 ,\p_Val2_s_fu_52[15]_i_3_n_3 ,\p_Val2_s_fu_52[15]_i_4_n_3 ,\p_Val2_s_fu_52[15]_i_5_n_3 }),
        .O(out[15:12]),
        .S({\p_Val2_s_fu_52[15]_i_6_n_3 ,\p_Val2_s_fu_52[15]_i_7_n_3 ,\p_Val2_s_fu_52[15]_i_8_n_3 ,\p_Val2_s_fu_52[15]_i_9_n_3 }));
  CARRY4 \p_Val2_s_fu_52_reg[18]_i_2 
       (.CI(\p_Val2_s_fu_52_reg[15]_i_1_n_3 ),
        .CO({\NLW_p_Val2_s_fu_52_reg[18]_i_2_CO_UNCONNECTED [3:2],\p_Val2_s_fu_52_reg[18]_i_2_n_5 ,\p_Val2_s_fu_52_reg[18]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_s_fu_52[18]_i_3_n_3 ,\p_Val2_s_fu_52[18]_i_4_n_3 }),
        .O({\NLW_p_Val2_s_fu_52_reg[18]_i_2_O_UNCONNECTED [3],out[18:16]}),
        .S({1'b0,\p_Val2_s_fu_52[18]_i_5_n_3 ,\p_Val2_s_fu_52[18]_i_6_n_3 ,\p_Val2_s_fu_52[18]_i_7_n_3 }));
  CARRY4 \p_Val2_s_fu_52_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_s_fu_52_reg[3]_i_1_n_3 ,\p_Val2_s_fu_52_reg[3]_i_1_n_4 ,\p_Val2_s_fu_52_reg[3]_i_1_n_5 ,\p_Val2_s_fu_52_reg[3]_i_1_n_6 }),
        .CYINIT(\p_Val2_s_fu_52[3]_i_2_n_3 ),
        .DI({\p_Val2_s_fu_52[3]_i_3_n_3 ,\p_Val2_s_fu_52[3]_i_4_n_3 ,\p_Val2_s_fu_52[3]_i_5_n_3 ,\p_Val2_s_fu_52[3]_i_6_n_3 }),
        .O(out[3:0]),
        .S({\p_Val2_s_fu_52[3]_i_7_n_3 ,\p_Val2_s_fu_52[3]_i_8_n_3 ,\p_Val2_s_fu_52[3]_i_9_n_3 ,\p_Val2_s_fu_52[3]_i_10_n_3 }));
  CARRY4 \p_Val2_s_fu_52_reg[7]_i_1 
       (.CI(\p_Val2_s_fu_52_reg[3]_i_1_n_3 ),
        .CO({\p_Val2_s_fu_52_reg[7]_i_1_n_3 ,\p_Val2_s_fu_52_reg[7]_i_1_n_4 ,\p_Val2_s_fu_52_reg[7]_i_1_n_5 ,\p_Val2_s_fu_52_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_s_fu_52[7]_i_2_n_3 ,\p_Val2_s_fu_52[7]_i_3_n_3 ,\p_Val2_s_fu_52[7]_i_4_n_3 ,\p_Val2_s_fu_52[7]_i_5_n_3 }),
        .O(out[7:4]),
        .S({\p_Val2_s_fu_52[7]_i_6_n_3 ,\p_Val2_s_fu_52[7]_i_7_n_3 ,\p_Val2_s_fu_52[7]_i_8_n_3 ,\p_Val2_s_fu_52[7]_i_9_n_3 }));
  LUT3 #(
    .INIT(8'h70)) 
    q0_reg_1_i_2
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\n_fu_64_reg[4]_3 ),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'h70)) 
    q0_reg_1_i_3
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(q0_reg_1),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'h70)) 
    q0_reg_1_i_4
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\n_fu_64_reg[4]_2 ),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'h70)) 
    q0_reg_1_i_5
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\n_fu_64_reg[4]_0 ),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_1_i_6
       (.I0(\n_fu_64_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ty_1_fu_60[18]_i_1 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ap_loop_init));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_fpext_32ns_64_2_no_dsp_1
   (\ap_CS_fsm_reg[1] ,
    dout,
    Q,
    \icmp_ln560_reg_1974_reg[0] ,
    theta,
    ap_clk);
  output \ap_CS_fsm_reg[1] ;
  output [63:0]dout;
  input [0:0]Q;
  input \icmp_ln560_reg_1974_reg[0] ;
  input [31:0]theta;
  input ap_clk;

  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire [31:0]din0_buf1;
  wire [63:0]dout;
  wire \icmp_ln560_reg_1974_reg[0] ;
  wire [31:0]theta;

  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(theta[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  (* X_CORE_INFO = "floating_point_v7_1_15,Vivado 2022.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_fpext_32ns_64_2_no_dsp_1_ip qubit_operations_fpext_32ns_64_2_no_dsp_1_ip_u
       (.Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .dout(dout),
        .\icmp_ln560_reg_1974_reg[0] (\icmp_ln560_reg_1974_reg[0] ),
        .s_axis_a_tdata(din0_buf1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_fpext_32ns_64_2_no_dsp_1_ip
   (dout,
    \ap_CS_fsm_reg[1] ,
    s_axis_a_tdata,
    Q,
    \icmp_ln560_reg_1974_reg[0] );
  output [63:0]dout;
  output \ap_CS_fsm_reg[1] ;
  input [31:0]s_axis_a_tdata;
  input [0:0]Q;
  input \icmp_ln560_reg_1974_reg[0] ;

  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire [63:0]dout;
  wire \icmp_ln560_reg_1974[0]_i_10_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_11_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_12_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_13_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_2_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_3_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_4_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_5_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_6_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_7_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_8_n_3 ;
  wire \icmp_ln560_reg_1974[0]_i_9_n_3 ;
  wire \icmp_ln560_reg_1974_reg[0] ;
  wire [31:0]s_axis_a_tdata;
  wire NLW_inst_m_axis_result_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_result_tvalid_UNCONNECTED;
  wire NLW_inst_s_axis_a_tready_UNCONNECTED;
  wire NLW_inst_s_axis_b_tready_UNCONNECTED;
  wire NLW_inst_s_axis_c_tready_UNCONNECTED;
  wire NLW_inst_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_result_tuser_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \icmp_ln560_reg_1974[0]_i_1 
       (.I0(\icmp_ln560_reg_1974[0]_i_2_n_3 ),
        .I1(\icmp_ln560_reg_1974[0]_i_3_n_3 ),
        .I2(\icmp_ln560_reg_1974[0]_i_4_n_3 ),
        .I3(\icmp_ln560_reg_1974[0]_i_5_n_3 ),
        .I4(Q),
        .I5(\icmp_ln560_reg_1974_reg[0] ),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_10 
       (.I0(dout[18]),
        .I1(dout[19]),
        .I2(dout[16]),
        .I3(dout[17]),
        .I4(dout[21]),
        .I5(dout[20]),
        .O(\icmp_ln560_reg_1974[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_11 
       (.I0(dout[24]),
        .I1(dout[25]),
        .I2(dout[22]),
        .I3(dout[23]),
        .I4(dout[27]),
        .I5(dout[26]),
        .O(\icmp_ln560_reg_1974[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_12 
       (.I0(dout[6]),
        .I1(dout[7]),
        .I2(dout[4]),
        .I3(dout[5]),
        .I4(dout[9]),
        .I5(dout[8]),
        .O(\icmp_ln560_reg_1974[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_13 
       (.I0(dout[12]),
        .I1(dout[13]),
        .I2(dout[10]),
        .I3(dout[11]),
        .I4(dout[15]),
        .I5(dout[14]),
        .O(\icmp_ln560_reg_1974[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \icmp_ln560_reg_1974[0]_i_2 
       (.I0(\icmp_ln560_reg_1974[0]_i_6_n_3 ),
        .I1(\icmp_ln560_reg_1974[0]_i_7_n_3 ),
        .I2(\icmp_ln560_reg_1974[0]_i_8_n_3 ),
        .I3(\icmp_ln560_reg_1974[0]_i_9_n_3 ),
        .I4(\icmp_ln560_reg_1974[0]_i_10_n_3 ),
        .I5(\icmp_ln560_reg_1974[0]_i_11_n_3 ),
        .O(\icmp_ln560_reg_1974[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_3 
       (.I0(dout[54]),
        .I1(dout[55]),
        .I2(dout[52]),
        .I3(dout[53]),
        .I4(dout[57]),
        .I5(dout[56]),
        .O(\icmp_ln560_reg_1974[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln560_reg_1974[0]_i_4 
       (.I0(dout[60]),
        .I1(dout[61]),
        .I2(dout[58]),
        .I3(dout[59]),
        .I4(dout[62]),
        .I5(Q),
        .O(\icmp_ln560_reg_1974[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln560_reg_1974[0]_i_5 
       (.I0(\icmp_ln560_reg_1974[0]_i_12_n_3 ),
        .I1(dout[1]),
        .I2(dout[0]),
        .I3(dout[3]),
        .I4(dout[2]),
        .I5(\icmp_ln560_reg_1974[0]_i_13_n_3 ),
        .O(\icmp_ln560_reg_1974[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_6 
       (.I0(dout[36]),
        .I1(dout[37]),
        .I2(dout[34]),
        .I3(dout[35]),
        .I4(dout[39]),
        .I5(dout[38]),
        .O(\icmp_ln560_reg_1974[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_7 
       (.I0(dout[30]),
        .I1(dout[31]),
        .I2(dout[28]),
        .I3(dout[29]),
        .I4(dout[33]),
        .I5(dout[32]),
        .O(\icmp_ln560_reg_1974[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_8 
       (.I0(dout[48]),
        .I1(dout[49]),
        .I2(dout[46]),
        .I3(dout[47]),
        .I4(dout[51]),
        .I5(dout[50]),
        .O(\icmp_ln560_reg_1974[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln560_reg_1974[0]_i_9 
       (.I0(dout[42]),
        .I1(dout[43]),
        .I2(dout[40]),
        .I3(dout[41]),
        .I4(dout[45]),
        .I5(dout[44]),
        .O(\icmp_ln560_reg_1974[0]_i_9_n_3 ));
  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "1" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_PART = "xc7z020clg400-1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "53" *) 
  (* C_RESULT_TDATA_WIDTH = "64" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "64" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_15 inst
       (.aclk(1'b0),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(dout),
        .m_axis_result_tlast(NLW_inst_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_inst_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(NLW_inst_m_axis_result_tvalid_UNCONNECTED),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_inst_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_inst_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_inst_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_inst_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi
   (\alpha_real_V_1_reg_2084_reg[14] ,
    full_n_reg,
    D,
    gmem_BVALID,
    E,
    SR,
    m_axi_gmem_AWVALID,
    \ap_CS_fsm_reg[4] ,
    full_n_reg_0,
    full_n_reg_1,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    Q,
    alpha_real_V_reg_3311,
    \alpha_real_V_reg_331_reg[14] ,
    alpha_real_V_reg_33118_out,
    alpha_real_V_reg_331,
    dout_vld_reg,
    ap_start,
    \beta_imag_V_2_reg_371_reg[0] ,
    \dout_reg[61] ,
    \mem_reg[3][61]_srl4_i_1 ,
    \mem_reg[3][61]_srl4_i_1_0 ,
    \mem_reg[3][61]_srl4_i_1_1 ,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    \ap_CS_fsm_reg[15] ,
    \beta_real_V_reg_350_reg[14] ,
    beta_real_V_reg_350,
    ap_clk,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID);
  output \alpha_real_V_1_reg_2084_reg[14] ;
  output full_n_reg;
  output [13:0]D;
  output gmem_BVALID;
  output [0:0]E;
  output [0:0]SR;
  output m_axi_gmem_AWVALID;
  output \ap_CS_fsm_reg[4] ;
  output full_n_reg_0;
  output full_n_reg_1;
  output [3:0]m_axi_gmem_AWLEN;
  output [61:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_WLAST;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]m_axi_gmem_WDATA;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  input [0:0]Q;
  input alpha_real_V_reg_3311;
  input \alpha_real_V_reg_331_reg[14] ;
  input alpha_real_V_reg_33118_out;
  input [0:0]alpha_real_V_reg_331;
  input [15:0]dout_vld_reg;
  input ap_start;
  input \beta_imag_V_2_reg_371_reg[0] ;
  input [61:0]\dout_reg[61] ;
  input [61:0]\mem_reg[3][61]_srl4_i_1 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  input [30:0]mem_reg;
  input [30:0]mem_reg_0;
  input [28:0]mem_reg_1;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input \ap_CS_fsm_reg[15] ;
  input \beta_real_V_reg_350_reg[14] ;
  input [1:0]beta_real_V_reg_350;
  input ap_clk;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;

  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [13:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \alpha_real_V_1_reg_2084_reg[14] ;
  wire [0:0]alpha_real_V_reg_331;
  wire alpha_real_V_reg_3311;
  wire alpha_real_V_reg_33118_out;
  wire \alpha_real_V_reg_331_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire \beta_imag_V_2_reg_371_reg[0] ;
  wire [1:0]beta_real_V_reg_350;
  wire \beta_real_V_reg_350_reg[14] ;
  wire \buff_wdata/pop ;
  wire burst_valid;
  wire bus_write_n_10;
  wire bus_write_n_11;
  wire bus_write_n_12;
  wire bus_write_n_13;
  wire bus_write_n_55;
  wire [61:0]\dout_reg[61] ;
  wire [15:0]dout_vld_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_BVALID;
  wire last_resp;
  wire [61:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [30:0]mem_reg;
  wire [61:0]\mem_reg[3][61]_srl4_i_1 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  wire [30:0]mem_reg_0;
  wire [28:0]mem_reg_1;
  wire need_wrsp;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_28;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[31],AWLEN_Dummy[2],AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(resp_valid),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_11),
        .burst_valid(burst_valid),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .dout_vld_reg(bus_write_n_12),
        .dout_vld_reg_0(store_unit_n_28),
        .empty_n_reg(bus_write_n_13),
        .empty_n_reg_0(bus_write_n_55),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .\alpha_real_V_1_reg_2084_reg[14] (\alpha_real_V_1_reg_2084_reg[14] ),
        .alpha_real_V_reg_331(alpha_real_V_reg_331),
        .alpha_real_V_reg_3311(alpha_real_V_reg_3311),
        .alpha_real_V_reg_33118_out(alpha_real_V_reg_33118_out),
        .\alpha_real_V_reg_331_reg[14] (\alpha_real_V_reg_331_reg[14] ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\beta_imag_V_2_reg_371_reg[0] (\beta_imag_V_2_reg_371_reg[0] ),
        .beta_real_V_reg_350(beta_real_V_reg_350),
        .\beta_real_V_reg_350_reg[14] (\beta_real_V_reg_350_reg[14] ),
        .burst_valid(burst_valid),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[61] (\dout_reg[61] ),
        .dout_vld_reg(gmem_BVALID),
        .dout_vld_reg_0(bus_write_n_55),
        .dout_vld_reg_1(dout_vld_reg),
        .empty_n_reg(store_unit_n_28),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_1),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (bus_write_n_10),
        .\mOutPtr_reg[0]_0 (resp_valid),
        .mem_reg(mem_reg),
        .\mem_reg[3][61]_srl4_i_1 (\mem_reg[3][61]_srl4_i_1 ),
        .\mem_reg[3][61]_srl4_i_1_0 (\mem_reg[3][61]_srl4_i_1_0 ),
        .\mem_reg[3][61]_srl4_i_1_1 (\mem_reg[3][61]_srl4_i_1_1 ),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .mem_reg_2(bus_write_n_13),
        .mem_reg_3(bus_write_n_12),
        .mem_reg_4(bus_write_n_11),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .resp_ready__1(resp_ready__1),
        .\tmp_len_reg[31]_0 ({AWLEN_Dummy[31],AWLEN_Dummy[2],AWADDR_Dummy}),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo
   (wreq_valid,
    \alpha_real_V_1_reg_2084_reg[14] ,
    full_n_reg_0,
    E,
    D,
    \ap_CS_fsm_reg[4] ,
    full_n_reg_1,
    full_n_reg_2,
    push,
    S,
    \dout_reg[64] ,
    \dout_reg[64]_0 ,
    SR,
    ap_clk,
    Q,
    alpha_real_V_reg_3311,
    \alpha_real_V_reg_331_reg[14] ,
    alpha_real_V_reg_33118_out,
    alpha_real_V_reg_331,
    \beta_imag_V_2_reg_371_reg[0] ,
    \ap_CS_fsm_reg[19] ,
    gmem_WREADY,
    \dout_reg[61] ,
    \mem_reg[3][61]_srl4_i_1 ,
    \mem_reg[3][61]_srl4_i_1_0 ,
    \mem_reg[3][61]_srl4_i_1_1 ,
    \ap_CS_fsm_reg[15] ,
    \beta_real_V_reg_350_reg[14] ,
    beta_real_V_reg_350,
    ap_rst_n,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy);
  output wreq_valid;
  output \alpha_real_V_1_reg_2084_reg[14] ;
  output full_n_reg_0;
  output [0:0]E;
  output [4:0]D;
  output \ap_CS_fsm_reg[4] ;
  output full_n_reg_1;
  output full_n_reg_2;
  output push;
  output [0:0]S;
  output [62:0]\dout_reg[64] ;
  output \dout_reg[64]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]Q;
  input alpha_real_V_reg_3311;
  input \alpha_real_V_reg_331_reg[14] ;
  input alpha_real_V_reg_33118_out;
  input [0:0]alpha_real_V_reg_331;
  input \beta_imag_V_2_reg_371_reg[0] ;
  input [6:0]\ap_CS_fsm_reg[19] ;
  input gmem_WREADY;
  input [61:0]\dout_reg[61] ;
  input [61:0]\mem_reg[3][61]_srl4_i_1 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  input \ap_CS_fsm_reg[15] ;
  input \beta_real_V_reg_350_reg[14] ;
  input [1:0]beta_real_V_reg_350;
  input ap_rst_n;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;

  wire AWREADY_Dummy;
  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \alpha_real_V_1_reg_2084_reg[14] ;
  wire [0:0]alpha_real_V_reg_331;
  wire alpha_real_V_reg_3311;
  wire alpha_real_V_reg_33118_out;
  wire \alpha_real_V_reg_331_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire [6:0]\ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \beta_imag_V_2_reg_371_reg[0] ;
  wire [1:0]beta_real_V_reg_350;
  wire \beta_real_V_reg_350_reg[14] ;
  wire [61:0]\dout_reg[61] ;
  wire [62:0]\dout_reg[64] ;
  wire \dout_reg[64]_0 ;
  wire dout_vld_i_1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_2_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr_reg_n_3_[0] ;
  wire \raddr_reg_n_3_[1] ;
  wire \raddr_reg_n_3_[2] ;
  wire tmp_valid_reg;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\ap_CS_fsm_reg[19] [5:2]),
        .\dout_reg[0]_1 (wreq_valid),
        .\dout_reg[0]_2 (empty_n_reg_n_3),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\dout_reg[64]_0 ),
        .\dout_reg[64]_2 (\raddr_reg_n_3_[0] ),
        .\dout_reg[64]_3 (\raddr_reg_n_3_[1] ),
        .gmem_AWREADY(gmem_AWREADY),
        .\mem_reg[3][61]_srl4_i_1_0 (\mem_reg[3][61]_srl4_i_1 ),
        .\mem_reg[3][61]_srl4_i_1_1 (\mem_reg[3][61]_srl4_i_1_0 ),
        .\mem_reg[3][61]_srl4_i_1_2 (\mem_reg[3][61]_srl4_i_1_1 ),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .tmp_valid_reg(tmp_valid_reg),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    \alpha_real_V_reg_331[14]_i_1 
       (.I0(Q),
        .I1(alpha_real_V_reg_3311),
        .I2(\alpha_real_V_reg_331_reg[14] ),
        .I3(alpha_real_V_reg_33118_out),
        .I4(full_n_reg_0),
        .I5(alpha_real_V_reg_331),
        .O(\alpha_real_V_1_reg_2084_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \alpha_real_V_reg_331[15]_i_1 
       (.I0(\ap_CS_fsm_reg[19] [0]),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(full_n_reg_0),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \alpha_real_V_reg_331[15]_i_2 
       (.I0(gmem_AWREADY),
        .I1(\beta_imag_V_2_reg_371_reg[0] ),
        .I2(\ap_CS_fsm_reg[19] [0]),
        .I3(\ap_CS_fsm_reg[15] ),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\ap_CS_fsm_reg[19] [0]),
        .I1(\ap_CS_fsm_reg[15] ),
        .I2(\ap_CS_fsm_reg[19] [2]),
        .I3(gmem_AWREADY),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm_reg[19] [2]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[19] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\ap_CS_fsm_reg[19] [3]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[19] [4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\ap_CS_fsm_reg[19] [4]),
        .I1(gmem_AWREADY),
        .I2(\ap_CS_fsm_reg[19] [5]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\ap_CS_fsm_reg[19] [5]),
        .I1(gmem_AWREADY),
        .I2(gmem_WREADY),
        .I3(\ap_CS_fsm_reg[19] [6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \beta_imag_V_2_reg_371[15]_i_2 
       (.I0(gmem_AWREADY),
        .I1(\beta_imag_V_2_reg_371_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    \beta_real_V_reg_350[13]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\beta_imag_V_2_reg_371_reg[0] ),
        .I2(\beta_real_V_reg_350_reg[14] ),
        .I3(beta_real_V_reg_350[0]),
        .I4(alpha_real_V_reg_33118_out),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'h00000000FF8F7000)) 
    \beta_real_V_reg_350[14]_i_1 
       (.I0(gmem_AWREADY),
        .I1(\beta_imag_V_2_reg_371_reg[0] ),
        .I2(\beta_real_V_reg_350_reg[14] ),
        .I3(beta_real_V_reg_350[1]),
        .I4(alpha_real_V_reg_3311),
        .I5(alpha_real_V_reg_33118_out),
        .O(full_n_reg_1));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_3),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_3),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(empty_n_i_2_n_3),
        .I3(pop),
        .I4(push_0),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(empty_n_i_2_n_3),
        .I2(full_n_i_2_n_3),
        .I3(gmem_AWREADY),
        .I4(push_0),
        .I5(pop),
        .O(full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(gmem_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(push_0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(pop),
        .I3(push_0),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[3]_i_1 
       (.I0(push_0),
        .I1(wrsp_ready),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(wreq_valid),
        .I5(empty_n_reg_n_3),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(pop),
        .I4(push_0),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push_0),
        .I2(empty_n_reg_n_3),
        .I3(\raddr_reg_n_3_[2] ),
        .I4(\raddr_reg_n_3_[1] ),
        .I5(\raddr_reg_n_3_[0] ),
        .O(\raddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push_0),
        .I5(pop),
        .O(\raddr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_3_[0] ),
        .I1(\raddr_reg_n_3_[1] ),
        .I2(\raddr_reg_n_3_[2] ),
        .I3(empty_n_reg_n_3),
        .I4(push_0),
        .I5(pop),
        .O(\raddr[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(\raddr_reg_n_3_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem_WREADY,
    D,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    ap_rst_n,
    pop,
    burst_valid,
    \mOutPtr_reg[0]_0 ,
    WREADY_Dummy,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5);
  output WVALID_Dummy;
  output gmem_WREADY;
  output [3:0]D;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input [3:0]mem_reg;
  input [30:0]mem_reg_0;
  input [30:0]mem_reg_1;
  input [28:0]mem_reg_2;
  input ap_rst_n;
  input pop;
  input burst_valid;
  input \mOutPtr_reg[0]_0 ;
  input WREADY_Dummy;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;

  wire [3:0]D;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__1_n_3;
  wire gmem_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_1__2_n_3 ;
  wire \mOutPtr[4]_i_1__1_n_3 ;
  wire \mOutPtr[4]_i_2__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire [3:0]mem_reg;
  wire [30:0]mem_reg_0;
  wire [30:0]mem_reg_1;
  wire [28:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_3_[3] ,\waddr_reg_n_3_[2] ,\waddr_reg_n_3_[1] ,\waddr_reg_n_3_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout(dout),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(gmem_WREADY),
        .mem_reg_5(mem_reg_3),
        .mem_reg_6(mem_reg_4),
        .mem_reg_7(mem_reg_5),
        .pop(pop),
        .push(push),
        .raddr(raddr),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(mem_reg[0]),
        .I1(gmem_WREADY),
        .I2(mem_reg[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(mem_reg[1]),
        .I1(gmem_WREADY),
        .I2(mem_reg[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(mem_reg[2]),
        .I1(gmem_WREADY),
        .I2(mem_reg[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(gmem_WREADY),
        .I1(mem_reg[3]),
        .O(D[3]));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_3),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_3),
        .I2(gmem_WREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push),
        .I1(burst_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(WREADY_Dummy),
        .I4(WVALID_Dummy),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F0E0)) 
    \mOutPtr[4]_i_3__1 
       (.I0(mem_reg[1]),
        .I1(mem_reg[2]),
        .I2(gmem_WREADY),
        .I3(mem_reg[0]),
        .I4(mem_reg[3]),
        .I5(pop),
        .O(mOutPtr18_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_3 ),
        .D(\mOutPtr[4]_i_2__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_3_[1] ),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\waddr[3]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(\waddr_reg_n_3_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_valid,
    wrsp_ready,
    E,
    p_12_in,
    push__0,
    resp_ready__1,
    push,
    \dout_reg[0]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    pop,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_valid;
  output wrsp_ready;
  output [0:0]E;
  output p_12_in;
  output push__0;
  output resp_ready__1;
  input push;
  input [0:0]\dout_reg[0]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input pop;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_2__2_n_3;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire need_wrsp;
  wire p_12_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_3 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(E),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_5),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (wrsp_valid),
        .dout_vld_reg(empty_n_reg_n_3),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_18),
        .full_n_reg(full_n_i_2__2_n_3),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] (wrsp_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_3_[4] ,\mOutPtr_reg_n_3_[3] ,\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .pop(pop),
        .pop_1(pop_1),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_7),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(U_fifo_srl_n_6),
        .wreq_valid(wreq_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_3),
        .I1(pop_1),
        .I2(wrsp_ready),
        .I3(E),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized1_0
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0] ,
    resp_ready__1,
    Q,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0] ;
  input resp_ready__1;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__7_n_3;
  wire empty_n_reg_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__7_n_3;
  wire last_resp;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire \mOutPtr[3]_i_1__5_n_3 ;
  wire \mOutPtr[4]_i_1__3_n_3 ;
  wire \mOutPtr[4]_i_2__2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_3 ;
  wire \raddr[1]_i_1__1_n_3 ;
  wire \raddr[2]_i_1__1_n_3 ;
  wire \raddr[3]_i_1__1_n_3 ;
  wire \raddr[3]_i_2__1_n_3 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized0_1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_5),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_3),
        .empty_n_reg(U_fifo_srl_n_6),
        .full_n_reg(full_n_i_2__7_n_3),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_3),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready__1),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_3),
        .O(\mOutPtr[4]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready__1),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[3]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_3 ),
        .D(\mOutPtr[4]_i_2__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_3),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__1 
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready__1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_3),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[0]_i_1__3_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[1]_i_1__1_n_3 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[2]_i_1__1_n_3 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_3 ),
        .D(\raddr[3]_i_2__1_n_3 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    full_n_reg_0,
    D,
    pop,
    SR,
    ap_clk,
    dout_vld_reg_1,
    ap_start,
    ap_rst_n,
    push__0,
    wrsp_valid,
    wrsp_type,
    \mOutPtr_reg[0]_0 ,
    last_resp,
    p_12_in);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output [4:0]D;
  output pop;
  input [0:0]SR;
  input ap_clk;
  input [5:0]dout_vld_reg_1;
  input ap_start;
  input ap_rst_n;
  input push__0;
  input wrsp_valid;
  input wrsp_type;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input last_resp;
  input p_12_in;

  wire [4:0]D;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire dout_vld_i_1__2_n_3;
  wire dout_vld_reg_0;
  wire [5:0]dout_vld_reg_1;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__2_n_3;
  wire full_n_i_2__0_n_3;
  wire full_n_reg_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire p_12_in;
  wire pop;
  wire push__0;
  wire wrsp_type;
  wire wrsp_valid;

  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(dout_vld_reg_1[5]),
        .I1(dout_vld_reg_0),
        .I2(ap_start),
        .I3(dout_vld_reg_1[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(dout_vld_reg_1[1]),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_1[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(dout_vld_reg_1[2]),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_1[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(dout_vld_reg_1[3]),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_1[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(dout_vld_reg_1[4]),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_1[5]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_1[5]),
        .I2(dout_vld_reg_1[2]),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1[4]),
        .I5(dout_vld_reg_1[3]),
        .O(dout_vld_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(empty_n_i_2__2_n_3),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .O(empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_3),
        .I2(full_n_i_2__0_n_3),
        .I3(full_n_reg_0),
        .I4(push__0),
        .I5(pop),
        .O(full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(full_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h77F7F7F788080808)) 
    \mOutPtr[3]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(wrsp_valid),
        .I2(wrsp_type),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(last_resp),
        .I5(pop),
        .O(\mOutPtr[3]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \mOutPtr[3]_i_3 
       (.I0(dout_vld_reg_1[3]),
        .I1(dout_vld_reg_1[4]),
        .I2(dout_vld_reg_1[2]),
        .I3(dout_vld_reg_1[5]),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_3),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_3 ),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__7_n_3;
  wire dout_vld_reg_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__3_n_3;
  wire empty_n_i_3__0_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__3_n_3;
  wire full_n_i_2__3_n_3;
  wire full_n_i_3_n_3;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[2]_i_1__4_n_3 ;
  wire \mOutPtr[3]_i_1__4_n_3 ;
  wire \mOutPtr[4]_i_1__2_n_3 ;
  wire \mOutPtr[5]_i_1_n_3 ;
  wire \mOutPtr[5]_i_2_n_3 ;
  wire \mOutPtr[5]_i_3_n_3 ;
  wire \mOutPtr[6]_i_1_n_3 ;
  wire \mOutPtr[7]_i_1_n_3 ;
  wire \mOutPtr[8]_i_1_n_3 ;
  wire \mOutPtr[8]_i_2_n_3 ;
  wire \mOutPtr[8]_i_3_n_3 ;
  wire \mOutPtr[8]_i_5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire \mOutPtr_reg_n_3_[5] ;
  wire \mOutPtr_reg_n_3_[6] ;
  wire \mOutPtr_reg_n_3_[7] ;
  wire \mOutPtr_reg_n_3_[8] ;

  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_3),
        .I1(dout_vld_reg_n_3),
        .O(dout_vld_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_3),
        .Q(dout_vld_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_3),
        .I1(empty_n_i_3__0_n_3),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_n_3),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[7] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(empty_n_i_2__3_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[4] ),
        .I3(\mOutPtr_reg_n_3_[8] ),
        .I4(\mOutPtr_reg_n_3_[6] ),
        .O(empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_3),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_n_3),
        .I5(empty_n_reg_n_3),
        .O(full_n_i_1__3_n_3));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3_n_3),
        .I1(\mOutPtr_reg_n_3_[5] ),
        .I2(\mOutPtr_reg_n_3_[3] ),
        .I3(\mOutPtr_reg_n_3_[8] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_3_[6] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[7] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(full_n_i_3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_n_3),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_3 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_3 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3_n_3 ),
        .I3(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_3 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5_n_3 ),
        .I3(\mOutPtr_reg_n_3_[6] ),
        .O(\mOutPtr[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_3 ),
        .I1(\mOutPtr_reg_n_3_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_3 ),
        .I4(\mOutPtr_reg_n_3_[7] ),
        .O(\mOutPtr[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_3),
        .I3(dout_vld_reg_n_3),
        .O(\mOutPtr[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_3_[7] ),
        .I1(\mOutPtr[8]_i_3_n_3 ),
        .I2(\mOutPtr_reg_n_3_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_3 ),
        .I5(\mOutPtr_reg_n_3_[8] ),
        .O(\mOutPtr[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .I5(\mOutPtr_reg_n_3_[5] ),
        .O(\mOutPtr[8]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[8]_i_4 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_n_3),
        .I3(empty_n_reg_n_3),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_3_[5] ),
        .I1(\mOutPtr_reg_n_3_[3] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[4]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[5]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[6]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[7]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_3 ),
        .D(\mOutPtr[8]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized4
   (dout_vld_reg_0,
    fifo_burst_ready,
    ap_rst_n_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_loop__10 ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    next_wreq,
    E,
    \could_multi_bursts.sect_handling_reg_2 ,
    pop,
    in,
    \could_multi_bursts.sect_handling_reg_3 ,
    dout_vld_reg_2,
    \could_multi_bursts.sect_handling_reg_4 ,
    WVALID_Dummy_reg,
    SR,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \mOutPtr_reg[0]_0 ,
    \could_multi_bursts.sect_handling_reg_5 ,
    CO,
    \start_addr_reg[63] ,
    Q,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    \dout[3]_i_2 ,
    \raddr_reg_reg[3] ,
    \mem_reg[14][0]_srl15_i_3 ,
    \mem_reg[14][0]_srl15_i_3_0 ,
    WLAST_Dummy_reg_1,
    sel);
  output dout_vld_reg_0;
  output fifo_burst_ready;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_loop__10 ;
  output \could_multi_bursts.next_loop ;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output next_wreq;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output pop;
  output [3:0]in;
  output [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  output dout_vld_reg_2;
  output \could_multi_bursts.sect_handling_reg_4 ;
  output WVALID_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input \could_multi_bursts.sect_handling_reg_5 ;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]Q;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input [7:0]\dout[3]_i_2 ;
  input \raddr_reg_reg[3] ;
  input [9:0]\mem_reg[14][0]_srl15_i_3 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input WLAST_Dummy_reg_1;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire [7:0]\dout[3]_i_2 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__4_n_3;
  wire empty_n_reg_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__4_n_3;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire next_wreq;
  wire pop;
  wire pop_0;
  wire \raddr[0]_i_1__0_n_3 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg_reg[3] ;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_6),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_1),
        .ap_rst_n_1(U_fifo_srl_n_4),
        .\dout[3]_i_2_0 (\dout[3]_i_2 ),
        .dout_vld_reg(empty_n_reg_n_3),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_20),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__4_n_3),
        .full_n_reg_0(\could_multi_bursts.next_loop ),
        .in(in),
        .\mOutPtr_reg[0] (fifo_burst_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_3_[4] ,\mOutPtr_reg_n_3_[3] ,\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\mem_reg[14][0]_srl15_i_3 ),
        .\mem_reg[14][0]_srl15_i_3_1 (\mem_reg[14][0]_srl15_i_3_0 ),
        .pop_0(pop_0),
        .\raddr_reg[0] (U_fifo_srl_n_7),
        .\sect_len_buf_reg[8] (\could_multi_bursts.last_loop__10 ),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(dout_vld_reg_2));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_20),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_3),
        .I1(pop_0),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3
       (.I0(ap_rst_n),
        .I1(WVALID_Dummy),
        .I2(dout_vld_reg_0),
        .I3(WLAST_Dummy_reg),
        .I4(WLAST_Dummy_reg_0),
        .O(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\raddr[0]_i_1__0_n_3 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WVALID_Dummy),
        .I4(\raddr_reg_reg[3] ),
        .O(pop));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(next_wreq),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_5 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized5
   (req_fifo_valid,
    ap_rst_n_0,
    full_n_reg_0,
    sel,
    Q,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output ap_rst_n_0;
  output full_n_reg_0;
  output sel;
  output [65:0]Q;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input [65:0]in;

  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__4_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__5_n_3;
  wire empty_n_reg_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__5_n_3;
  wire full_n_i_2__5_n_3;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire \mOutPtr[3]_i_1__6_n_3 ;
  wire \mOutPtr[4]_i_1__4_n_3 ;
  wire \mOutPtr[4]_i_2__3_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__1_n_3 ;
  wire \raddr[1]_i_1__2_n_3 ;
  wire \raddr[2]_i_1__2_n_3 ;
  wire \raddr[3]_i_1__2_n_3 ;
  wire \raddr[3]_i_2__2_n_3 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[2]_0 (empty_n_reg_n_3),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__4
       (.I0(empty_n_reg_n_3),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_3),
        .Q(req_fifo_valid),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_3),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__6 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[3]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_3 ),
        .D(\mOutPtr[4]_i_2__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__2 
       (.I0(pop),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(full_n_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(empty_n_reg_n_3),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[0]_i_1__1_n_3 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[1]_i_1__2_n_3 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[2]_i_1__2_n_3 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_3 ),
        .D(\raddr[3]_i_2__2_n_3 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized6
   (full_n_reg_0,
    empty_n_reg_0,
    E,
    req_en__0,
    dout_vld_reg_0,
    full_n_reg_1,
    D,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    \dout_reg[36] ,
    empty_n_reg_1,
    \dout_reg[36]_0 ,
    ap_clk,
    dout_vld_reg_1,
    WVALID_Dummy,
    \last_cnt_reg[1] ,
    dout_vld_reg_2,
    ap_rst_n,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    in);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg_0;
  output [0:0]full_n_reg_1;
  output [3:0]D;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_1;
  input \dout_reg[36]_0 ;
  input ap_clk;
  input dout_vld_reg_1;
  input WVALID_Dummy;
  input \last_cnt_reg[1] ;
  input dout_vld_reg_2;
  input ap_rst_n;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [4:0]Q;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input [36:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire data_en__3;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_i_1__5_n_3;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__6_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_3;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__6_n_3;
  wire full_n_i_2__6_n_3;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [36:0]in;
  wire \last_cnt_reg[1] ;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[2]_i_1__7_n_3 ;
  wire \mOutPtr[3]_i_1__7_n_3 ;
  wire \mOutPtr[4]_i_1__5_n_3 ;
  wire \mOutPtr[4]_i_2__4_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \mOutPtr_reg_n_3_[3] ;
  wire \mOutPtr_reg_n_3_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__2_n_3 ;
  wire \raddr[1]_i_1__3_n_3 ;
  wire \raddr[2]_i_1__3_n_3 ;
  wire \raddr[3]_i_1__3_n_3 ;
  wire \raddr[3]_i_2__3_n_3 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .data_en__3(data_en__3),
        .\dout_reg[0]_0 (empty_n_reg_n_3),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (raddr_reg),
        .\dout_reg[36]_2 (\dout_reg[36]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[1] (\last_cnt_reg[1] ),
        .\last_cnt_reg[1]_0 (full_n_reg_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(dout_vld_reg_1),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(dout_vld_reg_2),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_3),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_3),
        .Q(fifo_valid),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_3),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_3_[4] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[3] ),
        .O(empty_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_3),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[3] ),
        .I4(\mOutPtr_reg_n_3_[4] ),
        .O(full_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(dout_vld_reg_2),
        .I3(WVALID_Dummy),
        .O(full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__7 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[1] ),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_3 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[3] ),
        .O(\mOutPtr[3]_i_1__7_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_3_[3] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_3_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\last_cnt_reg[1] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[2]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[3]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[3] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_3 ),
        .D(\mOutPtr[4]_i_2__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[4] ),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1
       (.I0(dout_vld_reg_1),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(dout_vld_reg_2),
        .I5(ap_rst_n),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_3),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_3),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__3 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__3 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(empty_n_reg_n_3),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[0]_i_1__2_n_3 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[1]_i_1__3_n_3 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[2]_i_1__3_n_3 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_3 ),
        .D(\raddr[3]_i_2__3_n_3 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_mem
   (rnext,
    push,
    dout,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    raddr,
    pop,
    mem_reg_4,
    ap_clk,
    mem_reg_5,
    mem_reg_6,
    SR,
    mem_reg_7,
    Q);
  output [3:0]rnext;
  output push;
  output [35:0]dout;
  input [30:0]mem_reg_0;
  input [3:0]mem_reg_1;
  input [30:0]mem_reg_2;
  input [28:0]mem_reg_3;
  input [3:0]raddr;
  input pop;
  input mem_reg_4;
  input ap_clk;
  input mem_reg_5;
  input mem_reg_6;
  input [0:0]SR;
  input mem_reg_7;
  input [3:0]Q;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [35:0]dout;
  wire [31:0]gmem_WDATA;
  wire [30:0]mem_reg_0;
  wire [3:0]mem_reg_1;
  wire [30:0]mem_reg_2;
  wire [28:0]mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RTL_RAM_BITS = "540" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(gmem_WDATA[15:0]),
        .DIBDI({gmem_WDATA[31:29],gmem_WDATA[29],gmem_WDATA[27:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_5),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_6),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_7),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push,push,push,push}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_10
       (.I0(mem_reg_0[9]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[9]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[9]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[9]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_11
       (.I0(mem_reg_0[8]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[8]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[8]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[8]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_12
       (.I0(mem_reg_0[7]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[7]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[7]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_13
       (.I0(mem_reg_0[6]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[6]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[6]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_14
       (.I0(mem_reg_0[5]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[5]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[5]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_15
       (.I0(mem_reg_0[4]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[4]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[4]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_16
       (.I0(mem_reg_0[3]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[3]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[3]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_17
       (.I0(mem_reg_0[2]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[2]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[2]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_18
       (.I0(mem_reg_0[1]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[1]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[1]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_19
       (.I0(mem_reg_0[0]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[0]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[0]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[0]));
  LUT5 #(
    .INIT(32'h888888B8)) 
    mem_reg_i_20
       (.I0(mem_reg_0[30]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_2[30]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_1[1]),
        .O(gmem_WDATA[31]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_21
       (.I0(mem_reg_0[29]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[28]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[29]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[30]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_22
       (.I0(mem_reg_0[28]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[27]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[28]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[29]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_23
       (.I0(mem_reg_0[27]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[26]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[27]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[27]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_24
       (.I0(mem_reg_0[26]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[25]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[26]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[26]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_25
       (.I0(mem_reg_0[25]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[25]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[25]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[25]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_26
       (.I0(mem_reg_0[24]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[24]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[24]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[24]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_27
       (.I0(mem_reg_0[23]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[23]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[23]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[23]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_28
       (.I0(mem_reg_0[22]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[22]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[22]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[22]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_29
       (.I0(mem_reg_0[21]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[21]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[21]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[21]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_30
       (.I0(mem_reg_0[20]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[20]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[20]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[20]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_31
       (.I0(mem_reg_0[19]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[19]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[19]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[19]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_32
       (.I0(mem_reg_0[18]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[18]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[18]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[18]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_33
       (.I0(mem_reg_0[17]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[17]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[17]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[17]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_34
       (.I0(mem_reg_0[16]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[16]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[16]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[16]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mem_reg_i_35
       (.I0(mem_reg_1[3]),
        .I1(mem_reg_1[0]),
        .I2(mem_reg_4),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_1[1]),
        .O(push));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_4
       (.I0(mem_reg_0[15]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[15]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[15]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[15]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_5
       (.I0(mem_reg_0[14]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[14]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[14]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[14]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_6
       (.I0(mem_reg_0[13]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[13]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[13]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[13]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_7
       (.I0(mem_reg_0[12]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[12]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[12]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[12]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_8
       (.I0(mem_reg_0[11]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[11]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[11]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[11]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_9
       (.I0(mem_reg_0[10]),
        .I1(mem_reg_1[3]),
        .I2(mem_reg_3[10]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[10]),
        .I5(mem_reg_1[1]),
        .O(gmem_WDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    S,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    Q,
    last_sect_buf_reg,
    AWVALID_Dummy,
    next_wreq,
    sect_cnt0,
    \data_p2_reg[67]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [1:0]S;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [63:0]\data_p1_reg[95]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_buf_reg;
  input AWVALID_Dummy;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [63:0]\data_p2_reg[67]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1_n_3 ;
  wire \data_p1[32]_i_1_n_3 ;
  wire \data_p1[33]_i_1_n_3 ;
  wire \data_p1[34]_i_1_n_3 ;
  wire \data_p1[35]_i_1_n_3 ;
  wire \data_p1[36]_i_1_n_3 ;
  wire \data_p1[37]_i_1_n_3 ;
  wire \data_p1[38]_i_1_n_3 ;
  wire \data_p1[39]_i_1_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[40]_i_1_n_3 ;
  wire \data_p1[41]_i_1_n_3 ;
  wire \data_p1[42]_i_1_n_3 ;
  wire \data_p1[43]_i_1_n_3 ;
  wire \data_p1[44]_i_1_n_3 ;
  wire \data_p1[45]_i_1_n_3 ;
  wire \data_p1[46]_i_1_n_3 ;
  wire \data_p1[47]_i_1_n_3 ;
  wire \data_p1[48]_i_1_n_3 ;
  wire \data_p1[49]_i_1_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[50]_i_1_n_3 ;
  wire \data_p1[51]_i_1_n_3 ;
  wire \data_p1[52]_i_1_n_3 ;
  wire \data_p1[53]_i_1_n_3 ;
  wire \data_p1[54]_i_1_n_3 ;
  wire \data_p1[55]_i_1_n_3 ;
  wire \data_p1[56]_i_1_n_3 ;
  wire \data_p1[57]_i_1_n_3 ;
  wire \data_p1[58]_i_1_n_3 ;
  wire \data_p1[59]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[60]_i_1_n_3 ;
  wire \data_p1[61]_i_1_n_3 ;
  wire \data_p1[62]_i_1_n_3 ;
  wire \data_p1[63]_i_1_n_3 ;
  wire \data_p1[66]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[95]_i_2_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]\data_p1_reg[95]_0 ;
  wire [63:0]\data_p2_reg[67]_0 ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[33] ;
  wire \data_p2_reg_n_3_[34] ;
  wire \data_p2_reg_n_3_[35] ;
  wire \data_p2_reg_n_3_[36] ;
  wire \data_p2_reg_n_3_[37] ;
  wire \data_p2_reg_n_3_[38] ;
  wire \data_p2_reg_n_3_[39] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[40] ;
  wire \data_p2_reg_n_3_[41] ;
  wire \data_p2_reg_n_3_[42] ;
  wire \data_p2_reg_n_3_[43] ;
  wire \data_p2_reg_n_3_[44] ;
  wire \data_p2_reg_n_3_[45] ;
  wire \data_p2_reg_n_3_[46] ;
  wire \data_p2_reg_n_3_[47] ;
  wire \data_p2_reg_n_3_[48] ;
  wire \data_p2_reg_n_3_[49] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[50] ;
  wire \data_p2_reg_n_3_[51] ;
  wire \data_p2_reg_n_3_[52] ;
  wire \data_p2_reg_n_3_[53] ;
  wire \data_p2_reg_n_3_[54] ;
  wire \data_p2_reg_n_3_[55] ;
  wire \data_p2_reg_n_3_[56] ;
  wire \data_p2_reg_n_3_[57] ;
  wire \data_p2_reg_n_3_[58] ;
  wire \data_p2_reg_n_3_[59] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[60] ;
  wire \data_p2_reg_n_3_[61] ;
  wire \data_p2_reg_n_3_[62] ;
  wire \data_p2_reg_n_3_[63] ;
  wire \data_p2_reg_n_3_[66] ;
  wire \data_p2_reg_n_3_[67] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire \end_addr_reg[13]_i_1_n_4 ;
  wire \end_addr_reg[13]_i_1_n_5 ;
  wire \end_addr_reg[13]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire \end_addr_reg[17]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire \end_addr_reg[21]_i_1_n_4 ;
  wire \end_addr_reg[21]_i_1_n_5 ;
  wire \end_addr_reg[21]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire \end_addr_reg[25]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire \end_addr_reg[29]_i_1_n_4 ;
  wire \end_addr_reg[29]_i_1_n_5 ;
  wire \end_addr_reg[29]_i_1_n_6 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[33]_i_1_n_6 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_4 ;
  wire \end_addr_reg[37]_i_1_n_5 ;
  wire \end_addr_reg[37]_i_1_n_6 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_6 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_4 ;
  wire \end_addr_reg[45]_i_1_n_5 ;
  wire \end_addr_reg[45]_i_1_n_6 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_6 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_4 ;
  wire \end_addr_reg[53]_i_1_n_5 ;
  wire \end_addr_reg[53]_i_1_n_6 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[5]_i_1_n_4 ;
  wire \end_addr_reg[5]_i_1_n_5 ;
  wire \end_addr_reg[5]_i_1_n_6 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_4 ;
  wire \end_addr_reg[61]_i_1_n_5 ;
  wire \end_addr_reg[61]_i_1_n_6 ;
  wire \end_addr_reg[63]_i_1_n_6 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire \end_addr_reg[9]_i_1_n_6 ;
  wire [4:0]last_sect_buf_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_3;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_wreq),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [8]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [9]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [10]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [11]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [12]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [13]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [14]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [15]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [16]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [17]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [18]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [19]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [20]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [21]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [22]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [23]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [24]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [25]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [26]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [27]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [0]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [28]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [29]),
        .O(\data_p1[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [30]),
        .O(\data_p1[32]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_3_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [31]),
        .O(\data_p1[33]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_3_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [32]),
        .O(\data_p1[34]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_3_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [33]),
        .O(\data_p1[35]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_3_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [34]),
        .O(\data_p1[36]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_3_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [35]),
        .O(\data_p1[37]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_3_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [36]),
        .O(\data_p1[38]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_3_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [37]),
        .O(\data_p1[39]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [1]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_3_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [38]),
        .O(\data_p1[40]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_3_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [39]),
        .O(\data_p1[41]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_3_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [40]),
        .O(\data_p1[42]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_3_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [41]),
        .O(\data_p1[43]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_3_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [42]),
        .O(\data_p1[44]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_3_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [43]),
        .O(\data_p1[45]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_3_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [44]),
        .O(\data_p1[46]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_3_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [45]),
        .O(\data_p1[47]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_3_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [46]),
        .O(\data_p1[48]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_3_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [47]),
        .O(\data_p1[49]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [2]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_3_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [48]),
        .O(\data_p1[50]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_3_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [49]),
        .O(\data_p1[51]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_3_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [50]),
        .O(\data_p1[52]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_3_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [51]),
        .O(\data_p1[53]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_3_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [52]),
        .O(\data_p1[54]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_3_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [53]),
        .O(\data_p1[55]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_3_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [54]),
        .O(\data_p1[56]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_3_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [55]),
        .O(\data_p1[57]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_3_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [56]),
        .O(\data_p1[58]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_3_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [57]),
        .O(\data_p1[59]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [3]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_3_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [58]),
        .O(\data_p1[60]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_3_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [59]),
        .O(\data_p1[61]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_3_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [60]),
        .O(\data_p1[62]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_3_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [61]),
        .O(\data_p1[63]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_3_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [62]),
        .O(\data_p1[66]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [4]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [5]),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [6]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AWVALID_Dummy),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_3_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [63]),
        .O(\data_p1[95]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[67]_0 [7]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_3 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [8]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [9]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [10]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [11]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [12]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [13]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [14]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [15]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [16]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [17]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [18]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [19]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [20]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [21]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [22]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [23]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [24]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [25]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [26]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [27]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [0]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [28]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [29]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [30]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [31]),
        .Q(\data_p2_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [32]),
        .Q(\data_p2_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [33]),
        .Q(\data_p2_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [34]),
        .Q(\data_p2_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [35]),
        .Q(\data_p2_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [36]),
        .Q(\data_p2_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [37]),
        .Q(\data_p2_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [1]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [38]),
        .Q(\data_p2_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [39]),
        .Q(\data_p2_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [40]),
        .Q(\data_p2_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [41]),
        .Q(\data_p2_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [42]),
        .Q(\data_p2_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [43]),
        .Q(\data_p2_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [44]),
        .Q(\data_p2_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [45]),
        .Q(\data_p2_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [46]),
        .Q(\data_p2_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [47]),
        .Q(\data_p2_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [2]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [48]),
        .Q(\data_p2_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [49]),
        .Q(\data_p2_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [50]),
        .Q(\data_p2_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [51]),
        .Q(\data_p2_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [52]),
        .Q(\data_p2_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [53]),
        .Q(\data_p2_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [54]),
        .Q(\data_p2_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [55]),
        .Q(\data_p2_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [56]),
        .Q(\data_p2_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [57]),
        .Q(\data_p2_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [3]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [58]),
        .Q(\data_p2_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [59]),
        .Q(\data_p2_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [60]),
        .Q(\data_p2_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [61]),
        .Q(\data_p2_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [62]),
        .Q(\data_p2_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [63]),
        .Q(\data_p2_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [4]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [5]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [6]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[67]_0 [7]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_3 ),
        .CO({\end_addr_reg[13]_i_1_n_3 ,\end_addr_reg[13]_i_1_n_4 ,\end_addr_reg[13]_i_1_n_5 ,\end_addr_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_3 ),
        .CO({\end_addr_reg[17]_i_1_n_3 ,\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 ,\end_addr_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_3 ),
        .CO({\end_addr_reg[21]_i_1_n_3 ,\end_addr_reg[21]_i_1_n_4 ,\end_addr_reg[21]_i_1_n_5 ,\end_addr_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_3 ),
        .CO({\end_addr_reg[25]_i_1_n_3 ,\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 ,\end_addr_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_3 ),
        .CO({\end_addr_reg[29]_i_1_n_3 ,\end_addr_reg[29]_i_1_n_4 ,\end_addr_reg[29]_i_1_n_5 ,\end_addr_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_3 ),
        .CO({\end_addr_reg[33]_i_1_n_3 ,\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 ,\end_addr_reg[33]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_3 ),
        .CO({\end_addr_reg[37]_i_1_n_3 ,\end_addr_reg[37]_i_1_n_4 ,\end_addr_reg[37]_i_1_n_5 ,\end_addr_reg[37]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_3 ),
        .CO({\end_addr_reg[41]_i_1_n_3 ,\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 ,\end_addr_reg[41]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_3 ),
        .CO({\end_addr_reg[45]_i_1_n_3 ,\end_addr_reg[45]_i_1_n_4 ,\end_addr_reg[45]_i_1_n_5 ,\end_addr_reg[45]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_3 ),
        .CO({\end_addr_reg[49]_i_1_n_3 ,\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 ,\end_addr_reg[49]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_3 ),
        .CO({\end_addr_reg[53]_i_1_n_3 ,\end_addr_reg[53]_i_1_n_4 ,\end_addr_reg[53]_i_1_n_5 ,\end_addr_reg[53]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_3 ),
        .CO({\end_addr_reg[57]_i_1_n_3 ,\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 ,\end_addr_reg[57]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_3 ,\end_addr_reg[5]_i_1_n_4 ,\end_addr_reg[5]_i_1_n_5 ,\end_addr_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_3 ),
        .CO({\end_addr_reg[61]_i_1_n_3 ,\end_addr_reg[61]_i_1_n_4 ,\end_addr_reg[61]_i_1_n_5 ,\end_addr_reg[61]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_3 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_3 ),
        .CO({\end_addr_reg[9]_i_1_n_3 ,\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 ,\end_addr_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(Q[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(next_wreq),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(next_wreq),
        .I3(AWVALID_Dummy),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem_AWVALID,
    \last_cnt_reg[4] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    Q,
    D,
    E);
  output rs_req_ready;
  output m_axi_gmem_AWVALID;
  output \last_cnt_reg[4] ;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [1:0]Q;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[30]_i_1__0_n_3 ;
  wire \data_p1[31]_i_1__0_n_3 ;
  wire \data_p1[32]_i_1__0_n_3 ;
  wire \data_p1[33]_i_1__0_n_3 ;
  wire \data_p1[34]_i_1__0_n_3 ;
  wire \data_p1[35]_i_1__0_n_3 ;
  wire \data_p1[36]_i_1__0_n_3 ;
  wire \data_p1[37]_i_1__0_n_3 ;
  wire \data_p1[38]_i_1__0_n_3 ;
  wire \data_p1[39]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[40]_i_1__0_n_3 ;
  wire \data_p1[41]_i_1__0_n_3 ;
  wire \data_p1[42]_i_1__0_n_3 ;
  wire \data_p1[43]_i_1__0_n_3 ;
  wire \data_p1[44]_i_1__0_n_3 ;
  wire \data_p1[45]_i_1__0_n_3 ;
  wire \data_p1[46]_i_1__0_n_3 ;
  wire \data_p1[47]_i_1__0_n_3 ;
  wire \data_p1[48]_i_1__0_n_3 ;
  wire \data_p1[49]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[50]_i_1__0_n_3 ;
  wire \data_p1[51]_i_1__0_n_3 ;
  wire \data_p1[52]_i_1__0_n_3 ;
  wire \data_p1[53]_i_1__0_n_3 ;
  wire \data_p1[54]_i_1__0_n_3 ;
  wire \data_p1[55]_i_1__0_n_3 ;
  wire \data_p1[56]_i_1__0_n_3 ;
  wire \data_p1[57]_i_1__0_n_3 ;
  wire \data_p1[58]_i_1__0_n_3 ;
  wire \data_p1[59]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[60]_i_1__0_n_3 ;
  wire \data_p1[61]_i_1__0_n_3 ;
  wire \data_p1[62]_i_1__0_n_3 ;
  wire \data_p1[63]_i_2_n_3 ;
  wire \data_p1[64]_i_1_n_3 ;
  wire \data_p1[65]_i_1_n_3 ;
  wire \data_p1[66]_i_1__0_n_3 ;
  wire \data_p1[67]_i_1_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_1__0_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_3_[10] ;
  wire \data_p2_reg_n_3_[11] ;
  wire \data_p2_reg_n_3_[12] ;
  wire \data_p2_reg_n_3_[13] ;
  wire \data_p2_reg_n_3_[14] ;
  wire \data_p2_reg_n_3_[15] ;
  wire \data_p2_reg_n_3_[16] ;
  wire \data_p2_reg_n_3_[17] ;
  wire \data_p2_reg_n_3_[18] ;
  wire \data_p2_reg_n_3_[19] ;
  wire \data_p2_reg_n_3_[20] ;
  wire \data_p2_reg_n_3_[21] ;
  wire \data_p2_reg_n_3_[22] ;
  wire \data_p2_reg_n_3_[23] ;
  wire \data_p2_reg_n_3_[24] ;
  wire \data_p2_reg_n_3_[25] ;
  wire \data_p2_reg_n_3_[26] ;
  wire \data_p2_reg_n_3_[27] ;
  wire \data_p2_reg_n_3_[28] ;
  wire \data_p2_reg_n_3_[29] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[30] ;
  wire \data_p2_reg_n_3_[31] ;
  wire \data_p2_reg_n_3_[32] ;
  wire \data_p2_reg_n_3_[33] ;
  wire \data_p2_reg_n_3_[34] ;
  wire \data_p2_reg_n_3_[35] ;
  wire \data_p2_reg_n_3_[36] ;
  wire \data_p2_reg_n_3_[37] ;
  wire \data_p2_reg_n_3_[38] ;
  wire \data_p2_reg_n_3_[39] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[40] ;
  wire \data_p2_reg_n_3_[41] ;
  wire \data_p2_reg_n_3_[42] ;
  wire \data_p2_reg_n_3_[43] ;
  wire \data_p2_reg_n_3_[44] ;
  wire \data_p2_reg_n_3_[45] ;
  wire \data_p2_reg_n_3_[46] ;
  wire \data_p2_reg_n_3_[47] ;
  wire \data_p2_reg_n_3_[48] ;
  wire \data_p2_reg_n_3_[49] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[50] ;
  wire \data_p2_reg_n_3_[51] ;
  wire \data_p2_reg_n_3_[52] ;
  wire \data_p2_reg_n_3_[53] ;
  wire \data_p2_reg_n_3_[54] ;
  wire \data_p2_reg_n_3_[55] ;
  wire \data_p2_reg_n_3_[56] ;
  wire \data_p2_reg_n_3_[57] ;
  wire \data_p2_reg_n_3_[58] ;
  wire \data_p2_reg_n_3_[59] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[60] ;
  wire \data_p2_reg_n_3_[61] ;
  wire \data_p2_reg_n_3_[62] ;
  wire \data_p2_reg_n_3_[63] ;
  wire \data_p2_reg_n_3_[64] ;
  wire \data_p2_reg_n_3_[65] ;
  wire \data_p2_reg_n_3_[66] ;
  wire \data_p2_reg_n_3_[67] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire \data_p2_reg_n_3_[8] ;
  wire \data_p2_reg_n_3_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__2_n_3;
  wire [1:1]state;
  wire \state[0]_i_2_n_3 ;
  wire \state[1]_i_1__2_n_3 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_3_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_3_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_3_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_3_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_3_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_3_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_3_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_3_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_3_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_3_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_3_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_3_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_3_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_3_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_3_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_3_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_3_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_3_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_3_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_3_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_3_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_3_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_3_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_3_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_3_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_3_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_3_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_3_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_3_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_3_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_3_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_3_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_3_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_3_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_3_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_3_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_3_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_3_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_3_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_3_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_3_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_3_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_3_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_3_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_3_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_3_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_3_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_3_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_3_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_3_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_3_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_3_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_3_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_3_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_3_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_3_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_3_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_3_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_3_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_3_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_3 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_3 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_3 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_3 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_3_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_3_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_3_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_3_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_3_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_3_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_3_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_3_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_3_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_3_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_3_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_3_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_3_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_3_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_3_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_3_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_3_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_3_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_3_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_3_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_3_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_3_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_3_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_3_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_3_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_3_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_3_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_3_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_3_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_3_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_3_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_3_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_3_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_3_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_3_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_3_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_3_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__2
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__2_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_3),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__2_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_3 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready__1,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready__1;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready__1),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__1_n_3;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_3 ;
  wire \state[1]_i_1__1_n_3 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl
   (pop,
    push,
    push_0,
    S,
    \dout_reg[64]_0 ,
    \dout_reg[64]_1 ,
    \dout_reg[61]_0 ,
    \dout_reg[0]_0 ,
    \mem_reg[3][61]_srl4_i_1_0 ,
    \mem_reg[3][61]_srl4_i_1_1 ,
    \mem_reg[3][61]_srl4_i_1_2 ,
    wrsp_ready,
    tmp_valid_reg,
    AWREADY_Dummy,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    gmem_AWREADY,
    \dout_reg[64]_2 ,
    \dout_reg[64]_3 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output push_0;
  output [0:0]S;
  output [62:0]\dout_reg[64]_0 ;
  output \dout_reg[64]_1 ;
  input [61:0]\dout_reg[61]_0 ;
  input [3:0]\dout_reg[0]_0 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_2 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input gmem_AWREADY;
  input \dout_reg[64]_2 ;
  input \dout_reg[64]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [3:0]\dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [62:0]\dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire \dout_reg[64]_3 ;
  wire gmem_AWREADY;
  wire \mem_reg[3][0]_srl4_i_2_n_3 ;
  wire \mem_reg[3][0]_srl4_i_3_n_3 ;
  wire \mem_reg[3][0]_srl4_n_3 ;
  wire \mem_reg[3][10]_srl4_i_1_n_3 ;
  wire \mem_reg[3][10]_srl4_i_2_n_3 ;
  wire \mem_reg[3][10]_srl4_n_3 ;
  wire \mem_reg[3][11]_srl4_i_1_n_3 ;
  wire \mem_reg[3][11]_srl4_i_2_n_3 ;
  wire \mem_reg[3][11]_srl4_n_3 ;
  wire \mem_reg[3][12]_srl4_i_1_n_3 ;
  wire \mem_reg[3][12]_srl4_i_2_n_3 ;
  wire \mem_reg[3][12]_srl4_n_3 ;
  wire \mem_reg[3][13]_srl4_i_1_n_3 ;
  wire \mem_reg[3][13]_srl4_i_2_n_3 ;
  wire \mem_reg[3][13]_srl4_n_3 ;
  wire \mem_reg[3][14]_srl4_i_1_n_3 ;
  wire \mem_reg[3][14]_srl4_i_2_n_3 ;
  wire \mem_reg[3][14]_srl4_n_3 ;
  wire \mem_reg[3][15]_srl4_i_1_n_3 ;
  wire \mem_reg[3][15]_srl4_i_2_n_3 ;
  wire \mem_reg[3][15]_srl4_n_3 ;
  wire \mem_reg[3][16]_srl4_i_1_n_3 ;
  wire \mem_reg[3][16]_srl4_i_2_n_3 ;
  wire \mem_reg[3][16]_srl4_n_3 ;
  wire \mem_reg[3][17]_srl4_i_1_n_3 ;
  wire \mem_reg[3][17]_srl4_i_2_n_3 ;
  wire \mem_reg[3][17]_srl4_n_3 ;
  wire \mem_reg[3][18]_srl4_i_1_n_3 ;
  wire \mem_reg[3][18]_srl4_i_2_n_3 ;
  wire \mem_reg[3][18]_srl4_n_3 ;
  wire \mem_reg[3][19]_srl4_i_1_n_3 ;
  wire \mem_reg[3][19]_srl4_i_2_n_3 ;
  wire \mem_reg[3][19]_srl4_n_3 ;
  wire \mem_reg[3][1]_srl4_i_1_n_3 ;
  wire \mem_reg[3][1]_srl4_i_2_n_3 ;
  wire \mem_reg[3][1]_srl4_n_3 ;
  wire \mem_reg[3][20]_srl4_i_1_n_3 ;
  wire \mem_reg[3][20]_srl4_i_2_n_3 ;
  wire \mem_reg[3][20]_srl4_n_3 ;
  wire \mem_reg[3][21]_srl4_i_1_n_3 ;
  wire \mem_reg[3][21]_srl4_i_2_n_3 ;
  wire \mem_reg[3][21]_srl4_n_3 ;
  wire \mem_reg[3][22]_srl4_i_1_n_3 ;
  wire \mem_reg[3][22]_srl4_i_2_n_3 ;
  wire \mem_reg[3][22]_srl4_n_3 ;
  wire \mem_reg[3][23]_srl4_i_1_n_3 ;
  wire \mem_reg[3][23]_srl4_i_2_n_3 ;
  wire \mem_reg[3][23]_srl4_n_3 ;
  wire \mem_reg[3][24]_srl4_i_1_n_3 ;
  wire \mem_reg[3][24]_srl4_i_2_n_3 ;
  wire \mem_reg[3][24]_srl4_n_3 ;
  wire \mem_reg[3][25]_srl4_i_1_n_3 ;
  wire \mem_reg[3][25]_srl4_i_2_n_3 ;
  wire \mem_reg[3][25]_srl4_n_3 ;
  wire \mem_reg[3][26]_srl4_i_1_n_3 ;
  wire \mem_reg[3][26]_srl4_i_2_n_3 ;
  wire \mem_reg[3][26]_srl4_n_3 ;
  wire \mem_reg[3][27]_srl4_i_1_n_3 ;
  wire \mem_reg[3][27]_srl4_i_2_n_3 ;
  wire \mem_reg[3][27]_srl4_n_3 ;
  wire \mem_reg[3][28]_srl4_i_1_n_3 ;
  wire \mem_reg[3][28]_srl4_i_2_n_3 ;
  wire \mem_reg[3][28]_srl4_n_3 ;
  wire \mem_reg[3][29]_srl4_i_1_n_3 ;
  wire \mem_reg[3][29]_srl4_i_2_n_3 ;
  wire \mem_reg[3][29]_srl4_n_3 ;
  wire \mem_reg[3][2]_srl4_i_1_n_3 ;
  wire \mem_reg[3][2]_srl4_i_2_n_3 ;
  wire \mem_reg[3][2]_srl4_n_3 ;
  wire \mem_reg[3][30]_srl4_i_1_n_3 ;
  wire \mem_reg[3][30]_srl4_i_2_n_3 ;
  wire \mem_reg[3][30]_srl4_n_3 ;
  wire \mem_reg[3][31]_srl4_i_1_n_3 ;
  wire \mem_reg[3][31]_srl4_i_2_n_3 ;
  wire \mem_reg[3][31]_srl4_n_3 ;
  wire \mem_reg[3][32]_srl4_i_1_n_3 ;
  wire \mem_reg[3][32]_srl4_i_2_n_3 ;
  wire \mem_reg[3][32]_srl4_n_3 ;
  wire \mem_reg[3][33]_srl4_i_1_n_3 ;
  wire \mem_reg[3][33]_srl4_i_2_n_3 ;
  wire \mem_reg[3][33]_srl4_n_3 ;
  wire \mem_reg[3][34]_srl4_i_1_n_3 ;
  wire \mem_reg[3][34]_srl4_i_2_n_3 ;
  wire \mem_reg[3][34]_srl4_n_3 ;
  wire \mem_reg[3][35]_srl4_i_1_n_3 ;
  wire \mem_reg[3][35]_srl4_i_2_n_3 ;
  wire \mem_reg[3][35]_srl4_n_3 ;
  wire \mem_reg[3][36]_srl4_i_1_n_3 ;
  wire \mem_reg[3][36]_srl4_i_2_n_3 ;
  wire \mem_reg[3][36]_srl4_n_3 ;
  wire \mem_reg[3][37]_srl4_i_1_n_3 ;
  wire \mem_reg[3][37]_srl4_i_2_n_3 ;
  wire \mem_reg[3][37]_srl4_n_3 ;
  wire \mem_reg[3][38]_srl4_i_1_n_3 ;
  wire \mem_reg[3][38]_srl4_i_2_n_3 ;
  wire \mem_reg[3][38]_srl4_n_3 ;
  wire \mem_reg[3][39]_srl4_i_1_n_3 ;
  wire \mem_reg[3][39]_srl4_i_2_n_3 ;
  wire \mem_reg[3][39]_srl4_n_3 ;
  wire \mem_reg[3][3]_srl4_i_1_n_3 ;
  wire \mem_reg[3][3]_srl4_i_2_n_3 ;
  wire \mem_reg[3][3]_srl4_n_3 ;
  wire \mem_reg[3][40]_srl4_i_1_n_3 ;
  wire \mem_reg[3][40]_srl4_i_2_n_3 ;
  wire \mem_reg[3][40]_srl4_n_3 ;
  wire \mem_reg[3][41]_srl4_i_1_n_3 ;
  wire \mem_reg[3][41]_srl4_i_2_n_3 ;
  wire \mem_reg[3][41]_srl4_n_3 ;
  wire \mem_reg[3][42]_srl4_i_1_n_3 ;
  wire \mem_reg[3][42]_srl4_i_2_n_3 ;
  wire \mem_reg[3][42]_srl4_n_3 ;
  wire \mem_reg[3][43]_srl4_i_1_n_3 ;
  wire \mem_reg[3][43]_srl4_i_2_n_3 ;
  wire \mem_reg[3][43]_srl4_n_3 ;
  wire \mem_reg[3][44]_srl4_i_1_n_3 ;
  wire \mem_reg[3][44]_srl4_i_2_n_3 ;
  wire \mem_reg[3][44]_srl4_n_3 ;
  wire \mem_reg[3][45]_srl4_i_1_n_3 ;
  wire \mem_reg[3][45]_srl4_i_2_n_3 ;
  wire \mem_reg[3][45]_srl4_n_3 ;
  wire \mem_reg[3][46]_srl4_i_1_n_3 ;
  wire \mem_reg[3][46]_srl4_i_2_n_3 ;
  wire \mem_reg[3][46]_srl4_n_3 ;
  wire \mem_reg[3][47]_srl4_i_1_n_3 ;
  wire \mem_reg[3][47]_srl4_i_2_n_3 ;
  wire \mem_reg[3][47]_srl4_n_3 ;
  wire \mem_reg[3][48]_srl4_i_1_n_3 ;
  wire \mem_reg[3][48]_srl4_i_2_n_3 ;
  wire \mem_reg[3][48]_srl4_n_3 ;
  wire \mem_reg[3][49]_srl4_i_1_n_3 ;
  wire \mem_reg[3][49]_srl4_i_2_n_3 ;
  wire \mem_reg[3][49]_srl4_n_3 ;
  wire \mem_reg[3][4]_srl4_i_1_n_3 ;
  wire \mem_reg[3][4]_srl4_i_2_n_3 ;
  wire \mem_reg[3][4]_srl4_n_3 ;
  wire \mem_reg[3][50]_srl4_i_1_n_3 ;
  wire \mem_reg[3][50]_srl4_i_2_n_3 ;
  wire \mem_reg[3][50]_srl4_n_3 ;
  wire \mem_reg[3][51]_srl4_i_1_n_3 ;
  wire \mem_reg[3][51]_srl4_i_2_n_3 ;
  wire \mem_reg[3][51]_srl4_n_3 ;
  wire \mem_reg[3][52]_srl4_i_1_n_3 ;
  wire \mem_reg[3][52]_srl4_i_2_n_3 ;
  wire \mem_reg[3][52]_srl4_n_3 ;
  wire \mem_reg[3][53]_srl4_i_1_n_3 ;
  wire \mem_reg[3][53]_srl4_i_2_n_3 ;
  wire \mem_reg[3][53]_srl4_n_3 ;
  wire \mem_reg[3][54]_srl4_i_1_n_3 ;
  wire \mem_reg[3][54]_srl4_i_2_n_3 ;
  wire \mem_reg[3][54]_srl4_n_3 ;
  wire \mem_reg[3][55]_srl4_i_1_n_3 ;
  wire \mem_reg[3][55]_srl4_i_2_n_3 ;
  wire \mem_reg[3][55]_srl4_n_3 ;
  wire \mem_reg[3][56]_srl4_i_1_n_3 ;
  wire \mem_reg[3][56]_srl4_i_2_n_3 ;
  wire \mem_reg[3][56]_srl4_n_3 ;
  wire \mem_reg[3][57]_srl4_i_1_n_3 ;
  wire \mem_reg[3][57]_srl4_i_2_n_3 ;
  wire \mem_reg[3][57]_srl4_n_3 ;
  wire \mem_reg[3][58]_srl4_i_1_n_3 ;
  wire \mem_reg[3][58]_srl4_i_2_n_3 ;
  wire \mem_reg[3][58]_srl4_n_3 ;
  wire \mem_reg[3][59]_srl4_i_1_n_3 ;
  wire \mem_reg[3][59]_srl4_i_2_n_3 ;
  wire \mem_reg[3][59]_srl4_n_3 ;
  wire \mem_reg[3][5]_srl4_i_1_n_3 ;
  wire \mem_reg[3][5]_srl4_i_2_n_3 ;
  wire \mem_reg[3][5]_srl4_n_3 ;
  wire \mem_reg[3][60]_srl4_i_1_n_3 ;
  wire \mem_reg[3][60]_srl4_i_2_n_3 ;
  wire \mem_reg[3][60]_srl4_n_3 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_2 ;
  wire \mem_reg[3][61]_srl4_i_1_n_3 ;
  wire \mem_reg[3][61]_srl4_i_2_n_3 ;
  wire \mem_reg[3][61]_srl4_n_3 ;
  wire \mem_reg[3][64]_srl4_n_3 ;
  wire \mem_reg[3][6]_srl4_i_1_n_3 ;
  wire \mem_reg[3][6]_srl4_i_2_n_3 ;
  wire \mem_reg[3][6]_srl4_n_3 ;
  wire \mem_reg[3][7]_srl4_i_1_n_3 ;
  wire \mem_reg[3][7]_srl4_i_2_n_3 ;
  wire \mem_reg[3][7]_srl4_n_3 ;
  wire \mem_reg[3][8]_srl4_i_1_n_3 ;
  wire \mem_reg[3][8]_srl4_i_2_n_3 ;
  wire \mem_reg[3][8]_srl4_n_3 ;
  wire \mem_reg[3][9]_srl4_i_1_n_3 ;
  wire \mem_reg[3][9]_srl4_i_2_n_3 ;
  wire \mem_reg[3][9]_srl4_n_3 ;
  wire pop;
  wire push;
  wire push_0;
  wire tmp_valid_reg;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[64]_i_1 
       (.I0(wrsp_ready),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0]_2 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [62]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_3 ),
        .Q(\dout_reg[64]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(AWREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(\dout_reg[0]_1 ),
        .I3(wrsp_ready),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][0]_srl4_i_2_n_3 ),
        .Q(\mem_reg[3][0]_srl4_n_3 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(\dout_reg[0]_0 [3]),
        .I1(\dout_reg[0]_0 [0]),
        .I2(gmem_AWREADY),
        .I3(\dout_reg[0]_0 [2]),
        .I4(\dout_reg[0]_0 [1]),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(\dout_reg[61]_0 [0]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][0]_srl4_i_3_n_3 ),
        .O(\mem_reg[3][0]_srl4_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][0]_srl4_i_3 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [0]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [0]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [0]),
        .O(\mem_reg[3][0]_srl4_i_3_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][10]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][10]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [10]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][10]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][10]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][10]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [10]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [10]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [10]),
        .O(\mem_reg[3][10]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][11]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][11]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [11]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][11]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][11]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][11]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [11]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [11]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [11]),
        .O(\mem_reg[3][11]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][12]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][12]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [12]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][12]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][12]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][12]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [12]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [12]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [12]),
        .O(\mem_reg[3][12]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][13]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][13]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [13]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][13]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][13]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][13]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [13]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [13]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [13]),
        .O(\mem_reg[3][13]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][14]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][14]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [14]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][14]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][14]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][14]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [14]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [14]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [14]),
        .O(\mem_reg[3][14]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][15]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][15]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [15]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][15]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][15]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][15]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [15]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [15]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [15]),
        .O(\mem_reg[3][15]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][16]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][16]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [16]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][16]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][16]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][16]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [16]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [16]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [16]),
        .O(\mem_reg[3][16]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][17]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][17]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [17]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][17]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][17]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][17]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [17]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [17]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [17]),
        .O(\mem_reg[3][17]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][18]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][18]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [18]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][18]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][18]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][18]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [18]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [18]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [18]),
        .O(\mem_reg[3][18]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][19]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][19]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [19]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][19]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][19]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][19]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [19]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [19]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [19]),
        .O(\mem_reg[3][19]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][1]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][1]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [1]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][1]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][1]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][1]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [1]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [1]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [1]),
        .O(\mem_reg[3][1]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][20]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][20]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [20]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][20]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][20]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][20]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [20]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [20]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [20]),
        .O(\mem_reg[3][20]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][21]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][21]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [21]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][21]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][21]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][21]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [21]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [21]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [21]),
        .O(\mem_reg[3][21]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][22]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][22]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [22]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][22]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][22]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][22]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [22]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [22]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [22]),
        .O(\mem_reg[3][22]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][23]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][23]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [23]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][23]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][23]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][23]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [23]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [23]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [23]),
        .O(\mem_reg[3][23]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][24]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][24]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [24]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][24]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][24]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][24]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [24]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [24]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [24]),
        .O(\mem_reg[3][24]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][25]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][25]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [25]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][25]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][25]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][25]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [25]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [25]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [25]),
        .O(\mem_reg[3][25]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][26]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][26]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [26]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][26]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][26]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][26]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [26]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [26]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [26]),
        .O(\mem_reg[3][26]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][27]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][27]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [27]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][27]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][27]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][27]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [27]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [27]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [27]),
        .O(\mem_reg[3][27]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][28]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][28]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [28]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][28]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][28]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][28]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [28]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [28]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [28]),
        .O(\mem_reg[3][28]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][29]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][29]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [29]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][29]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][29]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][29]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [29]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [29]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [29]),
        .O(\mem_reg[3][29]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][2]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][2]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [2]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][2]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][2]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][2]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [2]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [2]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [2]),
        .O(\mem_reg[3][2]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][30]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][30]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [30]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][30]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][30]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][30]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [30]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [30]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [30]),
        .O(\mem_reg[3][30]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][31]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][31]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [31]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][31]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][31]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][31]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [31]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [31]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [31]),
        .O(\mem_reg[3][31]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][32]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][32]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [32]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][32]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][32]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][32]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [32]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [32]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [32]),
        .O(\mem_reg[3][32]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][33]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][33]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][33]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [33]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][33]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][33]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][33]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [33]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [33]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [33]),
        .O(\mem_reg[3][33]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][34]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][34]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][34]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [34]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][34]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][34]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][34]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [34]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [34]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [34]),
        .O(\mem_reg[3][34]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][35]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][35]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][35]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [35]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][35]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][35]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][35]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [35]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [35]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [35]),
        .O(\mem_reg[3][35]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][36]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][36]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][36]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [36]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][36]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][36]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][36]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [36]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [36]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [36]),
        .O(\mem_reg[3][36]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][37]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][37]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][37]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [37]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][37]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][37]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][37]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [37]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [37]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [37]),
        .O(\mem_reg[3][37]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][38]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][38]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][38]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [38]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][38]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][38]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][38]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [38]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [38]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [38]),
        .O(\mem_reg[3][38]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][39]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][39]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][39]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [39]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][39]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][39]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][39]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [39]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [39]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [39]),
        .O(\mem_reg[3][39]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][3]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][3]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [3]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][3]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][3]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][3]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [3]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [3]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [3]),
        .O(\mem_reg[3][3]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][40]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][40]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][40]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [40]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][40]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][40]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][40]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [40]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [40]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [40]),
        .O(\mem_reg[3][40]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][41]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][41]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][41]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [41]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][41]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][41]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][41]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [41]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [41]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [41]),
        .O(\mem_reg[3][41]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][42]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][42]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [42]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][42]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][42]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][42]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [42]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [42]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [42]),
        .O(\mem_reg[3][42]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][43]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][43]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][43]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [43]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][43]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][43]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][43]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [43]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [43]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [43]),
        .O(\mem_reg[3][43]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][44]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][44]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][44]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [44]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][44]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][44]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][44]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [44]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [44]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [44]),
        .O(\mem_reg[3][44]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][45]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][45]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][45]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [45]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][45]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][45]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][45]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [45]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [45]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [45]),
        .O(\mem_reg[3][45]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][46]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][46]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][46]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [46]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][46]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][46]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][46]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [46]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [46]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [46]),
        .O(\mem_reg[3][46]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][47]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][47]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][47]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [47]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][47]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][47]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][47]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [47]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [47]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [47]),
        .O(\mem_reg[3][47]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][48]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][48]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][48]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [48]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][48]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][48]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][48]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [48]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [48]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [48]),
        .O(\mem_reg[3][48]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][49]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][49]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][49]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [49]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][49]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][49]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][49]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [49]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [49]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [49]),
        .O(\mem_reg[3][49]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][4]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][4]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [4]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][4]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][4]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][4]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [4]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [4]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [4]),
        .O(\mem_reg[3][4]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][50]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][50]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][50]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [50]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][50]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][50]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][50]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [50]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [50]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [50]),
        .O(\mem_reg[3][50]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][51]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][51]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][51]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [51]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][51]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][51]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][51]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [51]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [51]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [51]),
        .O(\mem_reg[3][51]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][52]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][52]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][52]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [52]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][52]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][52]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][52]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [52]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [52]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [52]),
        .O(\mem_reg[3][52]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][53]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][53]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][53]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [53]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][53]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][53]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][53]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [53]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [53]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [53]),
        .O(\mem_reg[3][53]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][54]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][54]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][54]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [54]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][54]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][54]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][54]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [54]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [54]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [54]),
        .O(\mem_reg[3][54]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][55]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][55]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][55]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [55]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][55]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][55]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][55]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [55]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [55]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [55]),
        .O(\mem_reg[3][55]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][56]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][56]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][56]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [56]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][56]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][56]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][56]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [56]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [56]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [56]),
        .O(\mem_reg[3][56]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][57]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][57]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][57]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [57]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][57]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][57]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][57]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [57]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [57]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [57]),
        .O(\mem_reg[3][57]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][58]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][58]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][58]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [58]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][58]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][58]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][58]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [58]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [58]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [58]),
        .O(\mem_reg[3][58]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][59]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][59]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][59]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [59]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][59]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][59]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][59]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [59]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [59]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [59]),
        .O(\mem_reg[3][59]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][5]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][5]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [5]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][5]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][5]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][5]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [5]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [5]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [5]),
        .O(\mem_reg[3][5]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][60]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][60]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][60]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [60]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][60]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][60]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][60]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [60]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [60]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [60]),
        .O(\mem_reg[3][60]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][61]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][61]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][61]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [61]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][61]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][61]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][61]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [61]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [61]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [61]),
        .O(\mem_reg[3][61]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[3][64]_srl4_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][6]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][6]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [6]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][6]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][6]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][6]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [6]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [6]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [6]),
        .O(\mem_reg[3][6]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][7]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][7]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [7]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][7]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][7]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][7]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [7]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [7]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [7]),
        .O(\mem_reg[3][7]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][8]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][8]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [8]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][8]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][8]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][8]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [8]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [8]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [8]),
        .O(\mem_reg[3][8]_srl4_i_2_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[3][9]_srl4_i_1_n_3 ),
        .Q(\mem_reg[3][9]_srl4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(\dout_reg[61]_0 [9]),
        .I1(\dout_reg[0]_0 [3]),
        .I2(\mem_reg[3][9]_srl4_i_2_n_3 ),
        .O(\mem_reg[3][9]_srl4_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_reg[3][9]_srl4_i_2 
       (.I0(\mem_reg[3][61]_srl4_i_1_0 [9]),
        .I1(\dout_reg[0]_0 [2]),
        .I2(\mem_reg[3][61]_srl4_i_1_1 [9]),
        .I3(\dout_reg[0]_0 [1]),
        .I4(\mem_reg[3][61]_srl4_i_1_2 [9]),
        .O(\mem_reg[3][9]_srl4_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[64]_0 [62]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h8080FF80)) 
    tmp_valid_i_1
       (.I0(\dout_reg[64]_0 [62]),
        .I1(wrsp_ready),
        .I2(\dout_reg[0]_1 ),
        .I3(tmp_valid_reg),
        .I4(AWREADY_Dummy),
        .O(\dout_reg[64]_1 ));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop_1,
    ap_rst_n_0,
    s_ready_t_reg,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    p_12_in,
    push__0,
    resp_ready__1,
    empty_n_reg,
    push,
    \dout_reg[0]_1 ,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    E,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    wreq_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    last_resp,
    dout_vld_reg_0,
    \dout_reg[0]_2 ,
    dout_vld_reg_1,
    pop,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop_1;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output p_12_in;
  output push__0;
  output resp_ready__1;
  output empty_n_reg;
  input push;
  input [0:0]\dout_reg[0]_1 ;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input [0:0]E;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input wreq_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input \dout_reg[0]_2 ;
  input dout_vld_reg_1;
  input pop;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_12_in_0;
  wire p_8_in;
  wire pop;
  wire pop_1;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire [0:0]s_ready_t_reg;
  wire wreq_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg_1),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(\dout_reg[0]_2 ),
        .I5(dout_vld_reg),
        .O(pop_1));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_2 ),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h88080808)) 
    empty_n_i_3
       (.I0(dout_vld_reg_1),
        .I1(\dout_reg[0]_2 ),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(push__0));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(E),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_1),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in_0),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h000000008F000000)) 
    \mOutPtr[3]_i_4 
       (.I0(last_resp),
        .I1(dout_vld_reg_0),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_2 ),
        .I4(dout_vld_reg_1),
        .I5(pop),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1 
       (.I0(AWREADY_Dummy),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_1),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in_0),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(pop_1),
        .O(p_12_in_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[0]_1 ),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in_0),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in_0),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(Q[1]),
        .I1(p_12_in_0),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop_1),
        .I1(\mOutPtr_reg[0] ),
        .I2(wreq_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in_0),
        .I1(dout_vld_reg),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized0_1
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    \could_multi_bursts.last_loop__10 ,
    \dout_reg[0]_0 ,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input \could_multi_bursts.last_loop__10 ;
  input \dout_reg[0]_0 ;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__0 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__6
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized2
   (ap_rst_n_0,
    ap_rst_n_1,
    pop_0,
    E,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    in,
    \sect_len_buf_reg[8] ,
    empty_n_reg,
    WVALID_Dummy_reg,
    ap_rst_n,
    full_n_reg,
    full_n_reg_0,
    \mOutPtr_reg[0] ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    Q,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    \dout[3]_i_2_0 ,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \mem_reg[14][0]_srl15_i_3_0 ,
    \mem_reg[14][0]_srl15_i_3_1 ,
    WLAST_Dummy_reg_1,
    sel,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output ap_rst_n_1;
  output pop_0;
  output [0:0]E;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  input ap_rst_n;
  input full_n_reg;
  input full_n_reg_0;
  input \mOutPtr_reg[0] ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input [3:0]Q;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input [7:0]\dout[3]_i_2_0 ;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  input WLAST_Dummy_reg_1;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_3_n_3 ;
  wire \dout[3]_i_4_n_3 ;
  wire \dout_reg_n_3_[0] ;
  wire \dout_reg_n_3_[1] ;
  wire \dout_reg_n_3_[2] ;
  wire \dout_reg_n_3_[3] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [9:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire [5:0]\mem_reg[14][0]_srl15_i_3_1 ;
  wire \mem_reg[14][0]_srl15_i_4_n_3 ;
  wire \mem_reg[14][0]_srl15_i_5_n_3 ;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire \mem_reg[14][2]_srl15_n_3 ;
  wire \mem_reg[14][3]_srl15_n_3 ;
  wire next_burst;
  wire p_12_in;
  wire p_8_in;
  wire pop_0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_3 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_3_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_3_[1] ),
        .I5(\dout[3]_i_4_n_3 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(WVALID_Dummy),
        .I3(dout_vld_reg_0),
        .I4(WLAST_Dummy_reg),
        .I5(WLAST_Dummy_reg_0),
        .O(\dout[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_3_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_3_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_3 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_3 ),
        .Q(\dout_reg_n_3_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop_0),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(\mOutPtr_reg[0] ),
        .I5(pop_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .I5(pop_0),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [0]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_3 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_3 ),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [8]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [4]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [7]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [3]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [5]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [9]),
        .O(\mem_reg[14][0]_srl15_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [5]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [1]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [4]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [0]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [2]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [6]),
        .O(\mem_reg[14][0]_srl15_i_5_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [1]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [2]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [3]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2AAA2AAAAAAA2AAA)) 
    \raddr[3]_i_3__0 
       (.I0(pop_0),
        .I1(\mOutPtr_reg[0] ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(AWREADY_Dummy_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized3
   (SR,
    sel,
    pop,
    push,
    \dout_reg[67]_0 ,
    ap_rst_n,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    req_fifo_valid,
    \dout_reg[2]_0 ,
    in,
    Q,
    ap_clk);
  output [0:0]SR;
  output sel;
  output pop;
  output push;
  output [65:0]\dout_reg[67]_0 ;
  input ap_rst_n;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input req_fifo_valid;
  input \dout_reg[2]_0 ;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[2]_0 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_3 ;
  wire \mem_reg[14][11]_srl15_n_3 ;
  wire \mem_reg[14][12]_srl15_n_3 ;
  wire \mem_reg[14][13]_srl15_n_3 ;
  wire \mem_reg[14][14]_srl15_n_3 ;
  wire \mem_reg[14][15]_srl15_n_3 ;
  wire \mem_reg[14][16]_srl15_n_3 ;
  wire \mem_reg[14][17]_srl15_n_3 ;
  wire \mem_reg[14][18]_srl15_n_3 ;
  wire \mem_reg[14][19]_srl15_n_3 ;
  wire \mem_reg[14][20]_srl15_n_3 ;
  wire \mem_reg[14][21]_srl15_n_3 ;
  wire \mem_reg[14][22]_srl15_n_3 ;
  wire \mem_reg[14][23]_srl15_n_3 ;
  wire \mem_reg[14][24]_srl15_n_3 ;
  wire \mem_reg[14][25]_srl15_n_3 ;
  wire \mem_reg[14][26]_srl15_n_3 ;
  wire \mem_reg[14][27]_srl15_n_3 ;
  wire \mem_reg[14][28]_srl15_n_3 ;
  wire \mem_reg[14][29]_srl15_n_3 ;
  wire \mem_reg[14][2]_srl15_n_3 ;
  wire \mem_reg[14][30]_srl15_n_3 ;
  wire \mem_reg[14][31]_srl15_n_3 ;
  wire \mem_reg[14][32]_srl15_n_3 ;
  wire \mem_reg[14][33]_srl15_n_3 ;
  wire \mem_reg[14][34]_srl15_n_3 ;
  wire \mem_reg[14][35]_srl15_n_3 ;
  wire \mem_reg[14][36]_srl15_n_3 ;
  wire \mem_reg[14][37]_srl15_n_3 ;
  wire \mem_reg[14][38]_srl15_n_3 ;
  wire \mem_reg[14][39]_srl15_n_3 ;
  wire \mem_reg[14][3]_srl15_n_3 ;
  wire \mem_reg[14][40]_srl15_n_3 ;
  wire \mem_reg[14][41]_srl15_n_3 ;
  wire \mem_reg[14][42]_srl15_n_3 ;
  wire \mem_reg[14][43]_srl15_n_3 ;
  wire \mem_reg[14][44]_srl15_n_3 ;
  wire \mem_reg[14][45]_srl15_n_3 ;
  wire \mem_reg[14][46]_srl15_n_3 ;
  wire \mem_reg[14][47]_srl15_n_3 ;
  wire \mem_reg[14][48]_srl15_n_3 ;
  wire \mem_reg[14][49]_srl15_n_3 ;
  wire \mem_reg[14][4]_srl15_n_3 ;
  wire \mem_reg[14][50]_srl15_n_3 ;
  wire \mem_reg[14][51]_srl15_n_3 ;
  wire \mem_reg[14][52]_srl15_n_3 ;
  wire \mem_reg[14][53]_srl15_n_3 ;
  wire \mem_reg[14][54]_srl15_n_3 ;
  wire \mem_reg[14][55]_srl15_n_3 ;
  wire \mem_reg[14][56]_srl15_n_3 ;
  wire \mem_reg[14][57]_srl15_n_3 ;
  wire \mem_reg[14][58]_srl15_n_3 ;
  wire \mem_reg[14][59]_srl15_n_3 ;
  wire \mem_reg[14][5]_srl15_n_3 ;
  wire \mem_reg[14][60]_srl15_n_3 ;
  wire \mem_reg[14][61]_srl15_n_3 ;
  wire \mem_reg[14][62]_srl15_n_3 ;
  wire \mem_reg[14][63]_srl15_n_3 ;
  wire \mem_reg[14][64]_srl15_n_3 ;
  wire \mem_reg[14][65]_srl15_n_3 ;
  wire \mem_reg[14][66]_srl15_n_3 ;
  wire \mem_reg[14][67]_srl15_n_3 ;
  wire \mem_reg[14][6]_srl15_n_3 ;
  wire \mem_reg[14][7]_srl15_n_3 ;
  wire \mem_reg[14][8]_srl15_n_3 ;
  wire \mem_reg[14][9]_srl15_n_3 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[2]_0 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_3 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__2 
       (.I0(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "qubit_operations_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_srl__parameterized4
   (E,
    req_en__0,
    dout_vld_reg,
    D,
    pop,
    data_en__3,
    WVALID_Dummy_reg,
    push,
    \dout_reg[36]_0 ,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    fifo_valid,
    \dout_reg[0]_0 ,
    \last_cnt_reg[1] ,
    \last_cnt_reg[1]_0 ,
    in,
    \dout_reg[36]_1 ,
    ap_clk,
    \dout_reg[36]_2 );
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg;
  output [3:0]D;
  output pop;
  output data_en__3;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [36:0]\dout_reg[36]_0 ;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [4:0]Q;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input fifo_valid;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[1] ;
  input \last_cnt_reg[1]_0 ;
  input [36:0]in;
  input [3:0]\dout_reg[36]_1 ;
  input ap_clk;
  input \dout_reg[36]_2 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire data_en__3;
  wire \dout_reg[0]_0 ;
  wire [36:0]\dout_reg[36]_0 ;
  wire [3:0]\dout_reg[36]_1 ;
  wire \dout_reg[36]_2 ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_3 ;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][10]_srl15_n_3 ;
  wire \mem_reg[14][11]_srl15_n_3 ;
  wire \mem_reg[14][12]_srl15_n_3 ;
  wire \mem_reg[14][13]_srl15_n_3 ;
  wire \mem_reg[14][14]_srl15_n_3 ;
  wire \mem_reg[14][15]_srl15_n_3 ;
  wire \mem_reg[14][16]_srl15_n_3 ;
  wire \mem_reg[14][17]_srl15_n_3 ;
  wire \mem_reg[14][18]_srl15_n_3 ;
  wire \mem_reg[14][19]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire \mem_reg[14][20]_srl15_n_3 ;
  wire \mem_reg[14][21]_srl15_n_3 ;
  wire \mem_reg[14][22]_srl15_n_3 ;
  wire \mem_reg[14][23]_srl15_n_3 ;
  wire \mem_reg[14][24]_srl15_n_3 ;
  wire \mem_reg[14][25]_srl15_n_3 ;
  wire \mem_reg[14][26]_srl15_n_3 ;
  wire \mem_reg[14][27]_srl15_n_3 ;
  wire \mem_reg[14][28]_srl15_n_3 ;
  wire \mem_reg[14][29]_srl15_n_3 ;
  wire \mem_reg[14][2]_srl15_n_3 ;
  wire \mem_reg[14][30]_srl15_n_3 ;
  wire \mem_reg[14][31]_srl15_n_3 ;
  wire \mem_reg[14][32]_srl15_n_3 ;
  wire \mem_reg[14][33]_srl15_n_3 ;
  wire \mem_reg[14][34]_srl15_n_3 ;
  wire \mem_reg[14][35]_srl15_n_3 ;
  wire \mem_reg[14][36]_srl15_n_3 ;
  wire \mem_reg[14][3]_srl15_n_3 ;
  wire \mem_reg[14][4]_srl15_n_3 ;
  wire \mem_reg[14][5]_srl15_n_3 ;
  wire \mem_reg[14][6]_srl15_n_3 ;
  wire \mem_reg[14][7]_srl15_n_3 ;
  wire \mem_reg[14][8]_srl15_n_3 ;
  wire \mem_reg[14][9]_srl15_n_3 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[31]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(\dout_reg[36]_2 ));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_3 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(\dout_reg[36]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1] ),
        .I3(\last_cnt_reg[1]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[36]),
        .I1(push),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_3 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[1] ),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_3 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1] ),
        .I3(\last_cnt_reg[1]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\last_cnt_reg[1]_0 ),
        .I1(\last_cnt_reg[1] ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_3 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_1 [0]),
        .A1(\dout_reg[36]_1 [1]),
        .A2(\dout_reg[36]_1 [2]),
        .A3(\dout_reg[36]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_3 
       (.I0(p_8_in),
        .I1(flying_req_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_store
   (wrsp_type,
    WVALID_Dummy,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    \alpha_real_V_1_reg_2084_reg[14] ,
    full_n_reg,
    D,
    E,
    \ap_CS_fsm_reg[4] ,
    full_n_reg_0,
    full_n_reg_1,
    empty_n_reg,
    tmp_valid_reg_0,
    resp_ready__1,
    \tmp_len_reg[31]_0 ,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_0,
    Q,
    alpha_real_V_reg_3311,
    \alpha_real_V_reg_331_reg[14] ,
    alpha_real_V_reg_33118_out,
    alpha_real_V_reg_331,
    dout_vld_reg_1,
    ap_start,
    \beta_imag_V_2_reg_371_reg[0] ,
    \dout_reg[61] ,
    \mem_reg[3][61]_srl4_i_1 ,
    \mem_reg[3][61]_srl4_i_1_0 ,
    \mem_reg[3][61]_srl4_i_1_1 ,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    \ap_CS_fsm_reg[15] ,
    \beta_real_V_reg_350_reg[14] ,
    beta_real_V_reg_350,
    ap_rst_n,
    pop,
    AWREADY_Dummy,
    burst_valid,
    \mOutPtr_reg[0] ,
    WREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    last_resp,
    need_wrsp,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4);
  output wrsp_type;
  output WVALID_Dummy;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output \alpha_real_V_1_reg_2084_reg[14] ;
  output full_n_reg;
  output [13:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output full_n_reg_0;
  output full_n_reg_1;
  output empty_n_reg;
  output [0:0]tmp_valid_reg_0;
  output resp_ready__1;
  output [63:0]\tmp_len_reg[31]_0 ;
  output [35:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_0;
  input [0:0]Q;
  input alpha_real_V_reg_3311;
  input \alpha_real_V_reg_331_reg[14] ;
  input alpha_real_V_reg_33118_out;
  input [0:0]alpha_real_V_reg_331;
  input [15:0]dout_vld_reg_1;
  input ap_start;
  input \beta_imag_V_2_reg_371_reg[0] ;
  input [61:0]\dout_reg[61] ;
  input [61:0]\mem_reg[3][61]_srl4_i_1 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  input [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  input [30:0]mem_reg;
  input [30:0]mem_reg_0;
  input [28:0]mem_reg_1;
  input \ap_CS_fsm_reg[15] ;
  input \beta_real_V_reg_350_reg[14] ;
  input [1:0]beta_real_V_reg_350;
  input ap_rst_n;
  input pop;
  input AWREADY_Dummy;
  input burst_valid;
  input \mOutPtr_reg[0] ;
  input WREADY_Dummy;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input last_resp;
  input need_wrsp;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [13:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \alpha_real_V_1_reg_2084_reg[14] ;
  wire [0:0]alpha_real_V_reg_331;
  wire alpha_real_V_reg_3311;
  wire alpha_real_V_reg_33118_out;
  wire \alpha_real_V_reg_331_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire \beta_imag_V_2_reg_371_reg[0] ;
  wire [1:0]beta_real_V_reg_350;
  wire \beta_real_V_reg_350_reg[14] ;
  wire burst_valid;
  wire [35:0]dout;
  wire [61:0]\dout_reg[61] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [15:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_WREADY;
  wire last_resp;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [30:0]mem_reg;
  wire [61:0]\mem_reg[3][61]_srl4_i_1 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_0 ;
  wire [61:0]\mem_reg[3][61]_srl4_i_1_1 ;
  wire [30:0]mem_reg_0;
  wire [28:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire pop;
  wire pop_0;
  wire push;
  wire push__0;
  wire resp_ready__1;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_len0_carry_n_6;
  wire [63:0]\tmp_len_reg[31]_0 ;
  wire [0:0]tmp_valid_reg_0;
  wire ursp_ready;
  wire [0:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [3:2]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.D(D[9:6]),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .gmem_WREADY(gmem_WREADY),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .mem_reg(dout_vld_reg_1[10:7]),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(mem_reg_2),
        .mem_reg_4(mem_reg_3),
        .mem_reg_5(mem_reg_4),
        .pop(pop));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[67]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(tmp_valid_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D[5:1]),
        .E(E),
        .Q(Q),
        .S(fifo_wreq_n_16),
        .SR(SR),
        .\alpha_real_V_1_reg_2084_reg[14] (\alpha_real_V_1_reg_2084_reg[14] ),
        .alpha_real_V_reg_331(alpha_real_V_reg_331),
        .alpha_real_V_reg_3311(alpha_real_V_reg_3311),
        .alpha_real_V_reg_33118_out(alpha_real_V_reg_33118_out),
        .\alpha_real_V_reg_331_reg[14] (\alpha_real_V_reg_331_reg[14] ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[19] (dout_vld_reg_1[7:1]),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beta_imag_V_2_reg_371_reg[0] (\beta_imag_V_2_reg_371_reg[0] ),
        .beta_real_V_reg_350(beta_real_V_reg_350),
        .\beta_real_V_reg_350_reg[14] (\beta_real_V_reg_350_reg[14] ),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[64] ({wreq_len,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79}),
        .\dout_reg[64]_0 (fifo_wreq_n_80),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .gmem_WREADY(gmem_WREADY),
        .\mem_reg[3][61]_srl4_i_1 (\mem_reg[3][61]_srl4_i_1 ),
        .\mem_reg[3][61]_srl4_i_1_0 (\mem_reg[3][61]_srl4_i_1_0 ),
        .\mem_reg[3][61]_srl4_i_1_1 (\mem_reg[3][61]_srl4_i_1_1 ),
        .push(push),
        .tmp_valid_reg(AWVALID_Dummy),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(next_wreq),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (wreq_len),
        .dout_vld_reg_0(\mOutPtr_reg[0]_0 ),
        .dout_vld_reg_1(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (AWVALID_Dummy),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .pop(pop_0),
        .push(push),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[31]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[31]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[31]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[31]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[31]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[31]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[31]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[31]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[31]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[31]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[31]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[31]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_len_reg[31]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_len_reg[31]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_len_reg[31]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_len_reg[31]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_len_reg[31]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_len_reg[31]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_len_reg[31]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_len_reg[31]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_len_reg[31]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_len_reg[31]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_len_reg[31]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_len_reg[31]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_len_reg[31]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(\tmp_len_reg[31]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(\tmp_len_reg[31]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(\tmp_len_reg[31]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(\tmp_len_reg[31]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(\tmp_len_reg[31]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(\tmp_len_reg[31]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(\tmp_len_reg[31]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:2],tmp_len0_carry_n_5,tmp_len0_carry_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len,1'b0}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3],tmp_len0[31],tmp_len0[2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,fifo_wreq_n_16,1'b1}));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [62]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [63]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_80),
        .Q(AWVALID_Dummy),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized2 user_resp
       (.D({D[13:10],D[0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1({dout_vld_reg_1[15:11],dout_vld_reg_1[0]}),
        .full_n_reg_0(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_12_in(p_12_in),
        .pop(pop_0),
        .push__0(push__0),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    full_n_reg,
    empty_n_reg,
    m_axi_gmem_AWVALID,
    E,
    sel,
    m_axi_gmem_WVALID,
    \dout_reg[36] ,
    empty_n_reg_0,
    \data_p1_reg[67] ,
    ap_clk,
    dout_vld_reg,
    WVALID_Dummy,
    \last_cnt_reg[1]_0 ,
    dout_vld_reg_0,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    \mOutPtr_reg[1] ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    m_axi_gmem_WREADY,
    \dout_reg[36]_0 ,
    in,
    dout);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output full_n_reg;
  output empty_n_reg;
  output m_axi_gmem_AWVALID;
  output [0:0]E;
  output sel;
  output m_axi_gmem_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input dout_vld_reg;
  input WVALID_Dummy;
  input \last_cnt_reg[1]_0 ;
  input dout_vld_reg_0;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input \mOutPtr_reg[1] ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input m_axi_gmem_WREADY;
  input \dout_reg[36]_0 ;
  input [65:0]in;
  input [35:0]dout;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire data_fifo_n_10;
  wire data_fifo_n_11;
  wire data_fifo_n_12;
  wire data_fifo_n_14;
  wire data_fifo_n_7;
  wire data_fifo_n_9;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire \dout_reg[0] ;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_3;
  wire full_n_reg;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_3 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[1]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_72;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_5;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_9,data_fifo_n_10,data_fifo_n_11,data_fifo_n_12}),
        .E(load_p2),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_14),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (SR),
        .dout_vld_reg_0(data_fifo_n_7),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .flying_req_reg(flying_req_reg_n_3),
        .flying_req_reg_0(rs_req_n_5),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(E),
        .in({\dout_reg[36]_0 ,dout}),
        .\last_cnt_reg[1] (\last_cnt_reg[1]_0 ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_7),
        .Q(flying_req_reg_n_3),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_3 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_14),
        .D(\last_cnt[0]_i_1_n_3 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_14),
        .D(data_fifo_n_12),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_14),
        .D(data_fifo_n_11),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_14),
        .D(data_fifo_n_10),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_14),
        .D(data_fifo_n_9),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[4] (rs_req_n_5),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    ap_rst_n_0,
    dout_vld_reg,
    empty_n_reg,
    m_axi_gmem_AWVALID,
    pop,
    Q,
    m_axi_gmem_WVALID,
    \dout_reg[36] ,
    empty_n_reg_0,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    dout_vld_reg_0,
    m_axi_gmem_AWREADY,
    AWVALID_Dummy,
    resp_ready__1,
    m_axi_gmem_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_BVALID,
    D,
    dout,
    E);
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output ap_rst_n_0;
  output dout_vld_reg;
  output empty_n_reg;
  output m_axi_gmem_AWVALID;
  output pop;
  output [0:0]Q;
  output m_axi_gmem_WVALID;
  output [36:0]\dout_reg[36] ;
  output empty_n_reg_0;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input dout_vld_reg_0;
  input m_axi_gmem_AWREADY;
  input AWVALID_Dummy;
  input resp_ready__1;
  input m_axi_gmem_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_BVALID;
  input [63:0]D;
  input [35:0]dout;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_3;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_3 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [63:2]data1;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[13]_i_2_n_3 ;
  wire \end_addr[13]_i_3_n_3 ;
  wire \end_addr[13]_i_4_n_3 ;
  wire \end_addr[13]_i_5_n_3 ;
  wire \end_addr[17]_i_2_n_3 ;
  wire \end_addr[17]_i_3_n_3 ;
  wire \end_addr[17]_i_4_n_3 ;
  wire \end_addr[17]_i_5_n_3 ;
  wire \end_addr[21]_i_2_n_3 ;
  wire \end_addr[21]_i_3_n_3 ;
  wire \end_addr[21]_i_4_n_3 ;
  wire \end_addr[21]_i_5_n_3 ;
  wire \end_addr[25]_i_2_n_3 ;
  wire \end_addr[25]_i_3_n_3 ;
  wire \end_addr[25]_i_4_n_3 ;
  wire \end_addr[25]_i_5_n_3 ;
  wire \end_addr[29]_i_2_n_3 ;
  wire \end_addr[29]_i_3_n_3 ;
  wire \end_addr[29]_i_4_n_3 ;
  wire \end_addr[29]_i_5_n_3 ;
  wire \end_addr[33]_i_2_n_3 ;
  wire \end_addr[33]_i_3_n_3 ;
  wire \end_addr[5]_i_2_n_3 ;
  wire \end_addr[5]_i_3_n_3 ;
  wire \end_addr[5]_i_4_n_3 ;
  wire \end_addr[5]_i_5_n_3 ;
  wire \end_addr[9]_i_2_n_3 ;
  wire \end_addr[9]_i_3_n_3 ;
  wire \end_addr[9]_i_4_n_3 ;
  wire \end_addr[9]_i_5_n_3 ;
  wire \end_addr_reg_n_3_[10] ;
  wire \end_addr_reg_n_3_[11] ;
  wire \end_addr_reg_n_3_[2] ;
  wire \end_addr_reg_n_3_[3] ;
  wire \end_addr_reg_n_3_[4] ;
  wire \end_addr_reg_n_3_[5] ;
  wire \end_addr_reg_n_3_[6] ;
  wire \end_addr_reg_n_3_[7] ;
  wire \end_addr_reg_n_3_[8] ;
  wire \end_addr_reg_n_3_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_22;
  wire fifo_burst_n_23;
  wire fifo_burst_n_24;
  wire fifo_burst_n_7;
  wire fifo_burst_n_8;
  wire fifo_burst_ready;
  wire fifo_resp_n_6;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_i_4_n_3;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__1_i_1_n_3;
  wire first_sect_carry__1_i_2_n_3;
  wire first_sect_carry__1_i_3_n_3;
  wire first_sect_carry__1_i_4_n_3;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__1_n_6;
  wire first_sect_carry__2_i_1_n_3;
  wire first_sect_carry__2_i_2_n_3;
  wire first_sect_carry__2_i_3_n_3;
  wire first_sect_carry__2_i_4_n_3;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__2_n_6;
  wire first_sect_carry__3_i_1_n_3;
  wire first_sect_carry__3_i_2_n_3;
  wire first_sect_carry__3_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_3;
  wire last_sect_carry__0_i_1_n_3;
  wire last_sect_carry__0_i_2_n_3;
  wire last_sect_carry__0_i_3_n_3;
  wire last_sect_carry__0_i_4_n_3;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__1_i_1_n_3;
  wire last_sect_carry__1_i_2_n_3;
  wire last_sect_carry__1_i_3_n_3;
  wire last_sect_carry__1_i_4_n_3;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__1_n_6;
  wire last_sect_carry__2_i_1_n_3;
  wire last_sect_carry__2_i_2_n_3;
  wire last_sect_carry__2_i_3_n_3;
  wire last_sect_carry__2_i_4_n_3;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__2_n_6;
  wire last_sect_carry__3_n_6;
  wire last_sect_carry_i_1_n_3;
  wire last_sect_carry_i_2_n_3;
  wire last_sect_carry_i_3_n_3;
  wire last_sect_carry_i_4_n_3;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire \len_cnt[7]_i_4_n_3 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [2:2]p_1_in;
  wire pop;
  wire push;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[32] ;
  wire \sect_addr_buf_reg_n_3_[33] ;
  wire \sect_addr_buf_reg_n_3_[34] ;
  wire \sect_addr_buf_reg_n_3_[35] ;
  wire \sect_addr_buf_reg_n_3_[36] ;
  wire \sect_addr_buf_reg_n_3_[37] ;
  wire \sect_addr_buf_reg_n_3_[38] ;
  wire \sect_addr_buf_reg_n_3_[39] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[40] ;
  wire \sect_addr_buf_reg_n_3_[41] ;
  wire \sect_addr_buf_reg_n_3_[42] ;
  wire \sect_addr_buf_reg_n_3_[43] ;
  wire \sect_addr_buf_reg_n_3_[44] ;
  wire \sect_addr_buf_reg_n_3_[45] ;
  wire \sect_addr_buf_reg_n_3_[46] ;
  wire \sect_addr_buf_reg_n_3_[47] ;
  wire \sect_addr_buf_reg_n_3_[48] ;
  wire \sect_addr_buf_reg_n_3_[49] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[50] ;
  wire \sect_addr_buf_reg_n_3_[51] ;
  wire \sect_addr_buf_reg_n_3_[52] ;
  wire \sect_addr_buf_reg_n_3_[53] ;
  wire \sect_addr_buf_reg_n_3_[54] ;
  wire \sect_addr_buf_reg_n_3_[55] ;
  wire \sect_addr_buf_reg_n_3_[56] ;
  wire \sect_addr_buf_reg_n_3_[57] ;
  wire \sect_addr_buf_reg_n_3_[58] ;
  wire \sect_addr_buf_reg_n_3_[59] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[60] ;
  wire \sect_addr_buf_reg_n_3_[61] ;
  wire \sect_addr_buf_reg_n_3_[62] ;
  wire \sect_addr_buf_reg_n_3_[63] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__10_n_6;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__11_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__5_n_6;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__6_n_6;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__7_n_6;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__8_n_6;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry__9_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[20] ;
  wire \sect_cnt_reg_n_3_[21] ;
  wire \sect_cnt_reg_n_3_[22] ;
  wire \sect_cnt_reg_n_3_[23] ;
  wire \sect_cnt_reg_n_3_[24] ;
  wire \sect_cnt_reg_n_3_[25] ;
  wire \sect_cnt_reg_n_3_[26] ;
  wire \sect_cnt_reg_n_3_[27] ;
  wire \sect_cnt_reg_n_3_[28] ;
  wire \sect_cnt_reg_n_3_[29] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[30] ;
  wire \sect_cnt_reg_n_3_[31] ;
  wire \sect_cnt_reg_n_3_[32] ;
  wire \sect_cnt_reg_n_3_[33] ;
  wire \sect_cnt_reg_n_3_[34] ;
  wire \sect_cnt_reg_n_3_[35] ;
  wire \sect_cnt_reg_n_3_[36] ;
  wire \sect_cnt_reg_n_3_[37] ;
  wire \sect_cnt_reg_n_3_[38] ;
  wire \sect_cnt_reg_n_3_[39] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[40] ;
  wire \sect_cnt_reg_n_3_[41] ;
  wire \sect_cnt_reg_n_3_[42] ;
  wire \sect_cnt_reg_n_3_[43] ;
  wire \sect_cnt_reg_n_3_[44] ;
  wire \sect_cnt_reg_n_3_[45] ;
  wire \sect_cnt_reg_n_3_[46] ;
  wire \sect_cnt_reg_n_3_[47] ;
  wire \sect_cnt_reg_n_3_[48] ;
  wire \sect_cnt_reg_n_3_[49] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[50] ;
  wire \sect_cnt_reg_n_3_[51] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf[4]_i_1_n_3 ;
  wire \sect_len_buf[5]_i_1_n_3 ;
  wire \sect_len_buf[6]_i_1_n_3 ;
  wire \sect_len_buf[7]_i_1_n_3 ;
  wire \sect_len_buf[8]_i_1_n_3 ;
  wire \sect_len_buf[9]_i_2_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_3;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_24),
        .Q(WLAST_Dummy_reg_n_3),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_22),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(p_1_in),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_59),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_2_n_3 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(data1[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf [8:7],\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_23),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_59),
        .O(\end_addr[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_59),
        .O(\end_addr[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_59),
        .O(\end_addr[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_59),
        .O(\end_addr[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_59),
        .O(\end_addr[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_59),
        .O(\end_addr[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_59),
        .O(\end_addr[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_59),
        .O(\end_addr[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_59),
        .O(\end_addr[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_59),
        .O(\end_addr[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_59),
        .O(\end_addr[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_59),
        .O(\end_addr[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_59),
        .O(\end_addr[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_59),
        .O(\end_addr[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_59),
        .O(\end_addr[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_59),
        .O(\end_addr[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_95),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_93),
        .I1(rs_wreq_n_59),
        .O(\end_addr[33]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_94),
        .I1(rs_wreq_n_59),
        .O(\end_addr[33]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_59),
        .O(\end_addr[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_59),
        .O(\end_addr[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_59),
        .O(\end_addr[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_122),
        .I1(p_1_in),
        .O(\end_addr[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_59),
        .O(\end_addr[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_116),
        .I1(rs_wreq_n_59),
        .O(\end_addr[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_117),
        .I1(rs_wreq_n_59),
        .O(\end_addr[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_59),
        .O(\end_addr[9]_i_5_n_3 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(\end_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(\end_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_3_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(fifo_burst_n_14),
        .Q(wreq_valid),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(WREADY_Dummy),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_3),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_24),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_7),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_8),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_11),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_burst_n_12),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_15),
        .\could_multi_bursts.sect_handling_reg_3 (p_14_in),
        .\could_multi_bursts.sect_handling_reg_4 (fifo_burst_n_23),
        .\could_multi_bursts.sect_handling_reg_5 (wreq_handling_reg_n_3),
        .\dout[3]_i_2 (len_cnt_reg),
        .dout_vld_reg_0(burst_valid),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(fifo_burst_n_22),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .\mem_reg[14][0]_srl15_i_3 ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] ,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\could_multi_bursts.loop_cnt_reg ),
        .next_wreq(next_wreq),
        .pop(pop),
        .\raddr_reg_reg[3] (dout_vld_reg_0),
        .sel(push),
        .\start_addr_reg[63] (last_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_fifo__parameterized1_0 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_6),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (last_sect_buf_reg_n_3),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready__1(resp_ready__1),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3,first_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_3_[23] ),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_3_[20] ),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_3_[17] ),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_3_[14] ),
        .O(first_sect_carry__0_i_4_n_3));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_3),
        .CO({first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5,first_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_3,first_sect_carry__1_i_2_n_3,first_sect_carry__1_i_3_n_3,first_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_3_[35] ),
        .O(first_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_3_[32] ),
        .O(first_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_3_[29] ),
        .O(first_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_3_[26] ),
        .O(first_sect_carry__1_i_4_n_3));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_3),
        .CO({first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5,first_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_3,first_sect_carry__2_i_2_n_3,first_sect_carry__2_i_3_n_3,first_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_3_[47] ),
        .O(first_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_3_[44] ),
        .O(first_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_3_[41] ),
        .O(first_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_3_[38] ),
        .O(first_sect_carry__2_i_4_n_3));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_3),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_3,first_sect_carry__3_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_3_[51] ),
        .O(first_sect_carry__3_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_3_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_3_[50] ),
        .O(first_sect_carry__3_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_3_[11] ),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_3_[8] ),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_3_[5] ),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_3_[2] ),
        .O(first_sect_carry_i_4_n_3));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_3),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_3,last_sect_carry_i_2_n_3,last_sect_carry_i_3_n_3,last_sect_carry_i_4_n_3}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_3,last_sect_carry__0_i_2_n_3,last_sect_carry__0_i_3_n_3,last_sect_carry__0_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_3_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_3_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_3_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_3_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_3_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_3));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_3),
        .CO({last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5,last_sect_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_3,last_sect_carry__1_i_2_n_3,last_sect_carry__1_i_3_n_3,last_sect_carry__1_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_3_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_3_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_3_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_3_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_3_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_3_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_3_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_3_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_3));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_3),
        .CO({last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5,last_sect_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_3,last_sect_carry__2_i_2_n_3,last_sect_carry__2_i_3_n_3,last_sect_carry__2_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_3_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_3_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_3_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_3_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_3_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_3_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_3_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_3_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_3));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_3),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_4,rs_wreq_n_5}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_3_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_3_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_3_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_3_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_3 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_3 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_3 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58}),
        .E(E),
        .Q(p_0_in0_in[51:48]),
        .S({rs_wreq_n_4,rs_wreq_n_5}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_59,p_1_in,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122}),
        .\data_p2_reg[67]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_3 ,\end_addr[13]_i_3_n_3 ,\end_addr[13]_i_4_n_3 ,\end_addr[13]_i_5_n_3 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_3 ,\end_addr[17]_i_3_n_3 ,\end_addr[17]_i_4_n_3 ,\end_addr[17]_i_5_n_3 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_3 ,\end_addr[21]_i_3_n_3 ,\end_addr[21]_i_4_n_3 ,\end_addr[21]_i_5_n_3 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_3 ,\end_addr[25]_i_3_n_3 ,\end_addr[25]_i_4_n_3 ,\end_addr[25]_i_5_n_3 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_3 ,\end_addr[29]_i_3_n_3 ,\end_addr[29]_i_4_n_3 ,\end_addr[29]_i_5_n_3 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_3 ,\end_addr[33]_i_3_n_3 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_3 ,\end_addr[5]_i_3_n_3 ,\end_addr[5]_i_4_n_3 ,\end_addr[5]_i_5_n_3 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_3 ,\end_addr[9]_i_3_n_3 ,\end_addr[9]_i_4_n_3 ,\end_addr[9]_i_5_n_3 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] ,\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[0] }),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_3_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_3_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_3_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_3_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_3_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_3_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_3_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_3_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_3_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_3_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_3_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_3_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_burst_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_3),
        .CO({sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5,sect_cnt0_carry__10_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_3_[48] ,\sect_cnt_reg_n_3_[47] ,\sect_cnt_reg_n_3_[46] ,\sect_cnt_reg_n_3_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_3),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_5,sect_cnt0_carry__11_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_3_[51] ,\sect_cnt_reg_n_3_[50] ,\sect_cnt_reg_n_3_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_3_[20] ,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_3),
        .CO({sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_3_[24] ,\sect_cnt_reg_n_3_[23] ,\sect_cnt_reg_n_3_[22] ,\sect_cnt_reg_n_3_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_3),
        .CO({sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5,sect_cnt0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_3_[28] ,\sect_cnt_reg_n_3_[27] ,\sect_cnt_reg_n_3_[26] ,\sect_cnt_reg_n_3_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_3),
        .CO({sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5,sect_cnt0_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_3_[32] ,\sect_cnt_reg_n_3_[31] ,\sect_cnt_reg_n_3_[30] ,\sect_cnt_reg_n_3_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_3),
        .CO({sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5,sect_cnt0_carry__7_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_3_[36] ,\sect_cnt_reg_n_3_[35] ,\sect_cnt_reg_n_3_[34] ,\sect_cnt_reg_n_3_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_3),
        .CO({sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5,sect_cnt0_carry__8_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_3_[40] ,\sect_cnt_reg_n_3_[39] ,\sect_cnt_reg_n_3_[38] ,\sect_cnt_reg_n_3_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_3),
        .CO({sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5,sect_cnt0_carry__9_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_3_[44] ,\sect_cnt_reg_n_3_[43] ,\sect_cnt_reg_n_3_[42] ,\sect_cnt_reg_n_3_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_58),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_3_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_3_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_3_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_3_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_3_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_3_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_3_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_3_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_3_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_3_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_3_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_3_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_3_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_3_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_3_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_3_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_3_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_3_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_3_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_3_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_3_[2] ),
        .I2(\end_addr_reg_n_3_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\end_addr_reg_n_3_[3] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\end_addr_reg_n_3_[4] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\end_addr_reg_n_3_[5] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\end_addr_reg_n_3_[6] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\end_addr_reg_n_3_[7] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\end_addr_reg_n_3_[8] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\end_addr_reg_n_3_[9] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\end_addr_reg_n_3_[10] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\end_addr_reg_n_3_[11] ),
        .I2(beat_len[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[4]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[5]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[6]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[7]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[8]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[9]_i_2_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_63),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_62),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_61),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(wreq_handling_reg_n_3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (WLAST_Dummy_reg_n_3),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(burst_valid),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(WREADY_Dummy),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_3 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .sel(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mac_muladd_2ns_17ns_19ns_19_4_1
   (C,
    D,
    CO,
    O,
    \theta_internal_V_reg_2028_reg[15] ,
    Q,
    ap_clk,
    P,
    k_V_reg_2055,
    p_reg_reg_i_18,
    p_reg_reg);
  output [14:0]C;
  output [16:0]D;
  output [0:0]CO;
  output [0:0]O;
  output [0:0]\theta_internal_V_reg_2028_reg[15] ;
  input [0:0]Q;
  input ap_clk;
  input [1:0]P;
  input [0:0]k_V_reg_2055;
  input [16:0]p_reg_reg_i_18;
  input [14:0]p_reg_reg;

  wire [14:0]C;
  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]k_V_reg_2055;
  wire [14:0]p_reg_reg;
  wire [16:0]p_reg_reg_i_18;
  wire [0:0]\theta_internal_V_reg_2028_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mac_muladd_2ns_17ns_19ns_19_4_1_DSP48_1 qubit_operations_mac_muladd_2ns_17ns_19ns_19_4_1_DSP48_1_U
       (.C(C),
        .CO(CO),
        .D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_V_reg_2055(k_V_reg_2055),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_i_18_0(p_reg_reg_i_18),
        .\theta_internal_V_reg_2028_reg[15] (\theta_internal_V_reg_2028_reg[15] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mac_muladd_2ns_17ns_19ns_19_4_1_DSP48_1
   (C,
    D,
    CO,
    \theta_internal_V_reg_2028_reg[15] ,
    O,
    Q,
    ap_clk,
    P,
    k_V_reg_2055,
    p_reg_reg_i_18_0,
    p_reg_reg_0);
  output [14:0]C;
  output [16:0]D;
  output [0:0]CO;
  output [0:0]\theta_internal_V_reg_2028_reg[15] ;
  output [0:0]O;
  input [0:0]Q;
  input ap_clk;
  input [1:0]P;
  input [0:0]k_V_reg_2055;
  input [16:0]p_reg_reg_i_18_0;
  input [14:0]p_reg_reg_0;

  wire [14:0]C;
  wire [0:0]CO;
  wire [16:0]D;
  wire [0:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]k_V_reg_2055;
  wire [14:0]p_reg_reg_0;
  wire p_reg_reg_i_17_n_5;
  wire p_reg_reg_i_17_n_6;
  wire [16:0]p_reg_reg_i_18_0;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_19_n_4;
  wire p_reg_reg_i_19_n_5;
  wire p_reg_reg_i_19_n_6;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_20_n_4;
  wire p_reg_reg_i_20_n_5;
  wire p_reg_reg_i_20_n_6;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_21_n_4;
  wire p_reg_reg_i_21_n_5;
  wire p_reg_reg_i_21_n_6;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_23_n_3;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_25_n_3;
  wire p_reg_reg_i_25_n_4;
  wire p_reg_reg_i_25_n_5;
  wire p_reg_reg_i_25_n_6;
  wire p_reg_reg_i_26_n_3;
  wire p_reg_reg_i_27_n_3;
  wire p_reg_reg_i_28_n_3;
  wire p_reg_reg_i_29_n_3;
  wire p_reg_reg_i_30_n_3;
  wire p_reg_reg_i_31_n_3;
  wire p_reg_reg_i_32_n_3;
  wire p_reg_reg_i_33_n_3;
  wire p_reg_reg_i_34_n_3;
  wire p_reg_reg_i_35_n_3;
  wire p_reg_reg_i_36_n_3;
  wire p_reg_reg_i_37_n_3;
  wire p_reg_reg_i_38_n_3;
  wire p_reg_reg_i_39_n_3;
  wire p_reg_reg_i_40_n_3;
  wire p_reg_reg_i_40_n_4;
  wire p_reg_reg_i_40_n_5;
  wire p_reg_reg_i_40_n_6;
  wire p_reg_reg_i_41_n_3;
  wire p_reg_reg_i_42_n_3;
  wire p_reg_reg_i_43_n_3;
  wire p_reg_reg_i_44_n_3;
  wire p_reg_reg_i_45_n_3;
  wire p_reg_reg_i_46_n_3;
  wire p_reg_reg_i_47_n_3;
  wire p_reg_reg_i_48_n_3;
  wire p_reg_reg_i_49_n_3;
  wire p_reg_reg_i_50_n_3;
  wire p_reg_reg_i_51_n_3;
  wire p_reg_reg_i_52_n_3;
  wire p_reg_reg_i_53_n_3;
  wire p_reg_reg_i_54_n_3;
  wire p_reg_reg_i_55_n_3;
  wire p_reg_reg_i_56_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [17:5]ret_V_1_fu_756_p2;
  wire [14:1]sub_ln813_fu_701_p2;
  wire [0:0]\theta_internal_V_reg_2028_reg[15] ;
  wire \z_V_reg_2079[11]_i_3_n_3 ;
  wire \z_V_reg_2079[11]_i_4_n_3 ;
  wire \z_V_reg_2079[11]_i_5_n_3 ;
  wire \z_V_reg_2079[11]_i_6_n_3 ;
  wire \z_V_reg_2079[15]_i_3_n_3 ;
  wire \z_V_reg_2079[15]_i_4_n_3 ;
  wire \z_V_reg_2079[15]_i_5_n_3 ;
  wire \z_V_reg_2079[15]_i_6_n_3 ;
  wire \z_V_reg_2079[17]_i_3_n_3 ;
  wire \z_V_reg_2079[7]_i_3_n_3 ;
  wire \z_V_reg_2079[7]_i_4_n_3 ;
  wire \z_V_reg_2079[7]_i_5_n_3 ;
  wire \z_V_reg_2079[7]_i_6_n_3 ;
  wire \z_V_reg_2079_reg[11]_i_2_n_3 ;
  wire \z_V_reg_2079_reg[11]_i_2_n_4 ;
  wire \z_V_reg_2079_reg[11]_i_2_n_5 ;
  wire \z_V_reg_2079_reg[11]_i_2_n_6 ;
  wire \z_V_reg_2079_reg[15]_i_2_n_3 ;
  wire \z_V_reg_2079_reg[15]_i_2_n_4 ;
  wire \z_V_reg_2079_reg[15]_i_2_n_5 ;
  wire \z_V_reg_2079_reg[15]_i_2_n_6 ;
  wire \z_V_reg_2079_reg[7]_i_2_n_3 ;
  wire \z_V_reg_2079_reg[7]_i_2_n_4 ;
  wire \z_V_reg_2079_reg[7]_i_2_n_5 ;
  wire \z_V_reg_2079_reg[7]_i_2_n_6 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_17_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_17_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_18_CO_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_18_O_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_25_O_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_i_40_O_UNCONNECTED;
  wire [3:0]\NLW_z_V_reg_2079_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_z_V_reg_2079_reg[17]_i_2_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(Q),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:19],p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg_i_18_0[6]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[6]),
        .I3(sub_ln813_fu_701_p2[6]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg_i_18_0[5]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[5]),
        .I3(sub_ln813_fu_701_p2[5]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_i_18_0[4]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[4]),
        .I3(sub_ln813_fu_701_p2[4]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_i_18_0[3]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[3]),
        .I3(sub_ln813_fu_701_p2[3]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_i_18_0[2]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[2]),
        .I3(sub_ln813_fu_701_p2[2]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_15
       (.I0(p_reg_reg_i_18_0[1]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[1]),
        .I3(sub_ln813_fu_701_p2[1]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(p_reg_reg_i_18_0[0]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[0]),
        .O(C[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_17
       (.CI(p_reg_reg_i_19_n_3),
        .CO({NLW_p_reg_reg_i_17_CO_UNCONNECTED[3:2],p_reg_reg_i_17_n_5,p_reg_reg_i_17_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_17_O_UNCONNECTED[3],O,sub_ln813_fu_701_p2[14:13]}),
        .S({1'b0,p_reg_reg_i_22_n_3,p_reg_reg_i_23_n_3,p_reg_reg_i_24_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_reg_reg_i_18
       (.CI(p_reg_reg_i_25_n_3),
        .CO({NLW_p_reg_reg_i_18_CO_UNCONNECTED[3:1],\theta_internal_V_reg_2028_reg[15] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_18_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,p_reg_reg_i_26_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_19
       (.CI(p_reg_reg_i_20_n_3),
        .CO({p_reg_reg_i_19_n_3,p_reg_reg_i_19_n_4,p_reg_reg_i_19_n_5,p_reg_reg_i_19_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln813_fu_701_p2[12:9]),
        .S({p_reg_reg_i_27_n_3,p_reg_reg_i_28_n_3,p_reg_reg_i_29_n_3,p_reg_reg_i_30_n_3}));
  LUT4 #(
    .INIT(16'h88F0)) 
    p_reg_reg_i_2
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_i_18_0[14]),
        .I2(sub_ln813_fu_701_p2[14]),
        .I3(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_20
       (.CI(p_reg_reg_i_21_n_3),
        .CO({p_reg_reg_i_20_n_3,p_reg_reg_i_20_n_4,p_reg_reg_i_20_n_5,p_reg_reg_i_20_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln813_fu_701_p2[8:5]),
        .S({p_reg_reg_i_31_n_3,p_reg_reg_i_32_n_3,p_reg_reg_i_33_n_3,p_reg_reg_i_34_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_21
       (.CI(1'b0),
        .CO({p_reg_reg_i_21_n_3,p_reg_reg_i_21_n_4,p_reg_reg_i_21_n_5,p_reg_reg_i_21_n_6}),
        .CYINIT(p_reg_reg_i_35_n_3),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln813_fu_701_p2[4:1]),
        .S({p_reg_reg_i_36_n_3,p_reg_reg_i_37_n_3,p_reg_reg_i_38_n_3,p_reg_reg_i_39_n_3}));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_22
       (.I0(p_reg_reg_i_18_0[15]),
        .I1(p_reg_reg_0[14]),
        .O(p_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_23
       (.I0(p_reg_reg_i_18_0[14]),
        .I1(p_reg_reg_0[14]),
        .O(p_reg_reg_i_23_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_24
       (.I0(p_reg_reg_0[13]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[13]),
        .O(p_reg_reg_i_24_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_reg_reg_i_25
       (.CI(p_reg_reg_i_40_n_3),
        .CO({p_reg_reg_i_25_n_3,p_reg_reg_i_25_n_4,p_reg_reg_i_25_n_5,p_reg_reg_i_25_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_41_n_3,p_reg_reg_i_42_n_3,p_reg_reg_i_43_n_3,p_reg_reg_i_44_n_3}),
        .O(NLW_p_reg_reg_i_25_O_UNCONNECTED[3:0]),
        .S({p_reg_reg_i_45_n_3,p_reg_reg_i_46_n_3,p_reg_reg_i_47_n_3,p_reg_reg_i_48_n_3}));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_26
       (.I0(p_reg_reg_0[14]),
        .I1(p_reg_reg_i_18_0[16]),
        .O(p_reg_reg_i_26_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_27
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[12]),
        .O(p_reg_reg_i_27_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_28
       (.I0(p_reg_reg_0[11]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[11]),
        .O(p_reg_reg_i_28_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_29
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[10]),
        .O(p_reg_reg_i_29_n_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_i_18_0[13]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[13]),
        .I3(sub_ln813_fu_701_p2[13]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[13]));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_30
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[9]),
        .O(p_reg_reg_i_30_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_31
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[8]),
        .O(p_reg_reg_i_31_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[7]),
        .O(p_reg_reg_i_32_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_33
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[6]),
        .O(p_reg_reg_i_33_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_34
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[5]),
        .O(p_reg_reg_i_34_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[0]),
        .O(p_reg_reg_i_35_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[4]),
        .O(p_reg_reg_i_36_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[3]),
        .O(p_reg_reg_i_37_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_38
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[2]),
        .O(p_reg_reg_i_38_n_3));
  LUT3 #(
    .INIT(8'h1D)) 
    p_reg_reg_i_39
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_i_18_0[1]),
        .O(p_reg_reg_i_39_n_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_i_18_0[12]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[12]),
        .I3(sub_ln813_fu_701_p2[12]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[12]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 p_reg_reg_i_40
       (.CI(1'b0),
        .CO({p_reg_reg_i_40_n_3,p_reg_reg_i_40_n_4,p_reg_reg_i_40_n_5,p_reg_reg_i_40_n_6}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_49_n_3,p_reg_reg_i_50_n_3,p_reg_reg_i_51_n_3,p_reg_reg_i_52_n_3}),
        .O(NLW_p_reg_reg_i_40_O_UNCONNECTED[3:0]),
        .S({p_reg_reg_i_53_n_3,p_reg_reg_i_54_n_3,p_reg_reg_i_55_n_3,p_reg_reg_i_56_n_3}));
  LUT3 #(
    .INIT(8'hE0)) 
    p_reg_reg_i_41
       (.I0(p_reg_reg_i_18_0[14]),
        .I1(p_reg_reg_i_18_0[15]),
        .I2(p_reg_reg_0[14]),
        .O(p_reg_reg_i_41_n_3));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_reg_reg_i_42
       (.I0(p_reg_reg_i_18_0[12]),
        .I1(p_reg_reg_0[12]),
        .I2(p_reg_reg_0[13]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[13]),
        .O(p_reg_reg_i_42_n_3));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_i_18_0[10]),
        .I1(p_reg_reg_0[10]),
        .I2(p_reg_reg_0[11]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[11]),
        .O(p_reg_reg_i_43_n_3));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_reg_reg_i_44
       (.I0(p_reg_reg_i_18_0[8]),
        .I1(p_reg_reg_0[8]),
        .I2(p_reg_reg_0[9]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[9]),
        .O(p_reg_reg_i_44_n_3));
  LUT3 #(
    .INIT(8'h1F)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_i_18_0[14]),
        .I1(p_reg_reg_i_18_0[15]),
        .I2(p_reg_reg_0[14]),
        .O(p_reg_reg_i_45_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_reg_reg_i_46
       (.I0(p_reg_reg_0[12]),
        .I1(p_reg_reg_i_18_0[12]),
        .I2(p_reg_reg_0[13]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[13]),
        .O(p_reg_reg_i_46_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_reg_reg_i_47
       (.I0(p_reg_reg_0[10]),
        .I1(p_reg_reg_i_18_0[10]),
        .I2(p_reg_reg_0[11]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[11]),
        .O(p_reg_reg_i_47_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_reg_reg_i_48
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_i_18_0[8]),
        .I2(p_reg_reg_0[9]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[9]),
        .O(p_reg_reg_i_48_n_3));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_reg_reg_i_49
       (.I0(p_reg_reg_i_18_0[6]),
        .I1(p_reg_reg_0[6]),
        .I2(p_reg_reg_0[7]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[7]),
        .O(p_reg_reg_i_49_n_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_i_18_0[11]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[11]),
        .I3(sub_ln813_fu_701_p2[11]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[11]));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_reg_reg_i_50
       (.I0(p_reg_reg_i_18_0[4]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[5]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[5]),
        .O(p_reg_reg_i_50_n_3));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_reg_reg_i_51
       (.I0(p_reg_reg_i_18_0[2]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[3]),
        .O(p_reg_reg_i_51_n_3));
  LUT5 #(
    .INIT(32'hFFFCAAFC)) 
    p_reg_reg_i_52
       (.I0(p_reg_reg_i_18_0[0]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[1]),
        .O(p_reg_reg_i_52_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_reg_reg_i_53
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_i_18_0[6]),
        .I2(p_reg_reg_0[7]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[7]),
        .O(p_reg_reg_i_53_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_reg_reg_i_54
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_i_18_0[4]),
        .I2(p_reg_reg_0[5]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[5]),
        .O(p_reg_reg_i_54_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_reg_reg_i_55
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_i_18_0[2]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[3]),
        .O(p_reg_reg_i_55_n_3));
  LUT5 #(
    .INIT(32'h00053305)) 
    p_reg_reg_i_56
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_i_18_0[0]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[14]),
        .I4(p_reg_reg_i_18_0[1]),
        .O(p_reg_reg_i_56_n_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_i_18_0[10]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[10]),
        .I3(sub_ln813_fu_701_p2[10]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_7
       (.I0(p_reg_reg_i_18_0[9]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[9]),
        .I3(sub_ln813_fu_701_p2[9]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_8
       (.I0(p_reg_reg_i_18_0[8]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[8]),
        .I3(sub_ln813_fu_701_p2[8]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    p_reg_reg_i_9
       (.I0(p_reg_reg_i_18_0[7]),
        .I1(p_reg_reg_0[14]),
        .I2(p_reg_reg_0[7]),
        .I3(sub_ln813_fu_701_p2[7]),
        .I4(\theta_internal_V_reg_2028_reg[15] ),
        .O(C[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \z_V_reg_2079[0]_i_1 
       (.I0(k_V_reg_2055),
        .I1(p_reg_reg_n_106),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[10]_i_1 
       (.I0(ret_V_1_fu_756_p2[11]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_96),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[11]_i_1 
       (.I0(ret_V_1_fu_756_p2[12]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_95),
        .O(D[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[11]_i_3 
       (.I0(p_reg_reg_n_97),
        .O(\z_V_reg_2079[11]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[11]_i_4 
       (.I0(p_reg_reg_n_95),
        .O(\z_V_reg_2079[11]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[11]_i_5 
       (.I0(p_reg_reg_n_96),
        .O(\z_V_reg_2079[11]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[11]_i_6 
       (.I0(p_reg_reg_n_98),
        .O(\z_V_reg_2079[11]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[12]_i_1 
       (.I0(ret_V_1_fu_756_p2[13]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_94),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[13]_i_1 
       (.I0(ret_V_1_fu_756_p2[14]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_93),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[14]_i_1 
       (.I0(ret_V_1_fu_756_p2[15]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_92),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[15]_i_1 
       (.I0(ret_V_1_fu_756_p2[16]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_91),
        .O(D[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[15]_i_3 
       (.I0(p_reg_reg_n_91),
        .O(\z_V_reg_2079[15]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[15]_i_4 
       (.I0(p_reg_reg_n_94),
        .O(\z_V_reg_2079[15]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[15]_i_5 
       (.I0(p_reg_reg_n_92),
        .O(\z_V_reg_2079[15]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[15]_i_6 
       (.I0(p_reg_reg_n_93),
        .O(\z_V_reg_2079[15]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[16]_i_1 
       (.I0(ret_V_1_fu_756_p2[17]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_90),
        .O(D[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[17]_i_3 
       (.I0(p_reg_reg_n_90),
        .O(\z_V_reg_2079[17]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \z_V_reg_2079[1]_i_1 
       (.I0(k_V_reg_2055),
        .I1(p_reg_reg_n_105),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \z_V_reg_2079[2]_i_1 
       (.I0(k_V_reg_2055),
        .I1(p_reg_reg_n_104),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \z_V_reg_2079[3]_i_1 
       (.I0(k_V_reg_2055),
        .I1(p_reg_reg_n_103),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[4]_i_1 
       (.I0(ret_V_1_fu_756_p2[5]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_102),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[5]_i_1 
       (.I0(ret_V_1_fu_756_p2[6]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_101),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[6]_i_1 
       (.I0(ret_V_1_fu_756_p2[7]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_100),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[7]_i_1 
       (.I0(ret_V_1_fu_756_p2[8]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_99),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[7]_i_3 
       (.I0(p_reg_reg_n_101),
        .O(\z_V_reg_2079[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[7]_i_4 
       (.I0(p_reg_reg_n_99),
        .O(\z_V_reg_2079[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[7]_i_5 
       (.I0(p_reg_reg_n_100),
        .O(\z_V_reg_2079[7]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_V_reg_2079[7]_i_6 
       (.I0(p_reg_reg_n_102),
        .O(\z_V_reg_2079[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[8]_i_1 
       (.I0(ret_V_1_fu_756_p2[9]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_98),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \z_V_reg_2079[9]_i_1 
       (.I0(ret_V_1_fu_756_p2[10]),
        .I1(k_V_reg_2055),
        .I2(p_reg_reg_n_97),
        .O(D[9]));
  CARRY4 \z_V_reg_2079_reg[11]_i_2 
       (.CI(\z_V_reg_2079_reg[7]_i_2_n_3 ),
        .CO({\z_V_reg_2079_reg[11]_i_2_n_3 ,\z_V_reg_2079_reg[11]_i_2_n_4 ,\z_V_reg_2079_reg[11]_i_2_n_5 ,\z_V_reg_2079_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z_V_reg_2079[11]_i_3_n_3 ,1'b0}),
        .O(ret_V_1_fu_756_p2[12:9]),
        .S({\z_V_reg_2079[11]_i_4_n_3 ,\z_V_reg_2079[11]_i_5_n_3 ,p_reg_reg_n_97,\z_V_reg_2079[11]_i_6_n_3 }));
  CARRY4 \z_V_reg_2079_reg[15]_i_2 
       (.CI(\z_V_reg_2079_reg[11]_i_2_n_3 ),
        .CO({\z_V_reg_2079_reg[15]_i_2_n_3 ,\z_V_reg_2079_reg[15]_i_2_n_4 ,\z_V_reg_2079_reg[15]_i_2_n_5 ,\z_V_reg_2079_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\z_V_reg_2079[15]_i_3_n_3 ,1'b0,1'b0,\z_V_reg_2079[15]_i_4_n_3 }),
        .O(ret_V_1_fu_756_p2[16:13]),
        .S({p_reg_reg_n_91,\z_V_reg_2079[15]_i_5_n_3 ,\z_V_reg_2079[15]_i_6_n_3 ,p_reg_reg_n_94}));
  CARRY4 \z_V_reg_2079_reg[17]_i_2 
       (.CI(\z_V_reg_2079_reg[15]_i_2_n_3 ),
        .CO({\NLW_z_V_reg_2079_reg[17]_i_2_CO_UNCONNECTED [3:2],CO,\NLW_z_V_reg_2079_reg[17]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\z_V_reg_2079[17]_i_3_n_3 }),
        .O({\NLW_z_V_reg_2079_reg[17]_i_2_O_UNCONNECTED [3:1],ret_V_1_fu_756_p2[17]}),
        .S({1'b0,1'b0,1'b1,p_reg_reg_n_90}));
  CARRY4 \z_V_reg_2079_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\z_V_reg_2079_reg[7]_i_2_n_3 ,\z_V_reg_2079_reg[7]_i_2_n_4 ,\z_V_reg_2079_reg[7]_i_2_n_5 ,\z_V_reg_2079_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\z_V_reg_2079[7]_i_3_n_3 ,1'b0}),
        .O(ret_V_1_fu_756_p2[8:5]),
        .S({\z_V_reg_2079[7]_i_4_n_3 ,\z_V_reg_2079[7]_i_5_n_3 ,p_reg_reg_n_101,\z_V_reg_2079[7]_i_6_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mul_mul_16ns_21ns_37_4_1
   (P,
    p_reg_reg,
    p_reg_reg_0,
    ap_clk,
    C,
    Q,
    k_V_reg_2055,
    p_reg_reg_1,
    p_reg_reg_2,
    O,
    p_reg_reg_3);
  output [1:0]P;
  output p_reg_reg;
  output p_reg_reg_0;
  input ap_clk;
  input [14:0]C;
  input [0:0]Q;
  input [1:0]k_V_reg_2055;
  input [0:0]p_reg_reg_1;
  input [0:0]p_reg_reg_2;
  input [0:0]O;
  input [0:0]p_reg_reg_3;

  wire [14:0]C;
  wire [0:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_V_reg_2055;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mul_mul_16ns_21ns_37_4_1_DSP48_0 qubit_operations_mul_mul_16ns_21ns_37_4_1_DSP48_0_U
       (.C(C),
        .O(O),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .k_V_reg_2055(k_V_reg_2055),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_mul_mul_16ns_21ns_37_4_1_DSP48_0
   (P,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_clk,
    C,
    Q,
    k_V_reg_2055,
    p_reg_reg_2,
    p_reg_reg_3,
    O,
    p_reg_reg_4);
  output [1:0]P;
  output p_reg_reg_0;
  output p_reg_reg_1;
  input ap_clk;
  input [14:0]C;
  input [0:0]Q;
  input [1:0]k_V_reg_2055;
  input [0:0]p_reg_reg_2;
  input [0:0]p_reg_reg_3;
  input [0:0]O;
  input [0:0]p_reg_reg_4;

  wire [14:0]C;
  wire [0:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]k_V_reg_2055;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire [0:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire p_reg_reg_i_1_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \k_V_reg_2055[0]_i_1 
       (.I0(P[0]),
        .I1(Q),
        .I2(k_V_reg_2055[0]),
        .O(p_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \k_V_reg_2055[1]_i_1 
       (.I0(P[1]),
        .I1(Q),
        .I2(k_V_reg_2055[1]),
        .O(p_reg_reg_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,p_reg_reg_i_1_n_3,C}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:37],P,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h88F0)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg_2),
        .I1(p_reg_reg_3),
        .I2(O),
        .I3(p_reg_reg_4),
        .O(p_reg_reg_i_1_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_qubit_operations_Pipeline_VITIS_LOOP_87_1
   (D,
    E,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1,
    Q,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg,
    \p_Val2_s_fu_52_reg[18]_0 ,
    SR,
    ap_clk,
    ap_rst_n);
  output [1:0]D;
  output [0:0]E;
  output grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg;
  output [17:0]grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out;
  output [17:0]grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1;
  input [1:0]Q;
  input grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg;
  input [17:0]\p_Val2_s_fu_52_reg[18]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [4:0]add_ln87_fu_134_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_rst_n;
  wire [4:0]ap_sig_allocacmp_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg;
  wire [17:0]grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out;
  wire [17:0]grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld;
  wire icmp_ln87_reg_311;
  wire \icmp_ln87_reg_311[0]_i_1_n_3 ;
  wire \icmp_ln87_reg_311_pp0_iter1_reg[0]_inv_i_1_n_3 ;
  wire [4:0]n_2_reg_306;
  wire [4:0]n_2_reg_306_pp0_iter1_reg;
  wire n_fu_640;
  wire \n_fu_64[4]_i_3_n_3 ;
  wire \n_fu_64_reg_n_3_[0] ;
  wire \n_fu_64_reg_n_3_[1] ;
  wire \n_fu_64_reg_n_3_[2] ;
  wire \n_fu_64_reg_n_3_[3] ;
  wire \n_fu_64_reg_n_3_[4] ;
  wire p_0_in;
  wire [17:0]\p_Val2_s_fu_52_reg[18]_0 ;
  wire \p_Val2_s_fu_52_reg_n_3_[0] ;
  wire \p_Val2_s_fu_52_reg_n_3_[10] ;
  wire \p_Val2_s_fu_52_reg_n_3_[11] ;
  wire \p_Val2_s_fu_52_reg_n_3_[12] ;
  wire \p_Val2_s_fu_52_reg_n_3_[13] ;
  wire \p_Val2_s_fu_52_reg_n_3_[14] ;
  wire \p_Val2_s_fu_52_reg_n_3_[15] ;
  wire \p_Val2_s_fu_52_reg_n_3_[16] ;
  wire \p_Val2_s_fu_52_reg_n_3_[17] ;
  wire \p_Val2_s_fu_52_reg_n_3_[1] ;
  wire \p_Val2_s_fu_52_reg_n_3_[2] ;
  wire \p_Val2_s_fu_52_reg_n_3_[3] ;
  wire \p_Val2_s_fu_52_reg_n_3_[4] ;
  wire \p_Val2_s_fu_52_reg_n_3_[5] ;
  wire \p_Val2_s_fu_52_reg_n_3_[6] ;
  wire \p_Val2_s_fu_52_reg_n_3_[7] ;
  wire \p_Val2_s_fu_52_reg_n_3_[8] ;
  wire \p_Val2_s_fu_52_reg_n_3_[9] ;
  wire [15:0]tmp_6_reg_320;
  wire [18:0]tx_1_fu_56;
  wire \tx_1_fu_56[18]_i_1_n_3 ;
  wire [18:0]tx_fu_257_p3;
  wire [18:0]tx_reg_330;
  wire \tx_reg_330[11]_i_10_n_3 ;
  wire \tx_reg_330[11]_i_11_n_3 ;
  wire \tx_reg_330[11]_i_12_n_3 ;
  wire \tx_reg_330[11]_i_13_n_3 ;
  wire \tx_reg_330[11]_i_14_n_3 ;
  wire \tx_reg_330[11]_i_15_n_3 ;
  wire \tx_reg_330[11]_i_16_n_3 ;
  wire \tx_reg_330[11]_i_17_n_3 ;
  wire \tx_reg_330[11]_i_18_n_3 ;
  wire \tx_reg_330[11]_i_19_n_3 ;
  wire \tx_reg_330[11]_i_20_n_3 ;
  wire \tx_reg_330[11]_i_2_n_3 ;
  wire \tx_reg_330[11]_i_3_n_3 ;
  wire \tx_reg_330[11]_i_4_n_3 ;
  wire \tx_reg_330[11]_i_5_n_3 ;
  wire \tx_reg_330[11]_i_6_n_3 ;
  wire \tx_reg_330[11]_i_7_n_3 ;
  wire \tx_reg_330[11]_i_8_n_3 ;
  wire \tx_reg_330[11]_i_9_n_3 ;
  wire \tx_reg_330[15]_i_10_n_3 ;
  wire \tx_reg_330[15]_i_11_n_3 ;
  wire \tx_reg_330[15]_i_12_n_3 ;
  wire \tx_reg_330[15]_i_13_n_3 ;
  wire \tx_reg_330[15]_i_14_n_3 ;
  wire \tx_reg_330[15]_i_15_n_3 ;
  wire \tx_reg_330[15]_i_16_n_3 ;
  wire \tx_reg_330[15]_i_17_n_3 ;
  wire \tx_reg_330[15]_i_18_n_3 ;
  wire \tx_reg_330[15]_i_19_n_3 ;
  wire \tx_reg_330[15]_i_20_n_3 ;
  wire \tx_reg_330[15]_i_2_n_3 ;
  wire \tx_reg_330[15]_i_3_n_3 ;
  wire \tx_reg_330[15]_i_4_n_3 ;
  wire \tx_reg_330[15]_i_5_n_3 ;
  wire \tx_reg_330[15]_i_6_n_3 ;
  wire \tx_reg_330[15]_i_7_n_3 ;
  wire \tx_reg_330[15]_i_8_n_3 ;
  wire \tx_reg_330[15]_i_9_n_3 ;
  wire \tx_reg_330[18]_i_10_n_3 ;
  wire \tx_reg_330[18]_i_11_n_3 ;
  wire \tx_reg_330[18]_i_12_n_3 ;
  wire \tx_reg_330[18]_i_13_n_3 ;
  wire \tx_reg_330[18]_i_14_n_3 ;
  wire \tx_reg_330[18]_i_2_n_3 ;
  wire \tx_reg_330[18]_i_3_n_3 ;
  wire \tx_reg_330[18]_i_4_n_3 ;
  wire \tx_reg_330[18]_i_5_n_3 ;
  wire \tx_reg_330[18]_i_6_n_3 ;
  wire \tx_reg_330[18]_i_7_n_3 ;
  wire \tx_reg_330[18]_i_8_n_3 ;
  wire \tx_reg_330[18]_i_9_n_3 ;
  wire \tx_reg_330[3]_i_10_n_3 ;
  wire \tx_reg_330[3]_i_11_n_3 ;
  wire \tx_reg_330[3]_i_12_n_3 ;
  wire \tx_reg_330[3]_i_13_n_3 ;
  wire \tx_reg_330[3]_i_14_n_3 ;
  wire \tx_reg_330[3]_i_15_n_3 ;
  wire \tx_reg_330[3]_i_16_n_3 ;
  wire \tx_reg_330[3]_i_17_n_3 ;
  wire \tx_reg_330[3]_i_18_n_3 ;
  wire \tx_reg_330[3]_i_19_n_3 ;
  wire \tx_reg_330[3]_i_20_n_3 ;
  wire \tx_reg_330[3]_i_2_n_3 ;
  wire \tx_reg_330[3]_i_3_n_3 ;
  wire \tx_reg_330[3]_i_4_n_3 ;
  wire \tx_reg_330[3]_i_5_n_3 ;
  wire \tx_reg_330[3]_i_6_n_3 ;
  wire \tx_reg_330[3]_i_7_n_3 ;
  wire \tx_reg_330[3]_i_8_n_3 ;
  wire \tx_reg_330[3]_i_9_n_3 ;
  wire \tx_reg_330[7]_i_10_n_3 ;
  wire \tx_reg_330[7]_i_11_n_3 ;
  wire \tx_reg_330[7]_i_12_n_3 ;
  wire \tx_reg_330[7]_i_13_n_3 ;
  wire \tx_reg_330[7]_i_14_n_3 ;
  wire \tx_reg_330[7]_i_15_n_3 ;
  wire \tx_reg_330[7]_i_16_n_3 ;
  wire \tx_reg_330[7]_i_17_n_3 ;
  wire \tx_reg_330[7]_i_18_n_3 ;
  wire \tx_reg_330[7]_i_19_n_3 ;
  wire \tx_reg_330[7]_i_20_n_3 ;
  wire \tx_reg_330[7]_i_21_n_3 ;
  wire \tx_reg_330[7]_i_22_n_3 ;
  wire \tx_reg_330[7]_i_23_n_3 ;
  wire \tx_reg_330[7]_i_24_n_3 ;
  wire \tx_reg_330[7]_i_2_n_3 ;
  wire \tx_reg_330[7]_i_3_n_3 ;
  wire \tx_reg_330[7]_i_4_n_3 ;
  wire \tx_reg_330[7]_i_5_n_3 ;
  wire \tx_reg_330[7]_i_6_n_3 ;
  wire \tx_reg_330[7]_i_7_n_3 ;
  wire \tx_reg_330[7]_i_8_n_3 ;
  wire \tx_reg_330[7]_i_9_n_3 ;
  wire \tx_reg_330_reg[11]_i_1_n_3 ;
  wire \tx_reg_330_reg[11]_i_1_n_4 ;
  wire \tx_reg_330_reg[11]_i_1_n_5 ;
  wire \tx_reg_330_reg[11]_i_1_n_6 ;
  wire \tx_reg_330_reg[15]_i_1_n_3 ;
  wire \tx_reg_330_reg[15]_i_1_n_4 ;
  wire \tx_reg_330_reg[15]_i_1_n_5 ;
  wire \tx_reg_330_reg[15]_i_1_n_6 ;
  wire \tx_reg_330_reg[18]_i_1_n_5 ;
  wire \tx_reg_330_reg[18]_i_1_n_6 ;
  wire \tx_reg_330_reg[3]_i_1_n_3 ;
  wire \tx_reg_330_reg[3]_i_1_n_4 ;
  wire \tx_reg_330_reg[3]_i_1_n_5 ;
  wire \tx_reg_330_reg[3]_i_1_n_6 ;
  wire \tx_reg_330_reg[7]_i_1_n_3 ;
  wire \tx_reg_330_reg[7]_i_1_n_4 ;
  wire \tx_reg_330_reg[7]_i_1_n_5 ;
  wire \tx_reg_330_reg[7]_i_1_n_6 ;
  wire [18:0]ty_1_fu_60;
  wire \ty_1_fu_60[18]_i_2_n_3 ;
  wire [18:0]ty_fu_249_p3;
  wire [18:0]ty_reg_325;
  wire \ty_reg_325[11]_i_10_n_3 ;
  wire \ty_reg_325[11]_i_11_n_3 ;
  wire \ty_reg_325[11]_i_12_n_3 ;
  wire \ty_reg_325[11]_i_13_n_3 ;
  wire \ty_reg_325[11]_i_14_n_3 ;
  wire \ty_reg_325[11]_i_15_n_3 ;
  wire \ty_reg_325[11]_i_16_n_3 ;
  wire \ty_reg_325[11]_i_17_n_3 ;
  wire \ty_reg_325[11]_i_18_n_3 ;
  wire \ty_reg_325[11]_i_19_n_3 ;
  wire \ty_reg_325[11]_i_20_n_3 ;
  wire \ty_reg_325[11]_i_21_n_3 ;
  wire \ty_reg_325[11]_i_22_n_3 ;
  wire \ty_reg_325[11]_i_2_n_3 ;
  wire \ty_reg_325[11]_i_3_n_3 ;
  wire \ty_reg_325[11]_i_4_n_3 ;
  wire \ty_reg_325[11]_i_5_n_3 ;
  wire \ty_reg_325[11]_i_6_n_3 ;
  wire \ty_reg_325[11]_i_7_n_3 ;
  wire \ty_reg_325[11]_i_8_n_3 ;
  wire \ty_reg_325[11]_i_9_n_3 ;
  wire \ty_reg_325[15]_i_10_n_3 ;
  wire \ty_reg_325[15]_i_11_n_3 ;
  wire \ty_reg_325[15]_i_12_n_3 ;
  wire \ty_reg_325[15]_i_13_n_3 ;
  wire \ty_reg_325[15]_i_14_n_3 ;
  wire \ty_reg_325[15]_i_15_n_3 ;
  wire \ty_reg_325[15]_i_16_n_3 ;
  wire \ty_reg_325[15]_i_17_n_3 ;
  wire \ty_reg_325[15]_i_18_n_3 ;
  wire \ty_reg_325[15]_i_19_n_3 ;
  wire \ty_reg_325[15]_i_20_n_3 ;
  wire \ty_reg_325[15]_i_21_n_3 ;
  wire \ty_reg_325[15]_i_2_n_3 ;
  wire \ty_reg_325[15]_i_3_n_3 ;
  wire \ty_reg_325[15]_i_4_n_3 ;
  wire \ty_reg_325[15]_i_5_n_3 ;
  wire \ty_reg_325[15]_i_6_n_3 ;
  wire \ty_reg_325[15]_i_7_n_3 ;
  wire \ty_reg_325[15]_i_8_n_3 ;
  wire \ty_reg_325[15]_i_9_n_3 ;
  wire \ty_reg_325[18]_i_10_n_3 ;
  wire \ty_reg_325[18]_i_11_n_3 ;
  wire \ty_reg_325[18]_i_12_n_3 ;
  wire \ty_reg_325[18]_i_13_n_3 ;
  wire \ty_reg_325[18]_i_2_n_3 ;
  wire \ty_reg_325[18]_i_3_n_3 ;
  wire \ty_reg_325[18]_i_4_n_3 ;
  wire \ty_reg_325[18]_i_5_n_3 ;
  wire \ty_reg_325[18]_i_6_n_3 ;
  wire \ty_reg_325[18]_i_7_n_3 ;
  wire \ty_reg_325[18]_i_8_n_3 ;
  wire \ty_reg_325[18]_i_9_n_3 ;
  wire \ty_reg_325[3]_i_10_n_3 ;
  wire \ty_reg_325[3]_i_11_n_3 ;
  wire \ty_reg_325[3]_i_12_n_3 ;
  wire \ty_reg_325[3]_i_13_n_3 ;
  wire \ty_reg_325[3]_i_14_n_3 ;
  wire \ty_reg_325[3]_i_15_n_3 ;
  wire \ty_reg_325[3]_i_16_n_3 ;
  wire \ty_reg_325[3]_i_17_n_3 ;
  wire \ty_reg_325[3]_i_18_n_3 ;
  wire \ty_reg_325[3]_i_2_n_3 ;
  wire \ty_reg_325[3]_i_3_n_3 ;
  wire \ty_reg_325[3]_i_4_n_3 ;
  wire \ty_reg_325[3]_i_5_n_3 ;
  wire \ty_reg_325[3]_i_6_n_3 ;
  wire \ty_reg_325[3]_i_7_n_3 ;
  wire \ty_reg_325[3]_i_8_n_3 ;
  wire \ty_reg_325[3]_i_9_n_3 ;
  wire \ty_reg_325[7]_i_10_n_3 ;
  wire \ty_reg_325[7]_i_11_n_3 ;
  wire \ty_reg_325[7]_i_12_n_3 ;
  wire \ty_reg_325[7]_i_13_n_3 ;
  wire \ty_reg_325[7]_i_14_n_3 ;
  wire \ty_reg_325[7]_i_15_n_3 ;
  wire \ty_reg_325[7]_i_16_n_3 ;
  wire \ty_reg_325[7]_i_17_n_3 ;
  wire \ty_reg_325[7]_i_18_n_3 ;
  wire \ty_reg_325[7]_i_19_n_3 ;
  wire \ty_reg_325[7]_i_20_n_3 ;
  wire \ty_reg_325[7]_i_21_n_3 ;
  wire \ty_reg_325[7]_i_22_n_3 ;
  wire \ty_reg_325[7]_i_23_n_3 ;
  wire \ty_reg_325[7]_i_24_n_3 ;
  wire \ty_reg_325[7]_i_2_n_3 ;
  wire \ty_reg_325[7]_i_3_n_3 ;
  wire \ty_reg_325[7]_i_4_n_3 ;
  wire \ty_reg_325[7]_i_5_n_3 ;
  wire \ty_reg_325[7]_i_6_n_3 ;
  wire \ty_reg_325[7]_i_7_n_3 ;
  wire \ty_reg_325[7]_i_8_n_3 ;
  wire \ty_reg_325[7]_i_9_n_3 ;
  wire \ty_reg_325_reg[11]_i_1_n_3 ;
  wire \ty_reg_325_reg[11]_i_1_n_4 ;
  wire \ty_reg_325_reg[11]_i_1_n_5 ;
  wire \ty_reg_325_reg[11]_i_1_n_6 ;
  wire \ty_reg_325_reg[15]_i_1_n_3 ;
  wire \ty_reg_325_reg[15]_i_1_n_4 ;
  wire \ty_reg_325_reg[15]_i_1_n_5 ;
  wire \ty_reg_325_reg[15]_i_1_n_6 ;
  wire \ty_reg_325_reg[18]_i_1_n_5 ;
  wire \ty_reg_325_reg[18]_i_1_n_6 ;
  wire \ty_reg_325_reg[3]_i_1_n_3 ;
  wire \ty_reg_325_reg[3]_i_1_n_4 ;
  wire \ty_reg_325_reg[3]_i_1_n_5 ;
  wire \ty_reg_325_reg[3]_i_1_n_6 ;
  wire \ty_reg_325_reg[7]_i_1_n_3 ;
  wire \ty_reg_325_reg[7]_i_1_n_4 ;
  wire \ty_reg_325_reg[7]_i_1_n_5 ;
  wire \ty_reg_325_reg[7]_i_1_n_6 ;
  wire [3:2]\NLW_tx_reg_330_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tx_reg_330_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_ty_reg_325_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ty_reg_325_reg[18]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_qubit_operations_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctan_12bkb cordic_apfixed_circ_table_arctan_128_V_U
       (.ADDRARDADDR(ap_sig_allocacmp_n_2),
        .DOBDO(tmp_6_reg_320),
        .ap_clk(ap_clk),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .icmp_ln87_reg_311(icmp_ln87_reg_311));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ap_sig_allocacmp_n_2),
        .D(D),
        .DOBDO(tmp_6_reg_320),
        .E(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(Q),
        .SR(SR),
        .add_ln87_fu_134_p2(add_ln87_fu_134_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_ready),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg_reg),
        .n_fu_640(n_fu_640),
        .\n_fu_64_reg[4] (\n_fu_64[4]_i_3_n_3 ),
        .\n_fu_64_reg[4]_0 (\n_fu_64_reg_n_3_[1] ),
        .\n_fu_64_reg[4]_1 (\n_fu_64_reg_n_3_[0] ),
        .\n_fu_64_reg[4]_2 (\n_fu_64_reg_n_3_[2] ),
        .\n_fu_64_reg[4]_3 (\n_fu_64_reg_n_3_[4] ),
        .out({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .\p_Val2_s_fu_52_reg[0] (grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .\p_Val2_s_fu_52_reg[18] (\p_Val2_s_fu_52_reg[18]_0 ),
        .\p_Val2_s_fu_52_reg[3] ({p_0_in,\p_Val2_s_fu_52_reg_n_3_[17] ,\p_Val2_s_fu_52_reg_n_3_[16] ,\p_Val2_s_fu_52_reg_n_3_[15] ,\p_Val2_s_fu_52_reg_n_3_[14] ,\p_Val2_s_fu_52_reg_n_3_[13] ,\p_Val2_s_fu_52_reg_n_3_[12] ,\p_Val2_s_fu_52_reg_n_3_[11] ,\p_Val2_s_fu_52_reg_n_3_[10] ,\p_Val2_s_fu_52_reg_n_3_[9] ,\p_Val2_s_fu_52_reg_n_3_[8] ,\p_Val2_s_fu_52_reg_n_3_[7] ,\p_Val2_s_fu_52_reg_n_3_[6] ,\p_Val2_s_fu_52_reg_n_3_[5] ,\p_Val2_s_fu_52_reg_n_3_[4] ,\p_Val2_s_fu_52_reg_n_3_[3] ,\p_Val2_s_fu_52_reg_n_3_[2] ,\p_Val2_s_fu_52_reg_n_3_[1] ,\p_Val2_s_fu_52_reg_n_3_[0] }),
        .q0_reg_1(\n_fu_64_reg_n_3_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \icmp_ln87_reg_311[0]_i_1 
       (.I0(\n_fu_64_reg_n_3_[3] ),
        .I1(\n_fu_64_reg_n_3_[4] ),
        .I2(\n_fu_64_reg_n_3_[1] ),
        .I3(\n_fu_64_reg_n_3_[0] ),
        .I4(\n_fu_64_reg_n_3_[2] ),
        .O(\icmp_ln87_reg_311[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln87_reg_311_pp0_iter1_reg[0]_inv_i_1 
       (.I0(icmp_ln87_reg_311),
        .O(\icmp_ln87_reg_311_pp0_iter1_reg[0]_inv_i_1_n_3 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \icmp_ln87_reg_311_pp0_iter1_reg_reg[0]_inv 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln87_reg_311_pp0_iter1_reg[0]_inv_i_1_n_3 ),
        .Q(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .R(1'b0));
  FDRE \icmp_ln87_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln87_reg_311[0]_i_1_n_3 ),
        .Q(icmp_ln87_reg_311),
        .R(ap_loop_init));
  FDRE \n_2_reg_306_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_2_reg_306[0]),
        .Q(n_2_reg_306_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \n_2_reg_306_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_2_reg_306[1]),
        .Q(n_2_reg_306_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \n_2_reg_306_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_2_reg_306[2]),
        .Q(n_2_reg_306_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \n_2_reg_306_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_2_reg_306[3]),
        .Q(n_2_reg_306_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \n_2_reg_306_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_2_reg_306[4]),
        .Q(n_2_reg_306_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \n_2_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_n_2[0]),
        .Q(n_2_reg_306[0]),
        .R(1'b0));
  FDRE \n_2_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\n_fu_64_reg_n_3_[1] ),
        .Q(n_2_reg_306[1]),
        .R(ap_loop_init));
  FDRE \n_2_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\n_fu_64_reg_n_3_[2] ),
        .Q(n_2_reg_306[2]),
        .R(ap_loop_init));
  FDRE \n_2_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\n_fu_64_reg_n_3_[3] ),
        .Q(n_2_reg_306[3]),
        .R(ap_loop_init));
  FDRE \n_2_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\n_fu_64_reg_n_3_[4] ),
        .Q(n_2_reg_306[4]),
        .R(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \n_fu_64[4]_i_3 
       (.I0(\n_fu_64_reg_n_3_[2] ),
        .I1(\n_fu_64_reg_n_3_[0] ),
        .I2(\n_fu_64_reg_n_3_[1] ),
        .I3(\n_fu_64_reg_n_3_[4] ),
        .I4(\n_fu_64_reg_n_3_[3] ),
        .O(\n_fu_64[4]_i_3_n_3 ));
  FDRE \n_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(n_fu_640),
        .D(add_ln87_fu_134_p2[0]),
        .Q(\n_fu_64_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \n_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(n_fu_640),
        .D(add_ln87_fu_134_p2[1]),
        .Q(\n_fu_64_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \n_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(n_fu_640),
        .D(add_ln87_fu_134_p2[2]),
        .Q(\n_fu_64_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \n_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(n_fu_640),
        .D(add_ln87_fu_134_p2[3]),
        .Q(\n_fu_64_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \n_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(n_fu_640),
        .D(add_ln87_fu_134_p2[4]),
        .Q(\n_fu_64_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\p_Val2_s_fu_52_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\p_Val2_s_fu_52_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\p_Val2_s_fu_52_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\p_Val2_s_fu_52_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\p_Val2_s_fu_52_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\p_Val2_s_fu_52_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\p_Val2_s_fu_52_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\p_Val2_s_fu_52_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\p_Val2_s_fu_52_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\p_Val2_s_fu_52_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\p_Val2_s_fu_52_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\p_Val2_s_fu_52_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\p_Val2_s_fu_52_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\p_Val2_s_fu_52_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\p_Val2_s_fu_52_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\p_Val2_s_fu_52_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\p_Val2_s_fu_52_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \p_Val2_s_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_16),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\p_Val2_s_fu_52_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_loc8_fu_222[17]_i_1 
       (.I0(Q[1]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[0]_i_1 
       (.I0(tx_reg_330[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[0]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[10]_i_1 
       (.I0(tx_reg_330[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[10]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[10]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[11]_i_1 
       (.I0(tx_reg_330[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[11]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[11]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[12]_i_1 
       (.I0(tx_reg_330[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[12]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[12]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[13]_i_1 
       (.I0(tx_reg_330[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[13]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[13]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[14]_i_1 
       (.I0(tx_reg_330[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[14]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[14]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[15]_i_1 
       (.I0(tx_reg_330[15]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[15]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[15]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[16]_i_1 
       (.I0(tx_reg_330[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[16]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[16]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[17]_i_1 
       (.I0(tx_reg_330[17]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[17]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \tx_1_fu_56[18]_i_1 
       (.I0(tx_1_fu_56[18]),
        .I1(tx_reg_330[18]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(\tx_1_fu_56[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[1]_i_1 
       (.I0(tx_reg_330[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[1]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[2]_i_1 
       (.I0(tx_reg_330[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[2]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[3]_i_1 
       (.I0(tx_reg_330[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[3]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[3]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[4]_i_1 
       (.I0(tx_reg_330[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[4]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[5]_i_1 
       (.I0(tx_reg_330[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[5]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[6]_i_1 
       (.I0(tx_reg_330[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[6]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[7]_i_1 
       (.I0(tx_reg_330[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[7]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[8]_i_1 
       (.I0(tx_reg_330[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[8]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[8]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_1_fu_56[9]_i_1 
       (.I0(tx_reg_330[9]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[9]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[9]));
  FDRE \tx_1_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[0]),
        .Q(tx_1_fu_56[0]),
        .R(ap_loop_init));
  FDRE \tx_1_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[10]),
        .Q(tx_1_fu_56[10]),
        .R(ap_loop_init));
  FDSE \tx_1_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[11]),
        .Q(tx_1_fu_56[11]),
        .S(ap_loop_init));
  FDSE \tx_1_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[12]),
        .Q(tx_1_fu_56[12]),
        .S(ap_loop_init));
  FDRE \tx_1_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[13]),
        .Q(tx_1_fu_56[13]),
        .R(ap_loop_init));
  FDRE \tx_1_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[14]),
        .Q(tx_1_fu_56[14]),
        .R(ap_loop_init));
  FDSE \tx_1_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[15]),
        .Q(tx_1_fu_56[15]),
        .S(ap_loop_init));
  FDRE \tx_1_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[16]),
        .Q(tx_1_fu_56[16]),
        .R(ap_loop_init));
  FDRE \tx_1_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]),
        .Q(tx_1_fu_56[17]),
        .R(ap_loop_init));
  FDRE \tx_1_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tx_1_fu_56[18]_i_1_n_3 ),
        .Q(tx_1_fu_56[18]),
        .R(ap_loop_init));
  FDRE \tx_1_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[1]),
        .Q(tx_1_fu_56[1]),
        .R(ap_loop_init));
  FDSE \tx_1_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[2]),
        .Q(tx_1_fu_56[2]),
        .S(ap_loop_init));
  FDRE \tx_1_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[3]),
        .Q(tx_1_fu_56[3]),
        .R(ap_loop_init));
  FDSE \tx_1_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[4]),
        .Q(tx_1_fu_56[4]),
        .S(ap_loop_init));
  FDSE \tx_1_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[5]),
        .Q(tx_1_fu_56[5]),
        .S(ap_loop_init));
  FDSE \tx_1_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[6]),
        .Q(tx_1_fu_56[6]),
        .S(ap_loop_init));
  FDRE \tx_1_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[7]),
        .Q(tx_1_fu_56[7]),
        .R(ap_loop_init));
  FDSE \tx_1_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[8]),
        .Q(tx_1_fu_56[8]),
        .S(ap_loop_init));
  FDSE \tx_1_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[9]),
        .Q(tx_1_fu_56[9]),
        .S(ap_loop_init));
  LUT6 #(
    .INIT(64'h00FFB847FF00B847)) 
    \tx_reg_330[11]_i_10 
       (.I0(\tx_reg_330[11]_i_14_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[11]_i_15_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\tx_reg_330[15]_i_17_n_3 ),
        .O(\tx_reg_330[11]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB847B847FF0000FF)) 
    \tx_reg_330[11]_i_11 
       (.I0(\tx_reg_330[11]_i_14_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[11]_i_15_n_3 ),
        .I3(p_0_in),
        .I4(\tx_reg_330[11]_i_16_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\tx_reg_330[11]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFF00B84700FFB847)) 
    \tx_reg_330[11]_i_12 
       (.I0(\tx_reg_330[11]_i_15_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[11]_i_17_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\tx_reg_330[11]_i_16_n_3 ),
        .O(\tx_reg_330[11]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hB847B847FF0000FF)) 
    \tx_reg_330[11]_i_13 
       (.I0(\tx_reg_330[11]_i_15_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[11]_i_17_n_3 ),
        .I3(p_0_in),
        .I4(\tx_reg_330[11]_i_18_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\tx_reg_330[11]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \tx_reg_330[11]_i_14 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[16]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[12]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[11]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \tx_reg_330[11]_i_15 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[14]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[10]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[11]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_reg_330[11]_i_16 
       (.I0(\tx_reg_330[15]_i_20_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[11]_i_19_n_3 ),
        .O(\tx_reg_330[11]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hCCCAFFFFCCCA0000)) 
    \tx_reg_330[11]_i_17 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[12]),
        .I1(\ty_1_fu_60[18]_i_2_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(n_2_reg_306_pp0_iter1_reg[2]),
        .I5(\tx_reg_330[11]_i_20_n_3 ),
        .O(\tx_reg_330[11]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_reg_330[11]_i_18 
       (.I0(\tx_reg_330[11]_i_19_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[7]_i_15_n_3 ),
        .O(\tx_reg_330[11]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hCCCAFFFFCCCA0000)) 
    \tx_reg_330[11]_i_19 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[13]),
        .I1(\ty_1_fu_60[18]_i_2_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(n_2_reg_306_pp0_iter1_reg[2]),
        .I5(\tx_reg_330[7]_i_21_n_3 ),
        .O(\tx_reg_330[11]_i_19_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[11]_i_2 
       (.I0(tx_1_fu_56[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[10]),
        .I3(\tx_reg_330[11]_i_10_n_3 ),
        .O(\tx_reg_330[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tx_reg_330[11]_i_20 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[16]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(\ty_1_fu_60[18]_i_2_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[8]),
        .O(\tx_reg_330[11]_i_20_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[11]_i_3 
       (.I0(tx_1_fu_56[9]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[9]),
        .I3(\tx_reg_330[11]_i_11_n_3 ),
        .O(\tx_reg_330[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[11]_i_4 
       (.I0(tx_1_fu_56[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[8]),
        .I3(\tx_reg_330[11]_i_12_n_3 ),
        .O(\tx_reg_330[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[11]_i_5 
       (.I0(tx_1_fu_56[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[7]),
        .I3(\tx_reg_330[11]_i_13_n_3 ),
        .O(\tx_reg_330[11]_i_5_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[11]_i_6 
       (.I0(tx_1_fu_56[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[11]),
        .I3(\tx_reg_330[15]_i_13_n_3 ),
        .I4(\tx_reg_330[11]_i_2_n_3 ),
        .O(\tx_reg_330[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[11]_i_7 
       (.I0(tx_1_fu_56[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[10]),
        .I3(\tx_reg_330[11]_i_10_n_3 ),
        .I4(\tx_reg_330[11]_i_3_n_3 ),
        .O(\tx_reg_330[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[11]_i_8 
       (.I0(tx_1_fu_56[9]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[9]),
        .I3(\tx_reg_330[11]_i_11_n_3 ),
        .I4(\tx_reg_330[11]_i_4_n_3 ),
        .O(\tx_reg_330[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[11]_i_9 
       (.I0(tx_1_fu_56[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[8]),
        .I3(\tx_reg_330[11]_i_12_n_3 ),
        .I4(\tx_reg_330[11]_i_5_n_3 ),
        .O(\tx_reg_330[11]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tx_reg_330[15]_i_10 
       (.I0(p_0_in),
        .I1(\tx_reg_330[15]_i_14_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\tx_reg_330[18]_i_12_n_3 ),
        .O(\tx_reg_330[15]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tx_reg_330[15]_i_11 
       (.I0(p_0_in),
        .I1(\tx_reg_330[15]_i_15_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\tx_reg_330[15]_i_14_n_3 ),
        .O(\tx_reg_330[15]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tx_reg_330[15]_i_12 
       (.I0(p_0_in),
        .I1(\tx_reg_330[15]_i_16_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\tx_reg_330[15]_i_15_n_3 ),
        .O(\tx_reg_330[15]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h9A56)) 
    \tx_reg_330[15]_i_13 
       (.I0(p_0_in),
        .I1(n_2_reg_306_pp0_iter1_reg[0]),
        .I2(\tx_reg_330[15]_i_17_n_3 ),
        .I3(\tx_reg_330[15]_i_16_n_3 ),
        .O(\tx_reg_330[15]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFBF80B08FBFB0808)) 
    \tx_reg_330[15]_i_14 
       (.I0(\tx_reg_330[15]_i_18_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(n_2_reg_306_pp0_iter1_reg[2]),
        .I3(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[14]),
        .I4(\ty_1_fu_60[18]_i_2_n_3 ),
        .I5(\tx_reg_330[18]_i_14_n_3 ),
        .O(\tx_reg_330[15]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hE4F0FFFFE4F00000)) 
    \tx_reg_330[15]_i_15 
       (.I0(n_2_reg_306_pp0_iter1_reg[2]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[15]),
        .I2(\ty_1_fu_60[18]_i_2_n_3 ),
        .I3(\tx_reg_330[18]_i_14_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[1]),
        .I5(\tx_reg_330[15]_i_19_n_3 ),
        .O(\tx_reg_330[15]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hE4F0FFFFE4F00000)) 
    \tx_reg_330[15]_i_16 
       (.I0(n_2_reg_306_pp0_iter1_reg[2]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[14]),
        .I2(\ty_1_fu_60[18]_i_2_n_3 ),
        .I3(\tx_reg_330[18]_i_14_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[1]),
        .I5(\tx_reg_330[11]_i_14_n_3 ),
        .O(\tx_reg_330[15]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \tx_reg_330[15]_i_17 
       (.I0(\tx_reg_330[15]_i_19_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[15]_i_20_n_3 ),
        .O(\tx_reg_330[15]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E2E2)) 
    \tx_reg_330[15]_i_18 
       (.I0(ty_1_fu_60[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[16]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[15]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \tx_reg_330[15]_i_19 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[13]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[15]_i_19_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[15]_i_2 
       (.I0(tx_1_fu_56[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[14]),
        .I3(\tx_reg_330[15]_i_10_n_3 ),
        .O(\tx_reg_330[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \tx_reg_330[15]_i_20 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[15]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[11]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[15]_i_20_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[15]_i_3 
       (.I0(tx_1_fu_56[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[13]),
        .I3(\tx_reg_330[15]_i_11_n_3 ),
        .O(\tx_reg_330[15]_i_3_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[15]_i_4 
       (.I0(tx_1_fu_56[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[12]),
        .I3(\tx_reg_330[15]_i_12_n_3 ),
        .O(\tx_reg_330[15]_i_4_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[15]_i_5 
       (.I0(tx_1_fu_56[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[11]),
        .I3(\tx_reg_330[15]_i_13_n_3 ),
        .O(\tx_reg_330[15]_i_5_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[15]_i_6 
       (.I0(tx_1_fu_56[15]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[15]),
        .I3(\tx_reg_330[18]_i_8_n_3 ),
        .I4(\tx_reg_330[15]_i_2_n_3 ),
        .O(\tx_reg_330[15]_i_6_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[15]_i_7 
       (.I0(tx_1_fu_56[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[14]),
        .I3(\tx_reg_330[15]_i_10_n_3 ),
        .I4(\tx_reg_330[15]_i_3_n_3 ),
        .O(\tx_reg_330[15]_i_7_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[15]_i_8 
       (.I0(tx_1_fu_56[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[13]),
        .I3(\tx_reg_330[15]_i_11_n_3 ),
        .I4(\tx_reg_330[15]_i_4_n_3 ),
        .O(\tx_reg_330[15]_i_8_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[15]_i_9 
       (.I0(tx_1_fu_56[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[12]),
        .I3(\tx_reg_330[15]_i_12_n_3 ),
        .I4(\tx_reg_330[15]_i_5_n_3 ),
        .O(\tx_reg_330[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAA55AA55AA55A959)) 
    \tx_reg_330[18]_i_10 
       (.I0(p_0_in),
        .I1(\tx_reg_330[18]_i_13_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[2]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[1]),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\tx_reg_330[18]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE10)) 
    \tx_reg_330[18]_i_11 
       (.I0(n_2_reg_306_pp0_iter1_reg[1]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[16]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFBF80B08FBFB0808)) 
    \tx_reg_330[18]_i_12 
       (.I0(\tx_reg_330[18]_i_13_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(n_2_reg_306_pp0_iter1_reg[2]),
        .I3(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[15]),
        .I4(\ty_1_fu_60[18]_i_2_n_3 ),
        .I5(\tx_reg_330[18]_i_14_n_3 ),
        .O(\tx_reg_330[18]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E2E2)) 
    \tx_reg_330[18]_i_13 
       (.I0(ty_1_fu_60[17]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[17]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[18]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_reg_330[18]_i_14 
       (.I0(n_2_reg_306_pp0_iter1_reg[4]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[18]_i_14_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[18]_i_2 
       (.I0(tx_1_fu_56[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[16]),
        .I3(\tx_reg_330[18]_i_7_n_3 ),
        .O(\tx_reg_330[18]_i_2_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[18]_i_3 
       (.I0(tx_1_fu_56[15]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[15]),
        .I3(\tx_reg_330[18]_i_8_n_3 ),
        .O(\tx_reg_330[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hE0EFDFD01F10202F)) 
    \tx_reg_330[18]_i_4 
       (.I0(\tx_reg_330[18]_i_9_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[0]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]),
        .I3(p_0_in),
        .I4(\ty_1_fu_60[18]_i_2_n_3 ),
        .I5(\tx_1_fu_56[18]_i_1_n_3 ),
        .O(\tx_reg_330[18]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \tx_reg_330[18]_i_5 
       (.I0(\tx_reg_330[18]_i_2_n_3 ),
        .I1(\tx_reg_330[18]_i_10_n_3 ),
        .I2(tx_reg_330[17]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(tx_1_fu_56[17]),
        .O(\tx_reg_330[18]_i_5_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[18]_i_6 
       (.I0(tx_1_fu_56[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[16]),
        .I3(\tx_reg_330[18]_i_7_n_3 ),
        .I4(\tx_reg_330[18]_i_3_n_3 ),
        .O(\tx_reg_330[18]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tx_reg_330[18]_i_7 
       (.I0(p_0_in),
        .I1(\tx_reg_330[18]_i_11_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\tx_reg_330[18]_i_9_n_3 ),
        .O(\tx_reg_330[18]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \tx_reg_330[18]_i_8 
       (.I0(p_0_in),
        .I1(\tx_reg_330[18]_i_12_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\tx_reg_330[18]_i_11_n_3 ),
        .O(\tx_reg_330[18]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE10)) 
    \tx_reg_330[18]_i_9 
       (.I0(n_2_reg_306_pp0_iter1_reg[1]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]),
        .I3(\ty_1_fu_60[18]_i_2_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[18]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \tx_reg_330[3]_i_10 
       (.I0(p_0_in),
        .I1(\tx_reg_330[3]_i_13_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\tx_reg_330[3]_i_12_n_3 ),
        .O(\tx_reg_330[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tx_reg_330[3]_i_11 
       (.I0(\tx_reg_330[3]_i_13_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[0]),
        .I2(\tx_reg_330[3]_i_14_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[1]),
        .I4(\tx_reg_330[3]_i_15_n_3 ),
        .O(\tx_reg_330[3]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tx_reg_330[3]_i_12 
       (.I0(\tx_reg_330[11]_i_20_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\tx_reg_330[7]_i_23_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[1]),
        .I4(\tx_reg_330[3]_i_14_n_3 ),
        .O(\tx_reg_330[3]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tx_reg_330[3]_i_13 
       (.I0(\tx_reg_330[7]_i_18_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[7]_i_22_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[2]),
        .I4(\tx_reg_330[3]_i_16_n_3 ),
        .O(\tx_reg_330[3]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \tx_reg_330[3]_i_14 
       (.I0(n_2_reg_306_pp0_iter1_reg[4]),
        .I1(\ty_1_fu_60[18]_i_2_n_3 ),
        .I2(\tx_reg_330[3]_i_17_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[2]),
        .I4(\tx_reg_330[3]_i_18_n_3 ),
        .O(\tx_reg_330[3]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tx_reg_330[3]_i_15 
       (.I0(\tx_reg_330[7]_i_23_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\tx_reg_330[3]_i_19_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(\tx_reg_330[3]_i_20_n_3 ),
        .O(\tx_reg_330[3]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_reg_330[3]_i_16 
       (.I0(\ty_1_fu_60[18]_i_2_n_3 ),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[9]),
        .I2(n_2_reg_306_pp0_iter1_reg[3]),
        .I3(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[1]),
        .O(\tx_reg_330[3]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \tx_reg_330[3]_i_17 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[10]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(ty_1_fu_60[2]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ty_reg_325[2]),
        .I5(n_2_reg_306_pp0_iter1_reg[4]),
        .O(\tx_reg_330[3]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \tx_reg_330[3]_i_18 
       (.I0(ty_1_fu_60[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[6]),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[14]),
        .I5(n_2_reg_306_pp0_iter1_reg[4]),
        .O(\tx_reg_330[3]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_reg_330[3]_i_19 
       (.I0(ty_reg_325[18]),
        .I1(ty_1_fu_60[18]),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(ty_reg_325[8]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ty_1_fu_60[8]),
        .O(\tx_reg_330[3]_i_19_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[3]_i_2 
       (.I0(tx_1_fu_56[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[2]),
        .I3(\tx_reg_330[3]_i_9_n_3 ),
        .O(\tx_reg_330[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tx_reg_330[3]_i_20 
       (.I0(ty_reg_325[16]),
        .I1(ty_1_fu_60[16]),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(ty_reg_325[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ty_1_fu_60[0]),
        .O(\tx_reg_330[3]_i_20_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[3]_i_3 
       (.I0(tx_1_fu_56[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[1]),
        .I3(\tx_reg_330[3]_i_10_n_3 ),
        .O(\tx_reg_330[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \tx_reg_330[3]_i_4 
       (.I0(tx_reg_330[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[0]),
        .I3(\tx_reg_330[3]_i_11_n_3 ),
        .I4(p_0_in),
        .O(\tx_reg_330[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[3]_i_5 
       (.I0(tx_1_fu_56[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[3]),
        .I3(\tx_reg_330[7]_i_13_n_3 ),
        .I4(\tx_reg_330[3]_i_2_n_3 ),
        .O(\tx_reg_330[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[3]_i_6 
       (.I0(tx_1_fu_56[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[2]),
        .I3(\tx_reg_330[3]_i_9_n_3 ),
        .I4(\tx_reg_330[3]_i_3_n_3 ),
        .O(\tx_reg_330[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[3]_i_7 
       (.I0(tx_1_fu_56[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[1]),
        .I3(\tx_reg_330[3]_i_10_n_3 ),
        .I4(\tx_reg_330[3]_i_4_n_3 ),
        .O(\tx_reg_330[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h47B8)) 
    \tx_reg_330[3]_i_8 
       (.I0(tx_reg_330[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[0]),
        .I3(\tx_reg_330[3]_i_11_n_3 ),
        .O(\tx_reg_330[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB847B847FF0000FF)) 
    \tx_reg_330[3]_i_9 
       (.I0(\tx_reg_330[7]_i_16_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[7]_i_18_n_3 ),
        .I3(p_0_in),
        .I4(\tx_reg_330[3]_i_12_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\tx_reg_330[3]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \tx_reg_330[7]_i_10 
       (.I0(p_0_in),
        .I1(\tx_reg_330[7]_i_14_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\tx_reg_330[11]_i_18_n_3 ),
        .O(\tx_reg_330[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFF00B84700FFB847)) 
    \tx_reg_330[7]_i_11 
       (.I0(\tx_reg_330[7]_i_15_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[7]_i_16_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\tx_reg_330[7]_i_14_n_3 ),
        .O(\tx_reg_330[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB847B847FF0000FF)) 
    \tx_reg_330[7]_i_12 
       (.I0(\tx_reg_330[7]_i_15_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[7]_i_16_n_3 ),
        .I3(p_0_in),
        .I4(\tx_reg_330[7]_i_17_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\tx_reg_330[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFF00B84700FFB847)) 
    \tx_reg_330[7]_i_13 
       (.I0(\tx_reg_330[7]_i_16_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[7]_i_18_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\tx_reg_330[7]_i_17_n_3 ),
        .O(\tx_reg_330[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_reg_330[7]_i_14 
       (.I0(\tx_reg_330[11]_i_17_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_reg_330[7]_i_19_n_3 ),
        .O(\tx_reg_330[7]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0CCFAAAFAAA)) 
    \tx_reg_330[7]_i_15 
       (.I0(\tx_reg_330[7]_i_20_n_3 ),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[11]),
        .I2(\ty_1_fu_60[18]_i_2_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .I5(n_2_reg_306_pp0_iter1_reg[2]),
        .O(\tx_reg_330[7]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_reg_330[7]_i_16 
       (.I0(\tx_reg_330[7]_i_21_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\tx_reg_330[7]_i_22_n_3 ),
        .O(\tx_reg_330[7]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \tx_reg_330[7]_i_17 
       (.I0(\tx_reg_330[11]_i_20_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\tx_reg_330[7]_i_23_n_3 ),
        .I3(\tx_reg_330[7]_i_19_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[1]),
        .O(\tx_reg_330[7]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \tx_reg_330[7]_i_18 
       (.I0(n_2_reg_306_pp0_iter1_reg[4]),
        .I1(\ty_1_fu_60[18]_i_2_n_3 ),
        .I2(\tx_reg_330[7]_i_24_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[2]),
        .I4(\tx_reg_330[7]_i_20_n_3 ),
        .O(\tx_reg_330[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0CCFAAAFAAA)) 
    \tx_reg_330[7]_i_19 
       (.I0(\tx_reg_330[3]_i_18_n_3 ),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[10]),
        .I2(\ty_1_fu_60[18]_i_2_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .I5(n_2_reg_306_pp0_iter1_reg[2]),
        .O(\tx_reg_330[7]_i_19_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[7]_i_2 
       (.I0(tx_1_fu_56[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[6]),
        .I3(\tx_reg_330[7]_i_10_n_3 ),
        .O(\tx_reg_330[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \tx_reg_330[7]_i_20 
       (.I0(ty_1_fu_60[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[7]),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[15]),
        .I5(n_2_reg_306_pp0_iter1_reg[4]),
        .O(\tx_reg_330[7]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tx_reg_330[7]_i_21 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(\ty_1_fu_60[18]_i_2_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[9]),
        .O(\tx_reg_330[7]_i_21_n_3 ));
  LUT5 #(
    .INIT(32'hCCAACCF0)) 
    \tx_reg_330[7]_i_22 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[13]),
        .I1(\ty_1_fu_60[18]_i_2_n_3 ),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[5]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\tx_reg_330[7]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \tx_reg_330[7]_i_23 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[4]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[12]),
        .I2(n_2_reg_306_pp0_iter1_reg[3]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(\ty_1_fu_60[18]_i_2_n_3 ),
        .O(\tx_reg_330[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \tx_reg_330[7]_i_24 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[11]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(ty_1_fu_60[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ty_reg_325[3]),
        .I5(n_2_reg_306_pp0_iter1_reg[4]),
        .O(\tx_reg_330[7]_i_24_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[7]_i_3 
       (.I0(tx_1_fu_56[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[5]),
        .I3(\tx_reg_330[7]_i_11_n_3 ),
        .O(\tx_reg_330[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[7]_i_4 
       (.I0(tx_1_fu_56[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[4]),
        .I3(\tx_reg_330[7]_i_12_n_3 ),
        .O(\tx_reg_330[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \tx_reg_330[7]_i_5 
       (.I0(tx_1_fu_56[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[3]),
        .I3(\tx_reg_330[7]_i_13_n_3 ),
        .O(\tx_reg_330[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[7]_i_6 
       (.I0(tx_1_fu_56[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[7]),
        .I3(\tx_reg_330[11]_i_13_n_3 ),
        .I4(\tx_reg_330[7]_i_2_n_3 ),
        .O(\tx_reg_330[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[7]_i_7 
       (.I0(tx_1_fu_56[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[6]),
        .I3(\tx_reg_330[7]_i_10_n_3 ),
        .I4(\tx_reg_330[7]_i_3_n_3 ),
        .O(\tx_reg_330[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[7]_i_8 
       (.I0(tx_1_fu_56[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[5]),
        .I3(\tx_reg_330[7]_i_11_n_3 ),
        .I4(\tx_reg_330[7]_i_4_n_3 ),
        .O(\tx_reg_330[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \tx_reg_330[7]_i_9 
       (.I0(tx_1_fu_56[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[4]),
        .I3(\tx_reg_330[7]_i_12_n_3 ),
        .I4(\tx_reg_330[7]_i_5_n_3 ),
        .O(\tx_reg_330[7]_i_9_n_3 ));
  FDRE \tx_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[0]),
        .Q(tx_reg_330[0]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[10]),
        .Q(tx_reg_330[10]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[11]),
        .Q(tx_reg_330[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tx_reg_330_reg[11]_i_1 
       (.CI(\tx_reg_330_reg[7]_i_1_n_3 ),
        .CO({\tx_reg_330_reg[11]_i_1_n_3 ,\tx_reg_330_reg[11]_i_1_n_4 ,\tx_reg_330_reg[11]_i_1_n_5 ,\tx_reg_330_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tx_reg_330[11]_i_2_n_3 ,\tx_reg_330[11]_i_3_n_3 ,\tx_reg_330[11]_i_4_n_3 ,\tx_reg_330[11]_i_5_n_3 }),
        .O(tx_fu_257_p3[11:8]),
        .S({\tx_reg_330[11]_i_6_n_3 ,\tx_reg_330[11]_i_7_n_3 ,\tx_reg_330[11]_i_8_n_3 ,\tx_reg_330[11]_i_9_n_3 }));
  FDRE \tx_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[12]),
        .Q(tx_reg_330[12]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[13] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[13]),
        .Q(tx_reg_330[13]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[14] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[14]),
        .Q(tx_reg_330[14]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[15] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[15]),
        .Q(tx_reg_330[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tx_reg_330_reg[15]_i_1 
       (.CI(\tx_reg_330_reg[11]_i_1_n_3 ),
        .CO({\tx_reg_330_reg[15]_i_1_n_3 ,\tx_reg_330_reg[15]_i_1_n_4 ,\tx_reg_330_reg[15]_i_1_n_5 ,\tx_reg_330_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tx_reg_330[15]_i_2_n_3 ,\tx_reg_330[15]_i_3_n_3 ,\tx_reg_330[15]_i_4_n_3 ,\tx_reg_330[15]_i_5_n_3 }),
        .O(tx_fu_257_p3[15:12]),
        .S({\tx_reg_330[15]_i_6_n_3 ,\tx_reg_330[15]_i_7_n_3 ,\tx_reg_330[15]_i_8_n_3 ,\tx_reg_330[15]_i_9_n_3 }));
  FDRE \tx_reg_330_reg[16] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[16]),
        .Q(tx_reg_330[16]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[17] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[17]),
        .Q(tx_reg_330[17]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[18] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[18]),
        .Q(tx_reg_330[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tx_reg_330_reg[18]_i_1 
       (.CI(\tx_reg_330_reg[15]_i_1_n_3 ),
        .CO({\NLW_tx_reg_330_reg[18]_i_1_CO_UNCONNECTED [3:2],\tx_reg_330_reg[18]_i_1_n_5 ,\tx_reg_330_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tx_reg_330[18]_i_2_n_3 ,\tx_reg_330[18]_i_3_n_3 }),
        .O({\NLW_tx_reg_330_reg[18]_i_1_O_UNCONNECTED [3],tx_fu_257_p3[18:16]}),
        .S({1'b0,\tx_reg_330[18]_i_4_n_3 ,\tx_reg_330[18]_i_5_n_3 ,\tx_reg_330[18]_i_6_n_3 }));
  FDRE \tx_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[1]),
        .Q(tx_reg_330[1]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[2]),
        .Q(tx_reg_330[2]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[3]),
        .Q(tx_reg_330[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tx_reg_330_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tx_reg_330_reg[3]_i_1_n_3 ,\tx_reg_330_reg[3]_i_1_n_4 ,\tx_reg_330_reg[3]_i_1_n_5 ,\tx_reg_330_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tx_reg_330[3]_i_2_n_3 ,\tx_reg_330[3]_i_3_n_3 ,\tx_reg_330[3]_i_4_n_3 ,1'b0}),
        .O(tx_fu_257_p3[3:0]),
        .S({\tx_reg_330[3]_i_5_n_3 ,\tx_reg_330[3]_i_6_n_3 ,\tx_reg_330[3]_i_7_n_3 ,\tx_reg_330[3]_i_8_n_3 }));
  FDRE \tx_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[4]),
        .Q(tx_reg_330[4]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[5]),
        .Q(tx_reg_330[5]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[6]),
        .Q(tx_reg_330[6]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[7]),
        .Q(tx_reg_330[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tx_reg_330_reg[7]_i_1 
       (.CI(\tx_reg_330_reg[3]_i_1_n_3 ),
        .CO({\tx_reg_330_reg[7]_i_1_n_3 ,\tx_reg_330_reg[7]_i_1_n_4 ,\tx_reg_330_reg[7]_i_1_n_5 ,\tx_reg_330_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tx_reg_330[7]_i_2_n_3 ,\tx_reg_330[7]_i_3_n_3 ,\tx_reg_330[7]_i_4_n_3 ,\tx_reg_330[7]_i_5_n_3 }),
        .O(tx_fu_257_p3[7:4]),
        .S({\tx_reg_330[7]_i_6_n_3 ,\tx_reg_330[7]_i_7_n_3 ,\tx_reg_330[7]_i_8_n_3 ,\tx_reg_330[7]_i_9_n_3 }));
  FDRE \tx_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[8]),
        .Q(tx_reg_330[8]),
        .R(1'b0));
  FDRE \tx_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(tx_fu_257_p3[9]),
        .Q(tx_reg_330[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[0]_i_1 
       (.I0(ty_reg_325[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[0]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[10]_i_1 
       (.I0(ty_reg_325[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[10]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[11]_i_1 
       (.I0(ty_reg_325[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[11]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[12]_i_1 
       (.I0(ty_reg_325[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[12]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[13]_i_1 
       (.I0(ty_reg_325[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[13]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[14]_i_1 
       (.I0(ty_reg_325[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[14]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[15]_i_1 
       (.I0(ty_reg_325[15]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[15]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[16]_i_1 
       (.I0(ty_reg_325[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[16]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[17]_i_1 
       (.I0(ty_reg_325[17]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[17]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[18]_i_2 
       (.I0(ty_reg_325[18]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[18]),
        .O(\ty_1_fu_60[18]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[1]_i_1 
       (.I0(ty_reg_325[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[1]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[2]_i_1 
       (.I0(ty_reg_325[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[2]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[3]_i_1 
       (.I0(ty_reg_325[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[3]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[4]_i_1 
       (.I0(ty_reg_325[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[4]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[5]_i_1 
       (.I0(ty_reg_325[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[5]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[6]_i_1 
       (.I0(ty_reg_325[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[6]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[7]_i_1 
       (.I0(ty_reg_325[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[7]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[8]_i_1 
       (.I0(ty_reg_325[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[8]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_1_fu_60[9]_i_1 
       (.I0(ty_reg_325[9]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[9]),
        .O(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[9]));
  FDRE \ty_1_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[0]),
        .Q(ty_1_fu_60[0]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[10]),
        .Q(ty_1_fu_60[10]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[11]),
        .Q(ty_1_fu_60[11]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[12]),
        .Q(ty_1_fu_60[12]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[13]),
        .Q(ty_1_fu_60[13]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[14]),
        .Q(ty_1_fu_60[14]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[15]),
        .Q(ty_1_fu_60[15]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[16]),
        .Q(ty_1_fu_60[16]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]),
        .Q(ty_1_fu_60[17]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ty_1_fu_60[18]_i_2_n_3 ),
        .Q(ty_1_fu_60[18]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[1]),
        .Q(ty_1_fu_60[1]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[2]),
        .Q(ty_1_fu_60[2]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[3]),
        .Q(ty_1_fu_60[3]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[4]),
        .Q(ty_1_fu_60[4]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[5]),
        .Q(ty_1_fu_60[5]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[6]),
        .Q(ty_1_fu_60[6]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[7]),
        .Q(ty_1_fu_60[7]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[8]),
        .Q(ty_1_fu_60[8]),
        .R(ap_loop_init));
  FDRE \ty_1_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[9]),
        .Q(ty_1_fu_60[9]),
        .R(ap_loop_init));
  LUT6 #(
    .INIT(64'hFF0047B800FF47B8)) 
    \ty_reg_325[11]_i_10 
       (.I0(\ty_reg_325[11]_i_14_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[11]_i_15_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\ty_reg_325[15]_i_17_n_3 ),
        .O(\ty_reg_325[11]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h47B847B800FFFF00)) 
    \ty_reg_325[11]_i_11 
       (.I0(\ty_reg_325[11]_i_14_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[11]_i_15_n_3 ),
        .I3(p_0_in),
        .I4(\ty_reg_325[11]_i_16_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\ty_reg_325[11]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ty_reg_325[11]_i_12 
       (.I0(p_0_in),
        .I1(\ty_reg_325[11]_i_17_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\ty_reg_325[11]_i_16_n_3 ),
        .O(\ty_reg_325[11]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00FF47B8FF0047B8)) 
    \ty_reg_325[11]_i_13 
       (.I0(\ty_reg_325[11]_i_18_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[11]_i_19_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\ty_reg_325[11]_i_17_n_3 ),
        .O(\ty_reg_325[11]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \ty_reg_325[11]_i_14 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[16]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[12]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .I5(\tx_1_fu_56[18]_i_1_n_3 ),
        .O(\ty_reg_325[11]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00B8B8)) 
    \ty_reg_325[11]_i_15 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[14]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[10]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\ty_reg_325[11]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_reg_325[11]_i_16 
       (.I0(\ty_reg_325[15]_i_21_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[11]_i_18_n_3 ),
        .O(\ty_reg_325[11]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_reg_325[11]_i_17 
       (.I0(\ty_reg_325[11]_i_15_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[11]_i_20_n_3 ),
        .O(\ty_reg_325[11]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \ty_reg_325[11]_i_18 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[13]),
        .I1(n_2_reg_306_pp0_iter1_reg[4]),
        .I2(n_2_reg_306_pp0_iter1_reg[3]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[2]),
        .I5(\ty_reg_325[11]_i_21_n_3 ),
        .O(\ty_reg_325[11]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFC000CFAFAAAAA)) 
    \ty_reg_325[11]_i_19 
       (.I0(\ty_reg_325[11]_i_22_n_3 ),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[11]),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(\tx_1_fu_56[18]_i_1_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[2]),
        .O(\ty_reg_325[11]_i_19_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[11]_i_2 
       (.I0(ty_1_fu_60[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[10]),
        .I3(\ty_reg_325[11]_i_10_n_3 ),
        .O(\ty_reg_325[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \ty_reg_325[11]_i_20 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[12]),
        .I1(n_2_reg_306_pp0_iter1_reg[4]),
        .I2(n_2_reg_306_pp0_iter1_reg[3]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[2]),
        .I5(\ty_reg_325[7]_i_21_n_3 ),
        .O(\ty_reg_325[11]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ty_reg_325[11]_i_21 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(\tx_1_fu_56[18]_i_1_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[9]),
        .O(\ty_reg_325[11]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ty_reg_325[11]_i_22 
       (.I0(tx_reg_330[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[7]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .I5(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[15]),
        .O(\ty_reg_325[11]_i_22_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[11]_i_3 
       (.I0(ty_1_fu_60[9]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[9]),
        .I3(\ty_reg_325[11]_i_11_n_3 ),
        .O(\ty_reg_325[11]_i_3_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[11]_i_4 
       (.I0(ty_1_fu_60[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[8]),
        .I3(\ty_reg_325[11]_i_12_n_3 ),
        .O(\ty_reg_325[11]_i_4_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[11]_i_5 
       (.I0(ty_1_fu_60[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[7]),
        .I3(\ty_reg_325[11]_i_13_n_3 ),
        .O(\ty_reg_325[11]_i_5_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[11]_i_6 
       (.I0(ty_1_fu_60[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[11]),
        .I3(\ty_reg_325[15]_i_13_n_3 ),
        .I4(\ty_reg_325[11]_i_2_n_3 ),
        .O(\ty_reg_325[11]_i_6_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[11]_i_7 
       (.I0(ty_1_fu_60[10]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[10]),
        .I3(\ty_reg_325[11]_i_10_n_3 ),
        .I4(\ty_reg_325[11]_i_3_n_3 ),
        .O(\ty_reg_325[11]_i_7_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[11]_i_8 
       (.I0(ty_1_fu_60[9]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[9]),
        .I3(\ty_reg_325[11]_i_11_n_3 ),
        .I4(\ty_reg_325[11]_i_4_n_3 ),
        .O(\ty_reg_325[11]_i_8_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[11]_i_9 
       (.I0(ty_1_fu_60[8]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[8]),
        .I3(\ty_reg_325[11]_i_12_n_3 ),
        .I4(\ty_reg_325[11]_i_5_n_3 ),
        .O(\ty_reg_325[11]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \ty_reg_325[15]_i_10 
       (.I0(p_0_in),
        .I1(\ty_reg_325[15]_i_14_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\ty_reg_325[18]_i_12_n_3 ),
        .O(\ty_reg_325[15]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \ty_reg_325[15]_i_11 
       (.I0(p_0_in),
        .I1(\ty_reg_325[15]_i_15_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\ty_reg_325[15]_i_14_n_3 ),
        .O(\ty_reg_325[15]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \ty_reg_325[15]_i_12 
       (.I0(p_0_in),
        .I1(\ty_reg_325[15]_i_16_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\ty_reg_325[15]_i_15_n_3 ),
        .O(\ty_reg_325[15]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h65A9)) 
    \ty_reg_325[15]_i_13 
       (.I0(p_0_in),
        .I1(n_2_reg_306_pp0_iter1_reg[0]),
        .I2(\ty_reg_325[15]_i_17_n_3 ),
        .I3(\ty_reg_325[15]_i_16_n_3 ),
        .O(\ty_reg_325[15]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ty_reg_325[15]_i_14 
       (.I0(\ty_reg_325[15]_i_18_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\tx_1_fu_56[18]_i_1_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[2]),
        .I4(\ty_reg_325[15]_i_19_n_3 ),
        .O(\ty_reg_325[15]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    \ty_reg_325[15]_i_15 
       (.I0(n_2_reg_306_pp0_iter1_reg[2]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[15]),
        .I2(\tx_reg_330[18]_i_14_n_3 ),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[1]),
        .I5(\ty_reg_325[15]_i_20_n_3 ),
        .O(\ty_reg_325[15]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ty_reg_325[15]_i_16 
       (.I0(\tx_1_fu_56[18]_i_1_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\ty_reg_325[15]_i_19_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[1]),
        .I4(\ty_reg_325[11]_i_14_n_3 ),
        .O(\ty_reg_325[15]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \ty_reg_325[15]_i_17 
       (.I0(\ty_reg_325[15]_i_20_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[15]_i_21_n_3 ),
        .O(\ty_reg_325[15]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E2E2)) 
    \ty_reg_325[15]_i_18 
       (.I0(tx_1_fu_56[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[16]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\ty_reg_325[15]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E2E2)) 
    \ty_reg_325[15]_i_19 
       (.I0(tx_1_fu_56[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[14]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\ty_reg_325[15]_i_19_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[15]_i_2 
       (.I0(ty_1_fu_60[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[14]),
        .I3(\ty_reg_325[15]_i_10_n_3 ),
        .O(\ty_reg_325[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \ty_reg_325[15]_i_20 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[13]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .I5(\tx_1_fu_56[18]_i_1_n_3 ),
        .O(\ty_reg_325[15]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \ty_reg_325[15]_i_21 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[15]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[11]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .I5(\tx_1_fu_56[18]_i_1_n_3 ),
        .O(\ty_reg_325[15]_i_21_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[15]_i_3 
       (.I0(ty_1_fu_60[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[13]),
        .I3(\ty_reg_325[15]_i_11_n_3 ),
        .O(\ty_reg_325[15]_i_3_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[15]_i_4 
       (.I0(ty_1_fu_60[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[12]),
        .I3(\ty_reg_325[15]_i_12_n_3 ),
        .O(\ty_reg_325[15]_i_4_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[15]_i_5 
       (.I0(ty_1_fu_60[11]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[11]),
        .I3(\ty_reg_325[15]_i_13_n_3 ),
        .O(\ty_reg_325[15]_i_5_n_3 ));
  (* HLUTNM = "lutpair32" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[15]_i_6 
       (.I0(ty_1_fu_60[15]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[15]),
        .I3(\ty_reg_325[18]_i_8_n_3 ),
        .I4(\ty_reg_325[15]_i_2_n_3 ),
        .O(\ty_reg_325[15]_i_6_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[15]_i_7 
       (.I0(ty_1_fu_60[14]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[14]),
        .I3(\ty_reg_325[15]_i_10_n_3 ),
        .I4(\ty_reg_325[15]_i_3_n_3 ),
        .O(\ty_reg_325[15]_i_7_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[15]_i_8 
       (.I0(ty_1_fu_60[13]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[13]),
        .I3(\ty_reg_325[15]_i_11_n_3 ),
        .I4(\ty_reg_325[15]_i_4_n_3 ),
        .O(\ty_reg_325[15]_i_8_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[15]_i_9 
       (.I0(ty_1_fu_60[12]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[12]),
        .I3(\ty_reg_325[15]_i_12_n_3 ),
        .I4(\ty_reg_325[15]_i_5_n_3 ),
        .O(\ty_reg_325[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h55AA55AA55AA56A6)) 
    \ty_reg_325[18]_i_10 
       (.I0(p_0_in),
        .I1(\ty_reg_325[18]_i_13_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[2]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[1]),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\ty_reg_325[18]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE10)) 
    \ty_reg_325[18]_i_11 
       (.I0(n_2_reg_306_pp0_iter1_reg[1]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[16]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\ty_reg_325[18]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080808)) 
    \ty_reg_325[18]_i_12 
       (.I0(\ty_reg_325[18]_i_13_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(n_2_reg_306_pp0_iter1_reg[2]),
        .I3(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[15]),
        .I4(\tx_reg_330[18]_i_14_n_3 ),
        .I5(\tx_1_fu_56[18]_i_1_n_3 ),
        .O(\ty_reg_325[18]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E2E2)) 
    \ty_reg_325[18]_i_13 
       (.I0(tx_1_fu_56[17]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_reg_330[17]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\ty_reg_325[18]_i_13_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[18]_i_2 
       (.I0(ty_1_fu_60[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[16]),
        .I3(\ty_reg_325[18]_i_7_n_3 ),
        .O(\ty_reg_325[18]_i_2_n_3 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[18]_i_3 
       (.I0(ty_1_fu_60[15]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[15]),
        .I3(\ty_reg_325[18]_i_8_n_3 ),
        .O(\ty_reg_325[18]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAAA5AA5A99996666)) 
    \ty_reg_325[18]_i_4 
       (.I0(\ty_1_fu_60[18]_i_2_n_3 ),
        .I1(p_0_in),
        .I2(\ty_reg_325[18]_i_9_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[0]),
        .I4(\tx_1_fu_56[18]_i_1_n_3 ),
        .I5(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out[17]),
        .O(\ty_reg_325[18]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \ty_reg_325[18]_i_5 
       (.I0(\ty_reg_325[18]_i_2_n_3 ),
        .I1(\ty_reg_325[18]_i_10_n_3 ),
        .I2(ty_reg_325[17]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ty_1_fu_60[17]),
        .O(\ty_reg_325[18]_i_5_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[18]_i_6 
       (.I0(ty_1_fu_60[16]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[16]),
        .I3(\ty_reg_325[18]_i_7_n_3 ),
        .I4(\ty_reg_325[18]_i_3_n_3 ),
        .O(\ty_reg_325[18]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \ty_reg_325[18]_i_7 
       (.I0(p_0_in),
        .I1(\ty_reg_325[18]_i_11_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\ty_reg_325[18]_i_9_n_3 ),
        .O(\ty_reg_325[18]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \ty_reg_325[18]_i_8 
       (.I0(p_0_in),
        .I1(\ty_reg_325[18]_i_12_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\ty_reg_325[18]_i_11_n_3 ),
        .O(\ty_reg_325[18]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE10)) 
    \ty_reg_325[18]_i_9 
       (.I0(n_2_reg_306_pp0_iter1_reg[1]),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]),
        .I3(\tx_1_fu_56[18]_i_1_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\ty_reg_325[18]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h47B847B800FFFF00)) 
    \ty_reg_325[3]_i_10 
       (.I0(\ty_reg_325[7]_i_17_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[3]_i_12_n_3 ),
        .I3(p_0_in),
        .I4(\ty_reg_325[3]_i_13_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\ty_reg_325[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ty_reg_325[3]_i_11 
       (.I0(\ty_reg_325[3]_i_13_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[0]),
        .I2(\ty_reg_325[3]_i_12_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[1]),
        .I4(\ty_reg_325[3]_i_14_n_3 ),
        .O(\ty_reg_325[3]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_reg_325[3]_i_12 
       (.I0(\ty_reg_325[7]_i_20_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\ty_reg_325[3]_i_15_n_3 ),
        .O(\ty_reg_325[3]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ty_reg_325[3]_i_13 
       (.I0(\ty_reg_325[7]_i_23_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[7]_i_19_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[2]),
        .I4(\ty_reg_325[3]_i_16_n_3 ),
        .O(\ty_reg_325[3]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ty_reg_325[3]_i_14 
       (.I0(\ty_reg_325[7]_i_22_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\ty_reg_325[3]_i_17_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(\ty_reg_325[3]_i_18_n_3 ),
        .O(\ty_reg_325[3]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ty_reg_325[3]_i_15 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[10]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(\tx_1_fu_56[18]_i_1_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[2]),
        .O(\ty_reg_325[3]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ty_reg_325[3]_i_16 
       (.I0(\tx_1_fu_56[18]_i_1_n_3 ),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[9]),
        .I2(n_2_reg_306_pp0_iter1_reg[3]),
        .I3(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[17]),
        .I4(n_2_reg_306_pp0_iter1_reg[4]),
        .I5(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[1]),
        .O(\ty_reg_325[3]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \ty_reg_325[3]_i_17 
       (.I0(tx_1_fu_56[18]),
        .I1(tx_reg_330[18]),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(tx_reg_330[8]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(tx_1_fu_56[8]),
        .O(\ty_reg_325[3]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ty_reg_325[3]_i_18 
       (.I0(tx_reg_330[16]),
        .I1(tx_1_fu_56[16]),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(tx_reg_330[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(tx_1_fu_56[0]),
        .O(\ty_reg_325[3]_i_18_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[3]_i_2 
       (.I0(ty_1_fu_60[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[2]),
        .I3(\ty_reg_325[3]_i_9_n_3 ),
        .O(\ty_reg_325[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[3]_i_3 
       (.I0(ty_1_fu_60[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[1]),
        .I3(\ty_reg_325[3]_i_10_n_3 ),
        .O(\ty_reg_325[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ty_reg_325[3]_i_4 
       (.I0(ty_reg_325[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[0]),
        .I3(\ty_reg_325[3]_i_11_n_3 ),
        .I4(p_0_in),
        .O(\ty_reg_325[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[3]_i_5 
       (.I0(ty_1_fu_60[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[3]),
        .I3(\ty_reg_325[7]_i_13_n_3 ),
        .I4(\ty_reg_325[3]_i_2_n_3 ),
        .O(\ty_reg_325[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[3]_i_6 
       (.I0(ty_1_fu_60[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[2]),
        .I3(\ty_reg_325[3]_i_9_n_3 ),
        .I4(\ty_reg_325[3]_i_3_n_3 ),
        .O(\ty_reg_325[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[3]_i_7 
       (.I0(ty_1_fu_60[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[1]),
        .I3(\ty_reg_325[3]_i_10_n_3 ),
        .I4(\ty_reg_325[3]_i_4_n_3 ),
        .O(\ty_reg_325[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h47B8)) 
    \ty_reg_325[3]_i_8 
       (.I0(ty_reg_325[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_1_fu_60[0]),
        .I3(\ty_reg_325[3]_i_11_n_3 ),
        .O(\ty_reg_325[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h00FF47B8FF0047B8)) 
    \ty_reg_325[3]_i_9 
       (.I0(\ty_reg_325[7]_i_17_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[3]_i_12_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\ty_reg_325[7]_i_18_n_3 ),
        .O(\ty_reg_325[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h47B847B800FFFF00)) 
    \ty_reg_325[7]_i_10 
       (.I0(\ty_reg_325[11]_i_18_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[11]_i_19_n_3 ),
        .I3(p_0_in),
        .I4(\ty_reg_325[7]_i_14_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\ty_reg_325[7]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \ty_reg_325[7]_i_11 
       (.I0(p_0_in),
        .I1(\ty_reg_325[7]_i_15_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[0]),
        .I3(\ty_reg_325[7]_i_14_n_3 ),
        .O(\ty_reg_325[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00FF47B8FF0047B8)) 
    \ty_reg_325[7]_i_12 
       (.I0(\ty_reg_325[7]_i_16_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[7]_i_17_n_3 ),
        .I3(p_0_in),
        .I4(n_2_reg_306_pp0_iter1_reg[0]),
        .I5(\ty_reg_325[7]_i_15_n_3 ),
        .O(\ty_reg_325[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h47B847B800FFFF00)) 
    \ty_reg_325[7]_i_13 
       (.I0(\ty_reg_325[7]_i_16_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[7]_i_17_n_3 ),
        .I3(p_0_in),
        .I4(\ty_reg_325[7]_i_18_n_3 ),
        .I5(n_2_reg_306_pp0_iter1_reg[0]),
        .O(\ty_reg_325[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_reg_325[7]_i_14 
       (.I0(\ty_reg_325[11]_i_20_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[1]),
        .I2(\ty_reg_325[7]_i_16_n_3 ),
        .O(\ty_reg_325[7]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \ty_reg_325[7]_i_15 
       (.I0(\ty_reg_325[11]_i_21_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\ty_reg_325[7]_i_19_n_3 ),
        .I3(\ty_reg_325[11]_i_19_n_3 ),
        .I4(n_2_reg_306_pp0_iter1_reg[1]),
        .O(\ty_reg_325[7]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hCCCAFFFFCCCA0000)) 
    \ty_reg_325[7]_i_16 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[10]),
        .I1(\tx_1_fu_56[18]_i_1_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[4]),
        .I3(n_2_reg_306_pp0_iter1_reg[3]),
        .I4(n_2_reg_306_pp0_iter1_reg[2]),
        .I5(\ty_reg_325[7]_i_20_n_3 ),
        .O(\ty_reg_325[7]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ty_reg_325[7]_i_17 
       (.I0(\ty_reg_325[7]_i_21_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\ty_reg_325[7]_i_22_n_3 ),
        .O(\ty_reg_325[7]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ty_reg_325[7]_i_18 
       (.I0(\ty_reg_325[11]_i_21_n_3 ),
        .I1(n_2_reg_306_pp0_iter1_reg[2]),
        .I2(\ty_reg_325[7]_i_19_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[1]),
        .I4(\ty_reg_325[7]_i_23_n_3 ),
        .O(\ty_reg_325[7]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'hCCAACCF0)) 
    \ty_reg_325[7]_i_19 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[13]),
        .I1(\tx_1_fu_56[18]_i_1_n_3 ),
        .I2(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[5]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .O(\ty_reg_325[7]_i_19_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[7]_i_2 
       (.I0(ty_1_fu_60[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[6]),
        .I3(\ty_reg_325[7]_i_10_n_3 ),
        .O(\ty_reg_325[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ty_reg_325[7]_i_20 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[14]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(\tx_1_fu_56[18]_i_1_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[6]),
        .O(\ty_reg_325[7]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ty_reg_325[7]_i_21 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[16]),
        .I1(n_2_reg_306_pp0_iter1_reg[3]),
        .I2(\tx_1_fu_56[18]_i_1_n_3 ),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[8]),
        .O(\ty_reg_325[7]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \ty_reg_325[7]_i_22 
       (.I0(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[4]),
        .I1(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[12]),
        .I2(n_2_reg_306_pp0_iter1_reg[3]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(\tx_1_fu_56[18]_i_1_n_3 ),
        .O(\ty_reg_325[7]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'hFFCACACA)) 
    \ty_reg_325[7]_i_23 
       (.I0(\ty_reg_325[7]_i_24_n_3 ),
        .I1(\ty_reg_325[11]_i_22_n_3 ),
        .I2(n_2_reg_306_pp0_iter1_reg[2]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(\tx_1_fu_56[18]_i_1_n_3 ),
        .O(\ty_reg_325[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h00FF00B8000000B8)) 
    \ty_reg_325[7]_i_24 
       (.I0(tx_reg_330[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(tx_1_fu_56[3]),
        .I3(n_2_reg_306_pp0_iter1_reg[4]),
        .I4(n_2_reg_306_pp0_iter1_reg[3]),
        .I5(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1[11]),
        .O(\ty_reg_325[7]_i_24_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[7]_i_3 
       (.I0(ty_1_fu_60[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[5]),
        .I3(\ty_reg_325[7]_i_11_n_3 ),
        .O(\ty_reg_325[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[7]_i_4 
       (.I0(ty_1_fu_60[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[4]),
        .I3(\ty_reg_325[7]_i_12_n_3 ),
        .O(\ty_reg_325[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ty_reg_325[7]_i_5 
       (.I0(ty_1_fu_60[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[3]),
        .I3(\ty_reg_325[7]_i_13_n_3 ),
        .O(\ty_reg_325[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[7]_i_6 
       (.I0(ty_1_fu_60[7]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[7]),
        .I3(\ty_reg_325[11]_i_13_n_3 ),
        .I4(\ty_reg_325[7]_i_2_n_3 ),
        .O(\ty_reg_325[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[7]_i_7 
       (.I0(ty_1_fu_60[6]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[6]),
        .I3(\ty_reg_325[7]_i_10_n_3 ),
        .I4(\ty_reg_325[7]_i_3_n_3 ),
        .O(\ty_reg_325[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[7]_i_8 
       (.I0(ty_1_fu_60[5]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[5]),
        .I3(\ty_reg_325[7]_i_11_n_3 ),
        .I4(\ty_reg_325[7]_i_4_n_3 ),
        .O(\ty_reg_325[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair21" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \ty_reg_325[7]_i_9 
       (.I0(ty_1_fu_60[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ty_reg_325[4]),
        .I3(\ty_reg_325[7]_i_12_n_3 ),
        .I4(\ty_reg_325[7]_i_5_n_3 ),
        .O(\ty_reg_325[7]_i_9_n_3 ));
  FDRE \ty_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[0]),
        .Q(ty_reg_325[0]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[10] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[10]),
        .Q(ty_reg_325[10]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[11] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[11]),
        .Q(ty_reg_325[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ty_reg_325_reg[11]_i_1 
       (.CI(\ty_reg_325_reg[7]_i_1_n_3 ),
        .CO({\ty_reg_325_reg[11]_i_1_n_3 ,\ty_reg_325_reg[11]_i_1_n_4 ,\ty_reg_325_reg[11]_i_1_n_5 ,\ty_reg_325_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ty_reg_325[11]_i_2_n_3 ,\ty_reg_325[11]_i_3_n_3 ,\ty_reg_325[11]_i_4_n_3 ,\ty_reg_325[11]_i_5_n_3 }),
        .O(ty_fu_249_p3[11:8]),
        .S({\ty_reg_325[11]_i_6_n_3 ,\ty_reg_325[11]_i_7_n_3 ,\ty_reg_325[11]_i_8_n_3 ,\ty_reg_325[11]_i_9_n_3 }));
  FDRE \ty_reg_325_reg[12] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[12]),
        .Q(ty_reg_325[12]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[13] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[13]),
        .Q(ty_reg_325[13]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[14] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[14]),
        .Q(ty_reg_325[14]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[15] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[15]),
        .Q(ty_reg_325[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ty_reg_325_reg[15]_i_1 
       (.CI(\ty_reg_325_reg[11]_i_1_n_3 ),
        .CO({\ty_reg_325_reg[15]_i_1_n_3 ,\ty_reg_325_reg[15]_i_1_n_4 ,\ty_reg_325_reg[15]_i_1_n_5 ,\ty_reg_325_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ty_reg_325[15]_i_2_n_3 ,\ty_reg_325[15]_i_3_n_3 ,\ty_reg_325[15]_i_4_n_3 ,\ty_reg_325[15]_i_5_n_3 }),
        .O(ty_fu_249_p3[15:12]),
        .S({\ty_reg_325[15]_i_6_n_3 ,\ty_reg_325[15]_i_7_n_3 ,\ty_reg_325[15]_i_8_n_3 ,\ty_reg_325[15]_i_9_n_3 }));
  FDRE \ty_reg_325_reg[16] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[16]),
        .Q(ty_reg_325[16]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[17] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[17]),
        .Q(ty_reg_325[17]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[18] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[18]),
        .Q(ty_reg_325[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ty_reg_325_reg[18]_i_1 
       (.CI(\ty_reg_325_reg[15]_i_1_n_3 ),
        .CO({\NLW_ty_reg_325_reg[18]_i_1_CO_UNCONNECTED [3:2],\ty_reg_325_reg[18]_i_1_n_5 ,\ty_reg_325_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ty_reg_325[18]_i_2_n_3 ,\ty_reg_325[18]_i_3_n_3 }),
        .O({\NLW_ty_reg_325_reg[18]_i_1_O_UNCONNECTED [3],ty_fu_249_p3[18:16]}),
        .S({1'b0,\ty_reg_325[18]_i_4_n_3 ,\ty_reg_325[18]_i_5_n_3 ,\ty_reg_325[18]_i_6_n_3 }));
  FDRE \ty_reg_325_reg[1] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[1]),
        .Q(ty_reg_325[1]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[2] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[2]),
        .Q(ty_reg_325[2]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[3] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[3]),
        .Q(ty_reg_325[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ty_reg_325_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ty_reg_325_reg[3]_i_1_n_3 ,\ty_reg_325_reg[3]_i_1_n_4 ,\ty_reg_325_reg[3]_i_1_n_5 ,\ty_reg_325_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ty_reg_325[3]_i_2_n_3 ,\ty_reg_325[3]_i_3_n_3 ,\ty_reg_325[3]_i_4_n_3 ,1'b0}),
        .O(ty_fu_249_p3[3:0]),
        .S({\ty_reg_325[3]_i_5_n_3 ,\ty_reg_325[3]_i_6_n_3 ,\ty_reg_325[3]_i_7_n_3 ,\ty_reg_325[3]_i_8_n_3 }));
  FDRE \ty_reg_325_reg[4] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[4]),
        .Q(ty_reg_325[4]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[5] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[5]),
        .Q(ty_reg_325[5]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[6] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[6]),
        .Q(ty_reg_325[6]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[7] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[7]),
        .Q(ty_reg_325[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ty_reg_325_reg[7]_i_1 
       (.CI(\ty_reg_325_reg[3]_i_1_n_3 ),
        .CO({\ty_reg_325_reg[7]_i_1_n_3 ,\ty_reg_325_reg[7]_i_1_n_4 ,\ty_reg_325_reg[7]_i_1_n_5 ,\ty_reg_325_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\ty_reg_325[7]_i_2_n_3 ,\ty_reg_325[7]_i_3_n_3 ,\ty_reg_325[7]_i_4_n_3 ,\ty_reg_325[7]_i_5_n_3 }),
        .O(ty_fu_249_p3[7:4]),
        .S({\ty_reg_325[7]_i_6_n_3 ,\ty_reg_325[7]_i_7_n_3 ,\ty_reg_325[7]_i_8_n_3 ,\ty_reg_325[7]_i_9_n_3 }));
  FDRE \ty_reg_325_reg[8] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[8]),
        .Q(ty_reg_325[8]),
        .R(1'b0));
  FDRE \ty_reg_325_reg[9] 
       (.C(ap_clk),
        .CE(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_p_out1_ap_vld),
        .D(ty_fu_249_p3[9]),
        .Q(ty_reg_325[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations_qubit_operations_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctan_12bkb
   (DOBDO,
    ap_clk,
    grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg,
    ADDRARDADDR,
    icmp_ln87_reg_311);
  output [15:0]DOBDO;
  input ap_clk;
  input grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg;
  input [4:0]ADDRARDADDR;
  input icmp_ln87_reg_311;

  wire [4:0]ADDRARDADDR;
  wire [15:0]DOBDO;
  wire ap_clk;
  wire grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg;
  wire icmp_ln87_reg_311;
  wire q0_reg_1_n_10;
  wire q0_reg_1_n_11;
  wire q0_reg_1_n_12;
  wire q0_reg_1_n_13;
  wire q0_reg_1_n_14;
  wire q0_reg_1_n_15;
  wire q0_reg_1_n_16;
  wire q0_reg_1_n_17;
  wire q0_reg_1_n_18;
  wire q0_reg_1_n_19;
  wire q0_reg_1_n_20;
  wire q0_reg_1_n_21;
  wire q0_reg_1_n_22;
  wire q0_reg_1_n_23;
  wire q0_reg_1_n_24;
  wire q0_reg_1_n_25;
  wire q0_reg_1_n_26;
  wire q0_reg_1_n_27;
  wire q0_reg_1_n_28;
  wire q0_reg_1_n_29;
  wire q0_reg_1_n_30;
  wire q0_reg_1_n_31;
  wire q0_reg_1_n_32;
  wire q0_reg_1_n_33;
  wire q0_reg_1_n_34;
  wire q0_reg_1_n_35;
  wire q0_reg_1_n_36;
  wire q0_reg_1_n_37;
  wire q0_reg_1_n_38;
  wire q0_reg_1_n_69;
  wire q0_reg_1_n_7;
  wire q0_reg_1_n_70;
  wire q0_reg_1_n_71;
  wire q0_reg_1_n_72;
  wire q0_reg_1_n_73;
  wire q0_reg_1_n_74;
  wire q0_reg_1_n_8;
  wire q0_reg_1_n_9;
  wire tmp_6_reg_3200;
  wire NLW_q0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_q0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_q0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_1_SBITERR_UNCONNECTED;
  wire [31:18]NLW_q0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d18" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "16128" *) 
  (* RTL_RAM_NAME = "inst/grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388/cordic_apfixed_circ_table_arctan_128_V_U/q0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_ext_slice_begin = "108" *) 
  (* ram_ext_slice_end = "125" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h000000000000000000000000000000000000000000137FFFFFFFFFFFFA5BEA76),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5556EEEAAADDDB945BBA976276E59FBDA6AB0BDBFC96406E0561BB4FA8885A30),
    .INIT_01(256'hFFFFFF55FFFFFAAAFFFFD555FFFEAAAAFFF55555FFAAAAADFD5555BBEAAAB777),
    .INIT_02(256'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEA),
    .INIT_03(256'h007FFFFF00FFFFFF01FFFFFF03FFFFFF07FFFFFF0FFFFFFF1FFFFFFF3FFFFFFF),
    .INIT_04(256'h00007FFF0000FFFF0001FFFF0003FFFF0007FFFF000FFFFF001FFFFF003FFFFF),
    .INIT_05(256'h0000007F000000FF000001FF000003FF000007FF00000FFF00001FFF00003FFF),
    .INIT_06(256'h00000000000000000000000100000003000000070000000F0000001F0000003F),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h000007FF00000FFF00001FFD00003FEA00007F560000FADB0001DAC60003243F),
    .INIT_41(256'h000000070000000F0000001F0000003F0000007F000000FF000001FF000003FF),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000100000003),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    q0_reg_1
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_q0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_q0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_q0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({q0_reg_1_n_7,q0_reg_1_n_8,q0_reg_1_n_9,q0_reg_1_n_10,q0_reg_1_n_11,q0_reg_1_n_12,q0_reg_1_n_13,q0_reg_1_n_14,q0_reg_1_n_15,q0_reg_1_n_16,q0_reg_1_n_17,q0_reg_1_n_18,q0_reg_1_n_19,q0_reg_1_n_20,q0_reg_1_n_21,q0_reg_1_n_22,q0_reg_1_n_23,q0_reg_1_n_24,q0_reg_1_n_25,q0_reg_1_n_26,q0_reg_1_n_27,q0_reg_1_n_28,q0_reg_1_n_29,q0_reg_1_n_30,q0_reg_1_n_31,q0_reg_1_n_32,q0_reg_1_n_33,q0_reg_1_n_34,q0_reg_1_n_35,q0_reg_1_n_36,q0_reg_1_n_37,q0_reg_1_n_38}),
        .DOBDO({NLW_q0_reg_1_DOBDO_UNCONNECTED[31:18],DOBDO,q0_reg_1_n_69,q0_reg_1_n_70}),
        .DOPADOP({q0_reg_1_n_71,q0_reg_1_n_72,q0_reg_1_n_73,q0_reg_1_n_74}),
        .DOPBDOP(NLW_q0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .ENBWREN(grp_qubit_operations_Pipeline_VITIS_LOOP_87_1_fu_388_ap_start_reg),
        .INJECTDBITERR(NLW_q0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_q0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_q0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(tmp_6_reg_3200),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    q0_reg_1_i_1
       (.I0(icmp_ln87_reg_311),
        .O(tmp_6_reg_3200));
endmodule

(* CHECK_LICENSE_TYPE = "top_qubit_operations_0_0,qubit_operations,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "qubit_operations,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BID,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARID,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [5:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [5:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN top_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_m_axi_gmem_ARVALID_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "28'b0000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "28'b0000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "28'b0000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "28'b0000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "28'b0000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "28'b0000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "28'b0000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "28'b0000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "28'b0000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "28'b0000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "28'b0000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "28'b0000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "28'b0000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "28'b0000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "28'b0000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "28'b0000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "28'b0000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "28'b0001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "28'b0010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "28'b0100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "28'b1000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "28'b0000000000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "28'b0000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "28'b0000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "28'b0000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "28'b0000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "28'b0000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "28'b0000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_qubit_operations inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR(NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(1'b0),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(NLW_inst_m_axi_gmem_ARVALID_UNCONNECTED),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(1'b0),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
mmOvRnJo0hx7+PqMGu3YoWxrEBYAxAdZi1zk+yzEFiZIJMjePV38Oa31uE0BaogpqUs7AS9njISN
GZXX2Xcd9eCF9tXyfpnThXpwLDha12v0ZRAsGKJHWGpBuDMZg6FXSDy2oeRxKIQMa0luoKI0vLk0
yZbC4dlqmTYczcsfIuQ=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fc8cpYYv5vI/H3z7pnHmVqePZADreJdu3RKVQcBi8nZYms7mT9oN5x0NgM+DUuXRd1Z7x8HYKYeE
kFyxlHaCo/HIJiqVA+2bOXqsng8BbIFNN+FiN3UgJaewkE9dTJVd/ROEVhqxJON57Tx6IVhV0WmJ
cWPYhMeEYFid4FpJ0H3xsk+KcoW4L+xz+/UK9Z+xiowEJep7aUN038Ga9jglCTb40A35B8+G1HZS
h9D3sOXIpp8/2ejcwVIcjIhUkppN+xHEnunW6OkL9vh91/NWQS/u+lphwOKOX+WDuHIngd1xnvKt
+i5AmVHnptjvzDMKlW6nFgNnkugxOVQma/k9HQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
DUm+EfBkI7e/sY7EMLDsRVZLuEfIgjt3sfz7ShHtswxkS45dBAv5l/yiKPu9/6DM/iz80pGT45/K
2/hjeTM9CVgsalBokhtLjhdSW6RJFxVp6ZKD9jR7RvDnnrEaAJd+02jPK9YzTdRbTzm0sMHn5mLU
ztqja0MbixEZImt/93U=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
L0pKmZTGbWTdrIwcHYZ2dWbmD42xIJQXnGlG8XhayhBFtlOYgMREvK9vlHyPS4Isiz6mTW2yh6Qv
OPeDuapEOxbUo7SjK03RgNomPPKnMz5ZpZ4FfhJ56GCAA426m/cAckB5Ni0EugOisw15S0O3/HKb
qWmEcBkcQksqvkCitstRfS8T9LvOXQXTpDNIeo+gEPlQmIe7mfCp8xAJ5TzZDXLLRsK7lSeDj6qp
FCzCOerPsmRxTazCLJBRiRlMrDyjDjq2SYXmTSicf939s/rv31mpdYo4WdsKpJp1c9z8BxTjK1/x
pFKn1uL9i5TBnnp2PTTzxJgbND1J9nSw36/6CQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
4qHn9m5I5jLdIM/fNCqj608HG58k8mMnLL06oke1tI/TPvZ4Kl/RtSd3S+PLIQKxCTyojQBz/kAO
QIzZweo20v/r7iTHLCrsHEXDtFvI78WHwMbz9lg9BDszKLVO+U7VGTdmQrQC9aeYX/M0r/2qDSi1
WycGOpmo3WneDM6hA+pcMjs+byYGYKKNcRISNPkEblobug+u53AdSy7+DOQmJrXef1lUjI6L7/HK
hUtNHd3Qx/d5CwEC58xLAeM2kn57vUXKlTSUsUjVVEol3T7lv84kKHb5yrrcb8lHxV2IojdMO2o1
n9v7EbOJK/7G3Osc9osF+JcJad6wPIsa46INFw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ETbRXS7YQk/Ygxv+Qi9wEi7T+hk+MEMZI95u/c2eFw/pb27fXDUGP48hiMfCyAWlfuwwUH3fQPbz
khlm0LIUo6Xael/yAbJaAcaV66Am02ja53+YiCngXT9RVFQyefaIP/7YcAcFRYW3SxQK5rpXQeBK
Mj9avK2LlvOh+LjIUDQUUQnoZ0qftB72dPfopDt7GDpONMtf8aFY7I2aMTiQLt6NDkPJ5avK+R1b
rLXyWH898NyGxmRWkl0zw0637JVrYNxDIRPMv0uA3ujUDE5JX4TnBweHtgPk6MyO2/pikczw2iP3
l9uU2u8K1wHGqYv32+CcE2yLLNDxLF+4zBT/8g==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DGTJq6GIxpJpCyrcF3lPti11wrEojytsyrjbNsuQDbI/UwSi2ip7dvKR7MkXC8HGDqQ5vPbQSOuR
UY3Xniav28PBFc2qZMK07SKE02Z5QhaTju1tIy6ACa8GVuTGGquCC58NNupc4u/zPB+HeQTXDlrW
r3YrSeCS3VSSwjICQ8HL9+z9e4LSbJtq65BiAlS8V7qn/ENrhwkPWY5FPdBs9Y+C3UdMV/xI5IAA
a8hqPWQswv9vZDRxH/dXI+eklyMbwzbwRZCV1KTx5P5t5VUhFXDehns8OcYJoO7M8kmK7MIpsw2P
2diAjrDolQU/urY1X7gEiYnz3/3fdkLF9ARawQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
MqYYWpi5cUKxeqegUOZ/FE71PbGIeBKRaebYLZrsAQMHxp7rX2HLBfghj8DkaLpBvFZsRe3QHQKz
7J1EMjkJRnAZ99lDMCh1BUBj9yoG3aflK5SgQS3f8wlsLqzxJQbBRYVv77/LYvZT2OjIBhwl+6FU
aRzgPT7kw+CouWg5nRmaPHQpuF7RDIGYw3iAEgHi5JqIhbys9ADrgHdVkby+d1nfJ1QzimhoiEDF
nR2tfpELYmQO6yMjac1NMKwqamfGQ7sv7BCChIwYRvW9l2fN2Yp+2i05nuVSfAyEHC9Z7nSdSPmO
kwN5VI8z8fnBCE/0cAwavWW8BKo3rvlv6KOQXDuNYHOmb8oArzgg3a5htizGcx9BfdyK/+3Pd7u5
iNn4SGpLSWsRwMYQcGbNHsXPsWpEiVtHxs06Tc1S9Arn09eWIggn++2/3CDDG+nYQrcSlMaKtTmX
rbG7zsJpirzPDalNQh3HiAK+ZU+lVyaiMY86sPq6VhY43uq9Z78kF01R

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
j8OUn7H0onPT0+ubA7jLFo+cW7C6hcKI39ZZ2/bHcowL1pbZqDp3KOJxwRqSNOB7aXQ3QKJvcel+
COdVz2X4+AsoLGzifagtsIFiRDNQ2ivmE7jUyJmsfO8F1cLTi2Ezd8szMAP9Q4wvU8Vazm4bGNLk
NceiyiGaMhtt4pPVY4RvuoRdCt3Ic9/usyfgfyjZSgIqc+oT36/FtQPznhXEiWcoc3P3rILT1LfZ
lFz11X3JH70rU3hNTPjhbmy4OtvUpx0hqViwWvMIOHoDuS1aqZegrgD/qnOb+XPD4U3gzoaEu1oj
KOFl4N48DoB8AvG8tlxSJLWw7OYcwucfAsGsGw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Bl7lGGVWSfhubI9cVuM7kUwwGKanR/8qYNmJoBbU6rPQBTcqYVlLhohzVnC+lG8l9lWswUjp7CiT
Mo0aDCUJGsNZN5PNVRKur6Di7pcUPxVbkvMTboxpG0gpM/fW92zzAOwyWC021e2kqF6pBME2XWZm
+leXNUbAUyb50DxUhlmJM4eYE06J54xHRFiCzV8Ym5CYybk7lVlLGhjl+ETNZ2B3dEY9SSBG7L7Q
CUJBp2mq+VzHiD/q//uWZEpFBM5wLQlBeaS8ErZj0QE8um5a/roeLUuEelZAuazSzCvBhkVPrVhj
qP2+rwybSaCO+ILPTfK++Yz7pv6Tm0xjzDfB9Q==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
IHupR16xwEr3Uqiqm5HdtQZzRAAKuYB4xjwvmUjqLarci1uMjVva+TlART/QlOHP41ZQ60mMD1cO
gdSso8Qg2loOo3pcm2rwaLoTf8uRM2/YcQq13Vl5TlqgB2V5dev6HNYpUoJhUyxNoOTcCjEzAhBz
0XxflWwS2p+kj1i8j8tQxJakaFO1KErJQvMP7w5Nhsi8dxhmjP5FevGeZcn4axzWcjQqNYChB5my
Ute0zUeLfHjuJETaQPFFAtddqVQNHyHNtxp5Ffik1Pp0YAtD9ozlqxXHcmXp23IY71LNf2PoCUUR
+Oy9iEir1sMTLms0wnJ4RV5Pniku+tdjGBQUBA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 35856)
`pragma protect data_block
eEJ0bGatzE4MFWCWnLhPo9AgzHK3Puszeg8PRZIhGOrMqp6lJzVOvoueERp2Qae44pyD2DoEsYU+
Ep90I4IPCkLUGCCiCGYRCllP43fcoocEWMoOb5g6hwLcFHGW5VfHFixWr3wb7yQ0WnikuuQw+A4n
CtNUrMRo+be4ZMGHBG6Rk3kAfb9by5DnKMjKaLOrpMyP6wMoZrjIIwU9BL4Tg352j1uIvhdEV0p7
te0UtmU0dQsJX4s2oVsaCaGxA7NVxefqiGHJxJSMjh56RXeZzTC0rn8hkXX3ra7arDn90p1cLfu9
wh3T5s5NZoWAxTZqHk9q262AueqVJvoLNkj5P6/7laP1z3es8duYDzT0YO8jDM9/nHuYoUEKU/rp
E2XKqq2Uv3mW2Ku2FrlSubD+HGjyDohRZSJ3yJKcpBW0s/OszspZ5YDGKlB4prVE2TLcQ+y6dZe1
luFEUTqgBNeIObB82reTqw7KozxmKzI0jdhYUnwRWtA2p/G+bvDP+du6yTpCpXSUQql55bqdow32
+pIbzcg+98nN7QsHXgiBhxqWNDyb6KEW6sT3OrmKJktfaiMbGQTzCLGEvZNObeXKUKlT4IMtRR8T
OfONYN6U7dOBIuY0ZTHCgpYoDSm6wTZ6hYjRXVh/kvZbuPygl0lY7reOVrBCUAOQDkq1bK/nh3r0
K+uD1L/VrvyeVIDfNXEDNN7LD5P/16cRjjP/MakD5REwglF/NicM2EvOik0EfomKsgY/cr44cYUo
kNlY0hg/xpBF15XL83LsLr92qa3PXOssr2Ay3z4O/oKPD3KaMY9/uVwxn00/xaNAk3RTa/8wA++7
qiWpgAUTk3uJBRQHP0pEvSnD4dL7VA+AtEoafoy49M1sM+1iChj+DrYnIBj9TZGgNrl8ycX38YXw
1+kHa8gCjy4ao/j5nF1WgArW1eeJNLqKKJtD4j+xk2xBWxmfTD3OSUWjBLh1ZN1ee4lOFquHqdZe
8YmmLzRjW9fhcdHVhciQ7P4q7wqrc4g2Ke7HCC2/vnylL5YRryNjZa/ipsaJax3vyw1JHjVtifKb
bev+3m55HSwnLog0o0TaJ52SnVWGdvXURncI6YH9z7j44bhLl5oxtMNg36mUx9cM+uFfa7PviHmz
h95rzy6bgiwZeteZjCUoR3HQ3MEtQzllOQ2nR1yteevGf2y9shjh0mtvAPr+0NpVZdUhax7Q+05c
GoCeiz92BJsvJw4y9arNmzEuvj544xVFsgpigmRB0C7ngCw7W6hi4ZES+5hjGy3X2+7Ai1smyBxJ
Lq2pmXGMd43mDlIQnNDhUIlv3Wm/IIugDssSsH+KIVOKgaXbvSzaL5WF1FpEfyOUyFzeK9rChO9e
CzsTSXD2SnygQAOzdYTkMMm2h7p/8ZxAFSvHw724ze69S+g1SIHsvYorPYmcTeCBibBiWBPqQNxX
3c5bpDQoeApdVsqrM5jn0Kghga0cWv+8Q9gnRAxCu+uaqpEJRywBrZjWJ7zQtqlUPsMnY8v0s9LP
/o1p6JsmuC0yiLOlK+oXcD9yBuOnmaJCAZsUVtzOn/NRGdiM6bKc2wwnMPLiJwyD8NBAP/6AD7N7
lDxRLVDuqbYnSe1pGzz8wsp6B2hvVnrtWEbw4J6qhzZoA4lrPjpJXSUB1OJhbvrR9y+UauTaO+MI
LEVFMOqYMscJMR9TpnBBFMe+eG784RTuedYAK+l5UeUCL2lgE+a8UDGolPAByYQ6mcj9kcKuFrU+
AOE6ywiQobOd3vyOA58kP2/WA1e5yPIF0ktvR+/Ar2wV4608ud8sIBhcuZ5A6owBXLWVhcjrQFDa
1TwyPNE7ReL9Pcu+t4GHQpltjKLepcX/LWaghOoHNPIVUcRF+QkXf9wjP8ZO9NcKAy00m48KZifi
8NhATFizGX7mBGhKlchRSj+2awr+E0PvGNCpYXShjZssa9gf92UsArgVgF1BlIc6fegil4zpnYFE
IxvmkD9gLQu+KSE6vcWHz2ZTQ9K9AzbGRkVSQF3tSbSQm+eWe5NzBID2CgwsfE50HVnVZBZZ54/0
ys6L+XqG2Znasl/x2l7gf3FwYYoyRP9iMIL7vrx+DqJGhbD8uKGud1pddR983qPqFCp1UIvst/3X
91ZhvQkEO+/3JXyEWMjKg7p6nRxt0dClTBwLPHuQUtSRB4H7J9LzN2G7+vEJkQhAd8EvlHR9532v
ggeC6M07CofRehbgrAeGu9/s2AzQ3zAHWTXDYVcXG3CLcClKSa7hsiqPEUQ3ajLlqc7bn2u32PA/
uhkKxfrT2c0ulYsE74+pmjtiSI5hHm/r4jXtDB+LVNRKjehrSBxRIZbLR/4NE2WEuG8rsvUfiAI5
9fBwpv1+9PdQANmxHq91H3Hqj09dJHXHGmyMp9Kb+By4J0sIdjZBIJWOUkukIzSJVbeJl7m/2Fy9
bJ8Eo3JkDohQ/+O+ABlqnQSUGwfYmJ4LyIOrX29wsWLrZY9bgcQMeg+3ZHDJeNmSk3YiWvCi0II4
2GloWWFRWl1EwodTQfe56fc8EJiEbXjqsUkKK7rKJqVrosPerU/IBUhAnYJcf6bNVdDQCnSeE4t8
JwKOI2mTYRBC7gHyoiiNrVrsnEoOvkv2qdjFNw3gT4b67SVTPpS1T79JauTQ1mqLpleNOoHVRlpV
p7xNOwyhgEvuB2cyimMAFhzO2qazOZ9wPdYnXe5h9Rferml/ibv+Eguou3TMmokjDm5E/OCU2xus
MCBocsn/+qvS915NNeQkxjrjpFiXWbA44b9t8PTlcJZTzpxsMCIIRujvnrevH9iaB5FzdRRSI+JD
DItDcNVfl1MpooSUQpZDC+UAWScSpLK6Qs6nyrEZ78K8i19VnRhJjfE40R2XIP7XlyhIJ7w598wt
/twXgCBAKw18WCLJ0kwec26KwCmfY3k0yc7WYWPwdyw3bodD8Q1NSnsTPK2KpfgCylOO6fH2HkQ2
XEhVw+eLHbhZz9fgNyvanHoHfxgoQcxLqrdImqLaAHtVHHo/LBbpgNIdpkkWfgORTLphkyylLv6b
hgxkwi1pQioSnF9TO4P0v9CsXjqTG7kBT6I12FshemL3E7PnAls/3lg2KKQkwZjYas2szh7Mt6Hm
I/imI6KlBwvqGQa3EUZfGneZRqZJS+nQ7Q7BNfXDCAUs3SVzHRVLUlWLGy0cpc6c74jDijNYB6yL
3wkQbCVXRKQSnpEeLAyBL42AEkyIBerXvmJAJ8lE3rirVVxUJBYG6dbu7HS0N3WHd5m6GFuzYtqR
E0PVmzeIavNngzLk+z6O+ZaKYepU5c1F9uRsx954exBADxpqMvYO5juDFdO5C6G+mBbeqiqZPtrb
1itTPjqIFI5iel5XJqvM3xUIVEOdlglHa2OwD4oDrenJcbG9zasUqqK9iRUbAgYpRLPc7T4STdDN
UiwDFlJu/5yaDyoBb8wy1TM2yi2V0ck5ir1OWoB04fF/296zkpH2p2pBicfr8wSeAuQVptS5/LyO
O9jKi9pBuXaoNrbPeOG3yFS4Rd9kWC9wtHv/H3WTnjqCS3HQYI+2MvrX/ziXYKYRpqEwKFln0Xyp
Ij7M6V87nhXfG/qycP1HMdOOesoEorsP004BR9wY/zsPyVEg9XSFCIL0NXcnXxQ5oURlPbxUJ2qM
itoM+nn4k9GVgL1gdZUsDO/8tx5HomeNp/Ku5XKgQlSgravKANjam6i/wQwTKZ4lMPkfiasPFF28
ynCL7LQ0MH0c4KMW9JtiYaGhAqzlyrWtsnXElz58hjO5ZcNtrl/pwzCZtfXkQIH4p7IXd9yCnPqb
+OwE8MotTtMNjM50NNgVRwf3SZGUoxXVeig+Y1nQ/88P0CPBXv0IydH2bs6zO7+g08rYM0/46IuC
sRYE+9a6R4guh1dVaAfR90SfMf0LowyeFEVxFUhMHYXc+V2WRNKCPYgRGIS+aXYZ184Uh9X1N33p
C2ZMJpH/uZnF/75YqqUHMlFgYN3YSTKvtaDTuV3CKWBBQ6Cbj22dOBw1w2nN10HtCbV6OMLW13Ip
Dta0SfaY0OMt8+bnyKe/EGuHYrpd45TRwI74GKB+5cmUew/THp5p/WaskZAYzWLTvpNeTLg0ozP3
0vENQT1bNkey5ybSKVUoDpa06PEMHsiPLNtsbN89zAavscsf2eWdTpo3Da+rMti/OKIx/3PqMudB
raKVnJReVGtDkoVMvlGCQIng+ItDOTuzZij9puBq4+ehrM9jqZoQD2j4dNeMmTB3Mdgr/0162P4h
yAK23rdRWya7FksRdieWAI0VgsNHPZTOqmbmMlxxR7bagw3QjKvXCAy1bjz78CJWKY+RrJQjY9AI
yboThjNEETZ6B6c/JaY0GN58fChupmuG8ZqzZz1H0TKNkGwrMxGMT36ztuwxSH7Z6zjWDbBQDIJX
gtU8MD8vQvnK7tyd5gRMsaVVDPj4ue5zjGqZXtVGTJIfJz8vLlWYCAuonU9bYHJLVXFukit4y+Xg
NzTQKaD4j//Ns/RxGTtA9uzEbZ2Svvj5gpEbeJ+rycCU2QiC9oi87riicr3/iFTSKkpFqwRoUNYY
qKBPEuZ+P6+EJXotN/yoFLNbyCkyEo1l2RqlBjXayTawKzyr/l+yhnIyyZ2IGOZw9Z2G0z4T/7+N
4jf4HaOi7dEoaCu2Ozqx9ohHiCSHz9W7xol+HkH5RIj8khd0J3O8NauSJORW2DfcVSYDcUrSxNGK
Hjx+qB6Bdrk89IvN5b5ja2nXPvzOYXNpwPMwBYg0Rngznb4vt1K6wP/Fmebnj6PJVv+18MPFnf0S
nhKxsbnL/FvLDyGpn2vGv/MyegpRrLHTyhPgj6lKGKV35oHnDCVeplDrX2wD7DIPsVbFGyhQ6ubl
a0bjwkcRcbMK3sRiKcn9iJBQ2U94uAsV4o5wSYd+sbv59YfNQNaR9sM/9K9LIMn3D72NZxWKmcGQ
yzGM9Dh+DmIDxSLVPTS4hC7w6dYnWWod2vO01ADiuqIwp9OZkZTd78BzKDdnPazvexbC8vfBhiIN
TWv9/c+kqInnaJtFIhKtZip75YgEEbAWr3hZJ59eglTf4k4MiY0fzR+XOZaK/7WgAD8HQeVrqgXM
XZBbymg4GrnFYksH/HhpuR2fpzKfKp85ucl6B0p5NpHJk1X5MDZVzttxvcci0/DDEknh1NCWBvZK
acRJ1rCYUZAVu/VXviEjdmAkWT69EtKCBwlI9DCt3W+ROs1UQzjAX0dwYtEQGE4KErGxcNlnhGYT
JPxc62rL/mLuVS0ZuOVRoGaJV+Gp7pDmaECWDh+Cg1ghDnDdw0afrxqnBtyMVN/IUTiO6xzRmo/7
CURpWAG4pLEFZrtrH+p4GwAXWjhuT7A5ZSTVTdazLRxLjCSKHexEZnPLh/X7Ffw9X7TW/X5X3/94
Py4oS1IBjyJdx3JeApj8V+4Q4OyiG5OuG/jK6shFqiBwumToY2PG3f/JHtOKruh35Dx/dY1OYG4B
dC2MVRdcvJW5HCP0vuR2Ap5hghHraDvGGoDD0aVhugbzwoMmSUCDNQ7xlBEcNXgCtPWZAMMCH69p
Z2yoOxkF5rl4eJGzCrPP1d5Ia9PtAYXs1bqb43kw3aU0bQJEDbMBwwsjQXzFkt94WW/2VUnwPryp
qy2v2geZujdRdEoGXx/95N48L1oQMRhW9RWRlOIkrf57dMKvpXoW4l44hPXov9Od6zi9Kz72rUae
q0TICrKsGmiNuIQS1B4APtyUi1FeCFGCig0BhSf2D+PmWa5zdjxxbCzWES4Zs+zFFo2eUCkR2PF9
u+zL40Ig/c8FQ4kfV6+K+VUOHJzBgY7EKpxb5OEUeuCpXsC/ESevxl+LNipo/h2sdLPGceqP1gHg
XDvraIhuGIGL6zUHQ6OOsKKSGq3DkUOLU6p7PwgrMusf8n1F9BdCse1To4rr/nAh5ggrXWWCWR20
bUoRfrDNPbxcwumdCnx0Nhx9AdBr6xiVg1BlQN1RIzHI++A8Pgv29fLRNE3a3Qc93JbUZdAYj9h1
x9O4iaTuGI9QDC2rETgaTKWC/9B3LADlMAMEj774A3XYXzeNh36k6w6WDW7AAos57F7hKYP9TGEv
oP5WozA4wN4In2V5bayuLMWYmpUVGjwsC5yAQfC/5WV4s+Vs39R/v3vBBLMx/AOdtt/mWKUu1Lbr
zxI7yf1yu1BBjBq9WDnWMdd9Tx+Late4OgvsHnuqvakwObVC6rBWaRBVt3Io55E1o5MaH1bxB7QX
DC66W3TMOq5RMKJHrfJmntKuWRTMJnNS55n4/mF1x+QoGPH+eQ52+Ee8wAZS80HbFPjszg34tbpy
5k3ly3ph0dLXXrWelrgPm+ouQmg2HOnodUI6E+f03UtfFFn9vjicBAcxSyATVxXS5gP4O9Cglbth
YMgAdGypLvB0pmFcFG0GOqegmRj29dv4hC5nwM9tdiwidYt+RMZUfF8PoOEN4zbS9AItJZkzVSmv
YRyRfORzxHwORjjdB89QyCpEhZYJNKPxSgg8f2ZS1wbY8ARdpwBJkGFoBXmd2GOn8v75iRMtYtqk
xPta5k+vAS2+uCIcqcwg5vu5aTWdy+kQ65cUl465KSLEgwt0Tb6MW1FdFeSqESUaib1c31ueQ8nI
G1WjPHf0nVEwazWNPop4meXWuGNHiJBwfDb0GSKJWqmx079ViDgyQxFiMy9UqTSqRbE1wBj3P5rs
61NBHr6Y9vxl55Gj2BZX2LHL1E8CFnFp6qo+c+h4Ly8gQ08D8T0jYndG2a6L+I/7xd+gl8MuIgBn
Cz0rtKZPBnoWMOdJaI6SZQWDNhmk2M4zDql8AcDfMMTusOnhWfKzVXfpZNtdiHpL2BAcayE7u+8D
ELIVSaaIkKAxeHKGsnwiKeC0Tuy/z/vcCjp8sk6y+QWa6HKFJmp4NxDIVLq8xD+csW9ACOy3zjNg
YZ6NOHEBCOUAP3RLt0cJkF/XrpuCUM6rnt9oE3HTCtR7VPEs0CUVHfKHqDN2Ew2GgCPhmbpE8+m1
HymlgilFkOHuLW/qugohA4EmLJDkZHD/gmd0bBjz47DaDZgFq/yTeDOPEtps1fydjFMgyrtV+lJc
wCbx5WnTCfkwa5Q5m1zW7nxZtZ+aeZnLknpm/oA5eH+tso2BjmK8ffjcbnTDMGbWXFCch7rHANgO
PJZHa6WM1vDQIEnwosIsHTPbqd5ZAGT48os1nV4uaIrh9jrjEhvkQ8sC6U+852AARGOt5l53Q3vN
YQdj/IUCQqic+iYd8pIlKNgMu9XXWClZnyNjtIsWQVCYeAcYGbhB5B1IClGYoOrlzfVvs3Rk36Px
OGxDjq49UiTK7h0FgHTAN76A9IJDoTV6YvD2RP9u3zqjZsxznQg2FrJKA6Dis49rt2eT6hONqDAl
fR4VuPt191wpz7KRLpJnfiua471iXQsqYGvwYd/dO4aa0C/vV7RX43khhfY9KwiM/BBHTadjs98T
YW5fKS++JU7+N0MX3UCEjEJeCh5ELeouUUJWmZDtfAg0KJQEsGfhFioQ7K2+rx7mJ1NN5aiG9Eve
3xy7fZmEsWCBNg0VuOh4AAHxES+aLcegFhvXV2MgzM+suURtQmQIK+YMdkeEymNjFDf8xdjV8XM1
mp8aVhYO827PvarlPVfndWPcAvHVGQSUTVRnGh30//49xOBM6dBb3MilOCQdaKxPz1O7s6CZQ4Yf
Rk78jlQi/xK7/zpaJ2C7+cXaJe7kXDkENJitD8g28Yqf3ypJ20tcVLikw5HtEaB9j2z5pyUw6cXu
X8V5rg9kLO7G+xvG5pOMIS45eJMgpkmvRcju8YMowX7mV9cwYkaN3j+xJVpPNz/J1Ly4VM3AYBQG
LeLM+F1s8Nnu8yj+WzOVoHe6qEJ5MJIiWvSIgcBsz23SwCP0ULGBx2su5bgqL1yb/6aXk/og2hyw
+Ce8G7YcFmEW4TA1/prfVnQMgzffG2uDNzyGr927epHQGNUT48HUnJsYp1CgmOU80vUBzLdNcOBN
psqM71uJSQkkyhU34VV31HlNon9quntNlfWkQbXMDQ+FvP2issB5+Nt15YqB5J8p8GzEqq4npH2F
Yf84GLZaUbJecgAOFAZ7Bi9Ipptvu/fNYko/MTgKpaV+mOF3gochWC9lzRSTPGQE3qDC4cYWOVZq
u4tknh2tch8DJTkCUDHc2QCvp/JIzYHHbkFqVwGJLfNW53n4RSEsZ/eb5wE0jPqmSAzehz8WOWs9
ZBlKMD8A69D3ZS5ubaaqELuiYhAc3alhhFTsnz/AoDa0HjQQNovcJ1lFKV5brv9D6xhMNg4o67tB
PxUrNcpPacrFCAYtJ7Iks5fLTp8haWCMgrm26B4gLK+nc7MfKo8rs9/tI3EgxK9Pi+Xs02Pg+61V
gl/0aHLQVLLi8+hoqYvNTG+ykkXKjDU53lEC3Oseo9RHFpZWO4HjEkCsrr+Ql282unxb1IIyR+Tr
vakqEojRCAfgpAmdCVgAMilV55HY1f+GoEje8FLisW3U4lKr8VEiP7HB/e1IKQqlIyAR+npgzeuE
guj0XZRjoHySclXNPwV1M9bYd+b02+mbVdfs+uDD4Sj9mRaQyrKVzJ64kOrBGw3aKW/NbMmcJwaQ
j0m0BhMDP5nfWaiGiy4VzwxPKlnnFagqb9tg0rbHJgG4OHJlDfKESOL1BRL3tAxl46Zk6sOMkrr2
uaaZE73EpVPQIpBIMTrq9mP07e2gQ7NJ3clhoqPPPX0i49E+X4X8HbDAF0mPsMUZhsu7LGAvkt40
KO2d7N0w8QddCSw1pvSLEq0a7bUm4YayrH6PJLGFwFTEatWVTp1HB52LE6xPr0CJTSIUp+HfFFls
yJTsAtWngig0yH7mpUCEww++EDCCGXTxBi4g6r94C2uDA13TKGNR+KGDD3YJvz8k9GeqwTOyPRFX
HphXgB5TEMSljRcjafiiDJM5fJWrkbIu/xe8lEhpWDqW0ZSZxv7nD5jp73xHQ2Mq1MycPeAKVyPw
5UB900JmmCz5eaSNWHxFvFb9i/oKKNLDGFzavlyKjW72QP+ZiQEkr/PODxYl2bkqdBiKPeBr1o/2
SNgEd1T5x6isXioKz/Zyo9sdKzQXoRYm2IrNF4uCXWajE0NU96wWSXecbqJqXXQEuG5xiWkIS5ii
pHjvkvrI/CMYW6RTqelxABFXh4ugYc3on6souw2j0/ZMTbpRCa74q5d8/WO+jzsOZh8Yp1/A+f0x
GFkAR2LLAOiDBKzmgee9/63O3Ck9TvvW6MXuER69w78Vx4M/kNest2UrXHZk+mw9XnpPjN+YwbO9
95gWRD8DqLhqFP03LeBV5h545VFHQqrAA30ERAM3rlUHfuQ6t4w4wieSEHH+IaXV/wXl9qLxplSs
XhkZ+3uLBNjz9hf0nzkQg9Z6VZqF9Cs/0uiDhWNcCmB12/9MMdmIim2n1czS6e7aB0OGMzum7gYi
1UFTJ02q4i1QiyiA+U+lp7b6bkjmnyMLt+NCDPUlO6vI2eTxQ18FtiXjVEChzW68/RG1PsbpYuo4
ytXCHF3ao+7BOwKU+CgaYHq/aQ2YBCHNjvH1184zWM9mAVUiDP4g7bfkJyLszwrpEZG56Qgdzjjj
PbBaqx9Fn6dvDZexeLJGabFZ8w8aelG3JVhkH0Xjw8TmUUWXh6SbBVEWS2oIRBO0TLIge+svkSex
QH2Q+yTrYbn9tJ617DXJeBpkKxY/NIfvqqSBAotf8TKo9xDfgapJCtDUXGBx9Y7fchjW35vqJELO
eQW5BHQ2xXyvrGU4gpNW9HyVloyXWhgmDuLeAa7jH5L6uEVjhGy1xV5yHZWOUcn7EgIEULEecwOt
4gswjSyzXXmKT2YWO593Cf72nAGtrpZ2fOv4yeOWOoTWYPWptIsCNtKqh/oSkuMOo76yS2o7lVl/
1h+YxDJT/G/EmBPRVVO38VQYbnNSX01Ud7mk7aI8OxpIW/sF1HZkQayzyn3IHtdAkOp9AF+3nvgP
ga1CKk5CawDKihBm0UzWshwAE5Lmp6CpoOehP77t2WWpp0YKgf9in8z2jQYDIw79jryUNgVqrPX8
76sf3iiO5t3aTCMDBPqHSYRZ10/YaM7pjwjgk94pTN1s/WwC5NAvjdCl6Jm4vQUwiXC4tynnR8DK
PXfyabk0uPrMcTV1tSpuVovka0pdI63+1fa6ItmJLaVsJBFC0CPdggb1NRWPdqsSGSU0OwosCgHQ
FYoEfN9yzV/h7aKEKYkmGjUiL9Pkfz7o/M63doyCvDSBaYrnrN4dFPiNk+cQDQV2QliJw0+UY0na
TkRlzd4OM6sMiGYdC2mnR6MTCC6TyI6qcaz+ovV5AJ9YFLiCVzTN+hU2E8XPs9zocwlcaxUzPfHT
uNS8uUF8dlEszCA1QtYqAS+t4hJokbxbeAa46pboZNtyUKAYrXNIb6udHMRXRK/7N52yyB3v2mb1
F75OaiKmFswNluo89Sl6IvCQttMGf6JP/fS7PGm0s24kDRXY+PSwSi3ZVkdORxr0qabX+ELcxREl
3Gq7GnJYhG9+nPEFz45OQL4067dXfpUNVa4nj96AtPmlUKUGTg4ZrQk7o1UJCSKOBBLW7GC0STat
3puiDGrNvsffwbQVvD725w+II2FtVIIdG992aKBko1jU8AMBTLGQs5QFUWlBPd80tJmnYa9kH4Uj
Rg/obWHfj+1Yge8x2HByBvRmFdK/sl2N80aR4LLNnccj7CNuSX30JoOCAmesiw9BC8RzWLiYEs3r
H69auJpE43lZNLEZS42r2A+GZk8KtHTwNp9t6P7TnkkxHYZGLxsrevNpjPg1GoYpQP9bF64LKY2l
t0/AuCiZN1bqxvv4LM+q2NtMYMWYp2QppzLiUZPDl5dR1jX3qRYXfeuaMSMhhpfvI9roPoYQBIVc
w7gcvY4KFYIP70YSdFbIVcIaFnKFrkFXTC9nPd1jEs+mxoxNflTkUbSx0fGx2ZftSBGy2VJW4qJr
HGo9JaiNjhpiooutBT3cqgrtmUmVoWxWxpXwiK/mJwHEQphRU0EPxC4fhO4koTze7nrkx2Q49gZ7
VmeDuVZxeaY8gqFT2kTPyc6sIqrWkhGvhEaadbnqp+F2a9Z/qDflEZb20JfaiVG1uX8l421dDzVq
ruT8uQgawzGaD1v29TtObeC81C+8JQz6QKOIW11XzTrWoA5CUJV0QXGREKsz26ShsFivu8iCl36n
wTnBFjJG1G9pn3di4DbgSMOhWmf+ho2c0qTqDMti/dByJ/pe2s3ewi13adtTYRGl2TPcZ9eIfdME
H50oUwA0wEjnZlbYXLsmqnJ13qGckYt6QhMljxHdWtvo2J0zdgYyI+zDOa8LnxD4aqCnRu6W5jM8
Cy3nesgT87KkZd92oJG1U6+tF/4Ml03SsVAAD3wxJRK/0mBlMZCuLkGBleKvrkwwk+YtzPIIxdRu
aQ+QxDdza4ElTSKjCaijgBOVvEJFQ3LKmFOTFwBh2KE56rCxg1IKOstpwrYjRBwjlOSa9ekArycc
mFJFjC7HWgzNQZvdR2m9GAG3GqjroM3dc/pK/CCH24Xe74LvWIlBzOOgMeXgyHSXKP+IDoD/WBcb
vP7WWNyHlQFRMte7M6Y4Xvb1IJY3lhFb40PsE7oMRxVIKaZolpmrQak6eP+8zo1urVH+XP7VHMAq
6DONY967K49CxaTMPHc3TIVChIzTHwQCzHM1zmfD0sol1c9+zQK879QpXZwHfXNexPJZ1RWftCGg
tzI7E4h/SARqz6IwxUzVwrN9zS7NQcGLyHKHo0woX2i7znwZHYIQMUzrIhdbpcWYPUDkG3CY6soo
kgUAy+hT8xPzB+HB9AzR9kr15j9oUEsSTpR0awvHa8B2HfBW8+dDRHY2HijqXzNy/zxQSETQmcrW
mLF26vUwXza7SHmvSGvWSOYgJHYew427YSIgAlxnSeVD35O+Igb6dIgZMFPTQ7iRXyQblvFCuZdv
vCPpqnwLjO4OShUFCVHNMJSiQJS7kcCo2vIL+HB6oORzBOAltwumfox7yNgqJLH0enQLlUjmrSSt
HZii0BoAdS6OWqTGAkqI3U4ijUqWdiGrUBehcem/nfmyZGKrcbmnBkkLncoxeW2t9zknmV0Fs0A5
nzvttSh1+sGf6ACelPtivUfPcio4wOR255CTyW0+mFhVeYz4ui5cR5Lr++ZFuGlrwQAMld6jH9kq
n1OXOhdqjumWDgs60hVkuj5GayGTfPb0uQrYy+Kz+YtRhqB5SgEe7FN9b49iXGNNt42LWEaNzzUl
DdsZiT/D1wXL9ArMxM7pgsO+Zt/Hm7pPiTy5+H+Ft7R0Puf/XapbUMmRgdXMhLrKoS+mjvodJfCH
1PZUBt6ogwK4ltZ8csrdtkaTI2ofM30eKbHAd/W35xUblzSpiIVnR3O/P3J2q9F6/ykO3T+PoIu2
PIKqtYlTOgVn/WgNeJyJa11PdKx2Q4lJDX2dwxEFlLhfgo2AP7C0FkbrAzBr9ZlBYw39yXjVpJLc
o2o1HJF8uEGb60+AlGPKl4d0HmBpJ+qR6MuyE0ylUjvIxLhUwUGK5OT95aWpstNBgSIVT72660wH
m403BH3lNHvK3TlwNR0w0xKAkUv0E2g0YI6p3xyfaNII+q7gllUeWf0t5ZTBH9SDALxM8+OxHGYv
DhFP1USJJ0mstofidUAxbE8QIO6H+VfkvxH+yML7ub4ajgMEN1SZJ0T3PKgN1LgVzswws+duenoo
B/Q5ZGpHxnsevQ7Ef47AsVEU3J5HpQJCVnRouc+uGwfL9fvmY/JohPeGiTLHgMsfssXMNNeAl8GE
3ex0AvdFGvOkZI3E6s9PYCc8vH7GsA9+O47YhZJ+4/aDDYlAd1QHkvE69SihOW9uPyrLqUthSQYQ
jtmM/SE5iolX7NowjShaWjaY4jyjxF0pFD+jJf/YzLfW0scYYnNjePPMWTvwUJA3M/BH5BfOkNcD
xe3R2Gynde7dHBlIArg19pM9/aUAWSNR0PCZ4ghl1G3bvuH/SrED+91ClpPGHgpYlBr+1nK55sFg
Buj5+UXz8z+RIOZlQartAh/5RjKVXhzb54zNmFlL/b0CGmi8ado8wgCQ7K6PFqBZNUS1PKVz69y7
izzMvGsirsDK+vwhoM7Sx1iqH0PXhvxK5tqH8/kNj3WX90gaENb934SLPCbyU3bNO/fSHq1TRwz5
xAe6vKqPc9GIY82MffRimEgUmRJ1SaUuPkpWhd+nCDUO35ucs+2exVRzZaZ7ZaeyKfRKM2WPeQWH
gr14+G+bcPI+sN0wMu9hZ9aOF7/eSj3TuhVP1RL9I1Vb150eNGiEdt76ygJ7qLBdajK+yTi1qUYV
wNBOePLVadOwJdC2IsETKbGVZFWc8AdjTn8KisptlrkzOC/rTVoHhDQSWC3sG+grgzEw4cLgngyQ
4OFx9VRPL0o3OrVw7ca4vcDqi2P0bLZnV/WNTO8z8lSaerDm/UOr9pTTRaCLJulT9Ff6mBcLNpnD
4utq/QvhV+yh0nQaJaZ9gISCWMe7JXxbEFo2+mbCcJobP57VkGD1vHCeqOLBFGjR5X+4Ak0UVSvu
lc9cNMWvfR+dRpMebfgHrNMljNbj7AbFegeIXmgkKkRqPqAdhmQhQ3eC6/seejVy3p7Cv4f6GMSr
6K7s1kZSd6sKNEv0xBLVf0SoS2xq65vHIb4dDnEJYL9wPg6ImXmzhE/PZCXNBUU9V6Hh8dMfxExy
OqnNmKHCHuKRiOAm034nIwX9W3LHjWRv0XzWCkZ568Cxe/tIKRBjjGQZoz+WFinj8A7Y25GuKR/c
xAoAUzXHmbNyqVLb6qfNmr4X8/9vNNi3OkMQ4bzDNGlEvcRLhqmcG95IBLmLv+eL1cx7Q6HxebC7
e3HuxSF2e5jW9KCHDsYvsEdsbeqK65k+yaJKN10Q5K5Mvsboynf6SlHuxCvmEBPSKkIL8ChrDNJe
85Z0xgeMoWPMVmJKYGgmL03FDfV0ysPHcDaAYTeeVbF7Z4316ymP/vXAPtitBL6CgcJEHqDPr8Zu
g9/pKR8S29rjSA/X8sDJhBD2P5vQbe3V9hetV7q2+pxV84FCKblDERFNTI+atUqDKvd2TqRJmLCU
H+r6YmIOXtXJ0h3E+rHCKqD8siqB/pEvKTTCSjluRmkPTWZaKWghT04LfBvw8VUgVGd4nqW/f66A
cB87vTLNuAkgC05C5JHwjezGY+Et2OTzhHT/4KLljBSzAgvGUUt5r7CaY8xl4prcba1IgxLi7N96
fO2o/RjrW50V63Hr6jlaPpSK35RpzQOmn0gifg7mvPWEP9UQSNLgFxRhB5lQ/pz/us5wiu/Zeqmf
OFrBbd6l4Er0DcOoNZdxSMcmpjPIdKrqZbOoFgN6P/zGJMZXIe+NdKtavtcGb0UaghTVf0xOets8
AA36j5+rYCiwxGwZHXdcLQpBCk1kqQ6OxL/REeSvuWW7ctv5vIArd2Uu1riyxu0GRXGIX9Wlh5i3
FiqBlOvf4cbYDjNKZgwKTzTaMKfspod52BKrJ42lgNFnj5XEceoaOjyH+GehCPAhrdKajiGTobBv
y8TfY8f6m7oFSWcuXM7mpLnZbGZAvCDiCejWxF4cXpV9Oqzx3SnynlBFmzVYbyq/epPF66BwB1Fm
x+jFMk4oNMtNQXgzoTLjMqoE6RhgeMgH0xaFcfSJy7o4k9Ewzx8xWxnKthQvQP4TYWD9uICv/w02
/l6MrpvmtIddv1RgA26AMp4UdkDwd/58dse5kFQuIdapuw524FFDK5KqxMJDSWol5ydxqvGLnUsF
wlcNl7IEDYBPQUypYb0FaEyOv2Z3taZRtj4ab+LsojlP3Q+AIJrBehaC4K2TA7TYwBdnJXmXg/u1
8cSOHD7g7RzBAdY2jJ58DC4Xy0Pj3HAWNe6w0JlcsEzZKyxtgTijTKjwDQlKqxlvEQBc+NQQu52+
+5frv+F3j9LjsZCN9qR9f4w47DnwK4NdakazqRucdnwl/4731Px27IyXXykTFxfcBT+McHni+EgH
LXvxNG4P8ZbigA601KRq/mkjugDTQgWn2Rje6hAxhdQPrjovnMgw3QnqUfmjbpS8kDTPUYavVEtt
7IQ7Xfa0WbA+hoGoUNgTAy4KKCHnJSmma6xhAA5qOEkwF5B5ld86Qi8jfBcSVVPt0fNECZFv7Icw
qPpkNuz6hIP+rUZUjgBVISunWa1W2Q1fOaQYjbgPD5cIWu7Y8H97R+Y3/ZTjnUPpFqDIm3a1A3T1
+sH7C4RxjA/plZloJFM94gxFerP+RKuUC3IyfelacGPl2fYNv7XgxNXA3WCrh9vaq6nQIPuNtkjY
bK0JVrfrReNVtmGRCJ+cSsnxo9w/fc1HVETbcBz8Ai32LuJ7jJ/3HCEoMrDWRuutGeYJWC/7foiV
MtdXoTtOUjDD0tcJ7Xv6QiuipdD3EmaxBZAollv/2BObmB+jpv2z6PkkSLe18lSNWEDqtOXl5Ndt
B999tIkQSJc7vABmbw9w3vPFN3auImnR6yiFMlMK1eHBc3fvi+UM5Nc8vjeNn0LlT9Vpg9vk3NGZ
t7y2mng0eRLgpKo4cb6iMVe1DTefB1zAtWNhxdc9zdss1ckpoa6mfNVeEclq+Xn6p92Smn06kyXk
UCp0ZZPjaQSIOQ2eizmKL/54zN0tujfQrSkDDB2EE+zDrxw13paMypYJXcnGzO8I819NRAAjEkIT
0bxFN7tTnHri9J7DS1OlE/z6vVUaj9YgKpwNrpbRcDnGgYcDp27YlpkZsaWL+0n/yBjFqBS1lBJO
ZaR5Du/ULWCjnZ4+jusM/w6yj0zhkjmVdbQQnu72QPs12QDTAyeDt4j4YBU2PzViVqyHO61K5ttM
ACxR5W1XMQhM10m9N5KPolCrAH6rbbomCqMmX/y3f+MUL2kS/ZrVN/5QcLPneu3WfBXj3C+qOvTn
Ps3WQp0uunnAx81FoZih4yuC4Rs95x+uh6ZQwOxh9OXiVgqYRVrOzNnE4PcBdH4htwBiEINdORGx
d37ioB8/VefhRwiPUWZeGBVDlxNpen5ce4tDUiguIP+zgZmFhoeEjYCAwpfZ13DgyZMrrN75OXrR
mSM8ivy0H2AMQxY8H7WOfXx8ETtMPnLt96UpNRgKjWBo8UNOkcuQB/++k/qipFrZ9038iyn1Cqby
NbuNofU3nujhDUDiiXmLNb7wnaRvaSuufX906PmFnQi/cXZJaPjW0UIr0f/z8ykSxtDHd8+UN1a4
4qYon88J8SE62a2qjTEE9e0OcwJ+z4y81Sy/HVChOUbXxYVSTKIDTinesnZ7lOEHlI9wHdlYp09s
TZOQLs0fksMkrnVYOesk1aWpixaHkugSHeedXSJwmnLNBbjed48LfTjVAphQuRKx+E8Lb48me+FS
8gMsvmOTKsgxBf22mgEt4YTY2lewT3oCs8R1vfovqkycWW/wUyk/aBAM/D5Od5H7Ab25lR063Vnq
GA3YxcisdgJ83nVrX8lLcnb4SX3OTS9ssmZJibXXOn5kHyiBCKdg6+ec7b0ONpeiC/gvWFwWZvBs
vPPzu/vHIr67xUldaG3qRHK6OVrRvUeRT/M44KieEENLn8LHkun3LfTOycJftutJ9/SDB+tpoG7q
07LloiS7OLYVy0mnHFVzNPdAlw7uPa4CFpaB0NH18paRnH/IbaedBT0S8fOHWh/9Keugx5t0M1T3
u515QbkxxWwu3jw7/n31ImxROUZqX5BJpMNon02nc6UJblg94Ex7Qh2oYpJdEEXx/Y9bWm/WVkCi
+wcUhVSvvtC47eXKjcYNMKOaPjXjqsqSLFsHYJs2HsReQ7CbSwZZQiO+p61LuJqkzALaU8SHGfS/
vPut/hXnLGCEbXoteMv6tkQgEAfSLVFOJb0DnBOrSQ1F6FlgNdfOulifuYfbwYagOiAH3eUzU4J7
R52qBdYCo4q1BijxhrsleaW/1VkdzQgMz2mX3X0OiW4VGb4hTYvOWGaSWyBqmsf9gONihj43ELtY
nUGhygwc9zg7Pl75bxlFtRv3k/a12y6zbTCHC5ntmF/6Gf46cvmHKMbApC8KEvDrtxfyf66NOJDY
i+IhW7zBnLUo7rUfzdEQ69oS1kaWerKUt1Cqv+DxKrviOW5dftLQUPpugefnX/UeVH04ljrgzZpw
Qxczlc/CNUMYR+SIWBbvu9zHIyLnVQDTI5eF3vJkOV8F2HqzOpmRvH8oAW4ou+2at+0QPboVc9mM
/H3K7pEpyYKv0hH8E4BLl24uE5Gh5+4l2itk4vcVlQjlUJS/9rwsytLQ6nrMoZEukE1ktvnT17jt
nIz7gSTubj47s/J2nmOOik/CT/XH7xp0eZQoALYVJDBNagJKWzTCby+fTHiDifLU41KhJ1lSZtWG
ZNvni/dBXXdHo21E2scFyhavlEomzOO+jU+vyFAQNsQAkrVkjaDPgtoAw5rB/dApClzS1U6Nc8qy
1untuE6zoLwgrfXYOGpwponQJnOvSLdMRBuKGmZ0SJC02V/IpOkUpWBnWx7ZNspNvl5fWfDC1O4F
N/TIOhG/Hm20uVnDaTTA+3L7EO1e2jZcadYx9wYykYrmZHCa5Lq3JtYsS+n8zITFvRulbhndFBLE
uZn9miOLyj+bKDYy7uZdU8b2zz/PKrpXv4z+Kxz0jfJh0/wDzP3HFnohrAafZJZjAGWk3MClrPlQ
9Zvoo4dzhzjBBB65bW/8a6+uOMJjTcIQzI0lMo73NxXavGsFjKufHQnonJOghfP9oVTQxmDi5kRB
gWVB/dlcPYM0707ArHHQ9B1x+5QybCvQ6lv7yIyQiFQ1gsM/OH/+tV1Hpqq+IYcsvTQ6TaKck+Pw
zsDNl6fpztzQsS6jROlX0xc+jLYscWfgboc53iHfyK1gmXeqHZ6m60RYLHFroV+SWG+Obn2FBIuc
H5/S3/noSgHhCydkoQC4SPPkunTHXSppVhdY1bdtgbGORvsPBnkvCTHAOq5W0wv8enWNxNmEpoIA
LugvWTDb3kariVzLnuQrEinzQOzm+WMJby2gBBfDve9TSimh0k21gRM0irO5OfOmSUKqcBXrWOne
pd4eRMm1gRvITw3Ygz22fzi12VbUxguaMgq38sKhr30806VnHNwMeBeyOf8GFJf1TsDMArW94dRW
YMayapYiDYOo26D+OynDLhMPKCjgi1WGQEJFS2E1+jci5iK4vqW/0XkHr4AuxVSKKHeoDpe27Qj8
qDJ7Pouo8b53Bsa7MwR3/7FzRz9c/mKpmBctBU6huhCWTxs8my9N7+IYhL/6lgPYk1hI4ZBQrN9t
KgYc0kA0aa9LovXGWyRyERV8gUfnSl9m78W3x3zLjSU35bDDRRNCv0DnD8biuDyyBHbOQxTjbK+1
KIJyDj6UI//wdTqG6Kt34V7Qj9O1llazY0hH1IfPnA14DydFHdGB3hiQt6o2S0gR5zOJLQ9o8eWs
+lYpooK62pTDGM88Cjw9TLYTi4VdF/cnlA/NO521mxIpSKAUYl64ycjB0N24cwbgi3S29yCUV5H0
kMXAroKoi+6oQLcnj8yDWGbzqokCJdX8dsMV68yRuzGj7D1CBuiIdI5893Tul8N1TYyyoPe7+pWY
7Rs2R8Qjww96Kv43FyNKN2+ebbvwIukurKs6ux93kKvnIFxzPZNeGaX0AAWeSa5l/u/elHa/vhcs
jctehIdslk7L31X/oQ4pAd/b1um8w/jVvNjfoiD7VCMN/M8X9fBNa2H3ZFzlj+3b21A3fKKF9gTQ
E9QBRPTW71mSZhtBUm7LJV/TcuP/29EK1zNB2tHPfhkjxojF68fml8Ddd3TDuA/FXkP/fsfdy8rv
xcR3i8TNDn7Kz3LhENAMOkYbp4O7wvifW19iax3/eDipaqtc7gc+b6Jm76UUNf7/wtZCnRNDwUer
W+dbnYl3+aKxvRINgG0b3syQf0a7olyZbVVrKt2vKcLrxHiJH7KiyN1BF4mYeHVizSch221c7GIC
iIMpoG4nFobBIN85VCqCAxaI81GOaysNg1Gvx7LybXO8qwACSlI8X5MYqrU7KnVMLWhzKKue/sSS
OQTzfxqZ7+CmcfNQgvs+d7nZRXrqd9bX+MVcjBgdIIIO7u7F8Ba7rg/amk/6F+waESF36G+kPHo9
sXHFDuZ0bL4MunqKFT4aQs1smgXyMTjfguRZS4UZ5RyDzplrK8qfdXNKWrAElF/5uHfz15BQ6+XM
0siXS1/Ej43x86ePoaYZ8GbQqK3pKd1bLItH5Og6dIRJRjB+SfyeWKrfywpyZ57gMPsrpTzSJ6p1
TbP8eKmDu6NRuIW3zFF6oIyrxXaDJZJQ9aNRFih0jsaDNUZI5WowQpqtc1W183rx78cgZdmyEqW5
RChUiEXs84hak8f4d3FNv1c8eOix0zoKZY4wvNzK9tIZYw2etixY5ScBfi1+8to0AyqtmeUj6BjR
uSsjrKPgYdF9emW0lpRGcQLztUNrcfSeE2cMEad03uWg68hvBQEmER++/8vl2wKMNbDlhFoQSnZn
G0biQy0X/K3qVpaWMl1WKL1j1qgH3l3rOPc0PghymJfRXnZPv3deR0ZAfd4KVkvMWucHPbBiBcBf
U/ri63Wvr0yP/EHO5oOU+h8ha+w68ZCkONTpQ+qRJ3TdPGx4KLcnrlQT5lsQh7FpgMcr8ca0jToN
YKgfrqWHDnUJEys9mIQsE67cVmjRIpjfOBtnKBtSSzJNZ50MXlo7H+QVPCMC8v/ttsb0aHpMcjX6
as/ySmPRDKf1jbgETXUtGwAUFZxB83QopKfjWe7V4XM1Or7h8DjCApGs6S8py0Gc3MYozAUEg2vw
FXdN4rvJc3/5GiYODpdXc5QwKFl/9ElKb3J8V5LhIr3gvspbFXLucuJHygNrXwy3mzAEHMymRibW
4DjqJZccStT9cVQjGVe0in+20e71IG4Thkez+YocfHkYzYI7Z8fQQTYUXVq189Wkx7DGkG07UjO7
HjwrgDm5lfs61T+INqIRSNtSke/l0p3aU6TpWBSZyH4zv+8OW1I7i6TenfrUzSP1t7m61WX2jnFc
fwKGsiQbV+xmlJlp7W5LhwTJKOB0GRcCQ0/esAOZBfgABfx435JcgfR/jpTLTZfiei/QxvvIgOFJ
M2i+lOydCz7agm4d+s+vxycVsIc3vvfiOXOvC8oOXQddWG4oDUn8S8O5Wy7LdkJY+AQSwSj/fClH
K8qiQo34ZrgdYwIye3ab66qexMchO153YObzOloDQStnWVO1kauEFLpeQT6hRjRe3DNmhEYISOzT
+108rhwIfGcO8LqZwY+RR/YLiKFnrifaXZWITDan1FHSVwb4yLwmIWiJr6mHpnEh5B+KiOR4oW7j
wQMQToMEeK66gU6lk+yRrqlW+cOzdV7uKJ9aElTObuGyeKJSnAlVDnVe5Utoejr8zQv7jUiWRvgO
rGxxwS6LpdH4hk1FnelgyU1W5/2PnMwXxtnX940RDDa+/N+4z0etXLrL/mam3aMLR17EIjr/xYg6
eghkSYhA4yLgzySwbvN4kwWB6zDrwrYw8+3X+uE4Xt8ayQxYLZx6tY7DA6Q9SiGj7Ne5K1bDMDmc
9UY8N/n7AUOW+DvrZI85hp8OafCX57/4B1X+5iy1u3HBQkmTO0M7IgY548gkPdt4WT5zgMbZGEKq
SarvuF5dHvdcXnTOYqp/e6abLLPdwBUkKBJuTxHX4yRNAYhwaRSRsSG8NE8kjbWUdsxfaIyItkvI
OAxjns4SaqjBIKKcPG9/p3L8ktpHppXC3mONkyX8nypR1M7hWGpYOtYxdCWLR6L/wqyPVdWAD7hy
owBSFze9VKQHwPdpVSB1WFW8gFVqqEUJxf/6Mee7iwP+ty7LOeYq9q/eA/zpYR+KxzRhpiYdnP4r
Xhlz65SG8AFUfEjSZy2aBdmosGKF5PJ3NbGfjq05g5yqxtqA9u2jmyFgjogO06plbhGDJTZJb3yP
1h771nW1DBy1DqL0NRkNBUZq1fmqG7RKFDsWjVT1fGqaUzHHa16mcxBmJL0WWMJ0w9udynVVJq5t
5FAIALdmo5gg3vQlptsW0G4NPS6tMf2KsW2IT9goRPu7rDjjjR7w53yufsYYOh/hVwJiaLaOUJHY
oZGlovWBQWrdXa/WG+kB4HGmPpxeqfPZ5qWriweaYrTyAniqwoQbe30HDEQOZ3JCKfnIQyH6onK7
MSTQAJhJ/LD7OF73UOc6lw2dkW9QJYsM5Mib7cwigUXfOTPTVNtO8ej7j/Tb7Q7xCPZKa6Z1Focq
obhIRKKSbhCgb6HSWyUdUT+iaXC54p2YecVzb1f4MyVPgb++GZiPeVZ8c2ziN4JxvVEGVUsQ7Pul
wCwxgQR/4Dd8DwaKuKRFZTpggIDwXeRHXdzsOMcBzve3fENTYhr3aZGO7Y91FjRxS/oJq54xLfsA
AMdDR0KN3exzPlu/7tGUg47X8OU7ITnEuhFlXjUCvOLv3e6Ib5V72zRmteSF9ELfBNWDkniuVAPp
CBY1z9ua1LZz0S8iapyOJHnsjWW2GiY2qTXTqku4S4Y+Mp8BCOSkx+ELSYbkAdulFg6tB8KgMi6Y
F6/yZSf3JuzY3UprxhVERQz7EtAjkztoCXQRM7dz270tMb7j/0892pACgfCJPkfNYNXqBvdzmEfF
g67Jzw4CjcQxZCruc2r+PqkIDWx8BJ2/Tc8zCtbhdG5kZaTLcA47LQi+4j8vTB+iatarHaIenAmh
NC95Lm5LQ1wCELjydpj5lvuuauaSdOgu1Z3tvlbhLr/Snsyb1uVLlVVHZvU2i4QXyxC+Cmj9VPFW
Kwx7BrpAnLiMLuI8z+GMud4M91QOcVxPZGBxYhqNBH7yC9u7qkyQuR+6PDr84/or/DdUM1ridGDy
oDzGj3nQQl2Qrtqjcx9ZtOCeDHH80/7cRKO5qcnEoLmLIDKlOGydsXcP6aQ9vbIxOK+lFxdAaSQA
zedokitG5v9vUrzcqrwFPgptiTQzRM4+lTAY9OY18eKExYW6iPaM1aPi1pdk6LrjlzNqStgBlKw0
jZtewB6V02doTeozCAej2MC90yTba6N+BDxcPRyIvDsufKIf4Wm7BCPuothomiTMPHt4utMUnTOl
9Yb3UTDBrW7i0Tv+NrUXj9BcKtQ9FCcOfIv8p0L7NEDawkt4vY1pWVofsD9wtDXFgmns6jNIWSXw
QulxumXb3nOONXMKCYdHFRBXzyRkghuHMSU3ENRm5otsYMa6B8trCn7A4rKQ/iFZpj28mkcb0wB3
eExbriglryv0nBOVAVKZEtQ6w9hhEOjb58k/1iWDsRSOi2s6YjPjSe3ivAiki8DxuyirWf8cJ9SQ
VvoSW4rn3PLnoZscN3Iyu1LB5mQiSH/I6uLMV1oR9VGqRw9iE8IAk906b6XyWdM3kHbaD90NR9Y5
jLDN9impJSFEjjIx5YTMhdY96u2kY1xwg9NC/qG1kr/a+QPpDjvKG6HDKleFDftNePZm/yOMi6PH
P0Uwilm3v1X6ty+md4sBlqL5RgTzXU+G0Fd+chzX+e5OeiI9GIbPl37Q8MzWDir15hNOf1sz/PQ9
RhlZIAp+GzikeEb4qs618D0aixAWVGvbwx5x2FiTxe+zP7mPdfC5GGP5nRztHfbD5KHxw6W/V3dW
hbXn/arOmxwMsY/RCHMPyrzR5hlYVBQGtSDPIMzRDHFLYReYAMvIdSPdtPH9FFMZH8QetIQUnNZf
VkgtZ2Tsx/HM6L+7ITJ83lUwL4YJeUnZfalN+bZNy3qA7k8sl1OTrKvgQouwM4ft43t4VrooCgoT
T7FZMqAabhA57EDhjhDOecQKI+Y+2uoVbwxtwD9AqZcdwPSx1S/u47mA4m12hO9Umv964ZfkYvbI
4r4VrDeSN0Sd5/X2C5/IsfAn+3ICKEn7L/OJGwKhWDeCQnIfYi8P7HUDLYC4ZZuRYZnXkFheGUG+
Y9JAWSo6NUpuPtGIiYLrHHMDsCckdPMjLyXl1QPIMGt1sCDxp7NbqYjKYbfnVt0nIGA1UUsUSol3
A3Ec/hfC2ZTjt7V3XqQVlF/IbWgRAE7iEjWpmiwbZMSn3iyPLuCyJTyX7omy8w2s9/4JlzmvtWgX
p6OXSOVUdDAFPjQugn1w9iuYoKI+UqODjQNx16o+tzKJjk8WEd4q6gKUj1D2MAyzZ109Z1IhFLlR
jpnBatolKurZZjlQzXhri9DFvFM7vR+OC2nYREZxuC02wjUZivhb/6pIMGbI3Y8IPW7EBYvTdRpM
qDWsNzOCGMEg/ZZbxoOocI9zmbKmiPiqCdo7K/RofAc42q37ignO621c+fYGnz+3LaLq9EKydBKO
qDHIHPSJHEZGPBPg3dqDRIFfeb6F81CEg+PgQz3XDm75lszD3WDc66YoPoOlZ2U1aeLkt6j100p+
2/pmW7G/uQuPmQH+6GBPvnNiwmT5W7BeUMGVYLt9FeVpBlUF996Eg0dBBb9Yo94icKaR0f+Ha/Rq
7WNacJB+NqAgfEziSfnBvtUiUM/QdUD5Ncspgzfu7YAOwXogb8XAxMhJ1cEibR0U9K6ZlJsTv2HN
GvsdJ386aO2sETNsiGU2GLq2UsQyt0DNPf5q/ayk9EmchIe+BZWHQwZejiqsZdkZko2khWWGgIQe
4uY60Gy95c5B+s7KGmCCw/djiTe6qeTFYPwtSqxfFwpZo05LWzgkzNJJEj6Hfc9E7kou8cuU8OAt
SZZaM5xPE5Z74a0seEDspwQRnjYuhfhftyNyEAQGC2mjosvVteiGozfQkupV8z1cIZLsFeGE/dCf
GQACzkQmIwaVBGEk4A3j4kNQonNY+/DHT7vQdExPI5raia4gnHn5pCI2/QGUbMgtRMEUHZNziaRC
XHkkE2sXOioidRadfRlW+LmhWNBGzUTdnzXDmXknPcK2jF3Xfp/D5bovJkpUgkR5SvDTDG8jet+z
aG0hCuLWi+7iKMSNfpa1RGRFfeWnwdipN4+FItlIo/cyb1wnEejNB/X23kmQcvea6L7JfHJ9DK76
UH4skS53914EoC/6Yy7YIbDWH1zjOBwDvqr1aaSRVAKQ5PcFKn1c28tivHj/TwhaBWVMxZu2+td4
scfmzmqzd2D2Czx/4GkB1FHPle/79eF/1bAmWHe3I2LHG602aEhSD3Ca2XCXKYoDmoaGmv/c+ScP
gahsWUC8WKgSMPtlex+pWVQACGwT9/KzRvRMV+vOmgSYiZxPYpjoPdWxWVhgJZ4uQtj/Ln7LjzZc
rROHw6+eHsoixVl2s4ai5WwSMri3uScaR6m/wsbPyQpOvALxZfTjmcai2uPUaaR3iKpYYfmTJXYO
Fqh3figlztMsrMsanS9xAJ4yNlaMMWFGFUCvFxuxTwSMfeIwCsoG6IfCZ0iYn887rHMY+GsuCEFv
cjcelbV3hVuwRr4aSjUDzJ9DwB1LNpVm/1NBRrSdpMCr0Dvp6XY+LEbQsnwHTotvnZqj9wIoY8ap
rwmIzVanEVDMRYTvfbb5XwJzNaNt8r0wDg/nV3UoLbrrSXcMcv9RzMBaSeSVC1rOStZibGhyr1mV
v4mW5ivWipsWeDf4JJcSuXNfh7ATx8P7//CHWaKM8qr4Lq+Lo/Iywo21HUWiEDKMGxwixBD+6TY7
fJpkaLtYiJivzefbgxxynfOLn3tZDHXdj9k4vSmfdR2pRcudfuUgwTNBXDQShbR75aycYRAMEUT5
9zPPDEvj7vzNBPqJBk2Jp+2px4S0Z3g4pUIOdI4qrguYaRW3GDQliIU/lGYaZZSVcM29FQiEhF9l
iaMkFjLBw1QuYbg601pud6LUKlB71FY0fAuIFpxksW1/Jruez3Q0GIHeQeSwJ4U+Fm6PYlDjG2o2
0+78078xTeqoTJhtcl1rdfYCJiiVCJQVlLkhslUD9zNOnU3Ivj65j8PH0RC3VPtkwoP1MA2Qvbfa
gw5gXGCGHojERExqSLtjFZhwXd11RL5wahayMy58N2C+SHCKLr/ckMqADn7NT+MQbgppgkWXvj86
FmDKumEibdx/AKWwBwLvMJB9o+lYFQp2VeMRy23wiMjfTWzctYE73wGPtkG8wcKE/753dt/8sfbN
TUxf4pig6MpPfJxXFrW6knQyQP9u5GrIsLOEpa2LzHuuWkpYNOHDIEtSE+u62my+Bk6F2/g41XAo
9FaksV3HQyy0xVCUcHLXnTPj4yUhZcbEHfe8c/amzXcJnigjFhZCo2SYb9/jepMbw4/MekUXf8Cz
fpsfcn14d6EuwWKem+18Gtph1ZdK2wCPzJSGTdGGu3KO3sjmAmaTw6IAlnpG+Y+n/rb3IHQoDe2v
6m31b5tu5FFcQMNg6BoZDUF2uwdbOtyEAWJaWQASp/XNfO9cSPw7h252EbLjMB1+qWECTy7kAQd9
7Tc53HmPlG5KUQYMQzM/uHloVZv7u7pDuBAZBWDHfb5xzGo5l2uNekFBMvYxY6GIfQAsexydO+bP
qkIxQrtDkBNQWVVRPdIOQtmqz/Ax60kM0mo8LuAbSZOupch4LPMHzTd2NiFD+wDhBxiWRPgFCiBx
1v7/C1vcqhQFL9sFCOZ3lH+Ho6ncvh/L6BoD6R+bVCo2vWKtkeEcRLnPzhlTbUTTf6TtN5KweSyR
1jsIXXJITVN1sUshqZ4v9ZwoYKOUC955jyTVSLnkPHNnpcrSowIgE/1SBs1UnGjfiWFn5OTCE53c
c5HF94cDG8LYS+fV7DG1MeHJYRugLENDDVjPtJhLh1XYAY5DVus8oHmYaNBMw9HPJ4a28lQ5O/Hx
s+WC+DYrnL2QwyYjMPeOqEqpC2YngjOsnsahOgfYEufRwAvmsShnMjk25EoJBv+W3wY5MzUMp30Y
oAI6o6HGpVR6rvAV6LW08crYzqUXtlSlCaUAlYZGAWiA5C4JIXA8V55491aVYNcvqGV8kEDRIcp7
84fcdg245Mz1cKZSrLSJox3YTxtsT1IUov+vWaAeTGkoc9JtV2/+9tX/YbqDblfMOzrghgG5UQp9
1opCBtxdwx+fB5Tl9978u5mjvaptPk2xvnVgl9kUtU66wQSPiUT9sw2NVVrwGBjaLcDuRF0zy9Hi
H4vaCRXBpzxBSorCo5mwuVwaTlr1uXI8GpahFk9DzLxJ+KBMpFeejmWCjhUNJZuPWEHRlbnm9Wz+
2RF1+8ISPqOuvnGCvD4/5dGEFF2zVKPKDkkeSGI10C9idSM9IqTAhj5UE4HWPF9JgSGi9T3PGkOU
iCPIKH+17StmJ7kjywIe1ZGT1XhFVXha4omSYqBSyZv/8x218VQGvtF/op3vJKyrQ+kqoFDmAOsV
aTKl3FbpBrprvWXXkbd28MPrniJ+GBmEN9qA0NnFfMxD1FDU8VLSmxpcQ6zChY7Kq83nZWhz+g3S
jnHCR3o/b1RHBnKDujP+7PXlCCzxNn6VualMDt+nthhfs6Gn6WG9KaWA2JI4MBK4fHO/gj3iOfX1
ZtyikaGjsCWw/XPebIQo6XaMNBwMgOFVnJ9ynnQV+vk2AuNWfWjZMXVE6MQlLJz8FC+eMbRq8uEM
RxTZwhQKXQYYEj1awyiM9kl1tA1MJI/Fje2nQ1vfm/rxR3O2qKj+Ebh03SuAq/R/b3nam8wgAht8
BIvXV6ug9ciWSBeYa9dzwFdZF4AEBGzao2VLvcf/rwUt30G62lh5s504ndAznIXn0mNf+9s2J+Zc
NHb2d64/lZ2L5F+sdPnqVmqzJ14v8MbJ2VCt0Hzv19wWyX9CvF4w546bwWedChBDqJ/0zKQoEnF+
ulC6xch8pKirH7RGct0tthx+glYuPFskOZhNeSzBWng6ph7N5qASMpOClgWAWpROatWdwS/3HLWU
m8GpCzLAUGvM9TsreEomPgNhaSQ/LSP7p33F0O6proQzN+lPbJg2DX0D01LEl4TwrZb90o4WI6Ae
oOfrYf/a0qqq8fMg9pcADk5O3IGPtlNG4B8jyaVSBIoHmEN7FtPdJes0mrBqlkIaOPsmZ/U7P0y+
5SeYLbroHmbRQDXAsrlx/3y8UCQJR4V4Xptn0EuQBB0UcG1PDKWTwySqUNNKT1o6JAEJcb+er5+3
uyYt4ytcoJFj5aENBs1Pi4JPRnwspCwz//5NnMnz90HlqaNdMEebQSTOMo4x3Dpp64DHdNPgtXH4
liK+R+9ilWCQIOxnWYli9yjerZ80lz0/VZuIbrY/XEAuSloOiuwgI9yC759IDKb9Sbxic7eJGLf6
LFTFMLpGH/NwZf0rM09FUekOSdLgE4BKh5xkoodnSckgs3MlzKFY3bqbCOnPcMglvPcqX744uGk1
uE33YDC58qGsI/t7NbccGNh3wJYAtzfvwUPMi41X1mdf1kLltjZ+9pkqbE4Okek8KD3wptahNPd3
RwcUB8V/vXGRMAEpMC7PXTkPtG8vAMAxnngn1ls2JqWBqPISBx0RdElXk1NwlOeEsbDXxk1F2I/H
tFQNF0AlzkGUhRpLOFmLmN1a2VdC7d3sWGQLtC8lonVXJEk25g+ZYnzq27WOS1e7+ntCNq4jQ98Q
m6lClolXq3War9tQpTaZj0BxanP3AqC4KHEF2Xapg2JFcPXdeKsftR3iku3nCmtBZrcwhavarWWh
Pht/8eyxyRAelG73BrERxZX1jeULGaJPkQkr7Jn7T/2bzJhLkGOPlrt2Xzo7ZVOiBpL22NETRnzi
yxwGY0K7q5hVvFoR3Moo8XiiS7BITXOVBbgyKdsvtxExzHfufl8DRrXlYo8t1BykqI2LSV+J8NeP
RWTMCzXTxvNxMTc0ikFr6zkKD6Xtro86Tqi0coZhpuHQvjMAV7Pp1YtHUkYI5YdznK0RIGPoh0Hs
nTjmjDtUR7oXYtqMOp/gdMyq0oQMjFcvPwAGcecJtV0O2GtHtIDyGbvxNl/sFWm7BRZmYVD8OnBR
AeQQMWPmO7f9z5usA1tK1YsIeOY2I3InIUtVUPwy9dkXDlmLNH31X3IIpXdq4T+/QtpPUOTjdpJu
RLhgtZRc4ZpTNLTe8/Bfpvbim1sIzdNXFL2kgT9Khw/oj4Gwtd2HRnwNnI+CvjKzxcHqloLJWs7c
/uSjY9wsVOtHiMj9NIqlYlrf2v01c1llymKMu0GRsOSTakWTAwQysliUe/3AfKjBB1QcTes764X1
Cl1CueGytpGozY88RfitM/D1WMufoF5wWZLbjspWE579JM4j/hr6HYMbxjZhw2yhV1+uHKJUWvxY
lZrKwZMtuT0oF2LsliGyxH4ixeC92bhnmoqMmHVpNRihgGahdr7t1qd8V9nppFNT//hne4fu1YvQ
uXWbl0QsPSpzGQf5o6aV/Ao02kJLErixKUgzbxTzvpQVdG+Muyn8kpwl1qwlB2YV4G3PsVXxbigr
QvrdvqkttI1ijc2Cik/49pN0M4aMzRfiIhTcyBX0UJm7NKuSTEQH2Q7Ew/eeCnkWoxoOkWHTF+24
lbIqKn4ofsCeYUBUxMfuGvi7u2BJK5c6HIyEyCn9x5wmx8g17XJSU8Re94IXf6ZkG/yo+REWa7Sf
8mGHpe/BSskRBiKiH4h6WriRg1w8BI9fyokbFIxaQmP0lDWJUwUzWcDH+f2dX3312s06mqvumuqC
sicKMMt1JHRz/mgUB2Mg/iQPMJl0CRY6cE1oHZWGEOlLKkFuxZ5MskWai0fJz8ZjflBXWXv8Utzc
PIBaYhk3rSo2/MOi0ij3bJ3tpGB7jPsqLt2E+cpamDtCYZC9FNp9753krwwSICIHyyWg3sSZIkzy
OuIQJsdCc6goRQgY3GklIOMh4ZsXTaCzTi3IC4SwEllf6ug8WyVRw0vDf6q5hglodreHMX+wPfew
a2HaHsNOGPLfRJNnR1vHScdpZfJnsIRL6IfsAHxYPntv0OBJWpAHr9khYQ+VV/Su7JX051KzT+HZ
PJ0GdX2MOku95zhbyj62UVtaS6azCWz+Eb/mihdilyfJ793Gqf2TFarKTFiuBTGqSLk9AwPXLB7Z
d+mrOlTWwfvMvBTdSNSu4gfVbH8vB2vO8cEF0Js5SauiOeGuHoiunNhuLCiCMrXOvp3LcZKSolyR
hyH/dr62BbLDp63P8bqfrwsCRHPom4AdwUo6ocjqp3pw8Chuiv8/Z7W08GgHP3ep0AVcJ/32ZpVA
gQilxfY+63LUGdCoi1SfyaibmhSBTQ4lIPsXs8vPOIfRiKESRJlAbkAmW6zkRprTVviuCX6uWDMr
soBDjZa4zwtpqFalRQHrhxtTS5XQg/SaOa7sunOCIGcXRKVAnP9oQN1DH2MQm4w/zlu5CIQDmNIu
3WoqyqtJTC2Xw3Lb2GO+ZpP2IM+wg5MUr7S5EgcLSMGagdFZpa/+YL8KfzmltijEDAiT71FB021o
Qa+WDXdLV3ZSc9Y1D02E5nFXFcW5cfcS+oFwGU7lE2i5D9YBisJGzvOLYNkmHgCIXTH6s4th0lVr
yDd4DL53trb4foBeVlwzDntnKae0dI5WWv6tGmoZzIjaOK6HZjTjdIKSBov02hzc1CY0yXjmHLDt
hv5pkAxvOvIhysFS5eRdcmKRbiiBQspaBs+gBuID/bCmN0F6SToKaFmOuEerlycNVDQOeCsQ0VJQ
/d55ujWt+QE7jEImi4lA9Nz876rIMTqakvoZ8XBYrhan8WugM5AQBQfcovg79soRItl/l/Tdkm33
oWUOyANQHYNSpvRicd0WhTxvIIMg5fz4ovrd/FmayGfzN6PtLLP+MV+4hFuxy7JwVZ4Nx0ZyzfuT
LE/eBYR3fW0H+ilhwkZJAVd+aVNo3sFCxQK+q5XyRKg6lMxsMtm3RXiilmeY7zxTk9Afz6QQ4VE9
1uoOs6dXydAzwicjDOGF3MgAOMXzxIS/fm0JRxSHxGq4hl7HwfI/dG1dEgraN0l2SlEYNSo303ez
/OKC0IhwcyH33s4eLL3u8ToRWbkkpb30Wsm9oLdpQeO5XJCo5CISrnX+nXVekwtyuKTtstNyjye8
vZas6Vbk0VE+d2+8W4TgXnPKCSsFHf3cre3QDZIAyy8Qdfp2YPkE6x5EPh1cMpy/ZnCPA9SwROby
DGqnSIqJSbnUWNyhoSrLd9I9Y3wqcdzMYYm9Ky/v2rt5hSdGfzSCtDkpjsXfrvVSE8/hqmBJ8pf1
RBtE25GnMPZ5/tYaaLMeEHwWf9Lxc7HThPusKCXEdj7R4aSCiQM4Q62VtngCJhzsiEhPWHMBGtah
Z8HgYE54mHnuGW1NlaDMNpeK0U4juPet3hNUtqerIY08mP42XoCPCWuf7tf+ucnPvleYneX+WipP
Qh1yWF4sH9/WSHV67CS69RVXPuB9G/uGuBrAKucYw+GP2Nahn5DjdvgvmMVIgldEogN9LF4nfpUE
/019xlQDbIwvSxkcqSzCDyX7lUThj0hC/SwBokmvzaIvvtVWmQAZCZEn8L0t2VhsLvcHL1yf3gBC
yPChxT1W6pcA9rpw0YhxcAq1NU7qNEb3kQr7BxBLTvJqaSc+zKyHS2AK13LWIUC6iEx5p30/Hjh1
1zqUycphHcvL9Tnhvy0ZrxYhRrZfKeFBmh8rYCvK8fwOzMX7jey8VCwC2g5Nw/gGj2g9/V2xb5+s
NoikWKCJLaHhYdXHcylyIIc30i6tjn4784YCmFy2DY24u2BnQVlWGHNYcXebdEyfkZnlEBNJQqHI
+2OaWw3+Zd9ECWllcc8KDDVQKz8cNXD7hkxRHnNnGO0eHgQk2+rRRzKaVKTcqTKLT9Vt056BR93N
vb59QjiP/rSocFUpr5g7Y4aBstu/AXdpuNL9UwukrnXZyzoYWg5sle2xYVK25HVOQ5aSl+nMcDeG
mNCfYejK3kVnY2Ns0+P8KZ2zuvUSTAmIsIwG4oRKgYMbyg+WPa1e+E9AYOYtx59FK7gvakfHiSrx
1yyUge8pkYkOeiCb51of8JloEUffZuZTr9xgqdmrLr5iT3LT8LVXk01r0cukm03CEzzV9h8aeRpQ
MXni+4N3oLS5z1U+3bN749rnO92B64bxk1iAdpy+nTHlspyL4mjKNNI7IpS/rMKMum9A6ds7RcJo
dJLPqhauctNS0HVxZGylakW07ES9+YibC6SBt9M4qQXW/n06l4zWYgJ4NQWM9TAuY2ftEJxN4ldu
NjsDDxlVXClI13Hq6qDfgdwJU3wcWvuVHONMeZNHTRANkPizTWQhqWKZKwIXUY6rSNqQZpBf98og
CwdMiepziFUWpKoWR5QUy0vKsx3YNIgifIOBJuZDroE+4tV0EBbcfqtMSsr3cP/XZKVDPWGHzLpL
peMyTG1zydwKkwcncPQDYcLru7+nS4IwLZP7zRX1dDJf3otoWnKjgjaw51zTw5rQ5C11vZiPOPRc
GUmxkB7GHoZCKgVLDXwm3iK8ut3Qj1jDhceuiepiuQp3y8r1UBYsX76PPNkQFgxNSzxtYfKjCsni
7ggbxU0PbbNkv0/lvgynaTj86nejo8DLJy8wxhejEq1xbpTb8EKedtUWm3cwO8i3f2+llN2DJkFK
hHXov51qXW4lNn44QNzKgmutU06/V+X1uezVRnNUwCwSX8X1gPglCsI2Ol+Q6M9rfYJir7zA4y6r
cQ0WzohEV1GpBsPGPymL2+MtWYsrqM9EmXXX92XgnmuTHAVQ8wghakBDp1eNv3VJZa9qnv/Ke/vb
CA+5EjDIIQ6R1cwGVzwTLG1BxLzkZKhw9wN9sS9+Ahhj2tdP96B2OWze/AEuGbB3RKKUthUlMnTE
HxNNwPsAwKRXDz2bGMtT+kyiRyl67BqsoSeygJ5OHqJYUGiAmaTZT9h8BrNMF9mBA38Pcz703X5y
mJJ1Zl5PBQrlccnjf+HkBKRK7ADhrZN9+ibVAPg5p7rkIpWF77urjBm0a7Naf1DtR6cM8Vl95/id
DV13PBYrz5XwxsFXFEkU75qacoYKJRxF57qM2kZ3AsuPzEnjR/HtM2FcOxRgjDsNPN9jm1cfJP2t
tiwLwIjGOpO+pdYsk8+oESWaBodQ6VTmOMfI6qCudRdN3t8s3iwNAZPF+CRHqRNEZihyLkEyeBRw
mnRGElIuGJdaoZwcU7MlgugEV21m1VqBs2B0Anc4xxMb5WAwP92UT+Rc7x0xil3dts4JJNUAZ5AP
Uo/QJ92Q8HCnjt7LfRk7ARQ7Unckc/lYA1pvKgsZmJuQ46rpAcVK8VV6O5FiB5kF7MQW5geSza85
Oe/0drjFBt7c6Q6AQxSks7o8lYYsf6tM41nT/lr80VPWL2sk1ny8WUqyrfVGG7f51h0Zd/EhnUCc
QMEq1ed15Dcjh1oruGne8VNzocW9TH/kJqzN9HJdtFvCLJIdwgfJ3WiR2IGMpMn9ZWZFEPAl8gj+
KOvTYB+XszbFHAgKh9pFhy3PXuth5TMUoGh3n8sWPygEIg03SmnCZTSTfC384zyyzdQcmyDWS8r6
YpLJeRASIG1PH70HssbUN7ACjfBxYwdGf78XXDirJtM0agj0Dq6I3hQOcY9bi+VKgvrKOyNDzd8z
miau867FkvinDCRHr1uPU++FFU5P2OzZs45g7Q5jCnPD4LQcbKWKjZM8xqRC0qaLhWsqndE1xxGd
/0BERaNhLubzqoKsfo6IonYNb0j5aGLHfXkhy2Cussi6ozLPyaQZaxIN7w1o/WLeuvSR4BRrKStt
hGFdeMjVavgboNXaffcBCmIs7z5fimOzCh2cbZlfDtukQF7GQttM85bxhynlDBCILsOXvaGUxDUc
9zwwoIbVynifj8hkLcpfYHypkazMgOcp3cM4BWNfLNiFp/H5njq2vtnGxEo7jUNjuZQcyJR0JHC1
NRLTDgNtfw9JFZH7SRANUM2//6EZxE0ZHOkzjWVKT49CQAbaCPzKLgtylT37X1GgO8ctU3kRIW5V
eK8fn9E2tGlUt7cJbwDvxaNgGX76F2/3G3E8extzMRW3wY6d1ta53kJkG9gEHIDmaeSaEYmggF3f
QlfxC8s5XEZZ54b/6eehlspqagKmse5pv8xAT3cNUxa3NBzZmK/HKQOFDBGfdSnBKvPKZa14qF5q
SHrlZYNSspZeHcHyaTQ2ufVE3AO7wApUZfp/32ZvrounSgaPmLg0cjNj81UIBe9M3uFj0HcyIW23
uYT9VlhUGMwjiKaoh2txY+KMwdvfuCep6YivhIa/lS/Iqdv2Z2yokwZpR6ZQP5Hab4uSuMCpAQSh
FUlL1DU8QC4AakGt+rEpKAq1LiT3geBb/R73n7dp4giZZCf8MIx0FWEFnsSgYxyBBH92FCI1pCBz
A625lakdB0jeobAkUFpcXhVVZB7n2vpr46fgXUlGKjwcbo68xSYCGY4zI9utK8xUAqz9qDXcmfG6
s9U+mIrhjnq51JVHnLGVHYUoxczCvODjDNEtrlyAuUxrZFtoKzMIYxgfM47wCJzHRAnTwZdWt/96
3cfWXWJ54wiI5l/AS1NIhc6lFkfrc1oXnSEa6SCjI7SgVzsqiESvlWLXD9t+DjIpg7FNWglcUaZo
SyTOE331dAugvk9rXV8E1OBQidkglKQkodOEs52kMU8wmOnCjGf28oZ+8nDR84QzsxxONqPpsM9a
eWQ+688v3UEfxM0jbCvOiySFvaXTtJlBdAq2mMCJZWJI4SVAs/6U0eSpXHoq4+YOH/SKf8kcKMh8
IyI713HSTjX4AeQEg5hdct3mS9n9GgfYc7Qta4g3E4irP1yqe9A8vogwVGVoP407Gjil0OLZtpAg
h1SbHeo7cHOiM4iRn+JOWbG3NiBZfjEbDHKz8dDF3u+l60Hgwez8BTiF3Jc1v4aQ5lDnblCA6qPw
lwkQbcD9jF8sdMZN3+ndv4m272vg+kUTy0mLpU6Z4xu7ZM9CQtnGYvJ4BRERt3RwRKMICxjGQfJk
3igZ86M6uA28U/kyn2bmlTCAVRzZHln+vKX4TGCTKQwd/ZuKlioU4Nf94B8mzlXBByMGokLL7G5V
vr/EUCwx1XUiiQtQ7u3YBXrbqxXCbhC8/w64Z5pF6K0v6pq63+Q4x32fZDEfRVTer75nfhyZBb9D
tFAdMst4euPImfR9kCThIZv/FxgSahQExBWjLP9xdAvEuKAnnPeNmVu/lWVheuRGFy6cHjnQrbuQ
EeiNZqXTP9jptYDuBffenfl3Bzgbw4APepcMJSZG7/S6T0SSbMrBiyjFlZ1KvBuhdgph467TlUUq
cZ5GuvFo/wjZFl7gLZHmG/ZPeKoRWlUl249itM7paW/wFZpMLdQ242UmulA585aG06dP4PJ4tItp
jliJrgFWISwiX+JyNMa9JibRmggzJXnE+CQ4kKP3B2LHoIcYNIMLjd5+4fcRJz2omlJEm4gmW/ot
1VdHhl5NY0Gtl10QpjkRg/d50wMev2ycvY5iGvl9EaG2t6OP79r0uphE3QmIwqwEk/9JvpZqwTlh
3OD84B9LHRto1flrBoDnZmOJcqLVlQZdBTmipsBE65QYBdw0bRvoxqNYq6MhNxHGfAzBcv7KqNIP
gYkafgkQHuyOo2zTUtv0zNbuIfuEIv2zOBrqia78fojHJAloVPZDObEstMYb+Eh4qeKy2SLIbFES
s5UXOLLHIMIXfx+e5yJKRSUnO1DB5gnE42XFHOF56l4ZwG3pTuKFJiZK9Buq+x8K/z5Jfm/TE8Xb
IqbCDJyYXW3Ie/q9nZNenNFzmkoO+oyGyqbFBvaHzsOeAbdh9wYAADZy3hbRkX9ZZOXwRUiJ+2j0
ewH/+hWbNTQ9cYcZo0DFGNYvaErpCu/zxMVy45PmRq3vXpUYkVod1kZ8TUGFGAnTvIZxRIYWYGOC
5Io9V6OGzVOSZ5f4yxnOSCcy25crhzaluRyDRNSaiIYl83uqDR5fTocOsMWpzMWb5VUkMDIsNaue
0LrVDLltFK2ra6TPMqDQOYasXSU/hs8wMHMmTryJ3v09RnbQU3lAztBCU8u3YdGwwPWFTrj6o2jy
su7iNbls31qOIb1JGT6hSJAhBoIotlXuQkPYiQeEsh3GBjFzVnoqSUa7C9rTV8nZUrOOK2hf0+NA
dln9vs/Wd1mhdJkE0iEmVUy6TvM1pQrylfdFGjHyHE2UMt/UZIigcexA1BHvHRyPniAOiK6vLL+u
K6i7p4Nmz7v4BKJIXBE8DJxN/cQ3MXCrbz9PMRFhNsU9XMxBPJPihitATjtaxF3K14/VJfv/aHgK
W+J5tAo58H+SU0AhcHXSMeZLfXkAw0DhQx925ES3rs3+ZjsjfH5Qchvq7kuNk4+Wr81DhBKniWGe
nDCH0kwmDU5xu4CMkXayTOaRyyU/kHFX+ddcNBZ+Mr7tkPXwe1rU/qy4/Qi+HqcSFtHGKJZ4oqFA
Qt7wGjrkGLYJXmOpKBvVOUP2W7YxjPJjbTlaXKaM61nJdUeJilf38UpP19ayOKWyP33QF6JbNS1C
v/V5ckwCjZj3bPdwJwj0JaLDAEnd+GiW+pc87qkXpVzIKHXn6T/rX5B/lHYxQx/iXkXlBMY4nqwY
Nc7YDq1SyIOsIayOH/puRFuG1mnc6iYzw8IDDeErq7PL29NahjMmyqrnz6rnZsxjdHFaSConvmRz
7E9qS5vKwKHDWgwXc0tw7a6FDMQfW1qPmVpU9NdYxttuHM/EXEmepJptvHwyZq/jgyVqxfMdNxpv
EnTByLOPTfV6jOJxwXuP7v4jkdv6fBoXGx9GSnt1Es+lstICPrWcnNJLHdHYh8ufRYIQNjiB6IcL
74wtuAlQyzWOrs6HWJVIqwnlo1X8yUL9FVqRcuVMhBc29lhdvqzZYJ6/OL3zrB0zay0BqpvmyRdA
wu9fbO2hnFU5txOyUL7OqMOqlnSf7kIHBCas8GNkBuvzmzrdLYclZihK3jOSPhhkhCsJOKcUuOk+
F3GY+ipcU+CUJLouGb4lkOGsd2dJjMonDPXaLQHvKj5z6AZEG2f2WzCz5K0yPdrhDqy2xXDpMliO
Yuz2vh25ptB+GLvN5bLEscdJVMKE7tPLb9g7/HXi54TGG3Sn9sHfDz2i/xRDB2kObXEgurCoBh1f
yIf3sIDSGl52UBXu0HW3PkmT2guqHxpH2tU6KivMPOO9DPEhoQc1PvM2h53dzeNQRGyZCLDdsVSI
GuGhGqn/JpJUNzIQA9qYf/32Ld8biC1PaIeXzjYeNOOTRVxcVzuvMy9409SC0c54s4OQw76reJEN
TppJ0devmA3BGv6cb+JT0baJj4gb4Aogm6BFxVu/BHKrBM3UziN48QLF+vqpQKWmza6/50h8NR0T
kcFfv6GsXRqtdcKOO/3n+2rlqy8ycCtjkYZdsGRJ9NLotWK11BWpPrXmM11JRQOu025QewkrkO9P
lQnXoe12cYvec7ATvrMXH0nE74jmAmgrTIJA6EsGGPpNvMDR9EbobcuZV0zu2z3Lqw3GgTjirEUk
hEMh7VLAeETIEfm6UDwxY9mztyxG6IW7h6DbM5zbFY3UFT2O/JiPNGMw5rD/5i23pB7SfoMkTtVk
K8h85Udva+vozuGsZfJY2Q8pLXncibJZS3E9pzRGpAhwt4D1VZVk0Ycl/45pRRvyYNRVihUiW/02
qy8fSMgnZJSF9PVIAbXsLBVKQu3vBa/2DR2X22bijwemfThHBlxGffJOKR1WyyvJcyCKbxqtIpyu
MUh7PebwbogzHKSH3gV90YD64AXCAmZh5/Lxk54Z0FP3PGXvewUWBk1/IVidpdVZ15iuEHEBzjUJ
nLpogrpZ1EZ0/d3CCa0lWCFlktGxCI/SFf+I4CcOaUbx74Si9w1G8SzHxABLTJRyjcp7MxC2cpWo
3tpXxmVRP2lMoJoeL9jNiGmscevzNChVUHUyA9DAunYiHEyX72ZM6vWBehNYOsJij34HGVzjDyoG
uQhu4+m1gCfch+hySrNVxvN8Fph7V+7s3r9muG8U3jXAagSZsMyU0LQjfGyPyLsDFwNTZA4MBDMn
4j3YggIszRai4TSTz7WfVfFdm38wOI7uZOEg6K75rkqme3nsIhDFfsGvYDvEMVnuj/9KAvYbs+yn
BpCvswVkLeh7E+7s9FAW17sGMxMQP3MYVQckUUde39fZlk/6W8tS+73Y2wZKCw3f5h+Ws31k0SvK
B4izkD1HoI3WyguAI+WoR1DYgO6tQebSCuhslESfn8EWipq2ygjWIRXClF0vxxE+qGeRYgWbU5rW
tHPMpTZTrx5hhRTKmAOMW8oiG9h3XjkYfL0GrRNdYhTNpsb9vusSoowH5HaCCqHfjuSY/gwYrf3u
0t4Ew+xj9mLBxPC9LdtQQXlKN5lcktwYHynlKm37JPoyYWx3Sp+bvWq/WLx3h82npBH7veuR/MRE
JOp2BbzEv7KnF90/3ji5Af1Q0Ck/2P3nC++sHtigfwnc98HU/WHKQSEJuVjUDVkibEsjFlEzRyav
QfBe0Vckb5NlPwVekSKzqOSaW2bfGun63reEulfCGaS+Z4XomHwbaOLGSvOzB+JlW5niYIdLgHUw
fau1+JpZKglX/6eSIAdwFHUBUnkrEv75WKuvr9cOxUWdrfl9QPJvmNQ9kewy0EzxF3a01aiRrYyh
V8Jv/pHIKvNoYOPQIbLTtPgip9AeSwgLSxWGs0qlx0xfkmvnkO5gn/0wF4sswVa/DQlUt3ESeIef
D/pZAnb7g3/p+R4Ft2GDglJ0Pwgsh8wtAakijyzxhwqaRwP9IwbyxNdmUePl/54DoLHojtyhobso
bULeHMBa1jiT4jWGMs3hHCiCj2qdZqrIXqwpJVg/VEn+25N5Yqcq1RKvQR7Ud1BQ84gMYyRJyC85
99Csgif+ULuqpLIiswzOwq66L5qDc2XQItmv4PGuS/VRPi8wHKFunmW3GZsnVgraxN2nWW8xdd+s
e6kQxqRF2EVQHJs53mDLRJotA50V9Z/iUZ7QFl0u1rqJmaY+BjMS/mvv5arXzyOyeml47QGgozcm
VupOch66YgB3XSJ3qCQ9E7+7WS9LMpixZ3wIFJRySaDDvWwgm23iKnyy8JwFwUEy62i01/9B7Qrk
ezIZ12qqmZrx4QxNCMlGQqCa2cHNZQZN0cJoVdWR7T+s49dlXhv+HcvSJ8/lK1n6Ep7sE/ZFEgaQ
pJch0D3OZle2awGcpXMNRvhN4U+TT1ysc4PrZh4A9gJWklrIeDQh5SLc5pcRonFAiy2XAoZwwMEe
/zSXJegbLPhk3aKlMmhMGc10be4HbAzhiPyjp+vguBJe1guGdZfy0jQp9CXXDST8ndmqjeRzJncV
bcTlCHZqBCHYflguwJEXMO0r+VwsL3qGKyxS3BT6k8oHZjLPuKj0GyS9Pu09EhpyE+DjMXxYd6rO
hSNs0eirlAmDxd/swSz058OgDqkTXxf/fEMtRuUWC+o1Mlk+Z0k8IsGgLOn0FOnYCEJ85Y+/Iy+z
Hlg3ZhSl6u5p+Q1o7uL00ISDjy/VfKUbfvRzbyhJ3gURLE3wnjozEvZmQhcxqB8qFGizXSW6txw/
5tTUMcRK6iXPf6thchW6Ihu8geAuwq/bKsaivysRww9yOHiJkQJW7VylbjfPApxuu2U/TASgzjL6
2hh3iWRTpaA4axS4k+JxO6ryp5DxTLsBEpUfZClj3Rven9EBrh/LUQBE9OvKj/fR11yoXEe2Odi6
eeLdumA+tLBgGPHjnUPBUOkvurF5fAltJKcA1hnCVwgpkBpGGVHX5QTi6GVhn8SZ7SMrt/SFxLTD
TQxunpRIWa92vOj3LE16orodY5YNEXCyvN+wWpz89MdceyY9DOlUAzDNxReNqjAVExidnhEwIpwj
ckImbOtX4K2G0iR2NSvnkT55Sg/Rpbi2uI7azNIlIXbBUplHXNKEwrxh7WJLpvghPUWPyaBRio4V
FuZetZ1Ap1CjZ7WYYcHm2kJ7i3q3yn9je8gDPfWiM9WB16CorZUDFxSZ+MBq/LfVd2vWWVp5GIVm
RhOXIBpSiFWEmRsVHzAhhn/f1o78JCNHDfV84gKqY0kA5sLzdFzqpHURx82vdGmGqpkXPDWoEO+9
GBJIgdJwAx+PDXZAziR7SIINVT7o5EnT0np2IX9cgYFek8Hki7zVLnZijy5umKuRYcKfkp75ICxJ
9IZ9Rn7x/IS6KgTtoWQsq1VZM/7FxpNZEvu94hhCQd5pxhTsP9zqYRHJrXLqwU91bSst0/2m9R46
fYbLjDqO0bAWr52qzkp4vnFY6H5R0xeWS9qrVd4RZ0ZlaQ47ZgTc48KecavN3C+mZlXYPUHEi7aG
tXP/kbDKSfg5ebE8EOmay1QiZwmid2TA6itvwmntJtwSwsPYMy+c8LHHtbguhQsS06khc7E1kOpO
9jJnLruggHer7TgZAjwl5Mmleo5mNFDB4swiwHScdD0DaQ/9Ap4dZuD0VDUWVYUFdszXvy9BFAtl
nd6jNZpunRWUyZeXzRKb1H8Xq2orQbE2cLfo8orpsqWH+QHPxrmE8GB8zwfTTgDhs9aPhtd59T+S
0gi67umjatWWmRmmVeslMKXP6FOX3tGxHeH60h0M4aGDNy2W9ETT2ITpZgp7gepuOI/WNL1t24TE
b5nH+hlKJt9yLdWnLU5CgvREofCJ4q31qT8NRHz69q0xw2ipZ25jAtmadKIRmlNAQSfyh2xYsm2K
WcMuORkmjLg7Lsgud9c293/JDuAcgZh/fTJKAoYgG1dwDlKuHdP65rCRGSU+FOZnOvm6KXtTbiK5
XlgJyX5lT52zk3+dDC8+PdohkT249+4WP1lmye9HCFBv0B6c7YdywcR3tECHaQ8Yu6p+ZM4JKZsJ
AgA+1KqhE93yzfNcU0rjS9XBc+RHNevXjZtWCknl1TMC4VoJqh6oTgBRatOH09cWzxgcARlRXlaQ
5iOlyatgZUKeUOugDf4heN/HnyRLq69RSEOpQugIQcxSTaPpXwzubjPLP8ENdV4hterikTgbCjli
39KEdOaC7CmhoYJXRLyKVAAnMhDSzTbSNfeoEE9oFDoEw/cInUsxjOmmlvqxZdoSKFyikPo0+1ZT
dP+HVx5YhZ3V7JJY4F9FzL0WJzKF1rEqvjol9riJvENIpbu+lQYXHUvk9G251af0gUJVppktTpRr
WK4HLqrWSjjsswOesyJr5UQO/dyXMH/jwtrTeTLA8yCZVptYsHJ6hNOoxoYbqLkY1G1/jvuh2GQR
1AatnKEMqayiGHVGyG5K+CFCtLQaOTcFv4VxM4TKAYoJz8JAL/+S07oJ3JxwOpLOngvfy80EiZaU
WBhWlxGaiR5oT3gozgCN9CUialWLG38Sx0huMiHjFCYIwMVSSHudOHubfc3tYofWv3DkniEiYJYe
+c08ZqtnFLGTFoj2xKuuqNk0tdIvLwAvy1h69ShWD3koWn5RENPtEVus1dn2IJgGsxE0PRVchDJU
nVZZY8fu05Ujm1fiwJxq3ORQOLLr5CbEdyk/LOOSEodu89pWAKZMEwouRslVqDnrE761he4b4t0z
52wtWgRTjZsGkinASRgVwaSfiI5p3z+8mcwPFplREeZsFIE+mpI2BFcCy9MuzrZuwzcPga7i6W/t
SEwz/QqMt7+lo8JW0rTaqhWm2+PPEGKEhBee4w3rd7Wz9oixBvVVJhlb6CYPNdRJPLPmv4S9KPtp
/HLtSmWw4tXO59Qxt5t2YLgMYqMNqUFDUBQTk1AyC/JTqH6nZVnuoafjX6XGtyTg+BZMuI69H488
lC+f2lNPEnCJQWRjlZ9o3e6RjLTxAX6KpnSdDLhFQB8tlJZ91qIKGOkEgnNE+qqDD08ZyqMXFlPC
TwkGzAq9nYq5gvlOEYr5X7lMBPLbV8f2h+YSepQB1oZzvzoYiobtygAm3YROyaThPTeys37R1hU2
TgtGIDPDKNe2+a8RnA0o2CnPxd5ggkWGgpK5FFn5PbGTyTumTJv/3yPMyS0JZQFh3CZAAEGkcuJ7
te6A3RioXrNoyI0AACyWpbPbSx4MCWc0y8YUsFDv5nyDs416IOprYxnils8LDje7zg1rt/8wN3je
BhvnrSk8eF0zLSWKqFtxJx1qcqIUR2PtnICiAL2vpSyooxHX5m1XYo+EGE1f17VX8ygHBGKwz2DB
Oxa1/P3WRxUEq8cgT2Fv7uzud2RXqlGG44p9AyOvU2hwvThZ7XHJknFgQ1YruAaEbVCH/vcKVEJN
uuHOggUIqYNfu+SCE49Nen/1uufupltQvm1DpQgDmfnlfyxozTQVrSmp6h2avhesaSWx7lEjCzQI
IkIS0f4JCM5kRlIsAeoz47/nBw9GnTXqJvET6poByE3wo26g5rTLYkAjqK0hFVgLi/S+2hRWOILN
jF9tUuv47a5zQc1luw+6tESc2iMAbhk5Kus9Rc1c817m07zleYWmAcY/zJQvbdqplsFahRk5+JZ/
vCCHlmqSIg3/Yudje0v1A3r1B13uyRlUGzhsqNlcyIJH+6/bBszT7bPTZOkMj+GSm09WIqlgHyb8
WNaT6YIQQbugU+wgz/PpwlAyb48oJbiYyXAcdsr38iy1MDonLHKB/P2YbFNlp+WABNhp7edw3ppz
Xfg2pmXY5ci08Ylbise2oc7GWEVp8hDENIbW6nqBw3rWF4TNXbsajrQBxqL5tn2iGZatjD3ZAg++
BbgziIjPEiZL5lt9Ib5wd2/vSIJIHqlCjOjc4+ddDuoxLbfak4btYfMerZHyBBdGodczCkBTTvnQ
MLE5SWd5vMdvZ+sGRY7hMHF7XOpgA547j0RLSlGJYNFVxP197SiTNAPQxCW0Z5ajuJKiAqQOhcex
POd3rtgCVk113d8xE6WGQlGwcuWZR3scPP+GVRlJYEssl9KYQ21APOY17sl+gXN2o9jXnrlB5sQr
EbqxChNWzGQG1dqa4lRJdiYSF22eXP22A0MJd7wuF/kJmX+tuZQlj3BWU5IfRRF6ppj/aFoeZfn6
Qhs9fIkE4JhHCY6b3EHYc1Sqtgkh6mCiUo+zWG7m4m14WFmGSsDS+8UYwkRAsflOfVOBtWJmlbHs
NFN3ThXb6iZZlYpRg/AOGhFo3U+SJKVF5G8ml6WF6291efhpp+KWFNWoFtM8newOsTpUwaodcef3
zFYvywRFlAJzpLMFzKTgC7u4iSvb1KMOQcwXpXUZbo0pDo5sTDpPCBFUqJPm5PyX4iSPCNsOKCzx
tIWU64VAHBBvKnRxf0VZ5rwTRr0RZyYxhB7dCLSZq0BiFOqcnDifKhIoShuJ1ZF1CLQ+dN9ueODf
hsPGZ5y36b+ZUAnPx2zPDNOaVkGF6k6omenfe3pHdd828C9Sm9R4XfSMFBigRx2G12JHCTEzWWN/
qZ18UdXFF/vC4wxVdPbkO2oiZf5hSAD93nCzpnVEAAYoAu9EmR0vjj1A2E3fx2RNU+kKS0z6SkLE
VVjJGWuHiZNxLbJLBf0oME75wdBAOGgL1w0UdIQWTwFybecCBJOJBFh5wszEelbxtL41WBZtEjoC
sVyOwBneiCZYzFnh351PU7j55yRNPrIySCBuBZGXSRByS1eFJhey5UMXZQVfkDU/Dm8w6KqMklbu
/6aUj3hkCX8UTQtSx13x4VhROSgBrY9TdBAdToaroNP+mQOCog6+mcVzUf4OZEGlz+BthQrU3C3t
LaKVpXYNAYuVTDoq7bGNRVKl8Jh7ceXr0sOse541AcMLTCEYF+Bp51cEQrw/4iy3Gu+biv7oISVM
NEKNXSSrtZlSe/qdEC0csNv59UQ1e+xg4ArqoSlZABoUmFDVo9yY08Mj5GwDxqK/lAr6IzpnPGXJ
sNZPTAQEEVx/Hmjy9pFL0t3s6KloyJGUn86xZRBTxnSxq/yzFAjfcgVs4tROBQ9MoO29DgM3pnYI
SM1BtBhH2T5c4ZuvRjx7SFGmoSWqfIIG6ULDotnl++69ROAVr5rodvAgot/L3snAJe0Oz+K7kOiN
1KF6HFAgvrI8MEsjzGBnIZQ0SoRvqk6qSYSAN4M7wUcZjwhSVyyhHIwqqc1L/tfCx4Uf0NnGAap5
cJD/kzn3QY2GWesgcEWaekOaitUSQh/XYzWWFXHd8/iuAfxgP7cpFOCWOPtZQCWDiGmmtG8gwl6R
/th0k6QNbDxYvwInR6mnnSgCDJKjl9gPxpLH6wSWBR8+h+HfGwS8UvVHNieaZ5zbfGUhlJa8by4m
Mm2BHrSCRN2nQ3BqxbqcJ5UwL/naxGsmu2oICyYkPwtknzJ1iRlsIy0IwsHWFeZDXXwcq8JkEBs+
MNnPLaDIXSkZUGSVnzdg/HevT1t3wPvMUBKfEqzPHPNi3e1dxCCOi6tkeT+2zP6AWh6ipHw1d+qW
V+26+1JCCV1tmY8H6U5GsPF76SIIioTL6odOw/zQT6QC9We7nfW+yaW6HERpnpYeGM5uz6OWptqN
LMRTcI5deI8RmnKIvCpjASofymhCXwmErgOsRyQpwn3MsBf8CINvNqg8XSVPi7/xTIMKf5kTq8NX
umsRXvfzbQEblQ3L4obLwc6prPFzBockLL8Yir/aMS3/Pbx2AI5W2GOkuQMlbe21WVa/4djrv6K8
G4Rn9mwSU3ib0SLWd5g4avZaujnocNWN6q6jJ3DQN4F4RaZHEKXLWe9RCaHcSuksJ5HarjnQzC8W
9VIFIOE6eRPHXSW2XDfTSaGqlh/3A3f/IGmqWZkRLSx9BymN5LsqbnJRlgup80oty1bfwCcOdUJ8
N+/NTgL1WtxfpkuwSRU5TGeepHfQVgAES/CBGOTm5zenG883/KQoJswfx0lIJ+8ES1fQtsdIBNK7
i9UxqH1q+1dxRqP0g+s1phXicCRAAYfam+c4/jpum/qUDVhl1Kw8J/ORcOtjDUG+aPUP73h6riNR
TJs9PXOcc0kwjwz6Itqf79dOB95xhiZELEtLxogtY1MZpM/f0BROvNchvGE48CnTpRgQOa4qhkNt
NRdG53I3sHo4TfHYh7+0R7KLlXaNPVoeZSNwOOGDJLJdNnV3KChXQfCSA6wPnJAA6THp/9l/QUSB
Y3lAjYR54ZMlCgHp1n49BNx67VmGp8UfCphjbdDz9SJ+oHG9E8+Z0g51O5EPTi/eyUoVi604+I0E
2OG9OCRd7dwceapYq+e02ISdT9mau2T+piFII++xeSAVo6pEqQW72yVyWYOLNelwk88cY+PbwasB
12REBzyNXQi8vAveDK0SWse38K2lhSXTuBWdEEojh8cp93Med02bHrjvaJaWFCGClbMJJcEXLqAc
LC3U3xo1F23daHJYNHBLh1pkyfB0aAqQFKCIU9nbHXS5O8WcW3oUymCrMpcWRSdthw3qD87ciq9t
3T+y+ZbuD3tVbtlzhXbHgMZ6Ybu9gFl4DgmvCVmZVS3rTFC9jrdEvcDrrbP3ZOrxGiaKx/+aJAYy
qtgJUre+gQLQi8RoFzdfb5IPeGVb1g6ysg0d6lsZW1LkWFqxIjdVDKgICX8XcSuw11UJpM5/z7B2
Bmu3jgqmbR3jKATXXEIG/65aiMBihzXXlw3m0zBTv2Jkq4zoWxscnQkX0vlqkhPJZLazrSmWvzMP
rv70V6K1P5Gin8Hgluf1uoHlj5ESDPJozq1dYPOmnWRMG4N8CT4WezC/wFjop17dfwcfyJ1XJ/GH
vDjey2pw4bqjFiqBmFjowmIsksxmV1D5Wxe+tCowIINYbf8S+L+ePTUl5Yfm2G4hC4sKlOEccWTp
sof049/1wc9JDsSq2eBtnhgMFKm0VSf9dCxW1SFwToBDeSJZ4W5gnltiU+vg+jechuKGhfWa9adm
rtnfEQxJE9MsMJ2M1eSslNSEZvGvtyfsfxS94oebeeGNQBOJAzdmzYUawMA4p6/Xinsg76MUeiPm
vCCX/kWvUxfh2IPO78RD+t7BJyzICGWWt26fO4k2k3uEVR2lofe9bWUAdo7PHT7ev4fTFmXG6hlV
fJXhj8Elg1qSZ6QLulx0hiaAv2+J//w0fXu/x+fpKqs3yNi1ZI5MoRkj6ZjtO2EqJ3pYzacFEuAL
bpkaEA6ZMkbpYgPUrtQ2BAZKIHn2bFzPCTeBWPYAkXaoWcSs+1laoGWAUpxbfSs/LMYaK1Rp+DRA
x+qbQRqys5FcOeb/61UwGDX7oAkPl7AVFJu/a4WZ9ufnXLD2gvH2x7zRBtBVyLqEWVcvLnzRjun9
c42rwVvDojAbZ1Cf3CF6B0K1YqQZtmclBaOjz+r3mroA9/quzOciEjx+aaghx1/OZoij4UpRPN6d
R01daZ7JiPQADy4Z8IGFl/k11h6/T1ThfvMfSlrsH7EXxq8KdV9LBX+NENXOoe4QZGXcRe8Ag0rt
f9OzhM6lUFtaULh5qAsDSqbQFwRQudWcvwVmWtDZFXOCaJs2QlqzBd5HLl9XgFzDlOW+AfnwVKD4
r6b3WWD2kguIPIngDJV6tBfVD0hvKqS9+6QKtobEYxEAWJhxlmzgMDpefkLh3lSeyBk7YpAgiXa8
eSEDkwbbHdNb/Fwv/RbgT4dPz/Gvx1S7SgKIpi1l0O7bhTc9Fz7Gqqe3zZFGks7hlvovx8vfrf46
XdN1ta6AJDf72z1DEa+5BTYE/EizAHGywiX8GtRhmSHWi7Zozz1JRH5KSw+7Dxb4mauSYttgxlYY
0O+f6UV7ZdWbBTbaq6WVqtY6miOdmTCVpClgdxFAwcq4GIRrMBD7rBsLbrZ2Bm2S04twlBIHj5U2
Jb+ErR0mA8nEdsjAsODk0uSzOzL/TwEKVTWJLYLC/Tlg+dAjUJ/RrobkrhKydpYgHybI4/L5R/LR
q71VaTb2UaZQTpveHn0mstDQbq1aS/Sfv9kZ6pZzJ2V8qfQ1+EERY3WTKXR1ajrAahegkmpQjI9B
7WZgIwcAhpfr08W3mbmIIbNgqMhc8Uq3/ElVILZHF9KwTTIW/MGNMh4Ulkov/cDxaMBAlM/x8kdR
LRZn2/w7kX7/l9eWiT4Jg4q+hoBnOOJ67ARVNnIzAZ5VAyqjDzn/b0bgHPHze6xe0ZOQrpbzeae0
cuW5XnUGKKRVhxP5sXW495DjLnC4zyEZuZSUG+rxOryYr/SY5Jy5C0CGODvRJC3Ql22p0XEBVw/2
7rIZOrLdhiQxFhQRkdYy0Wtt//lVdKIDOb+gtrRxlISCmvTUHQcTOVzL3FG7D00Tq+6MblDiz3sL
HDrcOKkvRy291fr3nCjTaEa5lh/J3GczZv29dhMDz3kUppVK08TiwE7DUy43KfWdgKN9c9mLrz74
BV3VQQ80e+ys0IwtyT64EnGXNs48KZHB9XGw6qv1PgKiOV25XKTrCXJc1j4b6W3JffaPdQmAhDi9
Tt4sk4baEqnSwnwDBYIGziSg8aGPl5o9PxCz7h3dr+V21rSUNxzWtV2PK28EvhizkEAGLRXppFGB
BCRZthkwH5oVEAKfJtoKQijQITvDD1fou3FyOv2S6D78XOVZbOsJBu4C50oYiMOR4a3m2JusGb+n
y2CbVe1WwWOvR++jymNe94uOKcOdflbSTSDeXVuHVOPOaLen36IbejkSBMKcHKvNuu+fzIbcy0ak
5wcsss9L29v3zGbSPVNwpFbpVd1PccH3OErt9zflK0MISMB33qLPSWAtnutczzJqGgaF9eTMxyFT
ZcSHyTmmOEjS91eC+9Q4mw/iwK5ZvjKX4Nc3IzVYZhwMyLM99y0gzJT/WyPKbOSQDy15r9MYPFRl
3BO3A3qF/zLHunuSk1hVhiX1pE4v8dsQe41IPTkzE6uxghK6FrrDieqkMkpigT+ameZDaRRjBOz3
6XZ2eQCYp8dtyFL0WwHhwFiNH2W7PNR2pbMdTjcYJNsk/pdfwCUhFIGM/B9WyukVV2vGqWnqHoJv
HjzUDmmX4rNT71XEv1P7fpJhuOSTBsfKu8tdpJhPErwDUx0fVw8rRhnEeIWFVD5B2UegA5zKIcWA
hnGqKxjzKQ7gXiIyuHG9Zq0ra7cHeVyPgnENJzNgCRa5o8AvRqR2neaUcPEVSigH38sidGfFW1Og
sMtoMqzPMqVw6hruBdw5n8/9RjXKGamkaDm1sR0EUZwOn9EYnLWIRguGolrIB1MiNi5QWrQe5uOv
uF4nBzYUqP9+JH0GCx4u8yAbtVC55XoHOCaIAL8z2fZXsaeWQgXq05PJMrpIH+s4r/qxDT5nVWo3
eERjUiN46/VFUbu/J/sV6qZlmW/HFYxG/VxZ1JVrJCQPcKTRNPGjaiyztnqAguNNxz/0fiYZHYBK
6U/pHAxzCKe0TO7c2TH09sV6sXC2QMa10M1L6wwPtf6UaF85W7thQc4TS7fKxR3fUIbar2El23pc
ABTBcNBkubQ4qnWXFRNtj+Flum2/XaJHDt0dNR1ZZiSPBgdSgQSfM70Er5wJAcn4SqDvfsJs/n78
TSS3n2aJceI1XuAEGLUP4rmH4KBP0SBbCm3QgHDiIzzl3CmpGpjKs1Ttz0n+ZZ7Q45JDj/RsFGr1
WPVsOByWfVq9AfO4euW5l4+eVpA+NtNW8xveU9k/4JTolA5wJF3Dk7rK2H09Vbe/LzLSP3JXYK/N
XFOVE0FojH2bvKgJ+rD6MuNS+OxBbxpUoDAcHm+d533QbowEqPIcdpKRJjgs753j4GWkUswcCkKW
HQhmGe1WN1YwUVr+nvQ2JgAr0N1s72NcK5FTNZ8X1n8H1lJaMMODB6xESRbW1/wXoIRztlqghvXc
zvbz/66C4landwTpxMXrqP7dJ/lT6BD/RXxqgjD51Wi3ZaEqhhXzoxzX2DIVaKIUOENhXs/ltZff
yxSvfhawj4hBI38pLJSZhiEjTTk7IU9N2pPm3jR1yAA1ySMTJm8diN6y3nsaFhfjEMaVPgUIf9Ta
sGDMXtRIQQibTvHPFd4oogZIJ8xYaG1y5KupNynog7HcWaeY3wKvVeF4JqnAxlkaTuH56XrjGt7M
1H0I928GxiHXomb7pyls3bi8CaUj7HWno9ntppeKOBS+30mijH6+QIql9sh+Rnz8UOlqnQyZKaT6
dBMFrFKCF+DnCasDH6Y+k3oIvZ202VubCNTvyHoQ1ttSQ6DYv6UXZpVJYMFDma/DXcTLPvF7qWr5
UQFk
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
