# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 0.000256 2048 0.9 2970 89984 7.20077 8.87827 491.604 261.86 769.624 769.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 0.000256 2048 0.9 2970 89856 7.20925 8.87981 567.791 261.8 845.761 845.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 0.000256 2048 0.9 2970 89920 7.17565 8.91306 592.587 261.937 870.693 870.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 0.000256 2048 0.9 2970 89856 7.18438 8.87424 553.15 262.243 831.535 831.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 0.000256 2048 0.9 2970 89800 7.21264 8.90154 559.254 261.831 837.28 837.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 0.000256 2048 0.9 2970 89824 7.1777 8.89424 575.486 261.718 853.355 853.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 0.000256 2048 0.9 2970 89760 7.20838 8.91091 576.233 262.051 854.486 854.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 0.000256 2048 0.9 2970 89600 7.17213 8.87206 556.848 261.584 834.564 834.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 0.000256 2048 0.9 2970 89472 7.15635 8.85658 561.947 261.466 839.507 839.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 0.000256 2048 0.9 2970 89600 7.18643 8.87203 607.958 261.412 885.51 885.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 0.000256 2048 0.9 2970 89600 7.1721 8.92627 704.928 261.663 982.77 982.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1220 0.000256 2048 0.9 2970 90048 7.19872 8.8735 484.544 262.213 762.908 762.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 0.000256 2048 0.9 2970 90080 7.22272 8.90285 491.82 262.052 770.076 770.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 0.000256 2048 0.9 2970 89952 7.1993 8.93098 487.79 262.089 766.093 766.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 0.000256 2048 0.9 2970 89936 7.22582 8.92659 500.306 261.929 778.469 778.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 0.000256 2048 0.9 2970 89984 7.18698 8.89037 505.26 262.126 783.544 783.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 0.000256 2048 0.9 2970 89856 7.19869 8.8879 581.217 262.048 859.43 859.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 0.000256 2048 0.9 2970 89920 7.18374 8.87792 568.504 261.622 846.271 846.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 0.000256 2048 0.9 2970 89856 7.1775 8.87062 607.462 262 885.594 885.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 0.000256 2048 0.9 2970 89800 7.2063 8.8904 599.778 261.638 877.591 877.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 0.000256 2048 0.9 2970 89824 7.18438 8.8881 605.053 261.722 882.931 883.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 0.000256 2048 0.9 2970 89760 7.19878 8.88579 591.827 262.048 870.039 870.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 0.000256 2048 0.9 2970 89600 7.16275 8.85872 567.067 261.388 844.559 844.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 0.000256 2048 0.9 2970 89472 7.15462 8.8535 664.123 261.472 941.683 941.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 0.000256 2048 0.9 2970 89600 7.18106 8.89488 670.069 261.342 947.569 947.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 0.000256 2048 0.9 2970 89600 7.17619 8.87082 608.601 261.95 886.682 886.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 0.000256 2048 0.9 2980 90048 7.19238 8.888 460.526 261.997 738.686 738.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 0.000256 2048 0.9 2980 90000 7.21373 8.90266 517.859 261.981 796.035 796.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 0.000256 2048 0.9 2980 89952 7.19197 8.87398 483.789 262.076 762.011 762.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 0.000256 2048 0.9 2980 89936 7.2201 8.89635 491.715 262.155 770.071 770.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 0.000256 2048 0.9 2980 89984 7.18848 8.88554 490.356 262.13 768.637 768.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 0.000256 2048 0.9 2980 89856 7.20845 8.92547 614.073 261.844 892.134 892.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 0.000256 2048 0.9 2980 89568 7.17738 8.87587 426.761 261.852 704.743 704.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 0.000256 2048 0.9 2980 89760 7.17619 8.90883 589.672 261.694 867.533 867.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 0.000256 2048 0.9 2980 89600 7.15981 8.87373 413.12 261.475 690.713 690.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 0.000256 2048 0.9 2980 89856 7.18438 8.87398 553.04 262.213 831.403 831.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 0.000256 2048 0.9 2980 89472 7.15994 8.99123 397.009 261.222 674.462 674.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 0.000256 2048 0.9 2980 89800 7.21101 8.87952 577.704 261.821 855.696 855.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 0.000256 2048 0.9 2980 89600 7.18163 8.88838 406.776 261.332 684.258 684.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 0.000256 2048 0.9 2980 89824 7.18438 8.88013 738.201 262.029 1016.38 1016.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 0.000256 2048 0.9 2980 89600 7.16186 8.86029 481.053 261.466 758.618 758.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 0.000256 2048 0.9 2980 89760 7.19501 8.9088 707.062 262.019 985.266 985.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 0.000256 2048 0.9 2980 89280 7.14957 8.84352 475.973 261.048 753.094 753.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 0.000256 2048 0.9 2980 89600 7.16224 8.89651 683.209 261.609 960.959 961.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 0.000256 2048 0.9 2980 89600 7.17824 8.87155 462.52 261.684 740.333 740.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 0.000256 2048 0.9 2980 89472 7.15981 8.8519 598.263 261.217 875.574 875.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 0.000256 2048 0.9 2980 89088 7.13533 8.83917 419.043 260.705 695.803 695.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 0.000256 2048 0.9 2980 89600 7.18848 8.86989 622.326 261.603 900.074 900.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 0.000256 2048 0.9 2980 88800 7.14957 8.84192 446.852 260.875 723.799 723.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 0.000256 2048 0.9 2976 90048 7.17843 8.86989 454.081 261.954 732.163 732.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 0.000256 2048 0.9 2976 90000 7.22429 8.89568 482.401 262.23 760.829 760.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 0.000256 2048 0.9 2976 89952 7.18643 9.02672 479.601 261.821 757.719 757.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 0.000256 2048 0.9 2976 89856 7.17834 8.86845 305.559 261.924 583.611 583.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 0.000256 2048 0.9 2976 89936 7.21306 8.93741 549.488 261.93 827.649 827.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 0.000256 2048 0.9 2976 89824 7.17824 9.05472 348.453 262.025 626.791 626.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 0.000256 2048 0.9 2976 89984 7.17894 8.88218 526.148 261.904 804.191 804.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 0.000256 2048 0.9 2976 89600 7.16147 8.8576 346.818 261.64 624.555 624.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 0.000256 2048 0.9 2976 89856 7.20074 8.89482 586.264 261.994 864.434 864.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 0.000256 2048 0.9 2976 89568 7.16992 8.87654 411.696 261.554 689.376 689.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 0.000256 2048 0.9 2976 89760 7.17968 8.88832 556.095 261.877 834.12 834.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 0.000256 2048 0.9 2976 89600 7.15901 8.87206 399.29 261.479 676.881 676.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 0.000256 2048 0.9 2976 89856 7.17261 8.87581 715.548 261.982 993.663 993.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 0.000256 2048 0.9 2976 89472 7.15981 8.85568 455.735 261.436 733.266 733.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 0.000256 2048 0.9 2976 89800 7.21306 8.91088 701.364 261.854 979.429 979.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 0.000256 2048 0.9 2976 89600 7.18442 8.88525 475.506 261.366 753.022 753.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 0.000256 2048 0.9 2976 89824 7.17824 8.8791 688.57 261.782 966.491 966.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 0.000256 2048 0.9 2976 89600 7.1584 8.88986 454.701 261.694 732.524 732.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 0.000256 2048 0.9 2976 89760 7.20256 8.90128 665.88 261.805 943.871 943.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 0.000256 2048 0.9 2976 89280 7.15632 8.88816 431.857 261.029 709.014 709.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 0.000256 2048 0.9 2976 89600 7.15981 8.85555 635.859 261.392 913.344 913.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 0.000256 2048 0.9 2976 89600 7.17619 8.87226 428.2 261.731 706.056 706.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 0.000256 2048 0.9 2975 90048 7.18234 8.87101 514.444 262.139 792.718 792.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 0.000256 2048 0.9 2975 90000 7.21072 8.89213 463.105 262.266 741.554 741.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 0.000256 2048 0.9 2975 89760 7.1856 8.8952 299.735 261.731 577.627 577.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 0.000256 2048 0.9 2975 89952 7.1912 8.88074 493.49 261.848 771.489 771.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 0.000256 2048 0.9 2975 89856 7.18336 8.87331 317.977 261.984 596.097 596.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 0.000256 2048 0.9 2975 89936 7.20867 8.97229 527.904 262.177 806.341 806.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 0.000256 2048 0.9 2975 89824 7.18029 8.90352 336.12 261.974 614.256 614.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 0.000256 2048 0.9 2975 89984 7.184 8.91904 548.597 261.872 826.654 826.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 0.000256 2048 0.9 2975 89600 8.07645 8.89872 360.851 261.376 639.987 640.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 0.000256 2048 0.9 2975 89856 7.20096 8.93517 585.522 261.798 863.539 863.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 0.000256 2048 0.9 2975 89568 7.17555 8.8769 422.675 261.825 700.632 700.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 0.000256 2048 0.9 2975 89760 7.17619 8.89389 569.385 261.903 847.441 847.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 0.000256 2048 0.9 2975 89600 7.15981 8.87069 401.263 261.902 679.276 679.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 0.000256 2048 0.9 2975 89856 7.17005 8.86848 695.811 261.993 973.922 973.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 0.000256 2048 0.9 2975 89472 7.15571 8.8576 465.369 261.469 742.932 743.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 0.000256 2048 0.9 2975 89800 7.21293 8.88141 693.306 261.884 971.369 971.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 0.000256 2048 0.9 2975 89600 7.18048 8.88218 468.038 261.615 745.798 745.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 0.000256 2048 0.9 2975 89824 7.18234 8.89437 673.131 261.796 951.091 951.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 0.000256 2048 0.9 2975 89600 7.16022 8.88013 443.905 261.728 721.754 721.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 0.000256 2048 0.9 2975 89760 7.19462 8.91494 652.036 262.05 930.274 930.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 0.000256 2048 0.9 2975 89280 7.14688 8.83792 429.886 260.831 706.781 706.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 0.000256 2048 0.9 2975 89600 7.16141 8.86093 624.071 261.603 901.779 901.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 0.000256 2048 0.9 2975 89600 7.17619 8.88448 440.902 264.296 721.344 721.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 0.000256 2048 0.9 2976 89984 7.18029 8.87558 451.475 262.241 729.853 729.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1220 0.000256 2048 0.9 2976 89856 7.19443 8.88627 291.62 261.854 569.633 569.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 0.000256 2048 0.9 2976 90000 7.2135 8.93229 463.26 262.007 741.494 741.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 0.000256 2048 0.9 2976 89760 7.18435 8.87472 296.603 261.938 574.685 574.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 0.000256 2048 0.9 2976 89952 7.18275 8.88429 502.628 261.848 780.625 780.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 0.000256 2048 0.9 2976 89856 7.18413 8.87187 322.78 262.239 601.156 601.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 0.000256 2048 0.9 2976 89936 7.2097 8.91494 494.63 262.207 773.04 773.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 0.000256 2048 0.9 2976 89824 7.18438 8.88128 315.982 261.774 593.904 593.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 0.000256 2048 0.9 2976 89712 7.20864 8.91229 259.992 261.925 538.118 538.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 0.000256 2048 0.9 2976 89856 7.18006 8.89856 494.669 261.951 772.777 772.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 0.000256 2048 0.9 2976 89600 7.16816 8.85626 329.407 261.378 606.891 606.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 0.000256 2048 0.9 2976 89472 7.16384 8.8535 275.134 261.206 552.438 552.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 0.000256 2048 0.9 2976 89856 7.19872 8.9047 717.162 262.05 995.393 995.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 0.000256 2048 0.9 2976 89568 7.17312 8.89856 452.574 261.8 730.529 730.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 0.000256 2048 0.9 2976 89424 7.18403 8.86608 373.106 261.349 650.583 650.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 0.000256 2048 0.9 2976 89760 7.17325 8.87818 668.447 261.94 946.516 946.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 0.000256 2048 0.9 2976 89600 7.16186 8.86989 449.654 261.672 727.438 727.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 0.000256 2048 0.9 2976 89280 7.14394 8.85786 374.032 260.829 650.942 651.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 0.000256 2048 0.9 2976 89856 7.17446 8.89642 633.58 261.992 911.725 911.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 0.000256 2048 0.9 2976 89472 7.15981 8.87258 412.586 261.436 690.14 690.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 0.000256 2048 0.9 2976 89280 7.17846 8.91699 357.026 262.186 635.388 635.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 0.000256 2048 0.9 2976 89800 7.21306 8.91274 624.019 261.852 902.075 902.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 0.000256 2048 0.9 2976 89600 7.19725 8.8713 432.478 261.587 710.215 710.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 0.000256 2048 0.9 2976 89400 7.21024 8.89078 359.768 261.641 637.592 637.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 0.000256 2048 0.9 2976 89824 7.18154 8.87808 605.463 261.779 883.381 883.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 0.000256 2048 0.9 2976 89600 7.16323 8.88502 423.542 261.671 701.34 701.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 0.000256 2048 0.9 2976 88704 7.13286 8.83302 345.089 260.82 621.955 622.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 0.000256 2048 0.9 2976 89760 7.20483 8.95715 593.074 261.794 871.112 871.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 0.000256 2048 0.9 2976 89280 7.15232 8.85146 423.569 260.829 700.483 700.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 0.000256 2048 0.9 2976 89280 7.20048 8.89482 352.962 261.995 631.133 631.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 0.000256 2048 0.9 2976 89600 7.16573 8.8617 596.382 261.606 874.097 874.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 0.000256 2048 0.9 2976 89600 7.17027 8.8905 406.031 261.734 683.908 683.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 0.000256 2048 0.9 2976 89088 7.12704 8.84531 365.031 260.947 642.033 642.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 0.000256 2048 0.9 3000 89984 7.18746 8.88845 463.029 262.212 741.394 741.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 0.000256 2048 0.9 3000 89856 7.18874 8.88413 297.387 262.075 575.616 575.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 0.000256 2048 0.9 3000 90000 7.21395 8.98458 524.675 261.946 802.899 802.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 0.000256 2048 0.9 3000 89760 7.17245 8.9047 335.57 261.689 613.415 613.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 0.000256 2048 0.9 3000 89760 7.20691 8.90675 275.883 261.786 553.859 553.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 0.000256 2048 0.9 3000 89856 7.18083 8.87898 484.644 261.851 762.636 762.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 0.000256 2048 0.9 3000 89856 7.18278 8.87395 319.149 262.217 597.502 597.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 0.000256 2048 0.9 3000 89568 7.17277 8.87194 261.562 261.578 539.263 539.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 0.000256 2048 0.9 3000 89936 7.21299 8.90733 697.725 262.146 976.068 976.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 0.000256 2048 0.9 3000 89824 7.18026 8.88208 439.008 261.777 716.929 717.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 0.000256 2048 0.9 3000 89712 7.21366 8.91398 356.958 261.922 635.087 635.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 0.000256 2048 0.9 3000 89856 7.18234 8.92048 650.119 262.13 928.433 928.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 0.000256 2048 0.9 3000 89600 7.16019 8.87142 409.975 261.386 687.471 687.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 0.000256 2048 0.9 3000 89472 7.15789 8.85568 335.392 261.477 612.961 613.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 0.000256 2048 0.9 3000 89856 7.19869 8.89043 666.158 261.739 944.067 944.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 0.000256 2048 0.9 3000 89568 7.17597 8.87974 434.972 261.555 712.661 712.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 0.000256 2048 0.9 3000 89424 7.18634 8.87286 381.286 261.431 658.854 658.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 0.000256 2048 0.9 3000 89280 7.16803 8.87533 338.459 261.993 616.575 616.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 0.000256 2048 0.9 3000 89760 7.17552 8.88176 625.163 261.643 902.945 903.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 0.000256 2048 0.9 3000 89600 7.15766 8.868 425.549 261.807 703.463 703.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 0.000256 2048 0.9 3000 89280 7.14717 8.84874 356.234 260.838 633.148 633.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 0.000256 2048 0.9 3000 89600 7.18643 8.96794 354.349 262.155 632.738 632.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 0.000256 2048 0.9 3000 89856 7.17264 8.87782 589.246 261.959 867.336 867.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 0.000256 2048 0.9 3000 89472 7.15366 8.87398 419.223 261.26 696.594 696.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 0.000256 2048 0.9 3000 89280 7.17286 8.876 346.765 262.241 625.138 625.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 0.000256 2048 0.9 3000 89088 7.14941 8.85859 325.363 260.953 602.409 602.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 0.000256 2048 0.9 3000 89800 7.21101 8.8824 609.83 261.88 887.887 887.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 0.000256 2048 0.9 3000 89600 7.18643 8.8752 417.64 261.411 695.192 695.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 0.000256 2048 0.9 3000 89400 7.21469 8.88627 361.502 261.649 639.331 639.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 0.000256 2048 0.9 3000 88800 7.14739 8.85958 328.115 260.876 605.08 605.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 0.000256 2048 0.9 2976 89984 7.17635 8.95354 502.289 261.993 780.493 780.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 0.000256 2048 0.9 2976 89856 7.18848 8.91299 321.653 261.942 599.775 599.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1220 0.000256 2048 0.9 2976 89856 7.1809 8.88013 266.537 262.207 544.889 544.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 0.000256 2048 0.9 2976 90000 7.20896 8.90045 481.811 264.583 762.585 762.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 0.000256 2048 0.9 2976 89760 7.17978 8.88246 317.391 261.69 595.224 595.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 0.000256 2048 0.9 2976 89760 7.19411 8.89037 260.029 262.04 538.232 538.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 0.000256 2048 0.9 2976 89856 7.18384 8.88736 674.889 261.91 952.949 953.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 0.000256 2048 0.9 2976 89856 7.17414 8.87645 425.585 261.997 703.716 703.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 0.000256 2048 0.9 2976 89568 7.17226 8.87651 342.695 261.603 620.428 620.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 0.000256 2048 0.9 2976 89472 7.16726 8.8969 290.517 261.22 567.882 567.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 0.000256 2048 0.9 2976 89936 7.21318 8.89325 625.451 261.912 903.554 903.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 0.000256 2048 0.9 2976 89824 7.18438 8.8801 395.653 261.774 673.574 673.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 0.000256 2048 0.9 2976 89712 7.21738 8.91139 324.624 262.151 602.985 603.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 0.000256 2048 0.9 2976 89600 7.16605 8.8617 292.964 261.452 570.523 570.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 0.000256 2048 0.9 2976 89856 7.18211 8.90675 600.792 261.943 878.906 878.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 0.000256 2048 0.9 2976 89600 7.16371 8.87222 387.379 261.437 664.932 665.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 0.000256 2048 0.9 2976 89472 7.17562 8.87846 322.759 261.211 600.107 600.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 0.000256 2048 0.9 2976 89600 7.17722 8.87194 286.296 261.735 564.159 564.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 0.000256 2048 0.9 2976 89856 7.19923 8.92515 593.515 261.798 871.519 871.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 0.000256 2048 0.9 2976 89568 7.17274 8.88013 415.407 261.852 693.392 693.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 0.000256 2048 0.9 2976 89424 7.18253 8.91325 350.98 261.415 628.572 628.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 0.000256 2048 0.9 2976 89280 7.17722 8.91904 349.903 262.001 628.078 628.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 0.000256 2048 0.9 2976 89760 7.17619 8.87558 586.447 261.907 864.487 864.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 0.000256 2048 0.9 2976 89600 7.16288 8.86192 419.787 261.524 697.417 697.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 0.000256 2048 0.9 2976 89280 7.14938 8.84138 348.343 261.056 625.469 625.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 0.000256 2048 0.9 2976 89600 7.19053 8.88218 326.58 261.951 604.683 604.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 0.000256 2048 0.9 3000 89920 7.1736 8.87072 525.866 262.212 804.203 804.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 0.000256 2048 0.9 3000 89856 7.18438 8.88451 336.448 261.948 614.547 614.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1220 0.000256 2048 0.9 3000 89856 7.17958 9.37315 276.717 261.991 555.809 555.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 0.000256 2048 0.9 3000 89920 7.2192 8.8999 490.284 262.06 768.542 768.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 0.000256 2048 0.9 3000 89760 7.17306 8.93747 317.864 261.921 595.979 596.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 0.000256 2048 0.9 3000 89760 7.20096 8.89622 263.182 261.84 541.203 541.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 0.000256 2048 0.9 3000 89600 7.16186 8.85664 226.599 261.693 504.393 504.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 0.000256 2048 0.9 3000 89856 7.17866 8.9015 670.62 262.25 949.035 949.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 0.000256 2048 0.9 3000 89856 7.17683 8.87882 417.859 261.996 695.989 696.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 0.000256 2048 0.9 3000 89568 7.17011 8.87965 339.851 261.856 617.836 617.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 0.000256 2048 0.9 3000 89472 7.16198 8.89037 289.668 261.226 567.026 567.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 0.000256 2048 0.9 3000 89824 7.21123 8.89645 613.333 261.872 891.394 891.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 0.000256 2048 0.9 3000 89600 7.18483 8.88035 389.894 261.776 667.821 667.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 0.000256 2048 0.9 3000 89712 7.21306 8.92694 322.124 261.866 600.212 600.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 0.000256 2048 0.9 3000 89152 7.16781 8.88013 286.735 261.495 564.357 564.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 0.000256 2048 0.9 3000 89856 7.18042 9.00371 605.441 262.13 883.839 883.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 0.000256 2048 0.9 3000 89600 7.15779 8.94566 394.063 261.434 671.68 671.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 0.000256 2048 0.9 3000 89472 7.16 8.85613 330.311 261.437 607.843 607.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 0.000256 2048 0.9 3000 89600 7.18358 8.92867 292.53 261.695 570.415 570.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 0.000256 2048 0.9 3000 89712 7.19651 8.90886 626.708 261.99 904.882 904.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 0.000256 2048 0.9 3000 89568 7.17824 8.88422 445.452 261.611 723.203 723.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 0.000256 2048 0.9 3000 89424 7.18848 8.8823 365.888 261.859 643.893 643.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 0.000256 2048 0.9 3000 89280 7.17277 8.87504 346.866 262.18 625.174 625.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 0.000256 2048 0.9 3000 89280 7.20422 8.88986 319.212 262.02 597.407 597.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 0.000256 2048 0.9 3000 89760 7.17411 8.87962 605.374 261.947 883.459 883.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 0.000256 2048 0.9 3000 89600 7.15968 8.87808 418.631 261.729 696.479 696.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 0.000256 2048 0.9 3000 89280 7.14794 8.85357 355.472 261.079 632.633 632.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 0.000256 2048 0.9 3000 89600 7.18438 8.88774 329.786 262.127 608.065 608.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 0.000256 2048 0.9 3000 88800 7.15072 8.86368 311.292 261.058 588.441 588.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 0.000256 2048 0.9 3000 89984 7.18115 8.87398 480.982 262.178 759.297 759.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 0.000256 2048 0.9 3000 89856 7.20048 8.91718 318.552 261.906 596.663 596.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 0.000256 2048 0.9 3000 89856 7.17213 8.8672 258.343 262.179 536.638 536.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1220 0.000256 2048 0.9 3000 89600 7.16595 8.86186 223.523 261.394 501.024 501.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 0.000256 2048 0.9 3000 90000 7.21565 8.92682 669.581 262.055 947.862 947.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 0.000256 2048 0.9 3000 89760 7.1847 8.87491 416.183 261.904 694.229 694.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 0.000256 2048 0.9 3000 89760 7.19926 8.89181 338.23 261.798 616.2 616.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 0.000256 2048 0.9 3000 89600 7.16026 8.88134 287.849 261.668 565.639 565.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 0.000256 2048 0.9 3000 89856 7.18381 8.88576 610.168 261.902 888.22 888.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 0.000256 2048 0.9 3000 89856 7.17779 8.87437 386.359 261.975 664.463 664.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 0.000256 2048 0.9 3000 89568 7.18442 8.9047 316.296 261.639 594.11 594.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 0.000256 2048 0.9 3000 89472 7.1639 8.85325 283.735 261.468 561.3 561.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 0.000256 2048 0.9 3000 89280 7.14739 8.84122 246.575 260.834 523.476 523.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 0.000256 2048 0.9 3000 89936 7.21328 8.93101 584.575 261.934 862.736 862.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 0.000256 2048 0.9 3000 89824 7.17619 8.88358 373.607 261.813 651.559 651.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 0.000256 2048 0.9 3000 89712 7.21229 8.89987 312.122 261.932 590.245 590.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 0.000256 2048 0.9 3000 89600 7.17107 8.86717 274.046 261.517 551.68 551.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 0.000256 2048 0.9 3000 89040 7.16262 8.84976 242.338 260.986 519.416 519.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 0.000256 2048 0.9 3000 89856 7.18733 8.87642 547.879 261.949 825.978 826.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 0.000256 2048 0.9 3000 89600 7.16598 8.88422 373.783 261.61 651.524 651.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 0.000256 2048 0.9 3000 89472 7.16602 8.85872 311.637 261.256 588.994 589.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 0.000256 2048 0.9 3000 89600 7.17235 8.87994 285.031 261.972 563.135 563.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 0.000256 2048 0.9 3000 89600 7.18643 8.88013 260.996 261.948 539.092 539.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 0.000256 2048 0.9 3008 89920 7.17037 8.88262 478.52 262.218 756.873 756.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 0.000256 2048 0.9 3008 89856 7.18234 8.88832 308.84 261.903 586.896 586.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 0.000256 2048 0.9 3008 89856 7.17242 8.8785 254.154 262.246 532.532 532.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1220 0.000256 2048 0.9 3008 89600 7.1625 8.85299 220.236 261.43 497.759 497.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 0.000256 2048 0.9 3008 89920 7.21229 8.96234 646.16 262.013 924.432 924.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 0.000256 2048 0.9 3008 89760 7.17664 8.88995 394.448 261.688 672.281 672.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 0.000256 2048 0.9 3008 89760 7.20691 8.89667 325.131 261.841 603.158 603.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 0.000256 2048 0.9 3008 89600 7.1624 8.8775 280.921 261.662 558.703 558.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 0.000256 2048 0.9 3008 89200 7.18998 8.88224 253.907 261.343 531.398 531.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 0.000256 2048 0.9 3008 89856 7.1816 8.91155 596.11 262.115 874.399 874.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 0.000256 2048 0.9 3008 89856 7.17395 8.87808 372.715 262.254 651.096 651.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 0.000256 2048 0.9 3008 89568 7.16595 8.87549 305.261 261.855 583.237 583.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 0.000256 2048 0.9 3008 89472 7.1537 8.8712 272.516 261.254 549.876 549.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 0.000256 2048 0.9 3008 89280 7.15181 8.8535 238.756 260.836 515.679 515.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 0.000256 2048 0.9 3008 89824 7.21405 8.9047 559.637 261.928 837.768 837.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 0.000256 2048 0.9 3008 89600 7.16528 8.88995 355.932 261.8 633.864 633.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 0.000256 2048 0.9 3008 89712 7.21264 8.89379 299.68 262.104 577.971 578.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 0.000256 2048 0.9 3008 89152 7.15962 8.86419 263.937 261.667 541.707 541.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 0.000256 2048 0.9 3008 89040 7.16214 8.85274 232.767 260.977 509.839 509.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 0.000256 2048 0.9 3008 89856 7.17859 8.87533 546.585 261.843 824.564 824.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 0.000256 2048 0.9 3008 89600 7.15776 8.87155 366.948 261.544 644.604 644.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 0.000256 2048 0.9 3008 89472 7.15248 8.85072 303.632 261.405 581.119 581.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 0.000256 2048 0.9 3008 89600 7.17549 8.88822 277.143 261.733 555.018 555.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 0.000256 2048 0.9 3008 89600 7.19053 8.89763 258.064 262.124 536.357 536.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 0.000256 2048 0.9 3008 89088 7.14029 8.90957 241.063 260.737 517.929 518.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1220 0.000256 2048 0.9 3072 89824 7.18643 8.88662 484.82 262.039 763.011 763.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 0.000256 2048 0.9 3072 89792 7.18205 8.87494 544.758 262.237 823.135 823.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 0.000256 2048 0.9 3072 89728 7.18483 8.89866 353.626 262.157 631.947 632.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 0.000256 2048 0.9 3072 89664 7.18739 8.88013 289.041 262.213 567.4 567.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 0.000256 2048 0.9 3072 89344 7.16221 8.8616 256.436 261.587 534.127 534.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 0.000256 2048 0.9 3072 89280 7.15635 8.86973 237.581 261.723 515.411 515.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 0.000256 2048 0.9 3072 89088 7.15789 8.87174 218.008 261.432 495.553 495.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 0.000256 2048 0.9 3072 89152 7.16134 8.87187 205.6 261.428 483.139 483.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1220 0.000256 2048 0.9 3072 89088 7.17619 8.86861 194.786 261.949 472.861 472.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1220 0.000256 2048 0.9 3000 89600 7.16352 8.89037 186.761 261.51 464.407 464.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1220 0.000256 2048 0.9 3008 89152 7.15578 8.89814 182.777 261.697 460.609 460.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1220 0.000256 2048 0.9 3000 89040 7.15946 8.9249 186.947 260.944 464.05 464.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1220 0.000256 2048 0.9 2976 89040 7.16141 8.95184 188.272 260.983 465.445 465.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1220 0.000256 2048 0.9 2976 89600 7.1585 8.86656 210.755 261.385 488.247 488.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1220 0.000256 2048 0.9 2976 89280 7.168 8.86666 320.433 261.478 598.028 598.103
