\hypertarget{lpc-timer_8h}{}\section{bsps/arm/include/bsp/lpc-\/timer.h File Reference}
\label{lpc-timer_8h}\index{bsps/arm/include/bsp/lpc-\/timer.h@{bsps/arm/include/bsp/lpc-\/timer.h}}


Timer A\+PI.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structlpc__timer}{lpc\+\_\+timer}}
\begin{DoxyCompactList}\small\item\em Timer control block. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{Indent}\textbf{ Interrupt Register Defines}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+M\+R0}~0x1U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+M\+R1}~0x2U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+M\+R2}~0x4U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+M\+R3}~0x8U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+R0}~0x10U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+R1}~0x20U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+R2}~0x40U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+R3}~0x80U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+A\+LL}~0xffU
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Timer Control Register Defines}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+C\+R\+\_\+\+EN}~0x1U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+C\+R\+\_\+\+R\+ST}~0x2U
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Match Control Register Defines}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R0\+\_\+\+I\+N\+TR}~0x1U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R0\+\_\+\+R\+ST}~0x2U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R0\+\_\+\+S\+T\+OP}~0x4U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R1\+\_\+\+I\+N\+TR}~0x8U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R1\+\_\+\+R\+ST}~0x10U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R1\+\_\+\+S\+T\+OP}~0x20U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R2\+\_\+\+I\+N\+TR}~0x40U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R2\+\_\+\+R\+ST}~0x80U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R2\+\_\+\+S\+T\+OP}~0x100U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R3\+\_\+\+I\+N\+TR}~0x200U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R3\+\_\+\+R\+ST}~0x400U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+C\+R\+\_\+\+M\+R3\+\_\+\+S\+T\+OP}~0x800U
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ Capture Control Register Defines}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P0\+\_\+\+RE}~0x1U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P0\+\_\+\+FE}~0x2U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P0\+\_\+\+I\+N\+TR}~0x4U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P1\+\_\+\+RE}~0x8U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P1\+\_\+\+FE}~0x10U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P1\+\_\+\+I\+N\+TR}~0x20U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P2\+\_\+\+RE}~0x40U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P2\+\_\+\+FE}~0x80U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P2\+\_\+\+I\+N\+TR}~0x100U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P3\+\_\+\+RE}~0x200U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P3\+\_\+\+FE}~0x400U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+C\+R\+\_\+\+C\+A\+P3\+\_\+\+I\+N\+TR}~0x800U
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ External Match Register Defines}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M0\+\_\+\+RE}~0x1U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M1\+\_\+\+FE}~0x2U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M2\+\_\+\+I\+N\+TR}~0x4U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M3\+\_\+\+RE}~0x8U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M\+C0\+\_\+\+FE}~0x10U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M\+C1\+\_\+\+I\+N\+TR}~0x20U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M\+C2\+\_\+\+RE}~0x40U
\item 
\#define {\bfseries L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+E\+M\+R\+\_\+\+E\+M\+C3\+\_\+\+FE}~0x80U
\end{DoxyCompactItemize}
\end{Indent}


\subsection{Detailed Description}
Timer A\+PI. 

