
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 556.723 ; gain = 184.867
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12912
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.926 ; gain = 438.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/soren/Fag_project/Top.v:9030]
INFO: [Synth 8-6157] synthesizing module 'GameTop' [C:/Users/soren/Fag_project/Top.v:8443]
INFO: [Synth 8-6157] synthesizing module 'GraphicEngineVGA' [C:/Users/soren/Fag_project/Top.v:1396]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/soren/Fag_project/Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_0.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_0.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [C:/Users/soren/Fag_project/Top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Memory_1' [C:/Users/soren/Fag_project/Top.v:27]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized0' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_1.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized0' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_1' (0#1) [C:/Users/soren/Fag_project/Top.v:27]
INFO: [Synth 8-6157] synthesizing module 'Memory_2' [C:/Users/soren/Fag_project/Top.v:53]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized1' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_2.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized1' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_2' (0#1) [C:/Users/soren/Fag_project/Top.v:53]
INFO: [Synth 8-6157] synthesizing module 'Memory_3' [C:/Users/soren/Fag_project/Top.v:79]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized2' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_3.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized2' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_3' (0#1) [C:/Users/soren/Fag_project/Top.v:79]
INFO: [Synth 8-6157] synthesizing module 'Memory_4' [C:/Users/soren/Fag_project/Top.v:105]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized3' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_4.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized3' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_4' (0#1) [C:/Users/soren/Fag_project/Top.v:105]
INFO: [Synth 8-6157] synthesizing module 'Memory_5' [C:/Users/soren/Fag_project/Top.v:131]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized4' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_5.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_5.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized4' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_5' (0#1) [C:/Users/soren/Fag_project/Top.v:131]
INFO: [Synth 8-6157] synthesizing module 'Memory_6' [C:/Users/soren/Fag_project/Top.v:157]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized5' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_6.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_6.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized5' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_6' (0#1) [C:/Users/soren/Fag_project/Top.v:157]
INFO: [Synth 8-6157] synthesizing module 'Memory_7' [C:/Users/soren/Fag_project/Top.v:183]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized6' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_7.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_7.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized6' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_7' (0#1) [C:/Users/soren/Fag_project/Top.v:183]
INFO: [Synth 8-6157] synthesizing module 'Memory_8' [C:/Users/soren/Fag_project/Top.v:209]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized7' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_8.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_8.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized7' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_8' (0#1) [C:/Users/soren/Fag_project/Top.v:209]
INFO: [Synth 8-6157] synthesizing module 'Memory_9' [C:/Users/soren/Fag_project/Top.v:235]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized8' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_9.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_9.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized8' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_9' (0#1) [C:/Users/soren/Fag_project/Top.v:235]
INFO: [Synth 8-6157] synthesizing module 'Memory_10' [C:/Users/soren/Fag_project/Top.v:261]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized9' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_10.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_10.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized9' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_10' (0#1) [C:/Users/soren/Fag_project/Top.v:261]
INFO: [Synth 8-6157] synthesizing module 'Memory_11' [C:/Users/soren/Fag_project/Top.v:287]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized10' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_11.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_11.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized10' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_11' (0#1) [C:/Users/soren/Fag_project/Top.v:287]
INFO: [Synth 8-6157] synthesizing module 'Memory_12' [C:/Users/soren/Fag_project/Top.v:313]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized11' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_12.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_12.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized11' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_12' (0#1) [C:/Users/soren/Fag_project/Top.v:313]
INFO: [Synth 8-6157] synthesizing module 'Memory_13' [C:/Users/soren/Fag_project/Top.v:339]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized12' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_13.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_13.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized12' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_13' (0#1) [C:/Users/soren/Fag_project/Top.v:339]
INFO: [Synth 8-6157] synthesizing module 'Memory_14' [C:/Users/soren/Fag_project/Top.v:365]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized13' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_14.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_14.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized13' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_14' (0#1) [C:/Users/soren/Fag_project/Top.v:365]
INFO: [Synth 8-6157] synthesizing module 'Memory_15' [C:/Users/soren/Fag_project/Top.v:391]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized14' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_15.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_15.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized14' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_15' (0#1) [C:/Users/soren/Fag_project/Top.v:391]
INFO: [Synth 8-6157] synthesizing module 'Memory_16' [C:/Users/soren/Fag_project/Top.v:417]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized15' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_16.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_16.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized15' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_16' (0#1) [C:/Users/soren/Fag_project/Top.v:417]
INFO: [Synth 8-6157] synthesizing module 'Memory_17' [C:/Users/soren/Fag_project/Top.v:443]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized16' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_17.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_17.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized16' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_17' (0#1) [C:/Users/soren/Fag_project/Top.v:443]
INFO: [Synth 8-6157] synthesizing module 'Memory_18' [C:/Users/soren/Fag_project/Top.v:469]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized17' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_18.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_18.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized17' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_18' (0#1) [C:/Users/soren/Fag_project/Top.v:469]
INFO: [Synth 8-6157] synthesizing module 'Memory_19' [C:/Users/soren/Fag_project/Top.v:495]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized18' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_19.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_19.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized18' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_19' (0#1) [C:/Users/soren/Fag_project/Top.v:495]
INFO: [Synth 8-6157] synthesizing module 'Memory_20' [C:/Users/soren/Fag_project/Top.v:521]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized19' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_20.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_20.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized19' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_20' (0#1) [C:/Users/soren/Fag_project/Top.v:521]
INFO: [Synth 8-6157] synthesizing module 'Memory_21' [C:/Users/soren/Fag_project/Top.v:547]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized20' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_21.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_21.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized20' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_21' (0#1) [C:/Users/soren/Fag_project/Top.v:547]
INFO: [Synth 8-6157] synthesizing module 'Memory_22' [C:/Users/soren/Fag_project/Top.v:573]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized21' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_22.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_22.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized21' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_22' (0#1) [C:/Users/soren/Fag_project/Top.v:573]
INFO: [Synth 8-6157] synthesizing module 'Memory_23' [C:/Users/soren/Fag_project/Top.v:599]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized22' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_23.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_23.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized22' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_23' (0#1) [C:/Users/soren/Fag_project/Top.v:599]
INFO: [Synth 8-6157] synthesizing module 'Memory_24' [C:/Users/soren/Fag_project/Top.v:625]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized23' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_24.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_24.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized23' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_24' (0#1) [C:/Users/soren/Fag_project/Top.v:625]
INFO: [Synth 8-6157] synthesizing module 'Memory_25' [C:/Users/soren/Fag_project/Top.v:651]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized24' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_25.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_25.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized24' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_25' (0#1) [C:/Users/soren/Fag_project/Top.v:651]
INFO: [Synth 8-6157] synthesizing module 'Memory_26' [C:/Users/soren/Fag_project/Top.v:677]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized25' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_26.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_26.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized25' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_26' (0#1) [C:/Users/soren/Fag_project/Top.v:677]
INFO: [Synth 8-6157] synthesizing module 'Memory_27' [C:/Users/soren/Fag_project/Top.v:703]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized26' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_27.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_27.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized26' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_27' (0#1) [C:/Users/soren/Fag_project/Top.v:703]
INFO: [Synth 8-6157] synthesizing module 'Memory_28' [C:/Users/soren/Fag_project/Top.v:729]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized27' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_28.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_28.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized27' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_28' (0#1) [C:/Users/soren/Fag_project/Top.v:729]
INFO: [Synth 8-6157] synthesizing module 'Memory_29' [C:/Users/soren/Fag_project/Top.v:755]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized28' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_29.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_29.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized28' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_29' (0#1) [C:/Users/soren/Fag_project/Top.v:755]
INFO: [Synth 8-6157] synthesizing module 'Memory_30' [C:/Users/soren/Fag_project/Top.v:781]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized29' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_30.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_30.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized29' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_30' (0#1) [C:/Users/soren/Fag_project/Top.v:781]
INFO: [Synth 8-6157] synthesizing module 'Memory_31' [C:/Users/soren/Fag_project/Top.v:807]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized30' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backtile_init_31.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backtile_init_31.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized30' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_31' (0#1) [C:/Users/soren/Fag_project/Top.v:807]
INFO: [Synth 8-6157] synthesizing module 'Memory_32' [C:/Users/soren/Fag_project/Top.v:833]
INFO: [Synth 8-6157] synthesizing module 'RamSpWf' [C:/Users/soren/Fag_project/RamSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RamSpWf' (0#1) [C:/Users/soren/Fag_project/RamSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_32' (0#1) [C:/Users/soren/Fag_project/Top.v:833]
INFO: [Synth 8-6157] synthesizing module 'Memory_34' [C:/Users/soren/Fag_project/Top.v:861]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized31' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/backbuffer_init.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/backbuffer_init.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized31' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_34' (0#1) [C:/Users/soren/Fag_project/Top.v:861]
INFO: [Synth 8-6157] synthesizing module 'Memory_35' [C:/Users/soren/Fag_project/Top.v:887]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized32' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_0.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_0.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized32' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_35' (0#1) [C:/Users/soren/Fag_project/Top.v:887]
INFO: [Synth 8-6157] synthesizing module 'Memory_36' [C:/Users/soren/Fag_project/Top.v:913]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized33' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_1.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized33' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_36' (0#1) [C:/Users/soren/Fag_project/Top.v:913]
INFO: [Synth 8-6157] synthesizing module 'Memory_37' [C:/Users/soren/Fag_project/Top.v:939]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized34' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_2.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized34' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_37' (0#1) [C:/Users/soren/Fag_project/Top.v:939]
INFO: [Synth 8-6157] synthesizing module 'Memory_38' [C:/Users/soren/Fag_project/Top.v:965]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized35' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_3.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized35' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_38' (0#1) [C:/Users/soren/Fag_project/Top.v:965]
INFO: [Synth 8-6157] synthesizing module 'Memory_39' [C:/Users/soren/Fag_project/Top.v:991]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized36' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_4.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized36' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_39' (0#1) [C:/Users/soren/Fag_project/Top.v:991]
INFO: [Synth 8-6157] synthesizing module 'Memory_40' [C:/Users/soren/Fag_project/Top.v:1017]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized37' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_5.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_5.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized37' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_40' (0#1) [C:/Users/soren/Fag_project/Top.v:1017]
INFO: [Synth 8-6157] synthesizing module 'Memory_41' [C:/Users/soren/Fag_project/Top.v:1043]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized38' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_6.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_6.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized38' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_41' (0#1) [C:/Users/soren/Fag_project/Top.v:1043]
INFO: [Synth 8-6157] synthesizing module 'Memory_42' [C:/Users/soren/Fag_project/Top.v:1069]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized39' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_7.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_7.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized39' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_42' (0#1) [C:/Users/soren/Fag_project/Top.v:1069]
INFO: [Synth 8-6157] synthesizing module 'Memory_43' [C:/Users/soren/Fag_project/Top.v:1095]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized40' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_8.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_8.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized40' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_43' (0#1) [C:/Users/soren/Fag_project/Top.v:1095]
INFO: [Synth 8-6157] synthesizing module 'Memory_44' [C:/Users/soren/Fag_project/Top.v:1121]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized41' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_9.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_9.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized41' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_44' (0#1) [C:/Users/soren/Fag_project/Top.v:1121]
INFO: [Synth 8-6157] synthesizing module 'Memory_45' [C:/Users/soren/Fag_project/Top.v:1147]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized42' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_10.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_10.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized42' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_45' (0#1) [C:/Users/soren/Fag_project/Top.v:1147]
INFO: [Synth 8-6157] synthesizing module 'Memory_46' [C:/Users/soren/Fag_project/Top.v:1173]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized43' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_11.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_11.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized43' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_46' (0#1) [C:/Users/soren/Fag_project/Top.v:1173]
INFO: [Synth 8-6157] synthesizing module 'Memory_47' [C:/Users/soren/Fag_project/Top.v:1199]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized44' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_12.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_12.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized44' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_47' (0#1) [C:/Users/soren/Fag_project/Top.v:1199]
INFO: [Synth 8-6157] synthesizing module 'Memory_48' [C:/Users/soren/Fag_project/Top.v:1225]
INFO: [Synth 8-6157] synthesizing module 'RamInitSpWf__parameterized45' [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_13.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_13.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized45' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_48' (0#1) [C:/Users/soren/Fag_project/Top.v:1225]
INFO: [Synth 8-6157] synthesizing module 'Memory_49' [C:/Users/soren/Fag_project/Top.v:1251]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_14.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_14.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized46' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_49' (0#1) [C:/Users/soren/Fag_project/Top.v:1251]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/sprite_init_15.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/sprite_init_15.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RamInitSpWf__parameterized47' (0#1) [C:/Users/soren/Fag_project/RamInitSpWf.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Memory_50' (0#1) [C:/Users/soren/Fag_project/Top.v:1277]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/rotation45deg.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/rotation45deg.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_0.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_0.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_1.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_2.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_3.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_4.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_5.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_5.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_6.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_6.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOAD_FILE bound to: memory_init/tone_init_7.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'memory_init/tone_init_7.mem' is read successfully [C:/Users/soren/Fag_project/RamInitSpWf.v:34]
WARNING: [Synth 8-3917] design Top has port io_led_0 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_1 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_2 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_3 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_4 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_5 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_6 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_7 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_backBufferWriteError driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_viewBoxOutOfRangeError driven by constant 0
WARNING: [Synth 8-7129] Port io_sw_0 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_1 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_2 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_3 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_4 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_5 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_6 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_7 in module Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1576.703 ; gain = 623.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1576.703 ; gain = 623.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1576.703 ; gain = 623.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1576.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/soren/Fag_project/vivado/Basys3Game/Basys3Game.srcs/constrs_1/imports/code/GameBasys3.xdc]
Finished Parsing XDC File [C:/Users/soren/Fag_project/vivado/Basys3Game/Basys3Game.srcs/constrs_1/imports/code/GameBasys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/soren/Fag_project/vivado/Basys3Game/Basys3Game.srcs/constrs_1/imports/code/GameBasys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1672.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1672.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stateReg_reg' in module 'GameLogicTask3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateReg_reg' using encoding 'one-hot' in module 'GameLogicTask3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 18    
	   2 Input   12 Bit       Adders := 16    
	   3 Input   11 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 32    
	   2 Input   10 Bit       Adders := 19    
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 8     
	               15 Bit    Registers := 16    
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 34    
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 8     
	                7 Bit    Registers := 80    
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 293   
+---RAMs : 
	              60K Bit	(4096 X 15 bit)          RAMs := 16    
	              16K Bit	(512 X 32 bit)          RAMs := 8     
	              10K Bit	(2048 X 5 bit)          RAMs := 3     
	               7K Bit	(1024 X 7 bit)          RAMs := 48    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 147   
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x2e).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x2e).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
WARNING: [Synth 8-3917] design Top has port io_led_0 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_1 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_2 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_3 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_4 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_5 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_6 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_led_7 driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_backBufferWriteError driven by constant 0
WARNING: [Synth 8-3917] design Top has port io_viewBoxOutOfRangeError driven by constant 0
WARNING: [Synth 8-7129] Port io_sw_0 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_1 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_2 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_3 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_4 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_5 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_6 in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_sw_7 in module Top is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_1/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_3/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_4/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_5/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_6/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_7/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_8/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_9/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_10/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_11/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_12/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_13/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_14/ramsSpWf/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rotation45deg_15/ramsSpWf/RAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
 Sort Area is  p_0_out_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is  p_0_out_2 : 0 0 : 157 157 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RamInitSpWf:                  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized0:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized1:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized2:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized3:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized4:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized5:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized6:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized7:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized8:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized9:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized10: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized11: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized12: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized13: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized14: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized15: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized16: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized17: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized18: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized19: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized20: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized21: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized22: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized23: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized24: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized25: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized26: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized27: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized28: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized29: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized30: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\gameTop/graphicEngineVGA     | backBufferShadowMemory/ramsSpWf/RAM_reg | 2 K x 5(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized31: | RAM_reg                                 | 2 K x 5(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized32: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized33: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized34: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized35: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized36: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized37: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized38: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized39: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized40: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized41: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized42: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized43: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized44: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized45: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized46: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized47: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized48: | RAM_reg                                 | 4 K x 15(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|RamInitSpWf__parameterized48: | RAM_reg                                 | 4 K x 15(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\gameTop/graphicEngineVGA     | backBufferMemory/ramsSpWf/RAM_reg       | 2 K x 5(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized49: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized50: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized51: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized52: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized53: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized54: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized55: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized56: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GraphicEngineVGA | A*(B:0x2e)  | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GraphicEngineVGA | A*(B:0x2e)  | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RamInitSpWf:                  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized0:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized1:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized2:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized3:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized4:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized5:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized6:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized7:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized8:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized9:  | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized10: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized11: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized12: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized13: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized14: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized15: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized16: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized17: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized18: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized19: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized20: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized21: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized22: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized23: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized24: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized25: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized26: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized27: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized28: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized29: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized30: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\gameTop/graphicEngineVGA     | backBufferShadowMemory/ramsSpWf/RAM_reg | 2 K x 5(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized31: | RAM_reg                                 | 2 K x 5(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized32: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized33: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized34: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized35: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized36: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized37: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized38: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized39: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized40: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized41: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized42: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized43: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized44: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized45: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized46: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized47: | RAM_reg                                 | 1 K x 7(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized48: | RAM_reg                                 | 4 K x 15(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|RamInitSpWf__parameterized48: | RAM_reg                                 | 4 K x 15(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\gameTop/graphicEngineVGA     | backBufferMemory/ramsSpWf/RAM_reg       | 2 K x 5(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized49: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized50: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized51: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized52: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized53: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized54: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized55: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|RamInitSpWf__parameterized56: | RAM_reg                                 | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_9/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_11/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_13/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_15/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_17/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_19/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_21/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_23/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_25/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_27/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_29/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_31/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_8/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_10/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_12/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_14/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_16/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_18/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_20/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_22/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_24/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_26/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_28/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-223] decloning instance 'gameTop/graphicEngineVGA/backTileMemories_30/ramsSpWf/RAM_reg' (RAMB18E1_7) to 'gameTop/graphicEngineVGA/backTileMemories_7/ramsSpWf/RAM_reg'
INFO: [Synth 8-7052] The timing for the instance gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gameTop/graphicEngineVGA/rotation45deg_0/ramsSpWf/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gameTop/graphicEngineVGA/rotation45deg_0/ramsSpWf/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gameTop/graphicEngineVGA/rotation45deg_0/ramsSpWf/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance gameTop/graphicEngineVGA/rotation45deg_0/ramsSpWf/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top         | gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Top         | gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Top         | gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GraphicEngineVGA | A*B         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GraphicEngineVGA | A*B         | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   917|
|3     |DSP48E1  |     2|
|4     |LUT1     |   283|
|5     |LUT2     |  1429|
|6     |LUT3     |   355|
|7     |LUT4     |  1930|
|8     |LUT5     |   704|
|9     |LUT6     |   194|
|10    |MUXF7    |    25|
|11    |MUXF8    |     6|
|12    |RAMB18E1 |    28|
|29    |RAMB36E1 |     2|
|31    |SRL16E   |     3|
|32    |FDRE     |  1389|
|33    |FDSE     |     5|
|34    |IBUF     |     7|
|35    |OBUF     |    26|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1672.820 ; gain = 719.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1672.820 ; gain = 623.879
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.820 ; gain = 719.996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1676.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1680.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 7daffe82
INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1680.559 ; gain = 1123.836
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1680.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/soren/Fag_project/vivado/Basys3Game/Basys3Game.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 14:56:47 2025...
