|RAMComplexa
Clock => ram:g1:0:g2:0:rams.Clock
Clock => ram:g1:0:g2:1:rams.Clock
Clock => ram:g1:0:g2:2:rams.Clock
Clock => ram:g1:0:g2:3:rams.Clock
Clock => ram:g1:1:g2:0:rams.Clock
Clock => ram:g1:1:g2:1:rams.Clock
Clock => ram:g1:1:g2:2:rams.Clock
Clock => ram:g1:1:g2:3:rams.Clock
WrEn => g2~0.IN0
WrEn => g2~1.IN0
WrEn => g2~2.IN0
WrEn => g2~3.IN0
WrEn => g2~4.IN0
WrEn => g2~5.IN0
WrEn => g2~6.IN0
WrEn => g2~7.IN0
Address[0] => ram:g1:0:g2:0:rams.Address[0]
Address[0] => ram:g1:0:g2:1:rams.Address[0]
Address[0] => ram:g1:0:g2:2:rams.Address[0]
Address[0] => ram:g1:0:g2:3:rams.Address[0]
Address[0] => ram:g1:1:g2:0:rams.Address[0]
Address[0] => ram:g1:1:g2:1:rams.Address[0]
Address[0] => ram:g1:1:g2:2:rams.Address[0]
Address[0] => ram:g1:1:g2:3:rams.Address[0]
Address[1] => ram:g1:0:g2:0:rams.Address[1]
Address[1] => ram:g1:0:g2:1:rams.Address[1]
Address[1] => ram:g1:0:g2:2:rams.Address[1]
Address[1] => ram:g1:0:g2:3:rams.Address[1]
Address[1] => ram:g1:1:g2:0:rams.Address[1]
Address[1] => ram:g1:1:g2:1:rams.Address[1]
Address[1] => ram:g1:1:g2:2:rams.Address[1]
Address[1] => ram:g1:1:g2:3:rams.Address[1]
Address[2] => ram:g1:0:g2:0:rams.Address[2]
Address[2] => ram:g1:0:g2:1:rams.Address[2]
Address[2] => ram:g1:0:g2:2:rams.Address[2]
Address[2] => ram:g1:0:g2:3:rams.Address[2]
Address[2] => ram:g1:1:g2:0:rams.Address[2]
Address[2] => ram:g1:1:g2:1:rams.Address[2]
Address[2] => ram:g1:1:g2:2:rams.Address[2]
Address[2] => ram:g1:1:g2:3:rams.Address[2]
Address[3] => ram:g1:0:g2:0:rams.Address[3]
Address[3] => ram:g1:0:g2:1:rams.Address[3]
Address[3] => ram:g1:0:g2:2:rams.Address[3]
Address[3] => ram:g1:0:g2:3:rams.Address[3]
Address[3] => ram:g1:1:g2:0:rams.Address[3]
Address[3] => ram:g1:1:g2:1:rams.Address[3]
Address[3] => ram:g1:1:g2:2:rams.Address[3]
Address[3] => ram:g1:1:g2:3:rams.Address[3]
Address[4] => ram:g1:0:g2:0:rams.Address[4]
Address[4] => ram:g1:0:g2:1:rams.Address[4]
Address[4] => ram:g1:0:g2:2:rams.Address[4]
Address[4] => ram:g1:0:g2:3:rams.Address[4]
Address[4] => ram:g1:1:g2:0:rams.Address[4]
Address[4] => ram:g1:1:g2:1:rams.Address[4]
Address[4] => ram:g1:1:g2:2:rams.Address[4]
Address[4] => ram:g1:1:g2:3:rams.Address[4]
Address[5] => ram:g1:0:g2:0:rams.Address[5]
Address[5] => ram:g1:0:g2:1:rams.Address[5]
Address[5] => ram:g1:0:g2:2:rams.Address[5]
Address[5] => ram:g1:0:g2:3:rams.Address[5]
Address[5] => ram:g1:1:g2:0:rams.Address[5]
Address[5] => ram:g1:1:g2:1:rams.Address[5]
Address[5] => ram:g1:1:g2:2:rams.Address[5]
Address[5] => ram:g1:1:g2:3:rams.Address[5]
Address[6] => ram:g1:0:g2:0:rams.Address[6]
Address[6] => ram:g1:0:g2:1:rams.Address[6]
Address[6] => ram:g1:0:g2:2:rams.Address[6]
Address[6] => ram:g1:0:g2:3:rams.Address[6]
Address[6] => ram:g1:1:g2:0:rams.Address[6]
Address[6] => ram:g1:1:g2:1:rams.Address[6]
Address[6] => ram:g1:1:g2:2:rams.Address[6]
Address[6] => ram:g1:1:g2:3:rams.Address[6]
Address[7] => Mux0.IN8
Address[7] => Mux1.IN8
Address[7] => Mux2.IN8
Address[7] => Mux3.IN8
Address[7] => Mux4.IN8
Address[7] => Mux5.IN8
Address[7] => Mux6.IN8
Address[7] => Mux7.IN8
Address[7] => Mux8.IN8
Address[7] => Mux9.IN8
Address[7] => Mux10.IN8
Address[7] => Mux11.IN8
Address[7] => Mux12.IN8
Address[7] => Mux13.IN8
Address[7] => Mux14.IN8
Address[7] => Mux15.IN8
Address[7] => Mux16.IN8
Address[7] => Mux17.IN8
Address[7] => Mux18.IN8
Address[7] => Mux19.IN8
Address[7] => Mux20.IN8
Address[7] => Mux21.IN8
Address[7] => Mux22.IN8
Address[7] => Mux23.IN8
Address[7] => Mux24.IN8
Address[7] => Mux25.IN8
Address[7] => Mux26.IN8
Address[7] => Mux27.IN8
Address[7] => Mux28.IN8
Address[7] => Mux29.IN8
Address[7] => Mux30.IN8
Address[7] => Mux31.IN8
Address[7] => Mux32.IN10
Address[7] => g2~4.IN1
Address[7] => g2~5.IN1
Address[7] => g2~6.IN1
Address[7] => g2~7.IN1
Address[7] => g2~0.IN1
Address[7] => g2~1.IN1
Address[7] => g2~2.IN1
Address[7] => g2~3.IN1
Address[8] => Mux0.IN7
Address[8] => Mux1.IN7
Address[8] => Mux2.IN7
Address[8] => Mux3.IN7
Address[8] => Mux4.IN7
Address[8] => Mux5.IN7
Address[8] => Mux6.IN7
Address[8] => Mux7.IN7
Address[8] => Mux8.IN7
Address[8] => Mux9.IN7
Address[8] => Mux10.IN7
Address[8] => Mux11.IN7
Address[8] => Mux12.IN7
Address[8] => Mux13.IN7
Address[8] => Mux14.IN7
Address[8] => Mux15.IN7
Address[8] => Mux16.IN7
Address[8] => Mux17.IN7
Address[8] => Mux18.IN7
Address[8] => Mux19.IN7
Address[8] => Mux20.IN7
Address[8] => Mux21.IN7
Address[8] => Mux22.IN7
Address[8] => Mux23.IN7
Address[8] => Mux24.IN7
Address[8] => Mux25.IN7
Address[8] => Mux26.IN7
Address[8] => Mux27.IN7
Address[8] => Mux28.IN7
Address[8] => Mux29.IN7
Address[8] => Mux30.IN7
Address[8] => Mux31.IN7
Address[8] => Mux32.IN9
Address[9] => Mux0.IN6
Address[9] => Mux1.IN6
Address[9] => Mux2.IN6
Address[9] => Mux3.IN6
Address[9] => Mux4.IN6
Address[9] => Mux5.IN6
Address[9] => Mux6.IN6
Address[9] => Mux7.IN6
Address[9] => Mux8.IN6
Address[9] => Mux9.IN6
Address[9] => Mux10.IN6
Address[9] => Mux11.IN6
Address[9] => Mux12.IN6
Address[9] => Mux13.IN6
Address[9] => Mux14.IN6
Address[9] => Mux15.IN6
Address[9] => Mux16.IN6
Address[9] => Mux17.IN6
Address[9] => Mux18.IN6
Address[9] => Mux19.IN6
Address[9] => Mux20.IN6
Address[9] => Mux21.IN6
Address[9] => Mux22.IN6
Address[9] => Mux23.IN6
Address[9] => Mux24.IN6
Address[9] => Mux25.IN6
Address[9] => Mux26.IN6
Address[9] => Mux27.IN6
Address[9] => Mux28.IN6
Address[9] => Mux29.IN6
Address[9] => Mux30.IN6
Address[9] => Mux31.IN6
Address[9] => Mux32.IN8
DataIn[0] => ram:g1:0:g2:0:rams.Data[0]
DataIn[0] => ram:g1:1:g2:0:rams.Data[0]
DataIn[1] => ram:g1:0:g2:0:rams.Data[1]
DataIn[1] => ram:g1:1:g2:0:rams.Data[1]
DataIn[2] => ram:g1:0:g2:0:rams.Data[2]
DataIn[2] => ram:g1:1:g2:0:rams.Data[2]
DataIn[3] => ram:g1:0:g2:0:rams.Data[3]
DataIn[3] => ram:g1:1:g2:0:rams.Data[3]
DataIn[4] => ram:g1:0:g2:0:rams.Data[4]
DataIn[4] => ram:g1:1:g2:0:rams.Data[4]
DataIn[5] => ram:g1:0:g2:0:rams.Data[5]
DataIn[5] => ram:g1:1:g2:0:rams.Data[5]
DataIn[6] => ram:g1:0:g2:0:rams.Data[6]
DataIn[6] => ram:g1:1:g2:0:rams.Data[6]
DataIn[7] => ram:g1:0:g2:0:rams.Data[7]
DataIn[7] => ram:g1:1:g2:0:rams.Data[7]
DataIn[8] => ram:g1:0:g2:1:rams.Data[0]
DataIn[8] => ram:g1:1:g2:1:rams.Data[0]
DataIn[9] => ram:g1:0:g2:1:rams.Data[1]
DataIn[9] => ram:g1:1:g2:1:rams.Data[1]
DataIn[10] => ram:g1:0:g2:1:rams.Data[2]
DataIn[10] => ram:g1:1:g2:1:rams.Data[2]
DataIn[11] => ram:g1:0:g2:1:rams.Data[3]
DataIn[11] => ram:g1:1:g2:1:rams.Data[3]
DataIn[12] => ram:g1:0:g2:1:rams.Data[4]
DataIn[12] => ram:g1:1:g2:1:rams.Data[4]
DataIn[13] => ram:g1:0:g2:1:rams.Data[5]
DataIn[13] => ram:g1:1:g2:1:rams.Data[5]
DataIn[14] => ram:g1:0:g2:1:rams.Data[6]
DataIn[14] => ram:g1:1:g2:1:rams.Data[6]
DataIn[15] => ram:g1:0:g2:1:rams.Data[7]
DataIn[15] => ram:g1:1:g2:1:rams.Data[7]
DataIn[16] => ram:g1:0:g2:2:rams.Data[0]
DataIn[16] => ram:g1:1:g2:2:rams.Data[0]
DataIn[17] => ram:g1:0:g2:2:rams.Data[1]
DataIn[17] => ram:g1:1:g2:2:rams.Data[1]
DataIn[18] => ram:g1:0:g2:2:rams.Data[2]
DataIn[18] => ram:g1:1:g2:2:rams.Data[2]
DataIn[19] => ram:g1:0:g2:2:rams.Data[3]
DataIn[19] => ram:g1:1:g2:2:rams.Data[3]
DataIn[20] => ram:g1:0:g2:2:rams.Data[4]
DataIn[20] => ram:g1:1:g2:2:rams.Data[4]
DataIn[21] => ram:g1:0:g2:2:rams.Data[5]
DataIn[21] => ram:g1:1:g2:2:rams.Data[5]
DataIn[22] => ram:g1:0:g2:2:rams.Data[6]
DataIn[22] => ram:g1:1:g2:2:rams.Data[6]
DataIn[23] => ram:g1:0:g2:2:rams.Data[7]
DataIn[23] => ram:g1:1:g2:2:rams.Data[7]
DataIn[24] => ram:g1:0:g2:3:rams.Data[0]
DataIn[24] => ram:g1:1:g2:3:rams.Data[0]
DataIn[25] => ram:g1:0:g2:3:rams.Data[1]
DataIn[25] => ram:g1:1:g2:3:rams.Data[1]
DataIn[26] => ram:g1:0:g2:3:rams.Data[2]
DataIn[26] => ram:g1:1:g2:3:rams.Data[2]
DataIn[27] => ram:g1:0:g2:3:rams.Data[3]
DataIn[27] => ram:g1:1:g2:3:rams.Data[3]
DataIn[28] => ram:g1:0:g2:3:rams.Data[4]
DataIn[28] => ram:g1:1:g2:3:rams.Data[4]
DataIn[29] => ram:g1:0:g2:3:rams.Data[5]
DataIn[29] => ram:g1:1:g2:3:rams.Data[5]
DataIn[30] => ram:g1:0:g2:3:rams.Data[6]
DataIn[30] => ram:g1:1:g2:3:rams.Data[6]
DataIn[31] => ram:g1:0:g2:3:rams.Data[7]
DataIn[31] => ram:g1:1:g2:3:rams.Data[7]
DataOut[0] <= DataOut[0]~1.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~2.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~3.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~4.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~5.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~6.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~7.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~8.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~9.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~10.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~11.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~12.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~13.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~14.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~15.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~16.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]~17.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]~18.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]~19.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]~20.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]~21.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]~22.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]~23.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]~24.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut[24]~25.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut[25]~26.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut[26]~27.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut[27]~28.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut[28]~29.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut[29]~30.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut[30]~31.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut[31]~32.DB_MAX_OUTPUT_PORT_TYPE


|RAMComplexa|RAM:\g1:0:g2:0:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


|RAMComplexa|RAM:\g1:0:g2:1:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


|RAMComplexa|RAM:\g1:0:g2:2:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


|RAMComplexa|RAM:\g1:0:g2:3:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


|RAMComplexa|RAM:\g1:1:g2:0:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


|RAMComplexa|RAM:\g1:1:g2:1:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


|RAMComplexa|RAM:\g1:1:g2:2:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


|RAMComplexa|RAM:\g1:1:g2:3:rams
Clock => ram~15.CLK
Clock => ram~0.CLK
Clock => ram~1.CLK
Clock => ram~2.CLK
Clock => ram~3.CLK
Clock => ram~4.CLK
Clock => ram~5.CLK
Clock => ram~6.CLK
Clock => ram~7.CLK
Clock => ram~8.CLK
Clock => ram~9.CLK
Clock => ram~10.CLK
Clock => ram~11.CLK
Clock => ram~12.CLK
Clock => ram~13.CLK
Clock => ram~14.CLK
Clock => addr_reg[0].CLK
Clock => addr_reg[1].CLK
Clock => addr_reg[2].CLK
Clock => addr_reg[3].CLK
Clock => addr_reg[4].CLK
Clock => addr_reg[5].CLK
Clock => addr_reg[6].CLK
Clock => ram.CLK0
WrEn => ram~15.DATAIN
WrEn => ram.WE
Address[0] => ram~6.DATAIN
Address[0] => addr_reg[0].DATAIN
Address[0] => ram.WADDR
Address[1] => ram~5.DATAIN
Address[1] => addr_reg[1].DATAIN
Address[1] => ram.WADDR1
Address[2] => ram~4.DATAIN
Address[2] => addr_reg[2].DATAIN
Address[2] => ram.WADDR2
Address[3] => ram~3.DATAIN
Address[3] => addr_reg[3].DATAIN
Address[3] => ram.WADDR3
Address[4] => ram~2.DATAIN
Address[4] => addr_reg[4].DATAIN
Address[4] => ram.WADDR4
Address[5] => ram~1.DATAIN
Address[5] => addr_reg[5].DATAIN
Address[5] => ram.WADDR5
Address[6] => ram~0.DATAIN
Address[6] => addr_reg[6].DATAIN
Address[6] => ram.WADDR6
Data[0] => ram~14.DATAIN
Data[0] => ram.DATAIN
Data[1] => ram~13.DATAIN
Data[1] => ram.DATAIN1
Data[2] => ram~12.DATAIN
Data[2] => ram.DATAIN2
Data[3] => ram~11.DATAIN
Data[3] => ram.DATAIN3
Data[4] => ram~10.DATAIN
Data[4] => ram.DATAIN4
Data[5] => ram~9.DATAIN
Data[5] => ram.DATAIN5
Data[6] => ram~8.DATAIN
Data[6] => ram.DATAIN6
Data[7] => ram~7.DATAIN
Data[7] => ram.DATAIN7
Q[0] <= ram.DATAOUT
Q[1] <= ram.DATAOUT1
Q[2] <= ram.DATAOUT2
Q[3] <= ram.DATAOUT3
Q[4] <= ram.DATAOUT4
Q[5] <= ram.DATAOUT5
Q[6] <= ram.DATAOUT6
Q[7] <= ram.DATAOUT7


