

================================================================
== Vivado HLS Report for 'reconstruct_complex_s'
================================================================
* Date:           Mon Aug  8 23:06:50 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.124|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  105|  105|  105|  105|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reconstruction  |  104|  104|         2|          -|          -|    52|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:171]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %i_0 to i7" [dnn/dnn.cpp:171]   --->   Operation 7 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.42ns)   --->   "%icmp_ln171 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:171]   --->   Operation 8 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:171]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %3, label %2" [dnn/dnn.cpp:171]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %i_0 to i64" [dnn/dnn.cpp:174]   --->   Operation 12 'zext' 'zext_ln174' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%y_L3_addr = getelementptr [104 x float]* %y_L3, i64 0, i64 %zext_ln174" [dnn/dnn.cpp:174]   --->   Operation 13 'getelementptr' 'y_L3_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%tmp_data_M_real = load float* %y_L3_addr, align 4" [dnn/dnn.cpp:174]   --->   Operation 14 'load' 'tmp_data_M_real' <Predicate = (!icmp_ln171)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_2 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln174 = add i7 %zext_ln171, 52" [dnn/dnn.cpp:174]   --->   Operation 15 'add' 'add_ln174' <Predicate = (!icmp_ln171)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i7 %add_ln174 to i64" [dnn/dnn.cpp:174]   --->   Operation 16 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%y_L3_addr_1 = getelementptr [104 x float]* %y_L3, i64 0, i64 %zext_ln174_1" [dnn/dnn.cpp:174]   --->   Operation 17 'getelementptr' 'y_L3_addr_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%tmp_data_M_imag = load float* %y_L3_addr_1, align 4" [dnn/dnn.cpp:174]   --->   Operation 18 'load' 'tmp_data_M_imag' <Predicate = (!icmp_ln171)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_2 : Operation 19 [1/1] (1.42ns)   --->   "%tmp_last_V = icmp eq i6 %i_0, -13" [dnn/dnn.cpp:180]   --->   Operation 19 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln171)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:186]   --->   Operation 20 'ret' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str7) nounwind" [dnn/dnn.cpp:171]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%tmp_data_M_real = load float* %y_L3_addr, align 4" [dnn/dnn.cpp:174]   --->   Operation 22 'load' 'tmp_data_M_real' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%tmp_data_M_imag = load float* %y_L3_addr_1, align 4" [dnn/dnn.cpp:174]   --->   Operation 23 'load' 'tmp_data_M_imag' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln162 = bitcast float %tmp_data_M_real to i32" [dnn/dnn.cpp:183]   --->   Operation 24 'bitcast' 'bitcast_ln162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln162_1 = bitcast float %tmp_data_M_imag to i32" [dnn/dnn.cpp:183]   --->   Operation 25 'bitcast' 'bitcast_ln162_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln162_1, i32 %bitcast_ln162)" [dnn/dnn.cpp:183]   --->   Operation 26 'bitconcatenate' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, i64 %tmp_data, i1 %tmp_last_V)" [dnn/dnn.cpp:183]   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:171]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_L3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ DNN_out_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DNN_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000]
br_ln171           (br               ) [ 0111]
i_0                (phi              ) [ 0010]
zext_ln171         (zext             ) [ 0000]
icmp_ln171         (icmp             ) [ 0011]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0111]
br_ln171           (br               ) [ 0000]
zext_ln174         (zext             ) [ 0000]
y_L3_addr          (getelementptr    ) [ 0001]
add_ln174          (add              ) [ 0000]
zext_ln174_1       (zext             ) [ 0000]
y_L3_addr_1        (getelementptr    ) [ 0001]
tmp_last_V         (icmp             ) [ 0001]
ret_ln186          (ret              ) [ 0000]
specloopname_ln171 (specloopname     ) [ 0000]
tmp_data_M_real    (load             ) [ 0000]
tmp_data_M_imag    (load             ) [ 0000]
bitcast_ln162      (bitcast          ) [ 0000]
bitcast_ln162_1    (bitcast          ) [ 0000]
tmp_data           (bitconcatenate   ) [ 0000]
write_ln183        (write            ) [ 0000]
br_ln171           (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_L3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_L3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DNN_out_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DNN_out_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DNN_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln183_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="0" index="3" bw="64" slack="0"/>
<pin id="45" dir="0" index="4" bw="1" slack="1"/>
<pin id="46" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln183/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="y_L3_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="0"/>
<pin id="73" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_M_real/2 tmp_data_M_imag/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="y_L3_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_L3_addr_1/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_0_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="1"/>
<pin id="77" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_0_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln171_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln171_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln174_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln174_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="7" slack="0"/>
<pin id="110" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln174_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_last_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bitcast_ln162_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bitcast_ln162_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln162_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_data_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="149" class="1005" name="y_L3_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="y_L3_addr_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="1"/>
<pin id="156" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="y_L3_addr_1 "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_last_V_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="38" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="79" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="79" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="79" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="111"><net_src comp="86" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="122"><net_src comp="79" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="57" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="57" pin="7"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="124" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="40" pin=3"/></net>

<net id="147"><net_src comp="96" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="152"><net_src comp="50" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="157"><net_src comp="63" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="162"><net_src comp="118" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="40" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DNN_out_V_data | {3 }
	Port: DNN_out_V_last_V | {3 }
 - Input state : 
	Port: reconstruct_complex_ : y_L3 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln171 : 1
		icmp_ln171 : 1
		i : 1
		br_ln171 : 2
		zext_ln174 : 1
		y_L3_addr : 2
		tmp_data_M_real : 3
		add_ln174 : 2
		zext_ln174_1 : 3
		y_L3_addr_1 : 4
		tmp_data_M_imag : 5
		tmp_last_V : 1
	State 3
		bitcast_ln162 : 1
		bitcast_ln162_1 : 1
		tmp_data : 2
		write_ln183 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_96         |    0    |    15   |
|          |     add_ln174_fu_107    |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln171_fu_90    |    0    |    11   |
|          |    tmp_last_V_fu_118    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   write  | write_ln183_write_fu_40 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln171_fu_86    |    0    |    0    |
|   zext   |    zext_ln174_fu_102    |    0    |    0    |
|          |   zext_ln174_1_fu_113   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|     tmp_data_fu_132     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    52   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_0_reg_75    |    6   |
|     i_reg_144     |    6   |
| tmp_last_V_reg_159|    1   |
|y_L3_addr_1_reg_154|    7   |
| y_L3_addr_reg_149 |    7   |
+-------------------+--------+
|       Total       |   27   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_57 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   27   |   70   |
+-----------+--------+--------+--------+
