* ******************************************************************************

* iCEcube Packer

* Version:            2016.12.27910

* Build Date:         Dec 21 2016 17:44:35

* File Generated:     Mar 12 2017 13:18:14

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2016.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2016.12\sbt_backend\devices\ICE40P01.dev  C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\netlist\oadb-uart  --package  TQ144  --outdir  C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2016.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\placer\uart_pl.sdc  --dst_sdc_file  C:/Users/Ed Rod/Downloads/Lattice Semiconductor.Application_Library_3/IrDA_UART_RX/impl/impl_Implmnt\sbt\outputs\packer\uart_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: uart
Used Logic Cell: 202/1280
Used Logic Tile: 51/160
Used IO Cell:    17/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_in_c_g
Clock Source: clk_in 
Clock Driver: clk_in_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 22
Fanout to Tile: 4

Clock Domain: CLKOP_g
Clock Source: ice_pll_inst.CLKOP 
Clock Driver: ice_pll_inst.PLLOUTCORE_derived_clock_RNIPF83 (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 110
Fanout to Tile: 35


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 2   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 1   
 8|   0 0 0 0 0 0 0 1 1 0 0 0   
 7|   0 1 0 0 0 0 4 5 6 0 0 2   
 6|   0 1 0 0 0 1 6 7 3 0 1 1   
 5|   0 0 0 6 3 6 4 5 6 0 1 8   
 4|   0 0 0 6 6 8 1 6 3 0 1 3   
 3|   0 0 0 6 6 8 5 8 5 0 3 6   
 2|   0 0 0 5 6 5 4 5 1 0 1 0   
 1|   0 0 0 4 3 0 4 1 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.96

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  2    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  1    
 8|     0  0  0  0  0  0  0  4  4  0  0  0    
 7|     0  1  0  0  0  0 13 14  9  0  0  2    
 6|     0  1  0  0  0  1  6 16  9  0  1  1    
 5|     0  0  0  6  2 10 13 12 12  0  4  8    
 4|     0  0  0 12 10 16  0 12  6  0  4 12    
 3|     0  0  0  6 13 16  6 18  8  0  5  6    
 2|     0  0  0  5  8 14 10 10  1  0  1  0    
 1|     0  0  0  5  3  0  9  3  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 18
Average number of input nets per logic tile: 7.42

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  2    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  1    
 8|     0  0  0  0  0  0  0  4  4  0  0  0    
 7|     0  1  0  0  0  0 16 18 12  0  0  2    
 6|     0  1  0  0  0  1  6 25 10  0  1  1    
 5|     0  0  0  9  4 11 14 16 17  0  4  8    
 4|     0  0  0 15 13 16  0 14  6  0  4 12    
 3|     0  0  0  9 15 16 12 27 14  0  9  6    
 2|     0  0  0  5 12 14 14 17  1  0  1  0    
 1|     0  0  0  7  3  0 11  3  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 27
Average number of input pins per logic tile: 9.28

***** Run Time Info *****
Run Time:  1
