

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s'
================================================================
* Date:           Wed Feb 11 16:58:10 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|      63|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                          Name                                         | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o  |   9|          2|   16|         32|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o  |   9|          2|   16|         32|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o  |   9|          2|   16|         32|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o    |   9|          2|   16|         32|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o          |   9|          2|   16|         32|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o          |   9|          2|   16|         32|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o            |   9|          2|   16|         32|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                  |  63|         14|  112|        224|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                      shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6>|  return value|
|p_read                                                                                        |   in|   16|     ap_none|                                                                               p_read|        scalar|
|p_read1                                                                                       |   in|   16|     ap_none|                                                                              p_read1|        scalar|
|p_read2                                                                                       |   in|   16|     ap_none|                                                                              p_read2|        scalar|
|p_read3                                                                                       |   in|   16|     ap_none|                                                                              p_read3|        scalar|
|p_read4                                                                                       |   in|   16|     ap_none|                                                                              p_read4|        scalar|
|p_read5                                                                                       |   in|   16|     ap_none|                                                                              p_read5|        scalar|
|p_read6                                                                                       |   in|   16|     ap_none|                                                                              p_read6|        scalar|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_i                 |   in|   16|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o                 |  out|   16|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld          |  out|    1|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9                   |  out|   16|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_i                 |   in|   16|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o                 |  out|   16|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld          |  out|    1|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8                   |  out|   16|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_i                   |   in|   16|     ap_ovld|            void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o                   |  out|   16|     ap_ovld|            void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld            |  out|    1|     ap_ovld|            void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7                   |  out|   16|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_i         |   in|   16|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o         |  out|   16|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6                   |  out|   16|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_i         |   in|   16|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o         |  out|   16|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5                   |  out|   16|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_i         |   in|   16|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o         |  out|   16|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4                   |  out|   16|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_i           |   in|   16|     ap_ovld|    p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o           |  out|   16|     ap_ovld|    p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_ap_vld    |  out|    1|     ap_ovld|    p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3                   |  out|   16|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3|       pointer|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [firmware/nnet_utils/nnet_conv_stream.h:232]   --->   Operation 2 'specpipeline' 'specpipeline_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 10 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln196 = store i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 11 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 12 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln196 = store i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 13 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12 = load i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 14 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln196 = store i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 15 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 16 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln196 = store i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 17 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 18 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln196 = store i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 19 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_6 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 20 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln196 = store i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_6, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 21 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_7 = load i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 22 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln196 = store i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_7, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 23 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln209 = store i16 %p_read_7, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 24 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln209 = store i16 %p_read_6, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 25 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln209 = store i16 %p_read_5, i16 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 26 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln209 = store i16 %p_read_4, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 27 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln209 = store i16 %p_read_3, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 28 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln209 = store i16 %p_read_2, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 29 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln209 = store i16 %p_read_1, i16 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 30 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln232 = ret" [firmware/nnet_utils/nnet_conv_stream.h:232]   --->   Operation 31 'ret' 'ret_ln232' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln232                                                                  (specpipeline) [ 00]
p_read_1                                                                            (read        ) [ 00]
p_read_2                                                                            (read        ) [ 00]
p_read_3                                                                            (read        ) [ 00]
p_read_4                                                                            (read        ) [ 00]
p_read_5                                                                            (read        ) [ 00]
p_read_6                                                                            (read        ) [ 00]
p_read_7                                                                            (read        ) [ 00]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10        (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11        (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12        (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_6 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_7 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
ret_ln232                                                                           (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_2_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_3_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_4_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_5_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_6_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_7_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln196_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_11/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln196_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln196_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln196_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln196_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_6_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln196_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_7_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln196_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln209_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln209_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln209_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln209_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln209_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln209_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln209_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="50" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="88" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="82" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="76" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="70" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="64" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="58" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="52" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_read1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_read2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_read3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_read4 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_read5 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_read6 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 | {}
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 | {}
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {}
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {}
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {}
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {}
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 7u>, config6> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {}
  - Chain level:
	State 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|          | p_read_1_read_fu_52 |
|          | p_read_2_read_fu_58 |
|          | p_read_3_read_fu_64 |
|   read   | p_read_4_read_fu_70 |
|          | p_read_5_read_fu_76 |
|          | p_read_6_read_fu_82 |
|          | p_read_7_read_fu_88 |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
