ARM GAS  /tmp/cccZPNhx.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	HAL_MspInit
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	HAL_MspInit:
  28              	.LFB130:
  29              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/cccZPNhx.s 			page 2


  30:Core/Src/stm32f3xx_hal_msp.c **** 
  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** /**
  62:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f3xx_hal_msp.c ****   */
  64:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f3xx_hal_msp.c **** {
  30              		.loc 1 65 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  66:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f3xx_hal_msp.c **** 
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0000 0A4B     		ldr	r3, .L4
  40 0002 9A69     		ldr	r2, [r3, #24]
  41 0004 42F00102 		orr	r2, r2, #1
  42 0008 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000a 9A69     		ldr	r2, [r3, #24]
  45              	.LBE2:
ARM GAS  /tmp/cccZPNhx.s 			page 3


  65:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  46              		.loc 1 65 1 is_stmt 0 view .LVU5
  47 000c 82B0     		sub	sp, sp, #8
  48              	.LCFI0:
  49              		.cfi_def_cfa_offset 8
  50              	.LBB3:
  51              		.loc 1 70 3 view .LVU6
  52 000e 02F00102 		and	r2, r2, #1
  53 0012 0092     		str	r2, [sp]
  54              		.loc 1 70 3 is_stmt 1 view .LVU7
  55 0014 009A     		ldr	r2, [sp]
  56              	.LBE3:
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  57              		.loc 1 71 3 view .LVU8
  58              	.LBB4:
  59              		.loc 1 71 3 view .LVU9
  60              		.loc 1 71 3 view .LVU10
  61 0016 DA69     		ldr	r2, [r3, #28]
  62 0018 42F08052 		orr	r2, r2, #268435456
  63 001c DA61     		str	r2, [r3, #28]
  64              		.loc 1 71 3 view .LVU11
  65 001e DB69     		ldr	r3, [r3, #28]
  66 0020 03F08053 		and	r3, r3, #268435456
  67 0024 0193     		str	r3, [sp, #4]
  68              		.loc 1 71 3 view .LVU12
  69 0026 019B     		ldr	r3, [sp, #4]
  70              	.LBE4:
  72:Core/Src/stm32f3xx_hal_msp.c **** 
  73:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 0028 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 002a 7047     		bx	lr
  77              	.L5:
  78              		.align	2
  79              	.L4:
  80 002c 00100240 		.word	1073876992
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  85              		.align	1
  86              		.p2align 2,,3
  87              		.global	HAL_SPI_MspInit
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu fpv4-sp-d16
  93              	HAL_SPI_MspInit:
  94              	.LVL0:
  95              	.LFB131:
ARM GAS  /tmp/cccZPNhx.s 			page 4


  79:Core/Src/stm32f3xx_hal_msp.c **** 
  80:Core/Src/stm32f3xx_hal_msp.c **** /**
  81:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP Initialization
  82:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
  84:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f3xx_hal_msp.c **** */
  86:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  87:Core/Src/stm32f3xx_hal_msp.c **** {
  96              		.loc 1 87 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 32
  99              		@ frame_needed = 0, uses_anonymous_args = 0
  88:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 100              		.loc 1 88 3 view .LVU15
  87:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 87 1 is_stmt 0 view .LVU16
 102 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 32
 105              		.cfi_offset 4, -32
 106              		.cfi_offset 5, -28
 107              		.cfi_offset 6, -24
 108              		.cfi_offset 7, -20
 109              		.cfi_offset 8, -16
 110              		.cfi_offset 9, -12
 111              		.cfi_offset 10, -8
 112              		.cfi_offset 14, -4
  89:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 113              		.loc 1 89 5 view .LVU17
 114 0004 0268     		ldr	r2, [r0]
 115 0006 2F4B     		ldr	r3, .L15
  87:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 87 1 view .LVU18
 117 0008 88B0     		sub	sp, sp, #32
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 64
  88:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 88 20 view .LVU19
 121 000a 0024     		movs	r4, #0
 122              		.loc 1 89 5 view .LVU20
 123 000c 9A42     		cmp	r2, r3
  88:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 124              		.loc 1 88 20 view .LVU21
 125 000e CDE90344 		strd	r4, r4, [sp, #12]
 126 0012 CDE90544 		strd	r4, r4, [sp, #20]
 127 0016 0794     		str	r4, [sp, #28]
 128              		.loc 1 89 3 is_stmt 1 view .LVU22
 129              		.loc 1 89 5 is_stmt 0 view .LVU23
 130 0018 02D0     		beq	.L13
  90:Core/Src/stm32f3xx_hal_msp.c ****   {
  91:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  92:Core/Src/stm32f3xx_hal_msp.c **** 
  93:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  94:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  96:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/cccZPNhx.s 			page 5


  97:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 100:Core/Src/stm32f3xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 101:Core/Src/stm32f3xx_hal_msp.c ****     */
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 109:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 110:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 111:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 112:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 113:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 114:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 115:Core/Src/stm32f3xx_hal_msp.c **** 
 116:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 DMA Init */
 117:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1_TX Init */
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA1_Channel3;
 119:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 120:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 121:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 122:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 123:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 124:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 125:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 126:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 127:Core/Src/stm32f3xx_hal_msp.c ****     {
 128:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 129:Core/Src/stm32f3xx_hal_msp.c ****     }
 130:Core/Src/stm32f3xx_hal_msp.c **** 
 131:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 132:Core/Src/stm32f3xx_hal_msp.c **** 
 133:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 interrupt Init */
 134:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 135:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 136:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 137:Core/Src/stm32f3xx_hal_msp.c **** 
 138:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 139:Core/Src/stm32f3xx_hal_msp.c ****   }
 140:Core/Src/stm32f3xx_hal_msp.c **** 
 141:Core/Src/stm32f3xx_hal_msp.c **** }
 131              		.loc 1 141 1 view .LVU24
 132 001a 08B0     		add	sp, sp, #32
 133              	.LCFI4:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 32
 136              		@ sp needed
 137 001c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 138              	.L13:
 139              	.LCFI5:
 140              		.cfi_restore_state
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 141              		.loc 1 95 5 is_stmt 1 view .LVU25
ARM GAS  /tmp/cccZPNhx.s 			page 6


 142              	.LBB5:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 143              		.loc 1 95 5 view .LVU26
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 144              		.loc 1 95 5 view .LVU27
 145 0020 03F56043 		add	r3, r3, #57344
 146              	.LBE5:
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 103 26 is_stmt 0 view .LVU28
 148 0024 0227     		movs	r7, #2
 149              	.LBB6:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 150              		.loc 1 95 5 view .LVU29
 151 0026 9A69     		ldr	r2, [r3, #24]
 152              	.LBE6:
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 153              		.loc 1 118 27 view .LVU30
 154 0028 274E     		ldr	r6, .L15+4
 155              	.LBB7:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 156              		.loc 1 95 5 view .LVU31
 157 002a 42F48052 		orr	r2, r2, #4096
 158 002e 9A61     		str	r2, [r3, #24]
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 159              		.loc 1 95 5 is_stmt 1 view .LVU32
 160 0030 9A69     		ldr	r2, [r3, #24]
 161 0032 02F48052 		and	r2, r2, #4096
 162 0036 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 163              		.loc 1 95 5 view .LVU33
 164 0038 019A     		ldr	r2, [sp, #4]
 165              	.LBE7:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 166              		.loc 1 97 5 view .LVU34
 167              	.LBB8:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 168              		.loc 1 97 5 view .LVU35
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 169              		.loc 1 97 5 view .LVU36
 170 003a 5A69     		ldr	r2, [r3, #20]
 171 003c 42F40032 		orr	r2, r2, #131072
 172 0040 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 173              		.loc 1 97 5 view .LVU37
 174 0042 5B69     		ldr	r3, [r3, #20]
 175              	.LBE8:
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 103 26 is_stmt 0 view .LVU38
 177 0044 0497     		str	r7, [sp, #16]
 178              	.LBB9:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 179              		.loc 1 97 5 view .LVU39
 180 0046 03F40033 		and	r3, r3, #131072
 181 004a 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 182              		.loc 1 97 5 is_stmt 1 view .LVU40
 183              	.LBE9:
ARM GAS  /tmp/cccZPNhx.s 			page 7


 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 184              		.loc 1 105 27 is_stmt 0 view .LVU41
 185 004c 4FF0030A 		mov	r10, #3
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 102 25 view .LVU42
 187 0050 2023     		movs	r3, #32
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 188              		.loc 1 106 31 view .LVU43
 189 0052 4FF00509 		mov	r9, #5
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 190              		.loc 1 107 5 view .LVU44
 191 0056 03A9     		add	r1, sp, #12
 192 0058 0546     		mov	r5, r0
 193 005a 4FF09040 		mov	r0, #1207959552
 194              	.LVL1:
 195              	.LBB10:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 196              		.loc 1 97 5 view .LVU45
 197 005e 029A     		ldr	r2, [sp, #8]
 198              	.LBE10:
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 199              		.loc 1 102 5 is_stmt 1 view .LVU46
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 200              		.loc 1 102 25 is_stmt 0 view .LVU47
 201 0060 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 103 5 is_stmt 1 view .LVU48
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 203              		.loc 1 104 5 view .LVU49
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 204              		.loc 1 105 5 view .LVU50
 109:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205              		.loc 1 109 25 is_stmt 0 view .LVU51
 206 0062 4FF08008 		mov	r8, #128
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207              		.loc 1 106 31 view .LVU52
 208 0066 CDE906A9 		strd	r10, r9, [sp, #24]
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 209              		.loc 1 107 5 is_stmt 1 view .LVU53
 210 006a FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL2:
 109:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 109 5 view .LVU54
 114:Core/Src/stm32f3xx_hal_msp.c **** 
 213              		.loc 1 114 5 is_stmt 0 view .LVU55
 214 006e 4FF09040 		mov	r0, #1207959552
 215 0072 03A9     		add	r1, sp, #12
 111:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 216              		.loc 1 111 26 view .LVU56
 217 0074 CDE90477 		strd	r7, r7, [sp, #16]
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 218              		.loc 1 113 31 view .LVU57
 219 0078 CDE906A9 		strd	r10, r9, [sp, #24]
 109:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 109 25 view .LVU58
 221 007c CDF80C80 		str	r8, [sp, #12]
 110:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
ARM GAS  /tmp/cccZPNhx.s 			page 8


 222              		.loc 1 110 5 is_stmt 1 view .LVU59
 111:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 223              		.loc 1 111 5 view .LVU60
 112:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 224              		.loc 1 112 5 view .LVU61
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 225              		.loc 1 113 5 view .LVU62
 114:Core/Src/stm32f3xx_hal_msp.c **** 
 226              		.loc 1 114 5 view .LVU63
 227 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL3:
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 229              		.loc 1 118 5 view .LVU64
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 230              		.loc 1 118 27 is_stmt 0 view .LVU65
 231 0084 114A     		ldr	r2, .L15+8
 121:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 232              		.loc 1 121 30 view .LVU66
 233 0086 C6F80C80 		str	r8, [r6, #12]
 119:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 234              		.loc 1 119 33 view .LVU67
 235 008a 1023     		movs	r3, #16
 126:Core/Src/stm32f3xx_hal_msp.c ****     {
 236              		.loc 1 126 9 view .LVU68
 237 008c 3046     		mov	r0, r6
 120:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 238              		.loc 1 120 33 view .LVU69
 239 008e B460     		str	r4, [r6, #8]
 123:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 240              		.loc 1 123 40 view .LVU70
 241 0090 C6E90444 		strd	r4, r4, [r6, #16]
 125:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 242              		.loc 1 125 32 view .LVU71
 243 0094 C6E90644 		strd	r4, r4, [r6, #24]
 119:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 244              		.loc 1 119 33 view .LVU72
 245 0098 C6E90023 		strd	r2, r3, [r6]
 120:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 246              		.loc 1 120 5 is_stmt 1 view .LVU73
 121:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 247              		.loc 1 121 5 view .LVU74
 122:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 248              		.loc 1 122 5 view .LVU75
 123:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 249              		.loc 1 123 5 view .LVU76
 124:Core/Src/stm32f3xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 124 5 view .LVU77
 125:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 251              		.loc 1 125 5 view .LVU78
 126:Core/Src/stm32f3xx_hal_msp.c ****     {
 252              		.loc 1 126 5 view .LVU79
 126:Core/Src/stm32f3xx_hal_msp.c ****     {
 253              		.loc 1 126 9 is_stmt 0 view .LVU80
 254 009c FFF7FEFF 		bl	HAL_DMA_Init
 255              	.LVL4:
 126:Core/Src/stm32f3xx_hal_msp.c ****     {
 256              		.loc 1 126 8 view .LVU81
ARM GAS  /tmp/cccZPNhx.s 			page 9


 257 00a0 60B9     		cbnz	r0, .L14
 258              	.L8:
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 259              		.loc 1 131 5 is_stmt 1 view .LVU82
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 260              		.loc 1 131 5 view .LVU83
 134:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 261              		.loc 1 134 5 is_stmt 0 view .LVU84
 262 00a2 0022     		movs	r2, #0
 263 00a4 1146     		mov	r1, r2
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 264              		.loc 1 131 5 view .LVU85
 265 00a6 6E65     		str	r6, [r5, #84]
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 266              		.loc 1 131 5 is_stmt 1 view .LVU86
 134:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 267              		.loc 1 134 5 is_stmt 0 view .LVU87
 268 00a8 2320     		movs	r0, #35
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 269              		.loc 1 131 5 view .LVU88
 270 00aa 7562     		str	r5, [r6, #36]
 134:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 271              		.loc 1 134 5 is_stmt 1 view .LVU89
 272 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 273              	.LVL5:
 135:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 274              		.loc 1 135 5 view .LVU90
 275 00b0 2320     		movs	r0, #35
 276 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 277              	.LVL6:
 278              		.loc 1 141 1 is_stmt 0 view .LVU91
 279 00b6 08B0     		add	sp, sp, #32
 280              	.LCFI6:
 281              		.cfi_remember_state
 282              		.cfi_def_cfa_offset 32
 283              		@ sp needed
 284 00b8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 285              	.LVL7:
 286              	.L14:
 287              	.LCFI7:
 288              		.cfi_restore_state
 128:Core/Src/stm32f3xx_hal_msp.c ****     }
 289              		.loc 1 128 7 is_stmt 1 view .LVU92
 290 00bc FFF7FEFF 		bl	Error_Handler
 291              	.LVL8:
 292 00c0 EFE7     		b	.L8
 293              	.L16:
 294 00c2 00BF     		.align	2
 295              	.L15:
 296 00c4 00300140 		.word	1073819648
 297 00c8 00000000 		.word	hdma_spi1_tx
 298 00cc 30000240 		.word	1073872944
 299              		.cfi_endproc
 300              	.LFE131:
 302              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 303              		.align	1
 304              		.p2align 2,,3
ARM GAS  /tmp/cccZPNhx.s 			page 10


 305              		.global	HAL_SPI_MspDeInit
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 309              		.fpu fpv4-sp-d16
 311              	HAL_SPI_MspDeInit:
 312              	.LVL9:
 313              	.LFB132:
 142:Core/Src/stm32f3xx_hal_msp.c **** 
 143:Core/Src/stm32f3xx_hal_msp.c **** /**
 144:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 145:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 146:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 147:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f3xx_hal_msp.c **** */
 149:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 150:Core/Src/stm32f3xx_hal_msp.c **** {
 314              		.loc 1 150 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 151:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 318              		.loc 1 151 3 view .LVU94
 319              		.loc 1 151 5 is_stmt 0 view .LVU95
 320 0000 0C4B     		ldr	r3, .L23
 321 0002 0268     		ldr	r2, [r0]
 322 0004 9A42     		cmp	r2, r3
 323 0006 00D0     		beq	.L22
 324 0008 7047     		bx	lr
 325              	.L22:
 152:Core/Src/stm32f3xx_hal_msp.c ****   {
 153:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 154:Core/Src/stm32f3xx_hal_msp.c **** 
 155:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 156:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 157:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 326              		.loc 1 157 5 is_stmt 1 view .LVU96
 327 000a 0B4A     		ldr	r2, .L23+4
 150:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 328              		.loc 1 150 1 is_stmt 0 view .LVU97
 329 000c 10B5     		push	{r4, lr}
 330              	.LCFI8:
 331              		.cfi_def_cfa_offset 8
 332              		.cfi_offset 4, -8
 333              		.cfi_offset 14, -4
 334              		.loc 1 157 5 view .LVU98
 335 000e 9369     		ldr	r3, [r2, #24]
 336 0010 0446     		mov	r4, r0
 337 0012 23F48053 		bic	r3, r3, #4096
 338 0016 9361     		str	r3, [r2, #24]
 158:Core/Src/stm32f3xx_hal_msp.c **** 
 159:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 160:Core/Src/stm32f3xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 161:Core/Src/stm32f3xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 162:Core/Src/stm32f3xx_hal_msp.c ****     */
 163:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 339              		.loc 1 163 5 is_stmt 1 view .LVU99
ARM GAS  /tmp/cccZPNhx.s 			page 11


 340 0018 A021     		movs	r1, #160
 341 001a 4FF09040 		mov	r0, #1207959552
 342              	.LVL10:
 343              		.loc 1 163 5 is_stmt 0 view .LVU100
 344 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 345              	.LVL11:
 164:Core/Src/stm32f3xx_hal_msp.c **** 
 165:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 166:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 346              		.loc 1 166 5 is_stmt 1 view .LVU101
 347 0022 606D     		ldr	r0, [r4, #84]
 348 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 349              	.LVL12:
 167:Core/Src/stm32f3xx_hal_msp.c **** 
 168:Core/Src/stm32f3xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 169:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 350              		.loc 1 169 5 view .LVU102
 351 0028 2320     		movs	r0, #35
 170:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 171:Core/Src/stm32f3xx_hal_msp.c **** 
 172:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 173:Core/Src/stm32f3xx_hal_msp.c ****   }
 174:Core/Src/stm32f3xx_hal_msp.c **** 
 175:Core/Src/stm32f3xx_hal_msp.c **** }
 352              		.loc 1 175 1 is_stmt 0 view .LVU103
 353 002a BDE81040 		pop	{r4, lr}
 354              	.LCFI9:
 355              		.cfi_restore 14
 356              		.cfi_restore 4
 357              		.cfi_def_cfa_offset 0
 358              	.LVL13:
 169:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 359              		.loc 1 169 5 view .LVU104
 360 002e FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 361              	.LVL14:
 362              	.L24:
 363 0032 00BF     		.align	2
 364              	.L23:
 365 0034 00300140 		.word	1073819648
 366 0038 00100240 		.word	1073876992
 367              		.cfi_endproc
 368              	.LFE132:
 370              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 371              		.align	1
 372              		.p2align 2,,3
 373              		.global	HAL_TIM_Base_MspInit
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 377              		.fpu fpv4-sp-d16
 379              	HAL_TIM_Base_MspInit:
 380              	.LVL15:
 381              	.LFB133:
 176:Core/Src/stm32f3xx_hal_msp.c **** 
 177:Core/Src/stm32f3xx_hal_msp.c **** /**
 178:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 179:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/cccZPNhx.s 			page 12


 180:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 181:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f3xx_hal_msp.c **** */
 183:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 184:Core/Src/stm32f3xx_hal_msp.c **** {
 382              		.loc 1 184 1 is_stmt 1 view -0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 8
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 185:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 386              		.loc 1 185 3 view .LVU106
 184:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 387              		.loc 1 184 1 is_stmt 0 view .LVU107
 388 0000 00B5     		push	{lr}
 389              	.LCFI10:
 390              		.cfi_def_cfa_offset 4
 391              		.cfi_offset 14, -4
 392              		.loc 1 185 15 view .LVU108
 393 0002 0368     		ldr	r3, [r0]
 394              		.loc 1 185 5 view .LVU109
 395 0004 154A     		ldr	r2, .L31
 396 0006 9342     		cmp	r3, r2
 184:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 397              		.loc 1 184 1 view .LVU110
 398 0008 83B0     		sub	sp, sp, #12
 399              	.LCFI11:
 400              		.cfi_def_cfa_offset 16
 401              		.loc 1 185 5 view .LVU111
 402 000a 12D0     		beq	.L29
 186:Core/Src/stm32f3xx_hal_msp.c ****   {
 187:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 188:Core/Src/stm32f3xx_hal_msp.c **** 
 189:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 190:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 191:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 192:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 193:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 194:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 195:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 196:Core/Src/stm32f3xx_hal_msp.c **** 
 197:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 198:Core/Src/stm32f3xx_hal_msp.c ****   }
 199:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 403              		.loc 1 199 8 is_stmt 1 view .LVU112
 404              		.loc 1 199 10 is_stmt 0 view .LVU113
 405 000c 144A     		ldr	r2, .L31+4
 406 000e 9342     		cmp	r3, r2
 407 0010 02D0     		beq	.L30
 200:Core/Src/stm32f3xx_hal_msp.c ****   {
 201:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 202:Core/Src/stm32f3xx_hal_msp.c **** 
 203:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 204:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 205:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 206:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 207:Core/Src/stm32f3xx_hal_msp.c **** 
 208:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
ARM GAS  /tmp/cccZPNhx.s 			page 13


 209:Core/Src/stm32f3xx_hal_msp.c ****   }
 210:Core/Src/stm32f3xx_hal_msp.c **** 
 211:Core/Src/stm32f3xx_hal_msp.c **** }
 408              		.loc 1 211 1 view .LVU114
 409 0012 03B0     		add	sp, sp, #12
 410              	.LCFI12:
 411              		.cfi_remember_state
 412              		.cfi_def_cfa_offset 4
 413              		@ sp needed
 414 0014 5DF804FB 		ldr	pc, [sp], #4
 415              	.L30:
 416              	.LCFI13:
 417              		.cfi_restore_state
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 418              		.loc 1 205 5 is_stmt 1 view .LVU115
 419              	.LBB11:
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 420              		.loc 1 205 5 view .LVU116
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 421              		.loc 1 205 5 view .LVU117
 422 0018 124B     		ldr	r3, .L31+8
 423 001a DA69     		ldr	r2, [r3, #28]
 424 001c 42F00202 		orr	r2, r2, #2
 425 0020 DA61     		str	r2, [r3, #28]
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 426              		.loc 1 205 5 view .LVU118
 427 0022 DB69     		ldr	r3, [r3, #28]
 428 0024 03F00203 		and	r3, r3, #2
 429 0028 0193     		str	r3, [sp, #4]
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 430              		.loc 1 205 5 view .LVU119
 431 002a 019B     		ldr	r3, [sp, #4]
 432              	.LBE11:
 433              		.loc 1 211 1 is_stmt 0 view .LVU120
 434 002c 03B0     		add	sp, sp, #12
 435              	.LCFI14:
 436              		.cfi_remember_state
 437              		.cfi_def_cfa_offset 4
 438              		@ sp needed
 439 002e 5DF804FB 		ldr	pc, [sp], #4
 440              	.L29:
 441              	.LCFI15:
 442              		.cfi_restore_state
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 443              		.loc 1 191 5 is_stmt 1 view .LVU121
 444              	.LBB12:
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 445              		.loc 1 191 5 view .LVU122
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 446              		.loc 1 191 5 view .LVU123
 447 0032 0C4B     		ldr	r3, .L31+8
 448 0034 9A69     		ldr	r2, [r3, #24]
 449 0036 42F40062 		orr	r2, r2, #2048
 450 003a 9A61     		str	r2, [r3, #24]
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 451              		.loc 1 191 5 view .LVU124
 452 003c 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/cccZPNhx.s 			page 14


 453              	.LBE12:
 193:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 454              		.loc 1 193 5 is_stmt 0 view .LVU125
 455 003e 0022     		movs	r2, #0
 456              	.LBB13:
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 457              		.loc 1 191 5 view .LVU126
 458 0040 03F40063 		and	r3, r3, #2048
 459 0044 0093     		str	r3, [sp]
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 460              		.loc 1 191 5 is_stmt 1 view .LVU127
 461              	.LBE13:
 193:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 462              		.loc 1 193 5 is_stmt 0 view .LVU128
 463 0046 1146     		mov	r1, r2
 464 0048 1920     		movs	r0, #25
 465              	.LVL16:
 466              	.LBB14:
 191:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 467              		.loc 1 191 5 view .LVU129
 468 004a 009B     		ldr	r3, [sp]
 469              	.LBE14:
 193:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 470              		.loc 1 193 5 is_stmt 1 view .LVU130
 471 004c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 472              	.LVL17:
 194:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 473              		.loc 1 194 5 view .LVU131
 474 0050 1920     		movs	r0, #25
 475              		.loc 1 211 1 is_stmt 0 view .LVU132
 476 0052 03B0     		add	sp, sp, #12
 477              	.LCFI16:
 478              		.cfi_def_cfa_offset 4
 479              		@ sp needed
 480 0054 5DF804EB 		ldr	lr, [sp], #4
 481              	.LCFI17:
 482              		.cfi_restore 14
 483              		.cfi_def_cfa_offset 0
 194:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 484              		.loc 1 194 5 view .LVU133
 485 0058 FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 486              	.LVL18:
 487              	.L32:
 488              		.align	2
 489              	.L31:
 490 005c 002C0140 		.word	1073818624
 491 0060 00040040 		.word	1073742848
 492 0064 00100240 		.word	1073876992
 493              		.cfi_endproc
 494              	.LFE133:
 496              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 497              		.align	1
 498              		.p2align 2,,3
 499              		.global	HAL_TIM_Base_MspDeInit
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
ARM GAS  /tmp/cccZPNhx.s 			page 15


 503              		.fpu fpv4-sp-d16
 505              	HAL_TIM_Base_MspDeInit:
 506              	.LVL19:
 507              	.LFB134:
 212:Core/Src/stm32f3xx_hal_msp.c **** 
 213:Core/Src/stm32f3xx_hal_msp.c **** /**
 214:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 215:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 216:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 217:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 218:Core/Src/stm32f3xx_hal_msp.c **** */
 219:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 220:Core/Src/stm32f3xx_hal_msp.c **** {
 508              		.loc 1 220 1 is_stmt 1 view -0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512              		@ link register save eliminated.
 221:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 513              		.loc 1 221 3 view .LVU135
 514              		.loc 1 221 15 is_stmt 0 view .LVU136
 515 0000 0368     		ldr	r3, [r0]
 516              		.loc 1 221 5 view .LVU137
 517 0002 0B4A     		ldr	r2, .L38
 518 0004 9342     		cmp	r3, r2
 519 0006 0AD0     		beq	.L36
 222:Core/Src/stm32f3xx_hal_msp.c ****   {
 223:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 224:Core/Src/stm32f3xx_hal_msp.c **** 
 225:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 226:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 227:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 228:Core/Src/stm32f3xx_hal_msp.c **** 
 229:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 230:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 231:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 232:Core/Src/stm32f3xx_hal_msp.c **** 
 233:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 234:Core/Src/stm32f3xx_hal_msp.c ****   }
 235:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 520              		.loc 1 235 8 is_stmt 1 view .LVU138
 521              		.loc 1 235 10 is_stmt 0 view .LVU139
 522 0008 0A4A     		ldr	r2, .L38+4
 523 000a 9342     		cmp	r3, r2
 524 000c 00D0     		beq	.L37
 236:Core/Src/stm32f3xx_hal_msp.c ****   {
 237:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 238:Core/Src/stm32f3xx_hal_msp.c **** 
 239:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 240:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 241:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 242:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 243:Core/Src/stm32f3xx_hal_msp.c **** 
 244:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 245:Core/Src/stm32f3xx_hal_msp.c ****   }
 246:Core/Src/stm32f3xx_hal_msp.c **** 
 247:Core/Src/stm32f3xx_hal_msp.c **** }
ARM GAS  /tmp/cccZPNhx.s 			page 16


 525              		.loc 1 247 1 view .LVU140
 526 000e 7047     		bx	lr
 527              	.L37:
 241:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 528              		.loc 1 241 5 is_stmt 1 view .LVU141
 529 0010 02F50332 		add	r2, r2, #134144
 530 0014 D369     		ldr	r3, [r2, #28]
 531 0016 23F00203 		bic	r3, r3, #2
 532 001a D361     		str	r3, [r2, #28]
 533              		.loc 1 247 1 is_stmt 0 view .LVU142
 534 001c 7047     		bx	lr
 535              	.L36:
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 536              		.loc 1 227 5 is_stmt 1 view .LVU143
 537 001e 02F56442 		add	r2, r2, #58368
 230:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 538              		.loc 1 230 5 is_stmt 0 view .LVU144
 539 0022 1920     		movs	r0, #25
 540              	.LVL20:
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 541              		.loc 1 227 5 view .LVU145
 542 0024 9369     		ldr	r3, [r2, #24]
 543 0026 23F40063 		bic	r3, r3, #2048
 544 002a 9361     		str	r3, [r2, #24]
 230:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 545              		.loc 1 230 5 is_stmt 1 view .LVU146
 546 002c FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 547              	.LVL21:
 548              	.L39:
 549              		.align	2
 550              	.L38:
 551 0030 002C0140 		.word	1073818624
 552 0034 00040040 		.word	1073742848
 553              		.cfi_endproc
 554              	.LFE134:
 556              		.text
 557              	.Letext0:
 558              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 559              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 560              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 561              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 562              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 563              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 564              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 565              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 566              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 567              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 568              		.file 12 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 569              		.file 13 "/usr/include/newlib/sys/_types.h"
 570              		.file 14 "/usr/include/newlib/sys/reent.h"
 571              		.file 15 "/usr/include/newlib/sys/lock.h"
 572              		.file 16 "/usr/include/newlib/stdlib.h"
 573              		.file 17 "Core/Inc/game_symbols.h"
 574              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 575              		.file 19 "Core/Inc/main.h"
ARM GAS  /tmp/cccZPNhx.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/cccZPNhx.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cccZPNhx.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cccZPNhx.s:80     .text.HAL_MspInit:000000000000002c $d
     /tmp/cccZPNhx.s:85     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cccZPNhx.s:93     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cccZPNhx.s:296    .text.HAL_SPI_MspInit:00000000000000c4 $d
     /tmp/cccZPNhx.s:303    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cccZPNhx.s:311    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cccZPNhx.s:365    .text.HAL_SPI_MspDeInit:0000000000000034 $d
     /tmp/cccZPNhx.s:371    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cccZPNhx.s:379    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cccZPNhx.s:490    .text.HAL_TIM_Base_MspInit:000000000000005c $d
     /tmp/cccZPNhx.s:497    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cccZPNhx.s:505    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cccZPNhx.s:551    .text.HAL_TIM_Base_MspDeInit:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_spi1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
