
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/437.leslie3d-271B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3583116 heartbeat IPC: 2.79087 cumulative IPC: 2.79087 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7166110 heartbeat IPC: 2.79096 cumulative IPC: 2.79091 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 25000005 cycles: 8957603 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 12855606 heartbeat IPC: 1.75762 cumulative IPC: 1.28271 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 20671027 heartbeat IPC: 1.27952 cumulative IPC: 1.28058 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 28482570 heartbeat IPC: 1.28016 cumulative IPC: 1.28041 (Simulation time: 0 hr 2 min 17 sec) 
Finished CPU 0 instructions: 25000000 cycles: 19524968 cumulative IPC: 1.28041 (Simulation time: 0 hr 2 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.28041 instructions: 25000000 cycles: 19524968
cpu0_DTLB TOTAL     ACCESS:    4216562  HIT:    4214584  MISS:       1978
cpu0_DTLB LOAD      ACCESS:    3809192  HIT:    3808203  MISS:        989
cpu0_DTLB RFO       ACCESS:     407370  HIT:     406381  MISS:        989
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 216.834 cycles
cpu0_ITLB TOTAL     ACCESS:      95524  HIT:      95524  MISS:          0
cpu0_ITLB LOAD      ACCESS:      95524  HIT:      95524  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       1978  HIT:          0  MISS:       1978
cpu0_STLB LOAD      ACCESS:        989  HIT:          0  MISS:        989
cpu0_STLB RFO       ACCESS:        989  HIT:          0  MISS:        989
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.834 cycles
cpu0_L1D TOTAL     ACCESS:    5523716  HIT:    5401077  MISS:     122639
cpu0_L1D LOAD      ACCESS:    5403967  HIT:    5342639  MISS:      61328
cpu0_L1D RFO       ACCESS:     117771  HIT:      56460  MISS:      61311
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1978  HIT:       1978  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 223.389 cycles
cpu0_L2C TOTAL     ACCESS:     183940  HIT:      61301  MISS:     122639
cpu0_L2C LOAD      ACCESS:      61328  HIT:          0  MISS:      61328
cpu0_L2C RFO       ACCESS:      61311  HIT:          0  MISS:      61311
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      61301  HIT:      61301  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 212.389 cycles
LLC TOTAL     ACCESS:     184058  HIT:      61419  MISS:     122639
LLC LOAD      ACCESS:      61328  HIT:          0  MISS:      61328
LLC RFO       ACCESS:      61311  HIT:          0  MISS:      61311
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      61419  HIT:      61419  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 191.389 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:     122639
 DBUS AVG_CONGESTED_CYCLE:    3.91373
 WQ ROW_BUFFER_HIT:      18144  ROW_BUFFER_MISS:      43242  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.3936% MPKI: 0.31272 Average ROB Occupancy at Mispredict: 339.477
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.31272
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

