<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: dwcotg_core_global_regs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">dwcotg_core_global_regs_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="dwcotg__regs_8h_source.html">dwcotg_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a109b4183c4009de87e04e366b7389f4b"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a109b4183c4009de87e04e366b7389f4b">gotgctl</a></td></tr>
<tr class="separator:a109b4183c4009de87e04e366b7389f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c19a03fcf6a8d61b83b38c601b43d71"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a3c19a03fcf6a8d61b83b38c601b43d71">gotgint</a></td></tr>
<tr class="separator:a3c19a03fcf6a8d61b83b38c601b43d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90503301ae991626f0d4580a92facea"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#ab90503301ae991626f0d4580a92facea">gahbcfg</a></td></tr>
<tr class="separator:ab90503301ae991626f0d4580a92facea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99daf39fd058655ab382344c5743338c"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a99daf39fd058655ab382344c5743338c">gusbcfg</a></td></tr>
<tr class="separator:a99daf39fd058655ab382344c5743338c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe904cce3ee6f0cf4c15d8d9a62a940"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a4fe904cce3ee6f0cf4c15d8d9a62a940">grstctl</a></td></tr>
<tr class="separator:a4fe904cce3ee6f0cf4c15d8d9a62a940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedddc8d680a3b98c74aa9c9d35700be"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#aaedddc8d680a3b98c74aa9c9d35700be">gintsts</a></td></tr>
<tr class="separator:aaedddc8d680a3b98c74aa9c9d35700be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69403779fcb60e23a47623cbc7df255c"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a69403779fcb60e23a47623cbc7df255c">gintmsk</a></td></tr>
<tr class="separator:a69403779fcb60e23a47623cbc7df255c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66be8b4f3f44034e770e5c6a4bf23461"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a66be8b4f3f44034e770e5c6a4bf23461">grxstsr</a></td></tr>
<tr class="separator:a66be8b4f3f44034e770e5c6a4bf23461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195b783b961deaa245d1b68613b204d0"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a195b783b961deaa245d1b68613b204d0">grxstsp</a></td></tr>
<tr class="separator:a195b783b961deaa245d1b68613b204d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9225f3b65354a19f30f5f8adcc90e133"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a9225f3b65354a19f30f5f8adcc90e133">grxfsiz</a></td></tr>
<tr class="separator:a9225f3b65354a19f30f5f8adcc90e133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c464d61930c5627e235cbcf14ceea3"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a59c464d61930c5627e235cbcf14ceea3">gnptxfsiz</a></td></tr>
<tr class="separator:a59c464d61930c5627e235cbcf14ceea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1708dc0e7a9f9da11532ffc03f97c2"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a3b1708dc0e7a9f9da11532ffc03f97c2">gnptxsts</a></td></tr>
<tr class="separator:a3b1708dc0e7a9f9da11532ffc03f97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4789244e5d3fe75f6e933ed1763eeab1"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a4789244e5d3fe75f6e933ed1763eeab1">gi2cctl</a></td></tr>
<tr class="separator:a4789244e5d3fe75f6e933ed1763eeab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec7fc98e4d03d5e3712207a5c1659cd"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#abec7fc98e4d03d5e3712207a5c1659cd">gpvndctl</a></td></tr>
<tr class="separator:abec7fc98e4d03d5e3712207a5c1659cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffd51ee26d111a75ab483e45469e637"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#aeffd51ee26d111a75ab483e45469e637">gccfg</a></td></tr>
<tr class="separator:aeffd51ee26d111a75ab483e45469e637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090be591b7459c5f8eba016446ec0750"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a090be591b7459c5f8eba016446ec0750">guid</a></td></tr>
<tr class="separator:a090be591b7459c5f8eba016446ec0750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6dc5c623dd2535ce17f7aa762821cf9"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#ad6dc5c623dd2535ce17f7aa762821cf9">gsnpsid</a></td></tr>
<tr class="separator:ad6dc5c623dd2535ce17f7aa762821cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58783dca637814011bfc11e9f4a87fef"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a58783dca637814011bfc11e9f4a87fef">ghwcfg1</a></td></tr>
<tr class="separator:a58783dca637814011bfc11e9f4a87fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aabf3093ecbfe5cd9ae79b55f7f9ba1"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a9aabf3093ecbfe5cd9ae79b55f7f9ba1">ghwcfg2</a></td></tr>
<tr class="separator:a9aabf3093ecbfe5cd9ae79b55f7f9ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41b10aaa5398a3c9f8684a9b8fd9af2"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#ae41b10aaa5398a3c9f8684a9b8fd9af2">ghwcfg3</a></td></tr>
<tr class="separator:ae41b10aaa5398a3c9f8684a9b8fd9af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f1ebcefae67c92f245bee83537b5aa"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#ad3f1ebcefae67c92f245bee83537b5aa">ghwcfg4</a></td></tr>
<tr class="separator:ad3f1ebcefae67c92f245bee83537b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccebad7cc5d040830d50aa5ce73a4e1"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#aaccebad7cc5d040830d50aa5ce73a4e1">glpmcfg</a></td></tr>
<tr class="separator:aaccebad7cc5d040830d50aa5ce73a4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559d6a63fd61534dc0d6194f5b45fd27"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a559d6a63fd61534dc0d6194f5b45fd27">gpwrdn</a></td></tr>
<tr class="separator:a559d6a63fd61534dc0d6194f5b45fd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1413288c36589326dd9f2d8e45006cbe"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a1413288c36589326dd9f2d8e45006cbe">gdfifocfg</a></td></tr>
<tr class="separator:a1413288c36589326dd9f2d8e45006cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15d2cfeb79a606853de9f086788bc5b"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#af15d2cfeb79a606853de9f086788bc5b">adpctl</a></td></tr>
<tr class="separator:af15d2cfeb79a606853de9f086788bc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06dca0c34721139208a1107a0b43b5e9"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a06dca0c34721139208a1107a0b43b5e9">reserved39</a> [39]</td></tr>
<tr class="separator:a06dca0c34721139208a1107a0b43b5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00a5b1063fd1b148de390fd389bb9fc"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#af00a5b1063fd1b148de390fd389bb9fc">hptxfsiz</a></td></tr>
<tr class="separator:af00a5b1063fd1b148de390fd389bb9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eedd9fcc64d044e7f79ca12052de8fa"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwcotg__core__global__regs__t.html#a1eedd9fcc64d044e7f79ca12052de8fa">dtxfsiz</a> [15]</td></tr>
<tr class="separator:a1eedd9fcc64d044e7f79ca12052de8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DWC_otg Core registers . The dwcotg_core_global_regs structure defines the size and relative field offsets for the Core Global registers. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a109b4183c4009de87e04e366b7389f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a109b4183c4009de87e04e366b7389f4b">&#9670;&nbsp;</a></span>gotgctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gotgctl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OTG Control and Status Register. <em>Offset: 000h</em> </p>

</div>
</div>
<a id="a3c19a03fcf6a8d61b83b38c601b43d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c19a03fcf6a8d61b83b38c601b43d71">&#9670;&nbsp;</a></span>gotgint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gotgint</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OTG Interrupt Register. <em>Offset: 004h</em> </p>

</div>
</div>
<a id="ab90503301ae991626f0d4580a92facea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90503301ae991626f0d4580a92facea">&#9670;&nbsp;</a></span>gahbcfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gahbcfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core AHB Configuration Register. <em>Offset: 008h</em> </p>

</div>
</div>
<a id="a99daf39fd058655ab382344c5743338c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99daf39fd058655ab382344c5743338c">&#9670;&nbsp;</a></span>gusbcfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gusbcfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core USB Configuration Register. <em>Offset: 00Ch</em> </p>

</div>
</div>
<a id="a4fe904cce3ee6f0cf4c15d8d9a62a940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe904cce3ee6f0cf4c15d8d9a62a940">&#9670;&nbsp;</a></span>grstctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::grstctl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core Reset Register. <em>Offset: 010h</em> </p>

</div>
</div>
<a id="aaedddc8d680a3b98c74aa9c9d35700be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedddc8d680a3b98c74aa9c9d35700be">&#9670;&nbsp;</a></span>gintsts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gintsts</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core Interrupt Register. <em>Offset: 014h</em> </p>

</div>
</div>
<a id="a69403779fcb60e23a47623cbc7df255c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69403779fcb60e23a47623cbc7df255c">&#9670;&nbsp;</a></span>gintmsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gintmsk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core Interrupt Mask Register. <em>Offset: 018h</em> </p>

</div>
</div>
<a id="a66be8b4f3f44034e770e5c6a4bf23461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66be8b4f3f44034e770e5c6a4bf23461">&#9670;&nbsp;</a></span>grxstsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::grxstsr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Status Queue Read Register (Read Only). <em>Offset: 01Ch</em> </p>

</div>
</div>
<a id="a195b783b961deaa245d1b68613b204d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195b783b961deaa245d1b68613b204d0">&#9670;&nbsp;</a></span>grxstsp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::grxstsp</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Status Queue Read &amp; POP Register (Read Only). <em>Offset: 020h</em> </p>

</div>
</div>
<a id="a9225f3b65354a19f30f5f8adcc90e133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9225f3b65354a19f30f5f8adcc90e133">&#9670;&nbsp;</a></span>grxfsiz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::grxfsiz</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Size Register. <em>Offset: 024h</em> </p>

</div>
</div>
<a id="a59c464d61930c5627e235cbcf14ceea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c464d61930c5627e235cbcf14ceea3">&#9670;&nbsp;</a></span>gnptxfsiz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gnptxfsiz</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non Periodic Transmit FIFO Size Register. <em>Offset: 028h</em> </p>

</div>
</div>
<a id="a3b1708dc0e7a9f9da11532ffc03f97c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1708dc0e7a9f9da11532ffc03f97c2">&#9670;&nbsp;</a></span>gnptxsts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gnptxsts</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non Periodic Transmit FIFO/Queue Status Register (Read Only). <em>Offset: 02Ch</em> </p>

</div>
</div>
<a id="a4789244e5d3fe75f6e933ed1763eeab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4789244e5d3fe75f6e933ed1763eeab1">&#9670;&nbsp;</a></span>gi2cctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gi2cctl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Access Register. <em>Offset: 030h</em> </p>

</div>
</div>
<a id="abec7fc98e4d03d5e3712207a5c1659cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec7fc98e4d03d5e3712207a5c1659cd">&#9670;&nbsp;</a></span>gpvndctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gpvndctl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHY Vendor Control Register. <em>Offset: 034h</em> </p>

</div>
</div>
<a id="aeffd51ee26d111a75ab483e45469e637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffd51ee26d111a75ab483e45469e637">&#9670;&nbsp;</a></span>gccfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gccfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Purpose Input/Output Register. <em>Offset: 038h</em> </p>

</div>
</div>
<a id="a090be591b7459c5f8eba016446ec0750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090be591b7459c5f8eba016446ec0750">&#9670;&nbsp;</a></span>guid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::guid</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User ID Register. <em>Offset: 03Ch</em> </p>

</div>
</div>
<a id="ad6dc5c623dd2535ce17f7aa762821cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6dc5c623dd2535ce17f7aa762821cf9">&#9670;&nbsp;</a></span>gsnpsid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gsnpsid</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Synopsys ID Register (Read Only). <em>Offset: 040h</em> </p>

</div>
</div>
<a id="a58783dca637814011bfc11e9f4a87fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58783dca637814011bfc11e9f4a87fef">&#9670;&nbsp;</a></span>ghwcfg1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::ghwcfg1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User HW Config1 Register (Read Only). <em>Offset: 044h</em> </p>

</div>
</div>
<a id="a9aabf3093ecbfe5cd9ae79b55f7f9ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aabf3093ecbfe5cd9ae79b55f7f9ba1">&#9670;&nbsp;</a></span>ghwcfg2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::ghwcfg2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User HW Config2 Register (Read Only). <em>Offset: 048h</em> </p>

</div>
</div>
<a id="ae41b10aaa5398a3c9f8684a9b8fd9af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41b10aaa5398a3c9f8684a9b8fd9af2">&#9670;&nbsp;</a></span>ghwcfg3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::ghwcfg3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User HW Config3 Register (Read Only). <em>Offset: 04Ch</em> </p>

</div>
</div>
<a id="ad3f1ebcefae67c92f245bee83537b5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f1ebcefae67c92f245bee83537b5aa">&#9670;&nbsp;</a></span>ghwcfg4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::ghwcfg4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User HW Config4 Register (Read Only). <em>Offset: 050h</em> </p>

</div>
</div>
<a id="aaccebad7cc5d040830d50aa5ce73a4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaccebad7cc5d040830d50aa5ce73a4e1">&#9670;&nbsp;</a></span>glpmcfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::glpmcfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core LPM Configuration register <em>Offset: 054h</em> </p>

</div>
</div>
<a id="a559d6a63fd61534dc0d6194f5b45fd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559d6a63fd61534dc0d6194f5b45fd27">&#9670;&nbsp;</a></span>gpwrdn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gpwrdn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global PowerDn Register <em>Offset: 058h</em> </p>

</div>
</div>
<a id="a1413288c36589326dd9f2d8e45006cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1413288c36589326dd9f2d8e45006cbe">&#9670;&nbsp;</a></span>gdfifocfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::gdfifocfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Global DFIFO SW Config Register <em>Offset: 05Ch</em> </p>

</div>
</div>
<a id="af15d2cfeb79a606853de9f086788bc5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15d2cfeb79a606853de9f086788bc5b">&#9670;&nbsp;</a></span>adpctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::adpctl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Control Register <em>Offset: 060h</em> </p>

</div>
</div>
<a id="a06dca0c34721139208a1107a0b43b5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06dca0c34721139208a1107a0b43b5e9">&#9670;&nbsp;</a></span>reserved39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::reserved39[39]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved <em>Offset: 064h-0FFh</em> </p>

</div>
</div>
<a id="af00a5b1063fd1b148de390fd389bb9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af00a5b1063fd1b148de390fd389bb9fc">&#9670;&nbsp;</a></span>hptxfsiz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::hptxfsiz</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Host Periodic Transmit FIFO Size Register. <em>Offset: 100h</em> </p>

</div>
</div>
<a id="a1eedd9fcc64d044e7f79ca12052de8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eedd9fcc64d044e7f79ca12052de8fa">&#9670;&nbsp;</a></span>dtxfsiz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="arm_2type_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dwcotg_core_global_regs_t::dtxfsiz[15]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Periodic Transmit FIFO::n Register if dedicated fifos are disabled, otherwise Device Transmit FIFO::n Register. <em>Offset: 104h + (FIFO_Number-1)*04h, 1 &lt;= FIFO Number &lt;= 15 (1&lt;=n&lt;=15).</em> </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
