<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3513" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3513{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3513{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3513{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3513{left:70px;bottom:1084px;}
#t5_3513{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t6_3513{left:349px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t7_3513{left:96px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_3513{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3513{left:96px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_3513{left:96px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_3513{left:70px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_3513{left:70px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#td_3513{left:70px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#te_3513{left:70px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tf_3513{left:70px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_3513{left:70px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#th_3513{left:70px;bottom:854px;letter-spacing:-0.1px;}
#ti_3513{left:156px;bottom:854px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tj_3513{left:70px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3513{left:70px;bottom:790px;letter-spacing:0.15px;}
#tl_3513{left:70px;bottom:766px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tm_3513{left:70px;bottom:749px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#tn_3513{left:70px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#to_3513{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_3513{left:70px;bottom:699px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_3513{left:70px;bottom:515px;}
#tr_3513{left:96px;bottom:518px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_3513{left:425px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3513{left:96px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_3513{left:96px;bottom:485px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tv_3513{left:96px;bottom:468px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#tw_3513{left:96px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3513{left:96px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_3513{left:70px;bottom:410px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#tz_3513{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t10_3513{left:70px;bottom:353px;letter-spacing:0.16px;}
#t11_3513{left:70px;bottom:329px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t12_3513{left:70px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3513{left:70px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_3513{left:70px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t15_3513{left:70px;bottom:261px;letter-spacing:-0.13px;}
#t16_3513{left:295px;bottom:570px;letter-spacing:0.12px;word-spacing:0.02px;}
#t17_3513{left:397px;bottom:570px;letter-spacing:0.15px;word-spacing:-0.07px;}
#t18_3513{left:262px;bottom:131px;letter-spacing:0.12px;word-spacing:0.02px;}
#t19_3513{left:363px;bottom:131px;letter-spacing:0.16px;word-spacing:0.02px;}
#t1a_3513{left:273px;bottom:657px;letter-spacing:-0.16px;}
#t1b_3513{left:680px;bottom:657px;}
#t1c_3513{left:374px;bottom:634px;letter-spacing:0.01px;}
#t1d_3513{left:273px;bottom:220px;letter-spacing:-0.16px;}
#t1e_3513{left:680px;bottom:220px;}
#t1f_3513{left:374px;bottom:196px;letter-spacing:0.1px;}

.s1_3513{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3513{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3513{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3513{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3513{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3513{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3513{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3513{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3513{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3513{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3513" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3513Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3513" style="-webkit-user-select: none;"><object width="935" height="1210" data="3513/3513.svg" type="image/svg+xml" id="pdf3513" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3513" class="t s1_3513">Vol. 3B </span><span id="t2_3513" class="t s1_3513">15-23 </span>
<span id="t3_3513" class="t s2_3513">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3513" class="t s3_3513">• </span><span id="t5_3513" class="t s4_3513">Stall_Cycle_Cnt (bits 63:0, R/O) </span><span id="t6_3513" class="t s5_3513">— Stores accumulated HDC forced-idle cycle count of this processor core </span>
<span id="t7_3513" class="t s5_3513">since last RESET. This counter increments at the same rate of the TSC. The count is updated only after the </span>
<span id="t8_3513" class="t s5_3513">logical processor exits from the forced idled C-state. At each update, the number of cycles that the logical </span>
<span id="t9_3513" class="t s5_3513">processor was stalled due to forced-idle will be added to the counter. This counter is available only if </span>
<span id="ta_3513" class="t s5_3513">CPUID.06H:EAX[bit 13] = 1. Default = zero (0). </span>
<span id="tb_3513" class="t s5_3513">A value of zero in IA32_THREAD_STALL indicates either HDC is not supported or the logical processor never </span>
<span id="tc_3513" class="t s5_3513">serviced any forced HDC idle. A non-zero value in IA32_THREAD_STALL indicates the HDC forced-idle residency </span>
<span id="td_3513" class="t s5_3513">times of the logical processor. It also indicates the forced-idle cycles due to HDC that could appear as C0 time to </span>
<span id="te_3513" class="t s5_3513">traditional OS accounting mechanisms (e.g., time-stamping OS idle/exit events). </span>
<span id="tf_3513" class="t s5_3513">Software can read IA32_THREAD_STALL irrespective of the state of IA32_PKG_HDC_CTL and IA32_PM_CTL1, as </span>
<span id="tg_3513" class="t s5_3513">long as CPUID.06H:EAX[bit 13] = 1. </span>
<span id="th_3513" class="t s6_3513">15.5.4.2 </span><span id="ti_3513" class="t s6_3513">Non-Architectural HDC Residency Counters </span>
<span id="tj_3513" class="t s5_3513">Processors that support HDC operation may provide the following model-specific HDC residency counters. </span>
<span id="tk_3513" class="t s7_3513">MSR_CORE_HDC_RESIDENCY </span>
<span id="tl_3513" class="t s5_3513">Software can track per-core HDC residency using the counter MSR_CORE_HDC_RESIDENCY. This counter incre- </span>
<span id="tm_3513" class="t s5_3513">ments when the core is in C3 state or deeper (all logical processors in this core are idle due to either HDC or other </span>
<span id="tn_3513" class="t s5_3513">mechanisms) and at least one of the logical processors is in HDC forced idle state. The layout of the MSR_CORE_H- </span>
<span id="to_3513" class="t s5_3513">DC_RESIDENCY is shown in Figure 15-19. Each processor core in a package has its own MSR_CORE_HDC_RESI- </span>
<span id="tp_3513" class="t s5_3513">DENCY MSR. The bit fields are described below: </span>
<span id="tq_3513" class="t s3_3513">• </span><span id="tr_3513" class="t s4_3513">Core_Cx_Duty_Cycle_Cnt (bits 63:0, R/O) </span><span id="ts_3513" class="t s5_3513">— Stores accumulated HDC forced-idle cycle count of this </span>
<span id="tt_3513" class="t s5_3513">processor core since last RESET. This counter increments at the same rate of the TSC. The count is updated </span>
<span id="tu_3513" class="t s5_3513">only after core C-state exit from a forced idled C-state. At each update, the increment counts cycles when the </span>
<span id="tv_3513" class="t s5_3513">core is in a Cx state (all its logical processor are idle) and at least one logical processor in this core was forced </span>
<span id="tw_3513" class="t s5_3513">into idle state due to HDC. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR will cause a #GP fault. </span>
<span id="tx_3513" class="t s5_3513">Default = zero (0). </span>
<span id="ty_3513" class="t s5_3513">A value of zero in MSR_CORE_HDC_RESIDENCY indicates either HDC is not supported or this processor core never </span>
<span id="tz_3513" class="t s5_3513">serviced any forced HDC idle. </span>
<span id="t10_3513" class="t s7_3513">MSR_PKG_HDC_SHALLOW_RESIDENCY </span>
<span id="t11_3513" class="t s5_3513">The counter MSR_PKG_HDC_SHALLOW_RESIDENCY allows software to track HDC residency time when the </span>
<span id="t12_3513" class="t s5_3513">package is in C2 state, all processor cores in the package are not active and at least one logical processor was </span>
<span id="t13_3513" class="t s5_3513">forced into idle state due to HDC. The layout of the MSR_PKG_HDC_SHALLOW_RESIDENCY is shown in </span>
<span id="t14_3513" class="t s5_3513">Figure 15-20. There is one MSR_PKG_HDC_SHALLOW_RESIDENCY per package. The bit fields are described </span>
<span id="t15_3513" class="t s5_3513">below: </span>
<span id="t16_3513" class="t s7_3513">Figure 15-19. </span><span id="t17_3513" class="t s7_3513">MSR_CORE_HDC_RESIDENCY MSR </span>
<span id="t18_3513" class="t s7_3513">Figure 15-20. </span><span id="t19_3513" class="t s7_3513">MSR_PKG_HDC_SHALLOW_RESIDENCY MSR </span>
<span id="t1a_3513" class="t s8_3513">63 </span><span id="t1b_3513" class="t s8_3513">0 </span>
<span id="t1c_3513" class="t v0_3513 s9_3513">Core_Cx_duty_cycle_cnt </span>
<span id="t1d_3513" class="t s8_3513">63 </span><span id="t1e_3513" class="t s8_3513">0 </span>
<span id="t1f_3513" class="t s9_3513">Pkg_Duty_cycle_cnt </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
