INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical2/Logical2.srcs/sources_1/new/J_K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module J_K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical2/Logical2.srcs/sources_1/new/T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical2/Logical2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical2/Logical2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
