
#define FluxlPad_width 29
#define FluxlPad_heigth 8
//P12
const byte map_u2_u2_u4[64]={
  1,64,63,5,61,6,58,57,
  8,10,54,11,52,13,50,15,
  47,16,44,43,16,20,40,21,
  38,23,36,25,33,26,31,30,
  29,28,27,34,32,24,35,37,
  22,41,39,19,42,45,17,48,
  46,14,49,51,12,55,53,9,
  56,59,7,62,60,4,3,2
}
//P11
const byte map_u4_u1_u3[64]={
  29,30,31,25,33,24,35,22,
  38,20,40,19,42,17,45,15,
  47,14,49,12,52,10,54,9,
  56,7,59,5,61,4,63,64,
  1,2,3,62,60,6,58,57,
  8,55,53,11,51,50,13,48,
  46,16,44,43,18,41,39,21,
  37,36,23,34,32,26,27,28
}
//U2.HV_OUT1-->U2.HV_OUT64-->U4.HV_OUT1-->U4.HV_OUT64

