<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: FSMC_NORSRAMInitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<h1>FSMC_NORSRAMInitTypeDef Struct Reference<br/>
<small>
[<a class="el" href="group___f_s_m_c___exported___types.html">FSMC_Exported_Types</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="FSMC_NORSRAMInitTypeDef" -->
<p>FSMC NOR/SRAM Init structure definition.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a>&gt;</code></p>

<p><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>FSMC NOR/SRAM Init structure definition. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a7fcd864461cf0d1cf83b62fa2b4d3f86"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_Bank" ref="a7fcd864461cf0d1cf83b62fa2b4d3f86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the NOR/SRAM memory bank that will be used. This parameter can be a value of <a class="el" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html">FSMC_NORSRAM_Bank</a> </p>

</div>
</div>
<a class="anchor" id="aec0bfff5c934c251c21450a50f5bdb79"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode" ref="aec0bfff5c934c251c21450a50f5bdb79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories. This parameter can be a value of <a class="el" href="group___f_s_m_c___burst___access___mode.html">FSMC_Burst_Access_Mode</a> </p>

</div>
</div>
<a class="anchor" id="af4ff95085d3bb39e34c2f88ca3140ce5"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux" ref="af4ff95085d3bb39e34c2f88ca3140ce5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies whether the address and data values are multiplexed on the databus or not. This parameter can be a value of <a class="el" href="group___f_s_m_c___data___address___bus___multiplexing.html">FSMC_Data_Address_Bus_Multiplexing</a> </p>

</div>
</div>
<a class="anchor" id="af33d0076b5bfea3a66e388ed7f3eb3f3"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode" ref="af33d0076b5bfea3a66e388ed7f3eb3f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables or disables the extended mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___extended___mode.html">FSMC_Extended_Mode</a> </p>

</div>
</div>
<a class="anchor" id="a1791c771ff86f5dc5422040409517e9d"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth" ref="a1791c771ff86f5dc5422040409517e9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the external memory device width. This parameter can be a value of <a class="el" href="group___f_s_m_c___data___width.html">FSMC_Data_Width</a> </p>

</div>
</div>
<a class="anchor" id="a979ad605c6a63923e060576ee01e888d"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_MemoryType" ref="a979ad605c6a63923e060576ee01e888d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the type of external memory attached to the corresponding memory bank. This parameter can be a value of <a class="el" href="group___f_s_m_c___memory___type.html">FSMC_Memory_Type</a> </p>

</div>
</div>
<a class="anchor" id="a33f8e281b9ff3187906309d005b4159e"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct" ref="a33f8e281b9ff3187906309d005b4159e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timing Parameters for write and read access if the ExtendedMode is not used </p>

</div>
</div>
<a class="anchor" id="aedbc7df3ff61cc93a910a64dc53c932b"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal" ref="aedbc7df3ff61cc93a910a64dc53c932b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables or disables the wait-state insertion via wait signal, valid for Flash memory access in burst mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___wait___signal.html">FSMC_Wait_Signal</a> </p>

</div>
</div>
<a class="anchor" id="a71c6e7cc8e7e1a8fd0562960ffd23e88"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive" ref="a71c6e7cc8e7e1a8fd0562960ffd23e88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___wait___timing.html">FSMC_Wait_Timing</a> </p>

</div>
</div>
<a class="anchor" id="a5d4d76594fc201943b51095e3ef34791"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity" ref="a5d4d76594fc201943b51095e3ef34791" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___wait___signal___polarity.html">FSMC_Wait_Signal_Polarity</a> </p>

</div>
</div>
<a class="anchor" id="a7e201c17bf7c5f6cc69fb6de29c8b024"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_WrapMode" ref="a7e201c17bf7c5f6cc69fb6de29c8b024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables or disables the Wrapped burst access mode for Flash memory, valid only when accessing Flash memories in burst mode. This parameter can be a value of <a class="el" href="group___f_s_m_c___wrap___mode.html">FSMC_Wrap_Mode</a> </p>

</div>
</div>
<a class="anchor" id="adac3756711f2d76e56a8cbcb7a03843d"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst" ref="adac3756711f2d76e56a8cbcb7a03843d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables or disables the write burst operation. This parameter can be a value of <a class="el" href="group___f_s_m_c___write___burst.html">FSMC_Write_Burst</a> </p>

</div>
</div>
<a class="anchor" id="a596793d1735c4e38c87e3bf91d986370"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation" ref="a596793d1735c4e38c87e3bf91d986370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables or disables the write operation in the selected bank by the FSMC. This parameter can be a value of <a class="el" href="group___f_s_m_c___write___operation.html">FSMC_Write_Operation</a> </p>

</div>
</div>
<a class="anchor" id="ac62cf7426a933ce6aa6efc3a8e82dac1"></a><!-- doxytag: member="FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct" ref="ac62cf7426a933ce6aa6efc3a8e82dac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timing Parameters for write access if the ExtendedMode is used </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>inc/<a class="el" href="stm32f10x__fsmc_8h_source.html">stm32f10x_fsmc.h</a></li>
</ul>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:46:00 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
