set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow -2 0.9V 85 Model"} {LAG_2_900mv_85c_slow.vo LAG_2_900mv_85c_v_slow.sdo}}
	{{"Slow -2 0.9V 0 Model"} {LAG_2_900mv_0c_slow.vo LAG_2_900mv_0c_v_slow.sdo}}
	{{"Fast -M 0.9V 0 Model"} {LAG_min_900mv_0c_fast.vo LAG_min_900mv_0c_v_fast.sdo}}
}
