«m://»«x:-----------------------------------------------------------------------------
»«m:// »«x:Title         : MicroController Top module
»«m:// »«x:Project       : 
»«m://»«x:-----------------------------------------------------------------------------
»«m:// »«x:File          : ucontroller.sv
»«m:// »«x:Author        : Gonzalo Martinez Larumbe
»«m:// »«x:Created       : 2020/02/16
»«m:// »«x:Last modified : 2020/02/16
»«m://»«x:-----------------------------------------------------------------------------
»«m:// »«x:Description :
»«m:// »«x:
»«m://»«x:-----------------------------------------------------------------------------
»«m:// »«x:Copyright (c) Gonzalo Martinez Larumbe  <gonzalomlarumbe@gmail.com> 
»«m://»«x:
»«m://»«x:------------------------------------------------------------------------------
»«m:// »«x:Modification history :
»«m:// »«x:2020/02/16 : created
»«m://»«x:-----------------------------------------------------------------------------
»

«k:module» «f:ucontroller» «:verilog-ext-font-lock-time-event-face:#» «:verilog-ext-font-lock-parenthesis-face:(»
    «t:parameter» «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:31:0»«:verilog-ext-font-lock-brackets-face:]» FREQ_CLK «:verilog-ext-font-lock-punctuation-face:=» 100000000«:verilog-ext-font-lock-punctuation-face:,»
    «t:parameter» «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:31:0»«:verilog-ext-font-lock-brackets-face:]» TX_SPEED «:verilog-ext-font-lock-punctuation-face:=» 115200
    «:verilog-ext-font-lock-parenthesis-face:)» «:verilog-ext-font-lock-parenthesis-face:(»
    «:verilog-ext-font-lock-direction-face:input» «t:logic»         Clk«:verilog-ext-font-lock-punctuation-face:,»
    «:verilog-ext-font-lock-direction-face:input» «t:logic»         Rst_n«:verilog-ext-font-lock-punctuation-face:,»
    «m:// »«x:Serial interface
»    «:verilog-ext-font-lock-direction-face:input» «t:logic»         RXD«:verilog-ext-font-lock-punctuation-face:,»
    «:verilog-ext-font-lock-direction-face:output» «t:logic»        TXD«:verilog-ext-font-lock-punctuation-face:,»
    «m:// »«x:ROM
»    «:verilog-ext-font-lock-direction-face:input» «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:11:0»«:verilog-ext-font-lock-brackets-face:]»  ROM_Data«:verilog-ext-font-lock-punctuation-face:,»
    «:verilog-ext-font-lock-direction-face:output» «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:11:0»«:verilog-ext-font-lock-brackets-face:]» ROM_Addr«:verilog-ext-font-lock-punctuation-face:,»
    «m:// »«x:Exteral HW
»    «:verilog-ext-font-lock-direction-face:output» «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]»  Temp«:verilog-ext-font-lock-punctuation-face:,»
    «:verilog-ext-font-lock-direction-face:output» «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]»  Switches
    «:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:;»


    «m:// »«x:Buses arbitrating
»    «t:logic»       DMA_Oen«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       DMA_Wen«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       DMA_Cs«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       CPU_Oen«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       CPU_Wen«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       CPU_Cs«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» CPU_Address«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» DMA_Address«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» DMA_DataOut«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» CPU_DataOut«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       Dma_Idle«:verilog-ext-font-lock-punctuation-face:;»
    «m:// »«x:Serial <-> DMA
»    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» TX_Data«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       TX_Ready«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       TX_Valid«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       Data_Read«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» RX_Data«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       RX_Empty«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       RX_Full«:verilog-ext-font-lock-punctuation-face:;»
    «m:// »«x:DMA/CPU <-> RAM
»    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» RAM_DataOut«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» RAM_DataIn«:verilog-ext-font-lock-punctuation-face:;»
    «m:// »«x:ALU <-> CPU
»    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» ALU_DataIn«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» ALU_DataOut«:verilog-ext-font-lock-punctuation-face:;»
    «:verilog-ext-font-lock-typedef-face:alu_op»      ALU_op«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       FlagE«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       FlagN«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       FlagC«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       FlagZ«:verilog-ext-font-lock-punctuation-face:;»
    «m:// »«x:RAM signals
»    «t:logic» «:verilog-ext-font-lock-brackets-face:[»«:verilog-ext-font-lock-brackets-content-face:7:0»«:verilog-ext-font-lock-brackets-face:]» RAM_Address«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       RAM_Wen«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       RAM_Oen«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       RAM_Cs«:verilog-ext-font-lock-punctuation-face:;»
    «m:// »«x:DMA <-> CPU
»    «t:logic»       Bus_grant«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       Bus_req«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       Dma_Tx_Ready«:verilog-ext-font-lock-punctuation-face:;»
    «t:logic»       Dma_Tx_Start«:verilog-ext-font-lock-punctuation-face:;»


    «m:// »«x:Instances
»    «:verilog-ext-font-lock-module-face:cpu» «:verilog-ext-font-lock-instance-face:I_CPU» «:verilog-ext-font-lock-parenthesis-face:(»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Clk»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Rst_n»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:ROM Interface
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:ROM_Data»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:ROM_Addr»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:RAM Interface
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Addr»     «:verilog-ext-font-lock-parenthesis-face:(»CPU_Address«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DataOut»      «:verilog-ext-font-lock-parenthesis-face:(»CPU_DataOut«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DataIn»       «:verilog-ext-font-lock-parenthesis-face:(»RAM_DataOut«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Cs»       «:verilog-ext-font-lock-parenthesis-face:(»CPU_Cs«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Wen»      «:verilog-ext-font-lock-parenthesis-face:(»CPU_Wen«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Oen»      «:verilog-ext-font-lock-parenthesis-face:(»CPU_Oen«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:DMA Interface
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Req»      «:verilog-ext-font-lock-parenthesis-face:(»Bus_req«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Ack»      «:verilog-ext-font-lock-parenthesis-face:(»Bus_grant«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Ready»    «:verilog-ext-font-lock-parenthesis-face:(»Dma_Tx_Ready«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Tx_Start» «:verilog-ext-font-lock-parenthesis-face:(»Dma_Tx_Start«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:ALU inteface
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:ALU_op»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:ALU_DataOut»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:ALU_DataIn»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagZ»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagC»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagN»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagE»
        «:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:;»


    «:verilog-ext-font-lock-module-face:alu» «:verilog-ext-font-lock-instance-face:I_ALU» «:verilog-ext-font-lock-parenthesis-face:(»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Clk»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Rst_n»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:InData»  «:verilog-ext-font-lock-parenthesis-face:(»ALU_DataIn«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:OutData» «:verilog-ext-font-lock-parenthesis-face:(»ALU_DataOut«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:ALU_op»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagZ»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagC»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagN»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FlagE»
        «:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:;»


    «:verilog-ext-font-lock-module-face:dma» «:verilog-ext-font-lock-instance-face:I_DMA» «:verilog-ext-font-lock-parenthesis-face:(»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Clk»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Rst_n»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:CPU interface
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Bus_grant»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Bus_req»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Dma_Tx_Start»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Dma_Tx_Ready»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Dma_Idle»«:verilog-ext-font-lock-punctuation-face:,»
         «m:// »«x:Serial interface
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RX_Data»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RX_Empty»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RX_Full»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Data_Read»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TX_Ready»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TX_Data»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TX_Valid»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:Ram interface
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Address» «:verilog-ext-font-lock-parenthesis-face:(»DMA_Address«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DataOut» «:verilog-ext-font-lock-parenthesis-face:(»DMA_DataOut«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DataIn»  «:verilog-ext-font-lock-parenthesis-face:(»RAM_DataOut«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Cs»      «:verilog-ext-font-lock-parenthesis-face:(»DMA_Cs«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Wen»     «:verilog-ext-font-lock-parenthesis-face:(»DMA_Wen«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Oen»     «:verilog-ext-font-lock-parenthesis-face:(»DMA_Oen«:verilog-ext-font-lock-parenthesis-face:)»
        «:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:;»


    «:verilog-ext-font-lock-module-face:uart» «:verilog-ext-font-lock-time-event-face:#» «:verilog-ext-font-lock-parenthesis-face:(»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:FREQ_CLK» «:verilog-ext-font-lock-parenthesis-face:(»FREQ_CLK«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TX_SPEED» «:verilog-ext-font-lock-parenthesis-face:(»TX_SPEED«:verilog-ext-font-lock-parenthesis-face:)»
        «:verilog-ext-font-lock-parenthesis-face:)» «:verilog-ext-font-lock-instance-face:I_UART» «:verilog-ext-font-lock-parenthesis-face:(»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Clk»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Rst_n»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:TX
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TX_Valid»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TX_DataIn» «:verilog-ext-font-lock-parenthesis-face:(»TX_Data«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TX_Ready»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:TXD»«:verilog-ext-font-lock-punctuation-face:,»
        «m:// »«x:RX
»        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Data_Read»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Data_Out»  «:verilog-ext-font-lock-parenthesis-face:(»RX_Data«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RXD»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Full»      «:verilog-ext-font-lock-parenthesis-face:(»RX_Full«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Empty»     «:verilog-ext-font-lock-parenthesis-face:(»RX_Empty«:verilog-ext-font-lock-parenthesis-face:)»
        «:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:;»


    «:verilog-ext-font-lock-module-face:ram_arbiter» «:verilog-ext-font-lock-instance-face:I_RAM_ARBITER» «:verilog-ext-font-lock-parenthesis-face:(»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Clk»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Rst_n»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Bus_req»   «:verilog-ext-font-lock-parenthesis-face:(»Bus_req«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Bus_grant» «:verilog-ext-font-lock-parenthesis-face:(»Bus_grant«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Idle»      «:verilog-ext-font-lock-parenthesis-face:(»Dma_Idle«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:CPU_DataOut»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_DataOut»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_DataIn»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:CPU_Address»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Address»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Address»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:CPU_Cs»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Cs»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Cs»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:CPU_Oen»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Oen»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Oen»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:CPU_Wen»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DMA_Wen»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:RAM_Wen»
        «:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:;»



    «:verilog-ext-font-lock-module-face:ram» «:verilog-ext-font-lock-instance-face:I_RAM» «:verilog-ext-font-lock-parenthesis-face:(»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Clk»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Rst_n»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Cs»      «:verilog-ext-font-lock-parenthesis-face:(»RAM_Cs«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Wen»     «:verilog-ext-font-lock-parenthesis-face:(»RAM_Wen«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Oen»     «:verilog-ext-font-lock-parenthesis-face:(»RAM_Oen«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Address» «:verilog-ext-font-lock-parenthesis-face:(»RAM_Address«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DataIn»  «:verilog-ext-font-lock-parenthesis-face:(»RAM_DataIn«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:DataOut» «:verilog-ext-font-lock-parenthesis-face:(»RAM_DataOut«:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Switches»«:verilog-ext-font-lock-punctuation-face:,»
        «:verilog-ext-font-lock-operator-face:.»«:verilog-ext-font-lock-port-connection-face:Temp»
        «:verilog-ext-font-lock-parenthesis-face:)»«:verilog-ext-font-lock-punctuation-face:;»




«k:endmodule»«:verilog-ext-font-lock-punctuation-face::» ucontroller
