0.6
2018.2
Jun 14 2018
20:41:02
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_4/project_4.srcs/sim_1/new/buffer_tb.v,1692802724,verilog,,,,buffer_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_4/project_4.srcs/sources_1/new/buffer.v,1692802374,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_4/project_4.srcs/sim_1/new/buffer_tb.v,,buffer,,,,,,,,
