

================================================================
== Vitis HLS Report for 'projection'
================================================================
* Date:           Tue Dec 17 15:06:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.538 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%triangle_3d_z2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_3d_z2"   --->   Operation 2 'read' 'triangle_3d_z2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%triangle_2d_y2_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y2_V_write"   --->   Operation 3 'read' 'triangle_2d_y2_V_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%triangle_2d_x2_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x2_V_write"   --->   Operation 4 'read' 'triangle_2d_x2_V_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%triangle_3d_z1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_3d_z1"   --->   Operation 5 'read' 'triangle_3d_z1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%triangle_2d_y1_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y1_V_write"   --->   Operation 6 'read' 'triangle_2d_y1_V_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%triangle_2d_x1_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x1_V_write"   --->   Operation 7 'read' 'triangle_2d_x1_V_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%triangle_3d_z0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_3d_z0"   --->   Operation 8 'read' 'triangle_3d_z0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%triangle_2d_y0_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_y0_V_write"   --->   Operation 9 'read' 'triangle_2d_y0_V_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%triangle_2d_x0_V_write_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_x0_V_write"   --->   Operation 10 'read' 'triangle_2d_x0_V_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i8 %triangle_3d_z0_read"   --->   Operation 11 'zext' 'zext_ln1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%mul_ln1513 = mul i17 %zext_ln1513, i17 342"   --->   Operation 12 'mul' 'mul_ln1513' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln1513, i32 10, i32 16"   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1513_1 = zext i7 %tmp"   --->   Operation 14 'zext' 'zext_ln1513_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1513_2 = zext i8 %triangle_3d_z1_read"   --->   Operation 15 'zext' 'zext_ln1513_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.70ns)   --->   "%mul_ln1513_1 = mul i17 %zext_ln1513_2, i17 342"   --->   Operation 16 'mul' 'mul_ln1513_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln1513_1, i32 10, i32 16"   --->   Operation 17 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1513_3 = zext i7 %tmp_2"   --->   Operation 18 'zext' 'zext_ln1513_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1513_4 = zext i8 %triangle_3d_z2_read"   --->   Operation 19 'zext' 'zext_ln1513_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.70ns)   --->   "%mul_ln1513_2 = mul i17 %zext_ln1513_4, i17 342"   --->   Operation 20 'mul' 'mul_ln1513_2' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln1513_2, i32 10, i32 16"   --->   Operation 21 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1513_5 = zext i7 %tmp_3"   --->   Operation 22 'zext' 'zext_ln1513_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i8 %zext_ln1513_1, i8 %zext_ln1513_5"   --->   Operation 23 'add' 'add_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln186_1 = add i8 %add_ln186, i8 %zext_ln1513_3"   --->   Operation 24 'add' 'add_ln186_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv = insertvalue i56 <undef>, i8 %triangle_2d_x0_V_write_read" [rendering.cpp:145]   --->   Operation 25 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i56 %mrv, i8 %triangle_2d_y0_V_write_read" [rendering.cpp:145]   --->   Operation 26 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i56 %mrv_1, i8 %triangle_2d_x1_V_write_read" [rendering.cpp:145]   --->   Operation 27 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i56 %mrv_2, i8 %triangle_2d_y1_V_write_read" [rendering.cpp:145]   --->   Operation 28 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i56 %mrv_3, i8 %triangle_2d_x2_V_write_read" [rendering.cpp:145]   --->   Operation 29 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i56 %mrv_4, i8 %triangle_2d_y2_V_write_read" [rendering.cpp:145]   --->   Operation 30 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i56 %mrv_5, i8 %add_ln186_1" [rendering.cpp:145]   --->   Operation 31 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln145 = ret i56 %mrv_6" [rendering.cpp:145]   --->   Operation 32 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ triangle_2d_x0_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_y0_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_3d_z0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_x1_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_y1_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_3d_z1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_x2_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_y2_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_3d_z2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
triangle_3d_z2_read         (read       ) [ 00]
triangle_2d_y2_V_write_read (read       ) [ 00]
triangle_2d_x2_V_write_read (read       ) [ 00]
triangle_3d_z1_read         (read       ) [ 00]
triangle_2d_y1_V_write_read (read       ) [ 00]
triangle_2d_x1_V_write_read (read       ) [ 00]
triangle_3d_z0_read         (read       ) [ 00]
triangle_2d_y0_V_write_read (read       ) [ 00]
triangle_2d_x0_V_write_read (read       ) [ 00]
zext_ln1513                 (zext       ) [ 00]
mul_ln1513                  (mul        ) [ 00]
tmp                         (partselect ) [ 00]
zext_ln1513_1               (zext       ) [ 00]
zext_ln1513_2               (zext       ) [ 00]
mul_ln1513_1                (mul        ) [ 00]
tmp_2                       (partselect ) [ 00]
zext_ln1513_3               (zext       ) [ 00]
zext_ln1513_4               (zext       ) [ 00]
mul_ln1513_2                (mul        ) [ 00]
tmp_3                       (partselect ) [ 00]
zext_ln1513_5               (zext       ) [ 00]
add_ln186                   (add        ) [ 00]
add_ln186_1                 (add        ) [ 00]
mrv                         (insertvalue) [ 00]
mrv_1                       (insertvalue) [ 00]
mrv_2                       (insertvalue) [ 00]
mrv_3                       (insertvalue) [ 00]
mrv_4                       (insertvalue) [ 00]
mrv_5                       (insertvalue) [ 00]
mrv_6                       (insertvalue) [ 00]
ret_ln145                   (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="triangle_2d_x0_V_write">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_x0_V_write"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="triangle_2d_y0_V_write">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_y0_V_write"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="triangle_3d_z0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_3d_z0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="triangle_2d_x1_V_write">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_x1_V_write"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="triangle_2d_y1_V_write">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_y1_V_write"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="triangle_3d_z1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_3d_z1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="triangle_2d_x2_V_write">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_x2_V_write"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="triangle_2d_y2_V_write">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_y2_V_write"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="triangle_3d_z2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_3d_z2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="triangle_3d_z2_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_3d_z2_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="triangle_2d_y2_V_write_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_y2_V_write_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="triangle_2d_x2_V_write_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_x2_V_write_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="triangle_3d_z1_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_3d_z1_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="triangle_2d_y1_V_write_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_y1_V_write_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="triangle_2d_x1_V_write_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_x1_V_write_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="triangle_3d_z0_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_3d_z0_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="triangle_2d_y0_V_write_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_y0_V_write_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="triangle_2d_x0_V_write_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_x0_V_write_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln1513_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mul_ln1513_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1513/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="6" slack="0"/>
<pin id="99" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln1513_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln1513_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul_ln1513_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1513_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="17" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln1513_3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln1513_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mul_ln1513_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1513_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln1513_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln186_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln186_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mrv_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="56" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mrv_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="56" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mrv_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="56" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mrv_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="56" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mrv_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="56" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mrv_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="56" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mrv_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="56" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="56" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="18" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="16" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="18" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="66" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="48" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="30" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="104" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="128" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="78" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="72" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="60" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="54" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="162" pin="2"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: projection : triangle_2d_x0_V_write | {1 }
	Port: projection : triangle_2d_y0_V_write | {1 }
	Port: projection : triangle_3d_z0 | {1 }
	Port: projection : triangle_2d_x1_V_write | {1 }
	Port: projection : triangle_2d_y1_V_write | {1 }
	Port: projection : triangle_3d_z1 | {1 }
	Port: projection : triangle_2d_x2_V_write | {1 }
	Port: projection : triangle_2d_y2_V_write | {1 }
	Port: projection : triangle_3d_z2 | {1 }
  - Chain level:
	State 1
		mul_ln1513 : 1
		tmp : 2
		zext_ln1513_1 : 3
		mul_ln1513_1 : 1
		tmp_2 : 2
		zext_ln1513_3 : 3
		mul_ln1513_2 : 1
		tmp_3 : 2
		zext_ln1513_5 : 3
		add_ln186 : 4
		add_ln186_1 : 5
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		ret_ln145 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |            mul_ln1513_fu_88            |    0    |    0    |    62   |
|    mul   |           mul_ln1513_1_fu_112          |    0    |    0    |    62   |
|          |           mul_ln1513_2_fu_136          |    0    |    0    |    62   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |            add_ln186_fu_156            |    0    |    0    |    16   |
|          |           add_ln186_1_fu_162           |    0    |    0    |    19   |
|----------|----------------------------------------|---------|---------|---------|
|          |     triangle_3d_z2_read_read_fu_30     |    0    |    0    |    0    |
|          | triangle_2d_y2_V_write_read_read_fu_36 |    0    |    0    |    0    |
|          | triangle_2d_x2_V_write_read_read_fu_42 |    0    |    0    |    0    |
|          |     triangle_3d_z1_read_read_fu_48     |    0    |    0    |    0    |
|   read   | triangle_2d_y1_V_write_read_read_fu_54 |    0    |    0    |    0    |
|          | triangle_2d_x1_V_write_read_read_fu_60 |    0    |    0    |    0    |
|          |     triangle_3d_z0_read_read_fu_66     |    0    |    0    |    0    |
|          | triangle_2d_y0_V_write_read_read_fu_72 |    0    |    0    |    0    |
|          | triangle_2d_x0_V_write_read_read_fu_78 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln1513_fu_84           |    0    |    0    |    0    |
|          |          zext_ln1513_1_fu_104          |    0    |    0    |    0    |
|   zext   |          zext_ln1513_2_fu_108          |    0    |    0    |    0    |
|          |          zext_ln1513_3_fu_128          |    0    |    0    |    0    |
|          |          zext_ln1513_4_fu_132          |    0    |    0    |    0    |
|          |          zext_ln1513_5_fu_152          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |                tmp_fu_94               |    0    |    0    |    0    |
|partselect|              tmp_2_fu_118              |    0    |    0    |    0    |
|          |              tmp_3_fu_142              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               mrv_fu_168               |    0    |    0    |    0    |
|          |              mrv_1_fu_174              |    0    |    0    |    0    |
|          |              mrv_2_fu_180              |    0    |    0    |    0    |
|insertvalue|              mrv_3_fu_186              |    0    |    0    |    0    |
|          |              mrv_4_fu_192              |    0    |    0    |    0    |
|          |              mrv_5_fu_198              |    0    |    0    |    0    |
|          |              mrv_6_fu_204              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    0    |    0    |   221   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   221  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   221  |
+-----------+--------+--------+--------+
