{:input (genetic.crossover/dumb-crossover 175252739 (genetic.mutation/change-constant-value 1009217491 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))) (genetic.mutation/change-names-remove-clause 2060313866 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_:missing , wire1_18, \\wire:missing_edge , \\wire27_:missing_37_39 , \\wire28_:missing_38_39 , wire30_44);\n  wire \\:missing_edge ;\n  input \\wire0_10_:missing ;\n  wire \\wire0_10_:missing ;\n  wire wire10_13;\n  wire wire10_17;\n  wire wire10_42;\n  wire wire10_44;\n  wire wire10_45;\n  wire \\wire10_:missing ;\n  wire \\wire10_:missing_11 ;\n  wire \\wire10_:missing_24 ;\n  wire \\wire10_:missing_37_38 ;\n  wire \\wire14_15_:missing_18 ;\n  wire \\wire14_15_:missing_46 ;\n  wire \\wire14_:missing ;\n  wire wire16_17_20;\n  input wire1_18;\n  wire wire1_18;\n  wire wire22_25;\n  input \\wire27_:missing_37_39 ;\n  wire \\wire27_:missing_37_39 ;\n  input \\wire28_:missing_38_39 ;\n  wire \\wire28_:missing_38_39 ;\n  wire \\wire2_19_:missing ;\n  output wire30_44;\n  wire wire30_44;\n  wire \\wire31_43_46_:missing ;\n  wire \\wire32_:missing_47_49_50 ;\n  wire \\wire33_:missing ;\n  wire wire34_39;\n  wire \\wire34_:missing ;\n  wire wire35_4;\n  wire \\wire35_:missing ;\n  wire wire36_41_52;\n  wire wire36_51;\n  wire wire40_41;\n  wire wire42;\n  wire wire48_53;\n  wire wire49;\n  wire wire4_12;\n  wire wire5_11;\n  wire wire5_12;\n  wire wire6_13_26;\n  wire \\wire6_:missing ;\n  wire wire7_20;\n  wire wire8_16;\n  wire wire9_16;\n  wire wire9_21;\n  wire \\wire:missing_17_25 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40_46 ;\n  wire \\wire:missing_41_6 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_52 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_12 = 2'h1 >> \\wire:missing_edge ;\n  assign wire6_13_26 = 4'h8 >> { wire10_13, \\wire:missing_edge  };\n  assign \\wire14_:missing  = 4'h2 >> { \\wire14_15_:missing_18 , \\wire14_15_:missing_46  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire14_15_:missing_18 , \\wire14_15_:missing_46  };\n  assign wire9_16 = 4'h6 >> { wire8_16, wire16_17_20 };\n  assign \\wire:missing_17_25  = 4'h8 >> { wire16_17_20, wire10_17 };\n  assign wire5_12 = 2'h1 >> wire5_11;\n  assign \\wire33_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire34_:missing  = 2'h1 >> wire34_39;\n  assign \\wire35_:missing  = 2'h1 >> wire35_4;\n  assign wire36_51 = 2'h1 >> wire36_41_52;\n  assign \\wire:missing_37  = 4'h8 >> { \\wire27_:missing_37_39 , \\wire10_:missing_37_38  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire28_:missing_38_39 , \\wire10_:missing_37_38  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_13_26;\n  assign wire34_39 = 4'h8 >> { \\wire28_:missing_38_39 , \\wire27_:missing_37_39  };\n  assign wire40_41 = 4'h8 >> { \\wire:missing_40_46 , \\wire:missing_40_46  };\n  assign wire36_41_52 = 4'h8 >> { \\wire:missing_41_6 , wire40_41 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire32_:missing_47_49_50 ;\n  assign wire7_20 = 2'h1 >> \\wire:missing_edge ;\n  assign wire49 = 2'hx >> \\wire32_:missing_47_49_50 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire32_:missing_47_49_50 ;\n  assign wire8_16 = 2'h1 >> \\wire:missing_edge ;\n  assign wire9_21 = 2'h1 >> wire9_16;\n  assign \\wire10_:missing  = 4'h4 >> { \\wire0_10_:missing , \\wire10_:missing_11  };\n  assign wire5_11 = 4'h8 >> { \\wire10_:missing_11 , \\wire10_:missing_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire5_12, wire4_12 };\n  assign \\wire2_19_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire31_43_46_:missing  = 1'h0;\n  assign \\wire32_:missing_47_49_50  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire48_53 = \\wire:missing_edge ;\n  assign \\wire:missing_52  = wire36_41_52;\n  assign \\wire:missing_edge  = wire36_51;\n  assign \\wire:missing_48  = wire48_53;\n  assign \\wire14_15_:missing_46  = \\wire31_43_46_:missing ;\n  assign \\wire:missing_45  = wire10_45;\n  assign wire30_44 = wire10_44;\n  assign \\wire:missing_edge  = \\wire31_43_46_:missing ;\n  assign wire42 = wire10_42;\n  assign \\wire:missing_edge  = wire6_13_26;\n  assign wire22_25 = \\wire:missing_17_25 ;\n  assign \\wire:missing_edge  = \\wire10_:missing_24 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire22_25;\n  assign \\wire:missing_21  = wire9_21;\n  assign wire16_17_20 = wire7_20;\n  assign \\wire:missing_edge  = \\wire2_19_:missing ;\n  assign \\wire14_15_:missing_18  = wire1_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:3.1-111.10\" *)\nmodule postsynth(\\wire0_10_:missing , wire1_18, \\wire:missing_edge , \\wire27_:missing_37_39 , \\wire28_:missing_38_39 , wire30_44);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:5.9-5.27\" *)\n  input \\wire0_10_:missing ;\n  wire \\wire0_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:10.8-10.17\" *)\n  wire wire10_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:14.8-14.27\" *)\n  wire \\wire10_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:16.8-16.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire14_15_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:17.8-17.30\" *)\n  wire \\wire14_15_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:19.8-19.20\" *)\n  wire wire16_17_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:20.9-20.17\" *)\n  input wire1_18;\n  wire wire1_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:22.8-22.17\" *)\n  wire wire22_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:23.9-23.31\" *)\n  input \\wire27_:missing_37_39 ;\n  wire \\wire27_:missing_37_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:25.9-25.31\" *)\n  input \\wire28_:missing_38_39 ;\n  wire \\wire28_:missing_38_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:27.8-27.26\" *)\n  wire \\wire2_19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:28.10-28.19\" *)\n  output wire30_44;\n  wire wire30_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:30.8-30.30\" *)\n  wire \\wire31_43_46_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:31.8-31.33\" *)\n  wire \\wire32_:missing_47_49_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:32.8-32.24\" *)\n  wire \\wire33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:38.8-38.17\" *)\n  wire wire36_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:41.8-41.17\" *)\n  wire wire48_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:42.8-42.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:43.8-43.16\" *)\n  wire wire4_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:46.8-46.19\" *)\n  wire wire6_13_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:47.8-47.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:48.8-48.16\" *)\n  wire wire7_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:49.8-49.16\" *)\n  wire wire8_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:50.8-50.16\" *)\n  wire wire9_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:51.8-51.16\" *)\n  wire wire9_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:52.8-52.27\" *)\n  wire \\wire:missing_17_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:53.8-53.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:58.8-58.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:60.10-60.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_44 = 1'hx;\n  assign \\wire10_:missing_24  = 1'h1;\n  assign \\wire14_15_:missing_18  = wire1_18;\n  assign \\wire14_15_:missing_46  = 1'h0;\n  assign wire16_17_20 = 1'h0;\n  assign wire22_25 = 1'h1;\n  assign \\wire2_19_:missing  = 1'h1;\n  assign wire30_44 = 1'hx;\n  assign \\wire31_43_46_:missing  = 1'h0;\n  assign \\wire32_:missing_47_49_50  = 1'h1;\n  assign \\wire33_:missing  = 1'h0;\n  assign wire36_51 = 1'h1;\n  assign wire48_53 = 1'h1;\n  assign wire49 = 1'hx;\n  assign wire4_12 = 1'h0;\n  assign wire6_13_26 = 1'h1;\n  assign \\wire6_:missing  = 1'h0;\n  assign wire7_20 = 1'h0;\n  assign wire8_16 = 1'h0;\n  assign wire9_16 = 1'h0;\n  assign wire9_21 = 1'h1;\n  assign \\wire:missing_17_25  = 1'h1;\n  assign \\wire:missing_21  = 1'h1;\n  assign \\wire:missing_48  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:42:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab/src/top.v'.\nSBY  3:42:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] Copy '/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab/src/9BAB4F3C.v'.\nSBY  3:42:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] Copy '/tmp/fuzzmount2DDF5D8C/9BAB4F3C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab/src/9BAB4F3C.post.v'.\nSBY  3:42:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] engine_0: abc pdr\nSBY  3:42:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:74$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:74$28.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:72$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:72$26.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:67$21_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:67$21.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:65$19_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:65$19.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:63$17_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:63$17.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:87$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/9BAB4F3C.v:87$41.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: Warning: Wire presynth.\\wire30_44 is used but has no driver.\nSBY  3:42:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] base: finished (returncode=0)\nSBY  3:42:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:42:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] aig: Warning: Wire presynth.\\wire30_44 is used but has no driver.\nSBY  3:42:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] aig: finished (returncode=0)\nSBY  3:42:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] engine_0: Warning: The network has no constraints.\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] engine_0: finished (returncode=0)\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] engine_0: Status returned by engine: FAIL\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab'.\nSBY  3:42:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpfqwp91ab] DONE (FAIL, rc=2)\n", :err ""}}}