#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1267a6b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1267a76f0 .scope module, "tb_e2e_conv2d" "tb_e2e_conv2d" 3 15;
 .timescale -9 -12;
P_0x126799d10 .param/l "ARRAY_SIZE" 0 3 17, +C4<00000000000000000000000000000100>;
P_0x126799d50 .param/l "CLK" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x126799d90 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x126799dd0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x126799e10 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
v0x60000336ac70_0 .net "axi_araddr", 39 0, L_0x600002a35260;  1 drivers
v0x60000336ad00_0 .net "axi_arlen", 7 0, L_0x600002a352d0;  1 drivers
v0x60000336ad90_0 .var "axi_arready", 0 0;
v0x60000336ae20_0 .net "axi_arvalid", 0 0, L_0x600002a353b0;  1 drivers
v0x60000336aeb0_0 .net "axi_awaddr", 39 0, L_0x600002a34fc0;  1 drivers
v0x60000336af40_0 .net "axi_awlen", 7 0, L_0x600002a35030;  1 drivers
v0x60000336afd0_0 .var "axi_awready", 0 0;
v0x60000336b060_0 .net "axi_awvalid", 0 0, L_0x600002a350a0;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000336b0f0_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x60000336b180_0 .var "axi_bresp", 1 0;
v0x60000336b210_0 .var "axi_bvalid", 0 0;
v0x60000336b2a0_0 .var "axi_rdata", 255 0;
v0x60000336b330_0 .var "axi_rlast", 0 0;
v0x60000336b3c0_0 .net "axi_rready", 0 0, L_0x600002a35420;  1 drivers
v0x60000336b450_0 .var "axi_rvalid", 0 0;
v0x60000336b4e0_0 .net "axi_wdata", 255 0, L_0x600002a35110;  1 drivers
v0x60000336b570_0 .net "axi_wlast", 0 0, L_0x600002a35180;  1 drivers
v0x60000336b600_0 .var "axi_wready", 0 0;
v0x60000336b690_0 .net "axi_wvalid", 0 0, L_0x600002a351f0;  1 drivers
v0x60000336b720_0 .var "clk", 0 0;
v0x60000336b7b0_0 .var/i "errors", 31 0;
v0x60000336b840_0 .var "global_sync_in", 0 0;
v0x60000336b8d0_0 .var/i "i", 31 0;
v0x60000336b960_0 .var "noc_rx_addr", 19 0;
v0x60000336b9f0_0 .var "noc_rx_data", 255 0;
v0x60000336ba80_0 .var "noc_rx_is_instr", 0 0;
v0x60000336bb10_0 .net "noc_rx_ready", 0 0, L_0x600003022e40;  1 drivers
v0x60000336bba0_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000336bc30_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000336bcc0_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x60000336bd50_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000336bde0_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x60000336be70_0 .var "row0", 255 0;
v0x60000336bf00_0 .var "row1", 255 0;
v0x600003364000_0 .var "row2", 255 0;
v0x600003364090_0 .var "row3", 255 0;
v0x600003364120_0 .var "rst_n", 0 0;
v0x6000033641b0_0 .var "sync_grant", 0 0;
v0x600003364240_0 .net "sync_request", 0 0, L_0x600002a39180;  1 drivers
v0x6000033642d0_0 .net "tpc_busy", 0 0, L_0x600002a39340;  1 drivers
v0x600003364360_0 .net "tpc_done", 0 0, L_0x600002a391f0;  1 drivers
v0x6000033643f0_0 .net "tpc_error", 0 0, L_0x600002a39110;  1 drivers
v0x600003364480_0 .var "tpc_start", 0 0;
v0x600003364510_0 .var "tpc_start_pc", 19 0;
E_0x600001472300 .event negedge, v0x60000330c090_0;
S_0x1267a72f0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x1267a76f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x127010000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x127010040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x127010080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1270100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x127010100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x127010140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x127010180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1270101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x127010200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x127010240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x127010280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1270102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x127010300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x127010340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x127010380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1270103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x127010400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002a3a0d0 .functor BUFZ 1, v0x6000033683f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002a348c0 .functor OR 1, L_0x600003027ca0, L_0x600003027e80, C4<0>, C4<0>;
L_0x600002a34930 .functor AND 1, L_0x600002a34850, L_0x600002a348c0, C4<1>, C4<1>;
L_0x600002a349a0 .functor BUFZ 1, v0x600003369440_0, C4<0>, C4<0>, C4<0>;
L_0x600002a34a10 .functor BUFZ 1, v0x600003368f30_0, C4<0>, C4<0>, C4<0>;
L_0x600002a355e0 .functor AND 1, v0x60000336bba0_0, L_0x600003022e40, C4<1>, C4<1>;
L_0x600002a35650 .functor AND 1, L_0x600002a355e0, L_0x600003022ee0, C4<1>, C4<1>;
v0x60000336e370_0 .net *"_ivl_24", 19 0, L_0x6000030275c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000336e400_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x60000336e490_0 .net *"_ivl_28", 19 0, L_0x600003027660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000336e520_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000336e5b0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x60000336e640_0 .net *"_ivl_38", 19 0, L_0x600003027840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000336e6d0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x60000336e760_0 .net *"_ivl_42", 19 0, L_0x6000030278e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000336e7f0_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000336e880_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x60000336e910_0 .net *"_ivl_52", 19 0, L_0x600003027ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000336e9a0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x60000336ea30_0 .net *"_ivl_56", 19 0, L_0x600003027b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000336eac0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000336eb50_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x60000336ebe0_0 .net *"_ivl_65", 127 0, L_0x600003027d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000336ec70_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x60000336ed00_0 .net *"_ivl_70", 0 0, L_0x600003027ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000336ed90_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x60000336ee20_0 .net *"_ivl_74", 0 0, L_0x600003027e80;  1 drivers
v0x60000336eeb0_0 .net *"_ivl_77", 0 0, L_0x600002a348c0;  1 drivers
v0x60000336ef40_0 .net *"_ivl_87", 0 0, L_0x600002a355e0;  1 drivers
v0x60000336efd0_0 .net *"_ivl_89", 0 0, L_0x600003022ee0;  1 drivers
v0x60000336f060_0 .var "act_data_d", 31 0;
v0x60000336f0f0_0 .var "act_valid_d", 0 0;
v0x60000336f180_0 .var "act_valid_d2", 0 0;
v0x60000336f210_0 .net "axi_araddr", 39 0, L_0x600002a35260;  alias, 1 drivers
v0x60000336f2a0_0 .net "axi_arlen", 7 0, L_0x600002a352d0;  alias, 1 drivers
v0x60000336f330_0 .net "axi_arready", 0 0, v0x60000336ad90_0;  1 drivers
v0x60000336f3c0_0 .net "axi_arvalid", 0 0, L_0x600002a353b0;  alias, 1 drivers
v0x60000336f450_0 .net "axi_awaddr", 39 0, L_0x600002a34fc0;  alias, 1 drivers
v0x60000336f4e0_0 .net "axi_awlen", 7 0, L_0x600002a35030;  alias, 1 drivers
v0x60000336f570_0 .net "axi_awready", 0 0, v0x60000336afd0_0;  1 drivers
v0x60000336f600_0 .net "axi_awvalid", 0 0, L_0x600002a350a0;  alias, 1 drivers
v0x60000336f690_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x60000336f720_0 .net "axi_bresp", 1 0, v0x60000336b180_0;  1 drivers
v0x60000336f7b0_0 .net "axi_bvalid", 0 0, v0x60000336b210_0;  1 drivers
v0x60000336f840_0 .net "axi_rdata", 255 0, v0x60000336b2a0_0;  1 drivers
v0x60000336f8d0_0 .net "axi_rlast", 0 0, v0x60000336b330_0;  1 drivers
v0x60000336f960_0 .net "axi_rready", 0 0, L_0x600002a35420;  alias, 1 drivers
v0x60000336f9f0_0 .net "axi_rvalid", 0 0, v0x60000336b450_0;  1 drivers
v0x60000336fa80_0 .net "axi_wdata", 255 0, L_0x600002a35110;  alias, 1 drivers
v0x60000336fb10_0 .net "axi_wlast", 0 0, L_0x600002a35180;  alias, 1 drivers
v0x60000336fba0_0 .net "axi_wready", 0 0, v0x60000336b600_0;  1 drivers
v0x60000336fc30_0 .net "axi_wvalid", 0 0, L_0x600002a351f0;  alias, 1 drivers
v0x60000336fcc0_0 .net "clk", 0 0, v0x60000336b720_0;  1 drivers
v0x60000336fd50_0 .net "dma_lcp_done", 0 0, L_0x600002a34d90;  1 drivers
v0x60000336fde0_0 .net "dma_lcp_ready", 0 0, L_0x600003021f40;  1 drivers
v0x60000336fe70_0 .net "dma_sram_addr", 19 0, v0x60000330ce10_0;  1 drivers
v0x60000336ff00_0 .net "dma_sram_rdata", 255 0, L_0x600002a35570;  1 drivers
v0x600003368000_0 .net "dma_sram_re", 0 0, L_0x600002a34f50;  1 drivers
v0x600003368090_0 .net "dma_sram_ready", 0 0, L_0x600003022da0;  1 drivers
v0x600003368120_0 .net "dma_sram_wdata", 255 0, L_0x600002a34e70;  1 drivers
v0x6000033681b0_0 .net "dma_sram_we", 0 0, L_0x600002a34ee0;  1 drivers
v0x600003368240_0 .net "global_sync_in", 0 0, v0x60000336b840_0;  1 drivers
v0x6000033682d0 .array "instr_mem", 4095 0, 127 0;
v0x600003368360_0 .var "instr_rdata_reg", 127 0;
v0x6000033683f0_0 .var "instr_valid_reg", 0 0;
v0x600003368480_0 .net "lcp_dma_cmd", 127 0, v0x60000330e910_0;  1 drivers
v0x600003368510_0 .net "lcp_dma_valid", 0 0, L_0x600002a39420;  1 drivers
v0x6000033685a0_0 .net "lcp_imem_addr", 19 0, L_0x600002a39ea0;  1 drivers
v0x600003368630_0 .net "lcp_imem_data", 127 0, v0x600003368360_0;  1 drivers
v0x6000033686c0_0 .net "lcp_imem_re", 0 0, L_0x600002a39f10;  1 drivers
v0x600003368750_0 .net "lcp_imem_valid", 0 0, L_0x600002a3a0d0;  1 drivers
v0x6000033687e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000330f600_0;  1 drivers
v0x600003368870_0 .net "lcp_mxu_valid", 0 0, L_0x600002a396c0;  1 drivers
v0x600003368900_0 .net "lcp_vpu_cmd", 127 0, v0x600003308240_0;  1 drivers
v0x600003368990_0 .net "lcp_vpu_valid", 0 0, L_0x600002a39500;  1 drivers
v0x600003368a20_0 .net "mxu_a_addr", 19 0, L_0x600003027980;  1 drivers
v0x600003368ab0_0 .net "mxu_a_rdata", 255 0, L_0x600002a35490;  1 drivers
v0x600003368b40_0 .net "mxu_a_re", 0 0, L_0x600003027a20;  1 drivers
v0x600003368bd0_0 .net "mxu_a_ready", 0 0, L_0x600003022c60;  1 drivers
v0x600003368c60_0 .net "mxu_cfg_k", 15 0, L_0x600003029900;  1 drivers
v0x600003368cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000030297c0;  1 drivers
v0x600003368d80_0 .net "mxu_cfg_n", 15 0, L_0x600003029860;  1 drivers
v0x600003368e10_0 .var "mxu_col_cnt", 4 0;
v0x600003368ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003368f30_0 .var "mxu_done_reg", 0 0;
v0x600003368fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000030295e0;  1 drivers
v0x600003369050_0 .net "mxu_lcp_done", 0 0, L_0x600002a34a10;  1 drivers
v0x6000033690e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002a349a0;  1 drivers
v0x600003369170_0 .net "mxu_o_addr", 19 0, L_0x600003027c00;  1 drivers
v0x600003369200_0 .net "mxu_o_ready", 0 0, L_0x600003022d00;  1 drivers
v0x600003369290_0 .net "mxu_o_wdata", 255 0, L_0x600003027de0;  1 drivers
v0x600003369320_0 .net "mxu_o_we", 0 0, L_0x600002a34930;  1 drivers
v0x6000033693b0_0 .var "mxu_out_cnt", 15 0;
v0x600003369440_0 .var "mxu_ready_reg", 0 0;
v0x6000033694d0_0 .net "mxu_src0_addr", 15 0, L_0x600003029680;  1 drivers
v0x600003369560_0 .net "mxu_src1_addr", 15 0, L_0x600003029720;  1 drivers
v0x6000033695f0_0 .var "mxu_start_array", 0 0;
v0x600003369680_0 .var "mxu_start_array_d", 0 0;
v0x600003369710_0 .var "mxu_state", 2 0;
v0x6000033697a0_0 .net "mxu_subop", 7 0, L_0x600003029540;  1 drivers
v0x600003369830_0 .net "mxu_w_addr", 19 0, L_0x600003027700;  1 drivers
v0x6000033698c0_0 .net "mxu_w_rdata", 255 0, v0x6000033138d0_0;  1 drivers
v0x600003369950_0 .net "mxu_w_re", 0 0, L_0x6000030277a0;  1 drivers
v0x6000033699e0_0 .net "mxu_w_ready", 0 0, L_0x600003022b20;  1 drivers
v0x600003369a70_0 .net "noc_data_write", 0 0, L_0x600002a35650;  1 drivers
v0x600003369b00_0 .net "noc_rx_addr", 19 0, v0x60000336b960_0;  1 drivers
v0x600003369b90_0 .net "noc_rx_data", 255 0, v0x60000336b9f0_0;  1 drivers
v0x600003369c20_0 .net "noc_rx_is_instr", 0 0, v0x60000336ba80_0;  1 drivers
v0x600003369cb0_0 .net "noc_rx_ready", 0 0, L_0x600003022e40;  alias, 1 drivers
v0x600003369d40_0 .net "noc_rx_valid", 0 0, v0x60000336bba0_0;  1 drivers
v0x600003369dd0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x600003369e60_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x600003369ef0_0 .net "noc_tx_ready", 0 0, v0x60000336bd50_0;  1 drivers
v0x600003369f80_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x60000336a010_0 .net "rst_n", 0 0, v0x600003364120_0;  1 drivers
v0x60000336a0a0_0 .net "sync_grant", 0 0, v0x6000033641b0_0;  1 drivers
v0x60000336a130_0 .net "sync_request", 0 0, L_0x600002a39180;  alias, 1 drivers
v0x60000336a1c0_0 .net "systolic_busy", 0 0, L_0x600002a34770;  1 drivers
v0x60000336a250_0 .net "systolic_done", 0 0, L_0x6000030270c0;  1 drivers
v0x60000336a2e0_0 .net "systolic_result", 127 0, L_0x600003026c60;  1 drivers
v0x60000336a370_0 .net "systolic_result_valid", 0 0, L_0x600002a34850;  1 drivers
v0x60000336a400_0 .net "tpc_busy", 0 0, L_0x600002a39340;  alias, 1 drivers
v0x60000336a490_0 .net "tpc_done", 0 0, L_0x600002a391f0;  alias, 1 drivers
v0x60000336a520_0 .net "tpc_error", 0 0, L_0x600002a39110;  alias, 1 drivers
v0x60000336a5b0_0 .net "tpc_start", 0 0, v0x600003364480_0;  1 drivers
v0x60000336a640_0 .net "tpc_start_pc", 19 0, v0x600003364510_0;  1 drivers
v0x60000336a6d0_0 .net "vpu_lcp_done", 0 0, L_0x600002a34b60;  1 drivers
v0x60000336a760_0 .net "vpu_lcp_ready", 0 0, L_0x600003021a40;  1 drivers
v0x60000336a7f0_0 .net "vpu_sram_addr", 19 0, v0x60000336d710_0;  1 drivers
v0x60000336a880_0 .net "vpu_sram_rdata", 255 0, L_0x600002a35500;  1 drivers
v0x60000336a910_0 .net "vpu_sram_re", 0 0, L_0x600002a34d20;  1 drivers
v0x60000336a9a0_0 .net "vpu_sram_ready", 0 0, L_0x600003022bc0;  1 drivers
v0x60000336aa30_0 .net "vpu_sram_wdata", 255 0, L_0x600002a34c40;  1 drivers
v0x60000336aac0_0 .net "vpu_sram_we", 0 0, L_0x600002a34cb0;  1 drivers
v0x60000336ab50_0 .var "weight_load_col_d", 1 0;
v0x60000336abe0_0 .var "weight_load_en_d", 0 0;
L_0x600003029540 .part v0x60000330f600_0, 112, 8;
L_0x6000030295e0 .part v0x60000330f600_0, 96, 16;
L_0x600003029680 .part v0x60000330f600_0, 80, 16;
L_0x600003029720 .part v0x60000330f600_0, 64, 16;
L_0x6000030297c0 .part v0x60000330f600_0, 48, 16;
L_0x600003029860 .part v0x60000330f600_0, 32, 16;
L_0x600003029900 .part v0x60000330f600_0, 16, 16;
L_0x600003027520 .part v0x6000033138d0_0, 0, 32;
L_0x6000030275c0 .concat [ 16 4 0 0], L_0x600003029720, L_0x12809a530;
L_0x600003027660 .concat [ 5 15 0 0], v0x600003368e10_0, L_0x12809a578;
L_0x600003027700 .arith/sum 20, L_0x6000030275c0, L_0x600003027660;
L_0x6000030277a0 .cmp/eq 3, v0x600003369710_0, L_0x12809a5c0;
L_0x600003027840 .concat [ 16 4 0 0], L_0x600003029680, L_0x12809a608;
L_0x6000030278e0 .concat [ 16 4 0 0], v0x600003368ea0_0, L_0x12809a650;
L_0x600003027980 .arith/sum 20, L_0x600003027840, L_0x6000030278e0;
L_0x600003027a20 .cmp/eq 3, v0x600003369710_0, L_0x12809a698;
L_0x600003027ac0 .concat [ 16 4 0 0], L_0x6000030295e0, L_0x12809a6e0;
L_0x600003027b60 .concat [ 16 4 0 0], v0x6000033693b0_0, L_0x12809a728;
L_0x600003027c00 .arith/sum 20, L_0x600003027ac0, L_0x600003027b60;
L_0x600003027d40 .part L_0x600003026c60, 0, 128;
L_0x600003027de0 .concat [ 128 128 0 0], L_0x600003027d40, L_0x12809a770;
L_0x600003027ca0 .cmp/eq 3, v0x600003369710_0, L_0x12809a7b8;
L_0x600003027e80 .cmp/eq 3, v0x600003369710_0, L_0x12809a800;
L_0x600003022e40 .reduce/nor L_0x600002a39340;
L_0x600003022ee0 .reduce/nor v0x60000336ba80_0;
S_0x12676acc0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1267a72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12701c600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12701c640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12701c680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12701c6c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12701c700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12701c740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12701c780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12701c7c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12701c800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12701c840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12701c880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12701c8c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12701c900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12701c940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12701c980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12701c9c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12701ca00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12701ca40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12701ca80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12701cac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12701cb00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002a34d90 .functor BUFZ 1, v0x60000330c510_0, C4<0>, C4<0>, C4<0>;
L_0x600002a34e70 .functor BUFZ 256, v0x60000330d170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002a34ee0 .functor BUFZ 1, v0x60000330d290_0, C4<0>, C4<0>, C4<0>;
L_0x600002a34f50 .functor BUFZ 1, v0x60000330cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002a34fc0 .functor BUFZ 40, v0x600003333450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002a35030 .functor BUFZ 8, v0x600003333570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002a350a0 .functor BUFZ 1, v0x600003333720_0, C4<0>, C4<0>, C4<0>;
L_0x600002a35110 .functor BUFZ 256, v0x600003333cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002a35180 .functor BUFZ 1, v0x600003333de0_0, C4<0>, C4<0>, C4<0>;
L_0x600002a351f0 .functor BUFZ 1, v0x6000033346c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002a35260 .functor BUFZ 40, v0x600003333060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002a352d0 .functor BUFZ 8, v0x600003333180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002a353b0 .functor BUFZ 1, v0x600003333330_0, C4<0>, C4<0>, C4<0>;
L_0x600002a35420 .functor BUFZ 1, v0x600003333b10_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003332f40_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x600003332fd0_0 .net "axi_araddr", 39 0, L_0x600002a35260;  alias, 1 drivers
v0x600003333060_0 .var "axi_araddr_reg", 39 0;
v0x6000033330f0_0 .net "axi_arlen", 7 0, L_0x600002a352d0;  alias, 1 drivers
v0x600003333180_0 .var "axi_arlen_reg", 7 0;
v0x600003333210_0 .net "axi_arready", 0 0, v0x60000336ad90_0;  alias, 1 drivers
v0x6000033332a0_0 .net "axi_arvalid", 0 0, L_0x600002a353b0;  alias, 1 drivers
v0x600003333330_0 .var "axi_arvalid_reg", 0 0;
v0x6000033333c0_0 .net "axi_awaddr", 39 0, L_0x600002a34fc0;  alias, 1 drivers
v0x600003333450_0 .var "axi_awaddr_reg", 39 0;
v0x6000033334e0_0 .net "axi_awlen", 7 0, L_0x600002a35030;  alias, 1 drivers
v0x600003333570_0 .var "axi_awlen_reg", 7 0;
v0x600003333600_0 .net "axi_awready", 0 0, v0x60000336afd0_0;  alias, 1 drivers
v0x600003333690_0 .net "axi_awvalid", 0 0, L_0x600002a350a0;  alias, 1 drivers
v0x600003333720_0 .var "axi_awvalid_reg", 0 0;
v0x6000033337b0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600003333840_0 .net "axi_bresp", 1 0, v0x60000336b180_0;  alias, 1 drivers
v0x6000033338d0_0 .net "axi_bvalid", 0 0, v0x60000336b210_0;  alias, 1 drivers
v0x600003333960_0 .net "axi_rdata", 255 0, v0x60000336b2a0_0;  alias, 1 drivers
v0x6000033339f0_0 .net "axi_rlast", 0 0, v0x60000336b330_0;  alias, 1 drivers
v0x600003333a80_0 .net "axi_rready", 0 0, L_0x600002a35420;  alias, 1 drivers
v0x600003333b10_0 .var "axi_rready_reg", 0 0;
v0x600003333ba0_0 .net "axi_rvalid", 0 0, v0x60000336b450_0;  alias, 1 drivers
v0x600003333c30_0 .net "axi_wdata", 255 0, L_0x600002a35110;  alias, 1 drivers
v0x600003333cc0_0 .var "axi_wdata_reg", 255 0;
v0x600003333d50_0 .net "axi_wlast", 0 0, L_0x600002a35180;  alias, 1 drivers
v0x600003333de0_0 .var "axi_wlast_reg", 0 0;
v0x600003333e70_0 .net "axi_wready", 0 0, v0x60000336b600_0;  alias, 1 drivers
v0x600003333f00_0 .net "axi_wvalid", 0 0, L_0x600002a351f0;  alias, 1 drivers
v0x6000033346c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003334630_0 .net "cfg_cols", 11 0, L_0x600003021d60;  1 drivers
v0x60000330c000_0 .net "cfg_rows", 11 0, L_0x600003021cc0;  1 drivers
v0x60000330c090_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000330c120_0 .net "cmd", 127 0, v0x60000330e910_0;  alias, 1 drivers
v0x60000330c1b0_0 .net "cmd_done", 0 0, L_0x600002a34d90;  alias, 1 drivers
v0x60000330c240_0 .net "cmd_ready", 0 0, L_0x600003021f40;  alias, 1 drivers
v0x60000330c2d0_0 .net "cmd_valid", 0 0, L_0x600002a39420;  alias, 1 drivers
v0x60000330c360_0 .var "col_count", 11 0;
v0x60000330c3f0_0 .var "cols_cfg", 11 0;
v0x60000330c480_0 .var "data_buf", 255 0;
v0x60000330c510_0 .var "done_reg", 0 0;
v0x60000330c5a0_0 .net "ext_addr", 39 0, L_0x600003021b80;  1 drivers
v0x60000330c630_0 .var "ext_base", 39 0;
v0x60000330c6c0_0 .var "ext_ptr", 39 0;
v0x60000330c750_0 .net "ext_stride", 11 0, L_0x600003021e00;  1 drivers
v0x60000330c7e0_0 .var "ext_stride_cfg", 11 0;
v0x60000330c870_0 .net "int_addr", 19 0, L_0x600003021c20;  1 drivers
v0x60000330c900_0 .var "int_base", 19 0;
v0x60000330c990_0 .var "int_ptr", 19 0;
v0x60000330ca20_0 .net "int_stride", 11 0, L_0x600003021ea0;  1 drivers
v0x60000330cab0_0 .var "int_stride_cfg", 11 0;
v0x60000330cb40_0 .var "op_type", 7 0;
v0x60000330cbd0_0 .var "row_count", 11 0;
v0x60000330cc60_0 .var "rows_cfg", 11 0;
v0x60000330ccf0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000330cd80_0 .net "sram_addr", 19 0, v0x60000330ce10_0;  alias, 1 drivers
v0x60000330ce10_0 .var "sram_addr_reg", 19 0;
v0x60000330cea0_0 .net "sram_rdata", 255 0, L_0x600002a35570;  alias, 1 drivers
v0x60000330cf30_0 .net "sram_re", 0 0, L_0x600002a34f50;  alias, 1 drivers
v0x60000330cfc0_0 .var "sram_re_reg", 0 0;
v0x60000330d050_0 .net "sram_ready", 0 0, L_0x600003022da0;  alias, 1 drivers
v0x60000330d0e0_0 .net "sram_wdata", 255 0, L_0x600002a34e70;  alias, 1 drivers
v0x60000330d170_0 .var "sram_wdata_reg", 255 0;
v0x60000330d200_0 .net "sram_we", 0 0, L_0x600002a34ee0;  alias, 1 drivers
v0x60000330d290_0 .var "sram_we_reg", 0 0;
v0x60000330d320_0 .var "state", 3 0;
v0x60000330d3b0_0 .net "subop", 7 0, L_0x600003021ae0;  1 drivers
E_0x600001472cc0/0 .event negedge, v0x60000330ccf0_0;
E_0x600001472cc0/1 .event posedge, v0x60000330c090_0;
E_0x600001472cc0 .event/or E_0x600001472cc0/0, E_0x600001472cc0/1;
L_0x600003021ae0 .part v0x60000330e910_0, 112, 8;
L_0x600003021b80 .part v0x60000330e910_0, 72, 40;
L_0x600003021c20 .part v0x60000330e910_0, 52, 20;
L_0x600003021cc0 .part v0x60000330e910_0, 40, 12;
L_0x600003021d60 .part v0x60000330e910_0, 28, 12;
L_0x600003021e00 .part v0x60000330e910_0, 16, 12;
L_0x600003021ea0 .part v0x60000330e910_0, 4, 12;
L_0x600003021f40 .cmp/eq 4, v0x60000330d320_0, L_0x12809a920;
S_0x126794b20 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1267a72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12700e800 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12700e840 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12700e880 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12700e8c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12700e900 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12700e940 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12700e980 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12700e9c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12700ea00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12700ea40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12700ea80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12700eac0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12700eb00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12700eb40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12700eb80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12700ebc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12700ec00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12700ec40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12700ec80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12700ecc0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12700ed00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12700ed40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12700ed80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12700edc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12700ee00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12700ee40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12700ee80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002a3a1b0 .functor AND 1, L_0x600003028b40, L_0x600003028c80, C4<1>, C4<1>;
L_0x600002a39e30 .functor AND 1, L_0x600002a3a1b0, L_0x600003028820, C4<1>, C4<1>;
L_0x600002a39ea0 .functor BUFZ 20, v0x60000330ef40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002a39f10 .functor BUFZ 1, v0x60000330f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002a396c0 .functor BUFZ 1, v0x60000330f840_0, C4<0>, C4<0>, C4<0>;
L_0x600002a39500 .functor BUFZ 1, v0x600003308480_0, C4<0>, C4<0>, C4<0>;
L_0x600002a39420 .functor BUFZ 1, v0x60000330eb50_0, C4<0>, C4<0>, C4<0>;
L_0x600002a392d0 .functor AND 1, L_0x6000030292c0, L_0x600003029360, C4<1>, C4<1>;
L_0x600002a39340 .functor AND 1, L_0x600002a392d0, L_0x600003029400, C4<1>, C4<1>;
L_0x600002a391f0 .functor BUFZ 1, v0x60000330ec70_0, C4<0>, C4<0>, C4<0>;
L_0x600002a39110 .functor BUFZ 1, v0x60000330ed90_0, C4<0>, C4<0>, C4<0>;
L_0x600002a39180 .functor BUFZ 1, v0x600003308090_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330d4d0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330d560_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x60000330d5f0_0 .net *"_ivl_14", 0 0, L_0x600003028b40;  1 drivers
v0x60000330d680_0 .net *"_ivl_16", 31 0, L_0x600003028be0;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330d710_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330d7a0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x60000330d830_0 .net *"_ivl_22", 0 0, L_0x600003028c80;  1 drivers
v0x60000330d8c0_0 .net *"_ivl_25", 0 0, L_0x600002a3a1b0;  1 drivers
v0x60000330d950_0 .net *"_ivl_26", 31 0, L_0x600003028d20;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330d9e0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330da70_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x60000330db00_0 .net *"_ivl_32", 0 0, L_0x600003028820;  1 drivers
v0x60000330db90_0 .net *"_ivl_36", 31 0, L_0x600003028640;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330dc20_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330dcb0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x60000330dd40_0 .net *"_ivl_44", 31 0, L_0x600003028500;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330ddd0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330de60_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x60000330def0_0 .net *"_ivl_52", 31 0, L_0x600003029180;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330df80_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330e010_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000330e0a0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x60000330e130_0 .net *"_ivl_78", 0 0, L_0x6000030292c0;  1 drivers
v0x60000330e1c0_0 .net *"_ivl_8", 31 0, L_0x600003028aa0;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000330e250_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x60000330e2e0_0 .net *"_ivl_82", 0 0, L_0x600003029360;  1 drivers
v0x60000330e370_0 .net *"_ivl_85", 0 0, L_0x600002a392d0;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000330e400_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x60000330e490_0 .net *"_ivl_88", 0 0, L_0x600003029400;  1 drivers
v0x60000330e520_0 .net "all_done", 0 0, L_0x600002a39e30;  1 drivers
v0x60000330e5b0_0 .net "busy", 0 0, L_0x600002a39340;  alias, 1 drivers
v0x60000330e640_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000330e6d0_0 .var "decoded_opcode", 7 0;
v0x60000330e760_0 .var "decoded_subop", 7 0;
v0x60000330e7f0_0 .net "dma_clear", 0 0, L_0x600003029220;  1 drivers
v0x60000330e880_0 .net "dma_cmd", 127 0, v0x60000330e910_0;  alias, 1 drivers
v0x60000330e910_0 .var "dma_cmd_reg", 127 0;
v0x60000330e9a0_0 .net "dma_done", 0 0, L_0x600002a34d90;  alias, 1 drivers
v0x60000330ea30_0 .net "dma_ready", 0 0, L_0x600003021f40;  alias, 1 drivers
v0x60000330eac0_0 .net "dma_valid", 0 0, L_0x600002a39420;  alias, 1 drivers
v0x60000330eb50_0 .var "dma_valid_reg", 0 0;
v0x60000330ebe0_0 .net "done", 0 0, L_0x600002a391f0;  alias, 1 drivers
v0x60000330ec70_0 .var "done_reg", 0 0;
v0x60000330ed00_0 .net "error", 0 0, L_0x600002a39110;  alias, 1 drivers
v0x60000330ed90_0 .var "error_reg", 0 0;
v0x60000330ee20_0 .net "global_sync_in", 0 0, v0x60000336b840_0;  alias, 1 drivers
v0x60000330eeb0_0 .net "imem_addr", 19 0, L_0x600002a39ea0;  alias, 1 drivers
v0x60000330ef40_0 .var "imem_addr_reg", 19 0;
v0x60000330efd0_0 .net "imem_data", 127 0, v0x600003368360_0;  alias, 1 drivers
v0x60000330f060_0 .net "imem_re", 0 0, L_0x600002a39f10;  alias, 1 drivers
v0x60000330f0f0_0 .var "imem_re_reg", 0 0;
v0x60000330f180_0 .net "imem_valid", 0 0, L_0x600002a3a0d0;  alias, 1 drivers
v0x60000330f210_0 .var "instr_reg", 127 0;
v0x60000330f2a0_0 .net "loop_count", 15 0, L_0x600003028960;  1 drivers
v0x60000330f330 .array "loop_counter", 3 0, 15 0;
v0x60000330f3c0_0 .var "loop_sp", 1 0;
v0x60000330f450 .array "loop_start_addr", 3 0, 19 0;
v0x60000330f4e0_0 .net "mxu_clear", 0 0, L_0x6000030285a0;  1 drivers
v0x60000330f570_0 .net "mxu_cmd", 127 0, v0x60000330f600_0;  alias, 1 drivers
v0x60000330f600_0 .var "mxu_cmd_reg", 127 0;
v0x60000330f690_0 .net "mxu_done", 0 0, L_0x600002a34a10;  alias, 1 drivers
v0x60000330f720_0 .net "mxu_ready", 0 0, L_0x600002a349a0;  alias, 1 drivers
v0x60000330f7b0_0 .net "mxu_valid", 0 0, L_0x600002a396c0;  alias, 1 drivers
v0x60000330f840_0 .var "mxu_valid_reg", 0 0;
v0x60000330f8d0_0 .net "opcode", 7 0, L_0x600003028f00;  1 drivers
v0x60000330f960_0 .var "pc", 19 0;
v0x60000330f9f0_0 .var "pending_dma", 7 0;
v0x60000330fa80_0 .var "pending_mxu", 7 0;
v0x60000330fb10_0 .var "pending_vpu", 7 0;
v0x60000330fba0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000330fc30_0 .net "start", 0 0, v0x600003364480_0;  alias, 1 drivers
v0x60000330fcc0_0 .net "start_pc", 19 0, v0x600003364510_0;  alias, 1 drivers
v0x60000330fd50_0 .var "state", 3 0;
v0x60000330fde0_0 .net "subop", 7 0, L_0x600003029040;  1 drivers
v0x60000330fe70_0 .net "sync_grant", 0 0, v0x6000033641b0_0;  alias, 1 drivers
v0x60000330ff00_0 .net "sync_mask", 7 0, L_0x600003028a00;  1 drivers
v0x600003308000_0 .net "sync_request", 0 0, L_0x600002a39180;  alias, 1 drivers
v0x600003308090_0 .var "sync_request_reg", 0 0;
v0x600003308120_0 .net "vpu_clear", 0 0, L_0x6000030290e0;  1 drivers
v0x6000033081b0_0 .net "vpu_cmd", 127 0, v0x600003308240_0;  alias, 1 drivers
v0x600003308240_0 .var "vpu_cmd_reg", 127 0;
v0x6000033082d0_0 .net "vpu_done", 0 0, L_0x600002a34b60;  alias, 1 drivers
v0x600003308360_0 .net "vpu_ready", 0 0, L_0x600003021a40;  alias, 1 drivers
v0x6000033083f0_0 .net "vpu_valid", 0 0, L_0x600002a39500;  alias, 1 drivers
v0x600003308480_0 .var "vpu_valid_reg", 0 0;
L_0x600003028f00 .part v0x600003368360_0, 120, 8;
L_0x600003029040 .part v0x600003368360_0, 112, 8;
L_0x600003028960 .part v0x600003368360_0, 32, 16;
L_0x600003028a00 .part v0x600003368360_0, 104, 8;
L_0x600003028aa0 .concat [ 8 24 0 0], v0x60000330fa80_0, L_0x128098010;
L_0x600003028b40 .cmp/eq 32, L_0x600003028aa0, L_0x128098058;
L_0x600003028be0 .concat [ 8 24 0 0], v0x60000330fb10_0, L_0x1280980a0;
L_0x600003028c80 .cmp/eq 32, L_0x600003028be0, L_0x1280980e8;
L_0x600003028d20 .concat [ 8 24 0 0], v0x60000330f9f0_0, L_0x128098130;
L_0x600003028820 .cmp/eq 32, L_0x600003028d20, L_0x128098178;
L_0x600003028640 .concat [ 8 24 0 0], v0x60000330fa80_0, L_0x1280981c0;
L_0x6000030285a0 .cmp/eq 32, L_0x600003028640, L_0x128098208;
L_0x600003028500 .concat [ 8 24 0 0], v0x60000330fb10_0, L_0x128098250;
L_0x6000030290e0 .cmp/eq 32, L_0x600003028500, L_0x128098298;
L_0x600003029180 .concat [ 8 24 0 0], v0x60000330f9f0_0, L_0x1280982e0;
L_0x600003029220 .cmp/eq 32, L_0x600003029180, L_0x128098328;
L_0x6000030292c0 .cmp/ne 4, v0x60000330fd50_0, L_0x128098370;
L_0x600003029360 .cmp/ne 4, v0x60000330fd50_0, L_0x1280983b8;
L_0x600003029400 .cmp/ne 4, v0x60000330fd50_0, L_0x128098400;
S_0x12676a880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x126794b20;
 .timescale 0 0;
v0x60000330d440_0 .var/i "i", 31 0;
S_0x12676a440 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1267a72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1267902d0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x126790310 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x126790350 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x126790390 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x1267903d0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x126790410 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x126790450 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x126790490 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002a34540 .functor OR 1, L_0x600003026d00, L_0x600003026da0, C4<0>, C4<0>;
L_0x600002a345b0 .functor AND 1, L_0x600003026e40, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a34620 .functor AND 1, L_0x600002a345b0, L_0x600003026ee0, C4<1>, C4<1>;
L_0x600002a34690 .functor OR 1, L_0x600002a34540, L_0x600002a34620, C4<0>, C4<0>;
L_0x600002a34700 .functor BUFZ 1, L_0x600002a34690, C4<0>, C4<0>, C4<0>;
L_0x600002a34770 .functor AND 1, L_0x600003026f80, L_0x600003027020, C4<1>, C4<1>;
L_0x600002a347e0 .functor AND 1, L_0x600003027200, L_0x6000030272a0, C4<1>, C4<1>;
L_0x600002a34850 .functor AND 1, L_0x600002a347e0, L_0x600003027480, C4<1>, C4<1>;
v0x600003316d00_0 .net *"_ivl_101", 0 0, L_0x600003027480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003316d90_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600003316e20_0 .net *"_ivl_39", 0 0, L_0x600003026d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003316eb0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600003316f40_0 .net *"_ivl_43", 0 0, L_0x600003026da0;  1 drivers
v0x600003316fd0_0 .net *"_ivl_46", 0 0, L_0x600002a34540;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003317060_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x6000033170f0_0 .net *"_ivl_49", 0 0, L_0x600003026e40;  1 drivers
v0x600003317180_0 .net *"_ivl_52", 0 0, L_0x600002a345b0;  1 drivers
v0x600003317210_0 .net *"_ivl_54", 0 0, L_0x600003026ee0;  1 drivers
v0x6000033172a0_0 .net *"_ivl_56", 0 0, L_0x600002a34620;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003317330_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x6000033173c0_0 .net *"_ivl_63", 0 0, L_0x600003026f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003317450_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x6000033174e0_0 .net *"_ivl_67", 0 0, L_0x600003027020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003317570_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003317600_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003317690_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x600003317720_0 .net *"_ivl_83", 0 0, L_0x600003027200;  1 drivers
v0x6000033177b0_0 .net *"_ivl_85", 0 0, L_0x6000030272a0;  1 drivers
v0x600003317840_0 .net *"_ivl_88", 0 0, L_0x600002a347e0;  1 drivers
v0x6000033178d0_0 .net *"_ivl_89", 31 0, L_0x600003027340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003317960_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000033179f0_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003317a80_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x600003317b10_0 .net *"_ivl_99", 31 0, L_0x6000030273e0;  1 drivers
v0x600003317ba0_0 .net "act_data", 31 0, v0x60000336f060_0;  1 drivers
v0x600003317c30 .array "act_h", 19 0;
v0x600003317c30_0 .net v0x600003317c30 0, 7 0, L_0x600002a38fc0; 1 drivers
v0x600003317c30_1 .net v0x600003317c30 1, 7 0, v0x6000033095f0_0; 1 drivers
v0x600003317c30_2 .net v0x600003317c30 2, 7 0, v0x60000330ab50_0; 1 drivers
v0x600003317c30_3 .net v0x600003317c30 3, 7 0, v0x600003304120_0; 1 drivers
v0x600003317c30_4 .net v0x600003317c30 4, 7 0, v0x600003305680_0; 1 drivers
v0x600003317c30_5 .net v0x600003317c30 5, 7 0, L_0x600002a38e70; 1 drivers
v0x600003317c30_6 .net v0x600003317c30 6, 7 0, v0x600003306be0_0; 1 drivers
v0x600003317c30_7 .net v0x600003317c30 7, 7 0, v0x6000033001b0_0; 1 drivers
v0x600003317c30_8 .net v0x600003317c30 8, 7 0, v0x600003301710_0; 1 drivers
v0x600003317c30_9 .net v0x600003317c30 9, 7 0, v0x600003302c70_0; 1 drivers
v0x600003317c30_10 .net v0x600003317c30 10, 7 0, L_0x600002a38ee0; 1 drivers
v0x600003317c30_11 .net v0x600003317c30 11, 7 0, v0x60000331c240_0; 1 drivers
v0x600003317c30_12 .net v0x600003317c30 12, 7 0, v0x60000331d7a0_0; 1 drivers
v0x600003317c30_13 .net v0x600003317c30 13, 7 0, v0x60000331ed00_0; 1 drivers
v0x600003317c30_14 .net v0x600003317c30 14, 7 0, v0x6000033182d0_0; 1 drivers
v0x600003317c30_15 .net v0x600003317c30 15, 7 0, L_0x600002a38d90; 1 drivers
v0x600003317c30_16 .net v0x600003317c30 16, 7 0, v0x600003319830_0; 1 drivers
v0x600003317c30_17 .net v0x600003317c30 17, 7 0, v0x60000331ad90_0; 1 drivers
v0x600003317c30_18 .net v0x600003317c30 18, 7 0, v0x600003314360_0; 1 drivers
v0x600003317c30_19 .net v0x600003317c30 19, 7 0, v0x6000033158c0_0; 1 drivers
v0x600003317cc0_0 .net "act_ready", 0 0, L_0x600003027160;  1 drivers
v0x600003317d50_0 .net "act_valid", 0 0, v0x60000336f180_0;  1 drivers
v0x600003317de0_0 .net "busy", 0 0, L_0x600002a34770;  alias, 1 drivers
v0x600003317e70_0 .net "cfg_k_tiles", 15 0, L_0x600003029900;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003317f00_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x600003310000_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003310090_0 .var "cycle_count", 15 0;
v0x600003310120_0 .var "cycle_count_next", 15 0;
v0x600003308510_5 .array/port v0x600003308510, 5;
v0x6000033101b0 .array "deskew_output", 3 0;
v0x6000033101b0_0 .net v0x6000033101b0 0, 31 0, v0x600003308510_5; 1 drivers
v0x600003308630_3 .array/port v0x600003308630, 3;
v0x6000033101b0_1 .net v0x6000033101b0 1, 31 0, v0x600003308630_3; 1 drivers
v0x600003308750_1 .array/port v0x600003308750, 1;
v0x6000033101b0_2 .net v0x6000033101b0 2, 31 0, v0x600003308750_1; 1 drivers
v0x6000033101b0_3 .net v0x6000033101b0 3, 31 0, L_0x600002a34310; 1 drivers
v0x600003310240_0 .net "done", 0 0, L_0x6000030270c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000033102d0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600003310360_0 .net "pe_enable", 0 0, L_0x600002a34690;  1 drivers
v0x6000033103f0 .array "psum_bottom", 3 0;
v0x6000033103f0_0 .net v0x6000033103f0 0, 31 0, L_0x600002a34000; 1 drivers
v0x6000033103f0_1 .net v0x6000033103f0 1, 31 0, L_0x600002a340e0; 1 drivers
v0x6000033103f0_2 .net v0x6000033103f0 2, 31 0, L_0x600002a341c0; 1 drivers
v0x6000033103f0_3 .net v0x6000033103f0 3, 31 0, L_0x600002a342a0; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003310480 .array "psum_v", 19 0;
v0x600003310480_0 .net v0x600003310480 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003310480_1 .net v0x600003310480 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003310480_2 .net v0x600003310480 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003310480_3 .net v0x600003310480 3, 31 0, L_0x128098640; 1 drivers
v0x600003310480_4 .net v0x600003310480 4, 31 0, v0x600003309b00_0; 1 drivers
v0x600003310480_5 .net v0x600003310480 5, 31 0, v0x60000330b060_0; 1 drivers
v0x600003310480_6 .net v0x600003310480 6, 31 0, v0x600003304630_0; 1 drivers
v0x600003310480_7 .net v0x600003310480 7, 31 0, v0x600003305b90_0; 1 drivers
v0x600003310480_8 .net v0x600003310480 8, 31 0, v0x6000033070f0_0; 1 drivers
v0x600003310480_9 .net v0x600003310480 9, 31 0, v0x6000033006c0_0; 1 drivers
v0x600003310480_10 .net v0x600003310480 10, 31 0, v0x600003301c20_0; 1 drivers
v0x600003310480_11 .net v0x600003310480 11, 31 0, v0x600003303180_0; 1 drivers
v0x600003310480_12 .net v0x600003310480 12, 31 0, v0x60000331c750_0; 1 drivers
v0x600003310480_13 .net v0x600003310480 13, 31 0, v0x60000331dcb0_0; 1 drivers
v0x600003310480_14 .net v0x600003310480 14, 31 0, v0x60000331f210_0; 1 drivers
v0x600003310480_15 .net v0x600003310480 15, 31 0, v0x6000033187e0_0; 1 drivers
v0x600003310480_16 .net v0x600003310480 16, 31 0, v0x600003319d40_0; 1 drivers
v0x600003310480_17 .net v0x600003310480 17, 31 0, v0x60000331b2a0_0; 1 drivers
v0x600003310480_18 .net v0x600003310480 18, 31 0, v0x600003314870_0; 1 drivers
v0x600003310480_19 .net v0x600003310480 19, 31 0, v0x600003315dd0_0; 1 drivers
v0x600003310510_0 .net "result_data", 127 0, L_0x600003026c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000033105a0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600003310630_0 .net "result_valid", 0 0, L_0x600002a34850;  alias, 1 drivers
v0x6000033106c0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003310750_0 .net "skew_enable", 0 0, L_0x600002a34700;  1 drivers
v0x6000033107e0 .array "skew_input", 3 0;
v0x6000033107e0_0 .net v0x6000033107e0 0, 7 0, L_0x600003029a40; 1 drivers
v0x6000033107e0_1 .net v0x6000033107e0 1, 7 0, L_0x600003029b80; 1 drivers
v0x6000033107e0_2 .net v0x6000033107e0 2, 7 0, L_0x600003029cc0; 1 drivers
v0x6000033107e0_3 .net v0x6000033107e0 3, 7 0, L_0x600003029e00; 1 drivers
v0x600003310870 .array "skew_output", 3 0;
v0x600003310870_0 .net v0x600003310870 0, 7 0, v0x600003308870_0; 1 drivers
v0x600003310870_1 .net v0x600003310870 1, 7 0, v0x600003308b40_0; 1 drivers
v0x600003310870_2 .net v0x600003310870 2, 7 0, v0x600003308e10_0; 1 drivers
v0x600003310870_3 .net v0x600003310870 3, 7 0, v0x6000033090e0_0; 1 drivers
v0x600003310900_0 .net "start", 0 0, v0x600003369680_0;  1 drivers
v0x600003310990_0 .var "state", 2 0;
v0x600003310a20_0 .var "state_next", 2 0;
v0x600003310ab0_0 .net "weight_load_col", 1 0, v0x60000336ab50_0;  1 drivers
v0x600003310b40_0 .net "weight_load_data", 31 0, L_0x600003027520;  1 drivers
v0x600003310bd0_0 .net "weight_load_en", 0 0, v0x60000336abe0_0;  1 drivers
E_0x6000014735c0/0 .event anyedge, v0x600003310990_0, v0x600003310090_0, v0x600003310900_0, v0x600003310bd0_0;
E_0x6000014735c0/1 .event anyedge, v0x600003317e70_0, v0x6000033102d0_0;
E_0x6000014735c0 .event/or E_0x6000014735c0/0, E_0x6000014735c0/1;
L_0x6000030299a0 .part v0x60000336f060_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003029a40 .functor MUXZ 8, L_0x128098448, L_0x6000030299a0, v0x60000336f180_0, C4<>;
L_0x600003029ae0 .part v0x60000336f060_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003029b80 .functor MUXZ 8, L_0x128098490, L_0x600003029ae0, v0x60000336f180_0, C4<>;
L_0x600003029c20 .part v0x60000336f060_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003029cc0 .functor MUXZ 8, L_0x1280984d8, L_0x600003029c20, v0x60000336f180_0, C4<>;
L_0x600003029d60 .part v0x60000336f060_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003029e00 .functor MUXZ 8, L_0x128098520, L_0x600003029d60, v0x60000336f180_0, C4<>;
L_0x600003029fe0 .part L_0x600003027520, 0, 8;
L_0x60000302a800 .part L_0x600003027520, 0, 8;
L_0x60000302b020 .part L_0x600003027520, 0, 8;
L_0x60000302b840 .part L_0x600003027520, 0, 8;
L_0x60000302fa20 .part L_0x600003027520, 8, 8;
L_0x60000302f3e0 .part L_0x600003027520, 8, 8;
L_0x60000302ec60 .part L_0x600003027520, 8, 8;
L_0x60000302dd60 .part L_0x600003027520, 8, 8;
L_0x60000302d680 .part L_0x600003027520, 16, 8;
L_0x60000302cd20 .part L_0x600003027520, 16, 8;
L_0x60000302e300 .part L_0x600003027520, 16, 8;
L_0x600003024500 .part L_0x600003027520, 16, 8;
L_0x600003024d20 .part L_0x600003027520, 24, 8;
L_0x600003025540 .part L_0x600003027520, 24, 8;
L_0x600003025d60 .part L_0x600003027520, 24, 8;
L_0x600003026580 .part L_0x600003027520, 24, 8;
L_0x600003026c60 .concat8 [ 32 32 32 32], L_0x600002a34380, L_0x600002a343f0, L_0x600002a34460, L_0x600002a344d0;
L_0x600003026d00 .cmp/eq 3, v0x600003310990_0, L_0x12809a188;
L_0x600003026da0 .cmp/eq 3, v0x600003310990_0, L_0x12809a1d0;
L_0x600003026e40 .cmp/eq 3, v0x600003310990_0, L_0x12809a218;
L_0x600003026ee0 .reduce/nor v0x60000336abe0_0;
L_0x600003026f80 .cmp/ne 3, v0x600003310990_0, L_0x12809a260;
L_0x600003027020 .cmp/ne 3, v0x600003310990_0, L_0x12809a2a8;
L_0x6000030270c0 .cmp/eq 3, v0x600003310990_0, L_0x12809a2f0;
L_0x600003027160 .cmp/eq 3, v0x600003310990_0, L_0x12809a338;
L_0x600003027200 .cmp/eq 3, v0x600003310990_0, L_0x12809a3c8;
L_0x6000030272a0 .cmp/ge 16, v0x600003310090_0, L_0x12809a380;
L_0x600003027340 .concat [ 16 16 0 0], v0x600003310090_0, L_0x12809a410;
L_0x6000030273e0 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x600003027480 .cmp/gt 32, L_0x6000030273e0, L_0x600003027340;
S_0x12678b630 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12676a440;
 .timescale 0 0;
P_0x600002f32400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002f32440 .param/l "col" 1 7 248, +C4<00>;
L_0x600002a34000 .functor BUFZ 32, v0x600003319d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126788fe0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12678b630;
 .timescale 0 0;
v0x600003308510 .array "delay_stages", 5 0, 31 0;
v0x6000033085a0_0 .var/i "i", 31 0;
S_0x126786990 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12676a440;
 .timescale 0 0;
P_0x600002f32480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002f324c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600002a340e0 .functor BUFZ 32, v0x60000331b2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x126784340 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x126786990;
 .timescale 0 0;
v0x600003308630 .array "delay_stages", 3 0, 31 0;
v0x6000033086c0_0 .var/i "i", 31 0;
S_0x126781cf0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12676a440;
 .timescale 0 0;
P_0x600002f32500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002f32540 .param/l "col" 1 7 248, +C4<010>;
L_0x600002a341c0 .functor BUFZ 32, v0x600003314870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12677f6a0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x126781cf0;
 .timescale 0 0;
v0x600003308750 .array "delay_stages", 1 0, 31 0;
v0x6000033087e0_0 .var/i "i", 31 0;
S_0x12677d050 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12676a440;
 .timescale 0 0;
P_0x600002f32580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002f325c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600002a342a0 .functor BUFZ 32, v0x600003315dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12677aa00 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x12677d050;
 .timescale 0 0;
L_0x600002a34310 .functor BUFZ 32, L_0x600002a342a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1267783b0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12676a440;
 .timescale 0 0;
P_0x600001473840 .param/l "row" 1 7 142, +C4<00>;
v0x600003308900_0 .net *"_ivl_1", 7 0, L_0x6000030299a0;  1 drivers
v0x600003308990_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x126775d60 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x1267783b0;
 .timescale 0 0;
v0x600003308870_0 .var "out_reg", 7 0;
S_0x126773710 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12676a440;
 .timescale 0 0;
P_0x6000014738c0 .param/l "row" 1 7 142, +C4<01>;
v0x600003308bd0_0 .net *"_ivl_1", 7 0, L_0x600003029ae0;  1 drivers
v0x600003308c60_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x1267710c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x126773710;
 .timescale 0 0;
v0x600003308a20 .array "delay_stages", 0 0, 7 0;
v0x600003308ab0_0 .var/i "i", 31 0;
v0x600003308b40_0 .var "out_reg", 7 0;
S_0x12676ea70 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12676a440;
 .timescale 0 0;
P_0x600001473940 .param/l "row" 1 7 142, +C4<010>;
v0x600003308ea0_0 .net *"_ivl_1", 7 0, L_0x600003029c20;  1 drivers
v0x600003308f30_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x12676c420 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12676ea70;
 .timescale 0 0;
v0x600003308cf0 .array "delay_stages", 1 0, 7 0;
v0x600003308d80_0 .var/i "i", 31 0;
v0x600003308e10_0 .var "out_reg", 7 0;
S_0x126720190 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12676a440;
 .timescale 0 0;
P_0x6000014739c0 .param/l "row" 1 7 142, +C4<011>;
v0x600003309170_0 .net *"_ivl_1", 7 0, L_0x600003029d60;  1 drivers
v0x600003309200_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x126720300 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x126720190;
 .timescale 0 0;
v0x600003308fc0 .array "delay_stages", 2 0, 7 0;
v0x600003309050_0 .var/i "i", 31 0;
v0x6000033090e0_0 .var "out_reg", 7 0;
S_0x12670b3a0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12676a440;
 .timescale 0 0;
P_0x600001473800 .param/l "row" 1 7 213, +C4<00>;
S_0x12670b510 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12670b3a0;
 .timescale 0 0;
P_0x600001473a80 .param/l "col" 1 7 214, +C4<00>;
L_0x600002a38e00 .functor AND 1, v0x60000336abe0_0, L_0x600003029f40, C4<1>, C4<1>;
L_0x600002a38cb0 .functor AND 1, L_0x60000302a120, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a38d20 .functor OR 1, L_0x60000302a080, L_0x600002a38cb0, C4<0>, C4<0>;
L_0x600002a38bd0 .functor AND 1, L_0x12809a4a0, L_0x600002a38d20, C4<1>, C4<1>;
L_0x600002a38c40 .functor AND 1, L_0x600002a38bd0, L_0x60000302a260, C4<1>, C4<1>;
v0x600003309dd0_0 .net *"_ivl_0", 2 0, L_0x600003029ea0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003309e60_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x600003309ef0_0 .net *"_ivl_13", 0 0, L_0x60000302a080;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003309f80_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x60000330a010_0 .net *"_ivl_17", 0 0, L_0x60000302a120;  1 drivers
v0x60000330a0a0_0 .net *"_ivl_20", 0 0, L_0x600002a38cb0;  1 drivers
v0x60000330a130_0 .net *"_ivl_22", 0 0, L_0x600002a38d20;  1 drivers
v0x60000330a1c0_0 .net *"_ivl_24", 0 0, L_0x600002a38bd0;  1 drivers
v0x60000330a250_0 .net *"_ivl_25", 31 0, L_0x60000302a1c0;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330a2e0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330a370_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000330a400_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x60000330a490_0 .net *"_ivl_31", 0 0, L_0x60000302a260;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000330a520_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x60000330a5b0_0 .net *"_ivl_6", 0 0, L_0x600003029f40;  1 drivers
v0x60000330a640_0 .net "do_clear", 0 0, L_0x600002a38c40;  1 drivers
v0x60000330a6d0_0 .net "load_weight", 0 0, L_0x600002a38e00;  1 drivers
v0x60000330a760_0 .net "weight_in", 7 0, L_0x600003029fe0;  1 drivers
L_0x600003029ea0 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x128098688;
L_0x600003029f40 .cmp/eq 3, L_0x600003029ea0, L_0x1280986d0;
L_0x60000302a080 .cmp/eq 3, v0x600003310990_0, L_0x128098718;
L_0x60000302a120 .cmp/eq 3, v0x600003310990_0, L_0x128098760;
L_0x60000302a1c0 .concat [ 16 16 0 0], v0x600003310090_0, L_0x1280987a8;
L_0x60000302a260 .cmp/eq 32, L_0x60000302a1c0, L_0x1280987f0;
S_0x126719540 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12670b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f326c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003309290_0 .net *"_ivl_11", 0 0, L_0x60000302a4e0;  1 drivers
v0x600003309320_0 .net *"_ivl_12", 15 0, L_0x60000302a580;  1 drivers
v0x6000033093b0_0 .net/s *"_ivl_4", 15 0, L_0x60000302a300;  1 drivers
v0x600003309440_0 .net/s *"_ivl_6", 15 0, L_0x60000302a3a0;  1 drivers
v0x6000033094d0_0 .net/s "a_signed", 7 0, v0x600003309680_0;  1 drivers
v0x600003309560_0 .net "act_in", 7 0, L_0x600002a38fc0;  alias, 1 drivers
v0x6000033095f0_0 .var "act_out", 7 0;
v0x600003309680_0 .var "act_reg", 7 0;
v0x600003309710_0 .net "clear_acc", 0 0, L_0x600002a38c40;  alias, 1 drivers
v0x6000033097a0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003309830_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x6000033098c0_0 .net "load_weight", 0 0, L_0x600002a38e00;  alias, 1 drivers
v0x600003309950_0 .net/s "product", 15 0, L_0x60000302a440;  1 drivers
v0x6000033099e0_0 .net/s "product_ext", 31 0, L_0x60000302a620;  1 drivers
v0x600003309a70_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x600003309b00_0 .var "psum_out", 31 0;
v0x600003309b90_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003309c20_0 .net/s "w_signed", 7 0, v0x600003309d40_0;  1 drivers
v0x600003309cb0_0 .net "weight_in", 7 0, L_0x600003029fe0;  alias, 1 drivers
v0x600003309d40_0 .var "weight_reg", 7 0;
L_0x60000302a300 .extend/s 16, v0x600003309680_0;
L_0x60000302a3a0 .extend/s 16, v0x600003309d40_0;
L_0x60000302a440 .arith/mult 16, L_0x60000302a300, L_0x60000302a3a0;
L_0x60000302a4e0 .part L_0x60000302a440, 15, 1;
LS_0x60000302a580_0_0 .concat [ 1 1 1 1], L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0;
LS_0x60000302a580_0_4 .concat [ 1 1 1 1], L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0;
LS_0x60000302a580_0_8 .concat [ 1 1 1 1], L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0;
LS_0x60000302a580_0_12 .concat [ 1 1 1 1], L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0, L_0x60000302a4e0;
L_0x60000302a580 .concat [ 4 4 4 4], LS_0x60000302a580_0_0, LS_0x60000302a580_0_4, LS_0x60000302a580_0_8, LS_0x60000302a580_0_12;
L_0x60000302a620 .concat [ 16 16 0 0], L_0x60000302a440, L_0x60000302a580;
S_0x1267196b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12670b3a0;
 .timescale 0 0;
P_0x600001473c00 .param/l "col" 1 7 214, +C4<01>;
L_0x600002a38a10 .functor AND 1, v0x60000336abe0_0, L_0x60000302a760, C4<1>, C4<1>;
L_0x600002a38a80 .functor AND 1, L_0x60000302a940, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a38930 .functor OR 1, L_0x60000302a8a0, L_0x600002a38a80, C4<0>, C4<0>;
L_0x600002a389a0 .functor AND 1, L_0x12809a4a0, L_0x600002a38930, C4<1>, C4<1>;
L_0x600002a38850 .functor AND 1, L_0x600002a389a0, L_0x60000302aa80, C4<1>, C4<1>;
v0x60000330b330_0 .net *"_ivl_0", 2 0, L_0x60000302a6c0;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000330b3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x60000330b450_0 .net *"_ivl_13", 0 0, L_0x60000302a8a0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000330b4e0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x60000330b570_0 .net *"_ivl_17", 0 0, L_0x60000302a940;  1 drivers
v0x60000330b600_0 .net *"_ivl_20", 0 0, L_0x600002a38a80;  1 drivers
v0x60000330b690_0 .net *"_ivl_22", 0 0, L_0x600002a38930;  1 drivers
v0x60000330b720_0 .net *"_ivl_24", 0 0, L_0x600002a389a0;  1 drivers
v0x60000330b7b0_0 .net *"_ivl_25", 31 0, L_0x60000302a9e0;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330b840_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000330b8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000330b960_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x60000330b9f0_0 .net *"_ivl_31", 0 0, L_0x60000302aa80;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000330ba80_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x60000330bb10_0 .net *"_ivl_6", 0 0, L_0x60000302a760;  1 drivers
v0x60000330bba0_0 .net "do_clear", 0 0, L_0x600002a38850;  1 drivers
v0x60000330bc30_0 .net "load_weight", 0 0, L_0x600002a38a10;  1 drivers
v0x60000330bcc0_0 .net "weight_in", 7 0, L_0x60000302a800;  1 drivers
L_0x60000302a6c0 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x128098838;
L_0x60000302a760 .cmp/eq 3, L_0x60000302a6c0, L_0x128098880;
L_0x60000302a8a0 .cmp/eq 3, v0x600003310990_0, L_0x1280988c8;
L_0x60000302a940 .cmp/eq 3, v0x600003310990_0, L_0x128098910;
L_0x60000302a9e0 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128098958;
L_0x60000302aa80 .cmp/eq 32, L_0x60000302a9e0, L_0x1280989a0;
S_0x12671b9a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1267196b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000330a7f0_0 .net *"_ivl_11", 0 0, L_0x60000302ad00;  1 drivers
v0x60000330a880_0 .net *"_ivl_12", 15 0, L_0x60000302ada0;  1 drivers
v0x60000330a910_0 .net/s *"_ivl_4", 15 0, L_0x60000302ab20;  1 drivers
v0x60000330a9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000302abc0;  1 drivers
v0x60000330aa30_0 .net/s "a_signed", 7 0, v0x60000330abe0_0;  1 drivers
v0x60000330aac0_0 .net "act_in", 7 0, v0x6000033095f0_0;  alias, 1 drivers
v0x60000330ab50_0 .var "act_out", 7 0;
v0x60000330abe0_0 .var "act_reg", 7 0;
v0x60000330ac70_0 .net "clear_acc", 0 0, L_0x600002a38850;  alias, 1 drivers
v0x60000330ad00_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000330ad90_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x60000330ae20_0 .net "load_weight", 0 0, L_0x600002a38a10;  alias, 1 drivers
v0x60000330aeb0_0 .net/s "product", 15 0, L_0x60000302ac60;  1 drivers
v0x60000330af40_0 .net/s "product_ext", 31 0, L_0x60000302ae40;  1 drivers
v0x60000330afd0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x60000330b060_0 .var "psum_out", 31 0;
v0x60000330b0f0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000330b180_0 .net/s "w_signed", 7 0, v0x60000330b2a0_0;  1 drivers
v0x60000330b210_0 .net "weight_in", 7 0, L_0x60000302a800;  alias, 1 drivers
v0x60000330b2a0_0 .var "weight_reg", 7 0;
L_0x60000302ab20 .extend/s 16, v0x60000330abe0_0;
L_0x60000302abc0 .extend/s 16, v0x60000330b2a0_0;
L_0x60000302ac60 .arith/mult 16, L_0x60000302ab20, L_0x60000302abc0;
L_0x60000302ad00 .part L_0x60000302ac60, 15, 1;
LS_0x60000302ada0_0_0 .concat [ 1 1 1 1], L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00;
LS_0x60000302ada0_0_4 .concat [ 1 1 1 1], L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00;
LS_0x60000302ada0_0_8 .concat [ 1 1 1 1], L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00;
LS_0x60000302ada0_0_12 .concat [ 1 1 1 1], L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00, L_0x60000302ad00;
L_0x60000302ada0 .concat [ 4 4 4 4], LS_0x60000302ada0_0_0, LS_0x60000302ada0_0_4, LS_0x60000302ada0_0_8, LS_0x60000302ada0_0_12;
L_0x60000302ae40 .concat [ 16 16 0 0], L_0x60000302ac60, L_0x60000302ada0;
S_0x12671bb10 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12670b3a0;
 .timescale 0 0;
P_0x600001473d00 .param/l "col" 1 7 214, +C4<010>;
L_0x600002a398f0 .functor AND 1, v0x60000336abe0_0, L_0x60000302af80, C4<1>, C4<1>;
L_0x600002a39880 .functor AND 1, L_0x60000302b160, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a39810 .functor OR 1, L_0x60000302b0c0, L_0x600002a39880, C4<0>, C4<0>;
L_0x600002a382a0 .functor AND 1, L_0x12809a4a0, L_0x600002a39810, C4<1>, C4<1>;
L_0x600002a381c0 .functor AND 1, L_0x600002a382a0, L_0x60000302b2a0, C4<1>, C4<1>;
v0x600003304900_0 .net *"_ivl_0", 3 0, L_0x60000302aee0;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003304990_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600003304a20_0 .net *"_ivl_13", 0 0, L_0x60000302b0c0;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003304ab0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600003304b40_0 .net *"_ivl_17", 0 0, L_0x60000302b160;  1 drivers
v0x600003304bd0_0 .net *"_ivl_20", 0 0, L_0x600002a39880;  1 drivers
v0x600003304c60_0 .net *"_ivl_22", 0 0, L_0x600002a39810;  1 drivers
v0x600003304cf0_0 .net *"_ivl_24", 0 0, L_0x600002a382a0;  1 drivers
v0x600003304d80_0 .net *"_ivl_25", 31 0, L_0x60000302b200;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003304e10_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003304ea0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003304f30_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x600003304fc0_0 .net *"_ivl_31", 0 0, L_0x60000302b2a0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003305050_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x6000033050e0_0 .net *"_ivl_6", 0 0, L_0x60000302af80;  1 drivers
v0x600003305170_0 .net "do_clear", 0 0, L_0x600002a381c0;  1 drivers
v0x600003305200_0 .net "load_weight", 0 0, L_0x600002a398f0;  1 drivers
v0x600003305290_0 .net "weight_in", 7 0, L_0x60000302b020;  1 drivers
L_0x60000302aee0 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x1280989e8;
L_0x60000302af80 .cmp/eq 4, L_0x60000302aee0, L_0x128098a30;
L_0x60000302b0c0 .cmp/eq 3, v0x600003310990_0, L_0x128098a78;
L_0x60000302b160 .cmp/eq 3, v0x600003310990_0, L_0x128098ac0;
L_0x60000302b200 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128098b08;
L_0x60000302b2a0 .cmp/eq 32, L_0x60000302b200, L_0x128098b50;
S_0x12670f840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12671bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f327c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000330bd50_0 .net *"_ivl_11", 0 0, L_0x60000302b520;  1 drivers
v0x60000330bde0_0 .net *"_ivl_12", 15 0, L_0x60000302b5c0;  1 drivers
v0x60000330be70_0 .net/s *"_ivl_4", 15 0, L_0x60000302b340;  1 drivers
v0x60000330bf00_0 .net/s *"_ivl_6", 15 0, L_0x60000302b3e0;  1 drivers
v0x600003304000_0 .net/s "a_signed", 7 0, v0x6000033041b0_0;  1 drivers
v0x600003304090_0 .net "act_in", 7 0, v0x60000330ab50_0;  alias, 1 drivers
v0x600003304120_0 .var "act_out", 7 0;
v0x6000033041b0_0 .var "act_reg", 7 0;
v0x600003304240_0 .net "clear_acc", 0 0, L_0x600002a381c0;  alias, 1 drivers
v0x6000033042d0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003304360_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x6000033043f0_0 .net "load_weight", 0 0, L_0x600002a398f0;  alias, 1 drivers
v0x600003304480_0 .net/s "product", 15 0, L_0x60000302b480;  1 drivers
v0x600003304510_0 .net/s "product_ext", 31 0, L_0x60000302b660;  1 drivers
v0x6000033045a0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x600003304630_0 .var "psum_out", 31 0;
v0x6000033046c0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003304750_0 .net/s "w_signed", 7 0, v0x600003304870_0;  1 drivers
v0x6000033047e0_0 .net "weight_in", 7 0, L_0x60000302b020;  alias, 1 drivers
v0x600003304870_0 .var "weight_reg", 7 0;
L_0x60000302b340 .extend/s 16, v0x6000033041b0_0;
L_0x60000302b3e0 .extend/s 16, v0x600003304870_0;
L_0x60000302b480 .arith/mult 16, L_0x60000302b340, L_0x60000302b3e0;
L_0x60000302b520 .part L_0x60000302b480, 15, 1;
LS_0x60000302b5c0_0_0 .concat [ 1 1 1 1], L_0x60000302b520, L_0x60000302b520, L_0x60000302b520, L_0x60000302b520;
LS_0x60000302b5c0_0_4 .concat [ 1 1 1 1], L_0x60000302b520, L_0x60000302b520, L_0x60000302b520, L_0x60000302b520;
LS_0x60000302b5c0_0_8 .concat [ 1 1 1 1], L_0x60000302b520, L_0x60000302b520, L_0x60000302b520, L_0x60000302b520;
LS_0x60000302b5c0_0_12 .concat [ 1 1 1 1], L_0x60000302b520, L_0x60000302b520, L_0x60000302b520, L_0x60000302b520;
L_0x60000302b5c0 .concat [ 4 4 4 4], LS_0x60000302b5c0_0_0, LS_0x60000302b5c0_0_4, LS_0x60000302b5c0_0_8, LS_0x60000302b5c0_0_12;
L_0x60000302b660 .concat [ 16 16 0 0], L_0x60000302b480, L_0x60000302b5c0;
S_0x12670f9b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12670b3a0;
 .timescale 0 0;
P_0x600001473bc0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002a3a300 .functor AND 1, v0x60000336abe0_0, L_0x60000302b7a0, C4<1>, C4<1>;
L_0x600002a3a370 .functor AND 1, L_0x60000302b980, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3a3e0 .functor OR 1, L_0x60000302b8e0, L_0x600002a3a370, C4<0>, C4<0>;
L_0x600002a3a450 .functor AND 1, L_0x12809a4a0, L_0x600002a3a3e0, C4<1>, C4<1>;
L_0x600002a3a4c0 .functor AND 1, L_0x600002a3a450, L_0x60000302bac0, C4<1>, C4<1>;
v0x600003305e60_0 .net *"_ivl_0", 3 0, L_0x60000302b700;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003305ef0_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x600003305f80_0 .net *"_ivl_13", 0 0, L_0x60000302b8e0;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003306010_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x6000033060a0_0 .net *"_ivl_17", 0 0, L_0x60000302b980;  1 drivers
v0x600003306130_0 .net *"_ivl_20", 0 0, L_0x600002a3a370;  1 drivers
v0x6000033061c0_0 .net *"_ivl_22", 0 0, L_0x600002a3a3e0;  1 drivers
v0x600003306250_0 .net *"_ivl_24", 0 0, L_0x600002a3a450;  1 drivers
v0x6000033062e0_0 .net *"_ivl_25", 31 0, L_0x60000302ba20;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003306370_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003306400_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003306490_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x600003306520_0 .net *"_ivl_31", 0 0, L_0x60000302bac0;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033065b0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x600003306640_0 .net *"_ivl_6", 0 0, L_0x60000302b7a0;  1 drivers
v0x6000033066d0_0 .net "do_clear", 0 0, L_0x600002a3a4c0;  1 drivers
v0x600003306760_0 .net "load_weight", 0 0, L_0x600002a3a300;  1 drivers
v0x6000033067f0_0 .net "weight_in", 7 0, L_0x60000302b840;  1 drivers
L_0x60000302b700 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x128098b98;
L_0x60000302b7a0 .cmp/eq 4, L_0x60000302b700, L_0x128098be0;
L_0x60000302b8e0 .cmp/eq 3, v0x600003310990_0, L_0x128098c28;
L_0x60000302b980 .cmp/eq 3, v0x600003310990_0, L_0x128098c70;
L_0x60000302ba20 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128098cb8;
L_0x60000302bac0 .cmp/eq 32, L_0x60000302ba20, L_0x128098d00;
S_0x126704410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12670f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003305320_0 .net *"_ivl_11", 0 0, L_0x60000302bd40;  1 drivers
v0x6000033053b0_0 .net *"_ivl_12", 15 0, L_0x60000302bde0;  1 drivers
v0x600003305440_0 .net/s *"_ivl_4", 15 0, L_0x60000302bb60;  1 drivers
v0x6000033054d0_0 .net/s *"_ivl_6", 15 0, L_0x60000302bc00;  1 drivers
v0x600003305560_0 .net/s "a_signed", 7 0, v0x600003305710_0;  1 drivers
v0x6000033055f0_0 .net "act_in", 7 0, v0x600003304120_0;  alias, 1 drivers
v0x600003305680_0 .var "act_out", 7 0;
v0x600003305710_0 .var "act_reg", 7 0;
v0x6000033057a0_0 .net "clear_acc", 0 0, L_0x600002a3a4c0;  alias, 1 drivers
v0x600003305830_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x6000033058c0_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x600003305950_0 .net "load_weight", 0 0, L_0x600002a3a300;  alias, 1 drivers
v0x6000033059e0_0 .net/s "product", 15 0, L_0x60000302bca0;  1 drivers
v0x600003305a70_0 .net/s "product_ext", 31 0, L_0x60000302be80;  1 drivers
v0x600003305b00_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x600003305b90_0 .var "psum_out", 31 0;
v0x600003305c20_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003305cb0_0 .net/s "w_signed", 7 0, v0x600003305dd0_0;  1 drivers
v0x600003305d40_0 .net "weight_in", 7 0, L_0x60000302b840;  alias, 1 drivers
v0x600003305dd0_0 .var "weight_reg", 7 0;
L_0x60000302bb60 .extend/s 16, v0x600003305710_0;
L_0x60000302bc00 .extend/s 16, v0x600003305dd0_0;
L_0x60000302bca0 .arith/mult 16, L_0x60000302bb60, L_0x60000302bc00;
L_0x60000302bd40 .part L_0x60000302bca0, 15, 1;
LS_0x60000302bde0_0_0 .concat [ 1 1 1 1], L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40;
LS_0x60000302bde0_0_4 .concat [ 1 1 1 1], L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40;
LS_0x60000302bde0_0_8 .concat [ 1 1 1 1], L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40;
LS_0x60000302bde0_0_12 .concat [ 1 1 1 1], L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40, L_0x60000302bd40;
L_0x60000302bde0 .concat [ 4 4 4 4], LS_0x60000302bde0_0_0, LS_0x60000302bde0_0_4, LS_0x60000302bde0_0_8, LS_0x60000302bde0_0_12;
L_0x60000302be80 .concat [ 16 16 0 0], L_0x60000302bca0, L_0x60000302bde0;
S_0x126704580 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12676a440;
 .timescale 0 0;
P_0x600001473ec0 .param/l "row" 1 7 213, +C4<01>;
S_0x126715a00 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x126704580;
 .timescale 0 0;
P_0x600001473f40 .param/l "col" 1 7 214, +C4<00>;
L_0x600002a3a610 .functor AND 1, v0x60000336abe0_0, L_0x60000302fb60, C4<1>, C4<1>;
L_0x600002a3a6f0 .functor AND 1, L_0x60000302fe80, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3a760 .functor OR 1, L_0x60000302f7a0, L_0x600002a3a6f0, C4<0>, C4<0>;
L_0x600002a3a7d0 .functor AND 1, L_0x12809a4a0, L_0x600002a3a760, C4<1>, C4<1>;
L_0x600002a3a840 .functor AND 1, L_0x600002a3a7d0, L_0x60000302fd40, C4<1>, C4<1>;
v0x6000033073c0_0 .net *"_ivl_0", 2 0, L_0x60000302bf20;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003307450_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x6000033074e0_0 .net *"_ivl_13", 0 0, L_0x60000302f7a0;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003307570_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600003307600_0 .net *"_ivl_17", 0 0, L_0x60000302fe80;  1 drivers
v0x600003307690_0 .net *"_ivl_20", 0 0, L_0x600002a3a6f0;  1 drivers
v0x600003307720_0 .net *"_ivl_22", 0 0, L_0x600002a3a760;  1 drivers
v0x6000033077b0_0 .net *"_ivl_24", 0 0, L_0x600002a3a7d0;  1 drivers
v0x600003307840_0 .net *"_ivl_25", 31 0, L_0x60000302f660;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033078d0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003307960_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033079f0_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600003307a80_0 .net *"_ivl_31", 0 0, L_0x60000302fd40;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003307b10_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600003307ba0_0 .net *"_ivl_6", 0 0, L_0x60000302fb60;  1 drivers
v0x600003307c30_0 .net "do_clear", 0 0, L_0x600002a3a840;  1 drivers
v0x600003307cc0_0 .net "load_weight", 0 0, L_0x600002a3a610;  1 drivers
v0x600003307d50_0 .net "weight_in", 7 0, L_0x60000302fa20;  1 drivers
L_0x60000302bf20 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x128098d48;
L_0x60000302fb60 .cmp/eq 3, L_0x60000302bf20, L_0x128098d90;
L_0x60000302f7a0 .cmp/eq 3, v0x600003310990_0, L_0x128098dd8;
L_0x60000302fe80 .cmp/eq 3, v0x600003310990_0, L_0x128098e20;
L_0x60000302f660 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128098e68;
L_0x60000302fd40 .cmp/eq 32, L_0x60000302f660, L_0x128098eb0;
S_0x126715b70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126715a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f329c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003306880_0 .net *"_ivl_11", 0 0, L_0x60000302fac0;  1 drivers
v0x600003306910_0 .net *"_ivl_12", 15 0, L_0x60000302f2a0;  1 drivers
v0x6000033069a0_0 .net/s *"_ivl_4", 15 0, L_0x60000302f520;  1 drivers
v0x600003306a30_0 .net/s *"_ivl_6", 15 0, L_0x60000302fc00;  1 drivers
v0x600003306ac0_0 .net/s "a_signed", 7 0, v0x600003306c70_0;  1 drivers
v0x600003306b50_0 .net "act_in", 7 0, L_0x600002a38e70;  alias, 1 drivers
v0x600003306be0_0 .var "act_out", 7 0;
v0x600003306c70_0 .var "act_reg", 7 0;
v0x600003306d00_0 .net "clear_acc", 0 0, L_0x600002a3a840;  alias, 1 drivers
v0x600003306d90_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003306e20_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x600003306eb0_0 .net "load_weight", 0 0, L_0x600002a3a610;  alias, 1 drivers
v0x600003306f40_0 .net/s "product", 15 0, L_0x60000302f200;  1 drivers
v0x600003306fd0_0 .net/s "product_ext", 31 0, L_0x60000302f980;  1 drivers
v0x600003307060_0 .net "psum_in", 31 0, v0x600003309b00_0;  alias, 1 drivers
v0x6000033070f0_0 .var "psum_out", 31 0;
v0x600003307180_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003307210_0 .net/s "w_signed", 7 0, v0x600003307330_0;  1 drivers
v0x6000033072a0_0 .net "weight_in", 7 0, L_0x60000302fa20;  alias, 1 drivers
v0x600003307330_0 .var "weight_reg", 7 0;
L_0x60000302f520 .extend/s 16, v0x600003306c70_0;
L_0x60000302fc00 .extend/s 16, v0x600003307330_0;
L_0x60000302f200 .arith/mult 16, L_0x60000302f520, L_0x60000302fc00;
L_0x60000302fac0 .part L_0x60000302f200, 15, 1;
LS_0x60000302f2a0_0_0 .concat [ 1 1 1 1], L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0;
LS_0x60000302f2a0_0_4 .concat [ 1 1 1 1], L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0;
LS_0x60000302f2a0_0_8 .concat [ 1 1 1 1], L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0;
LS_0x60000302f2a0_0_12 .concat [ 1 1 1 1], L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0, L_0x60000302fac0;
L_0x60000302f2a0 .concat [ 4 4 4 4], LS_0x60000302f2a0_0_0, LS_0x60000302f2a0_0_4, LS_0x60000302f2a0_0_8, LS_0x60000302f2a0_0_12;
L_0x60000302f980 .concat [ 16 16 0 0], L_0x60000302f200, L_0x60000302f2a0;
S_0x126796d90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x126704580;
 .timescale 0 0;
P_0x60000141c6c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002a3a990 .functor AND 1, v0x60000336abe0_0, L_0x60000302f840, C4<1>, C4<1>;
L_0x600002a3aa00 .functor AND 1, L_0x60000302f480, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3aa70 .functor OR 1, L_0x60000302f700, L_0x600002a3aa00, C4<0>, C4<0>;
L_0x600002a3aae0 .functor AND 1, L_0x12809a4a0, L_0x600002a3aa70, C4<1>, C4<1>;
L_0x600002a3ab50 .functor AND 1, L_0x600002a3aae0, L_0x60000302f0c0, C4<1>, C4<1>;
v0x600003300990_0 .net *"_ivl_0", 2 0, L_0x60000302f340;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003300a20_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600003300ab0_0 .net *"_ivl_13", 0 0, L_0x60000302f700;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003300b40_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600003300bd0_0 .net *"_ivl_17", 0 0, L_0x60000302f480;  1 drivers
v0x600003300c60_0 .net *"_ivl_20", 0 0, L_0x600002a3aa00;  1 drivers
v0x600003300cf0_0 .net *"_ivl_22", 0 0, L_0x600002a3aa70;  1 drivers
v0x600003300d80_0 .net *"_ivl_24", 0 0, L_0x600002a3aae0;  1 drivers
v0x600003300e10_0 .net *"_ivl_25", 31 0, L_0x60000302f5c0;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003300ea0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003300f30_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003300fc0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600003301050_0 .net *"_ivl_31", 0 0, L_0x60000302f0c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033010e0_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600003301170_0 .net *"_ivl_6", 0 0, L_0x60000302f840;  1 drivers
v0x600003301200_0 .net "do_clear", 0 0, L_0x600002a3ab50;  1 drivers
v0x600003301290_0 .net "load_weight", 0 0, L_0x600002a3a990;  1 drivers
v0x600003301320_0 .net "weight_in", 7 0, L_0x60000302f3e0;  1 drivers
L_0x60000302f340 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x128098ef8;
L_0x60000302f840 .cmp/eq 3, L_0x60000302f340, L_0x128098f40;
L_0x60000302f700 .cmp/eq 3, v0x600003310990_0, L_0x128098f88;
L_0x60000302f480 .cmp/eq 3, v0x600003310990_0, L_0x128098fd0;
L_0x60000302f5c0 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099018;
L_0x60000302f0c0 .cmp/eq 32, L_0x60000302f5c0, L_0x128099060;
S_0x126796f00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126796d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003307de0_0 .net *"_ivl_11", 0 0, L_0x60000302ee40;  1 drivers
v0x600003307e70_0 .net *"_ivl_12", 15 0, L_0x60000302eee0;  1 drivers
v0x600003307f00_0 .net/s *"_ivl_4", 15 0, L_0x60000302f160;  1 drivers
v0x600003300000_0 .net/s *"_ivl_6", 15 0, L_0x60000302ef80;  1 drivers
v0x600003300090_0 .net/s "a_signed", 7 0, v0x600003300240_0;  1 drivers
v0x600003300120_0 .net "act_in", 7 0, v0x600003306be0_0;  alias, 1 drivers
v0x6000033001b0_0 .var "act_out", 7 0;
v0x600003300240_0 .var "act_reg", 7 0;
v0x6000033002d0_0 .net "clear_acc", 0 0, L_0x600002a3ab50;  alias, 1 drivers
v0x600003300360_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x6000033003f0_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x600003300480_0 .net "load_weight", 0 0, L_0x600002a3a990;  alias, 1 drivers
v0x600003300510_0 .net/s "product", 15 0, L_0x60000302f020;  1 drivers
v0x6000033005a0_0 .net/s "product_ext", 31 0, L_0x60000302ed00;  1 drivers
v0x600003300630_0 .net "psum_in", 31 0, v0x60000330b060_0;  alias, 1 drivers
v0x6000033006c0_0 .var "psum_out", 31 0;
v0x600003300750_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x6000033007e0_0 .net/s "w_signed", 7 0, v0x600003300900_0;  1 drivers
v0x600003300870_0 .net "weight_in", 7 0, L_0x60000302f3e0;  alias, 1 drivers
v0x600003300900_0 .var "weight_reg", 7 0;
L_0x60000302f160 .extend/s 16, v0x600003300240_0;
L_0x60000302ef80 .extend/s 16, v0x600003300900_0;
L_0x60000302f020 .arith/mult 16, L_0x60000302f160, L_0x60000302ef80;
L_0x60000302ee40 .part L_0x60000302f020, 15, 1;
LS_0x60000302eee0_0_0 .concat [ 1 1 1 1], L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40;
LS_0x60000302eee0_0_4 .concat [ 1 1 1 1], L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40;
LS_0x60000302eee0_0_8 .concat [ 1 1 1 1], L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40;
LS_0x60000302eee0_0_12 .concat [ 1 1 1 1], L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40, L_0x60000302ee40;
L_0x60000302eee0 .concat [ 4 4 4 4], LS_0x60000302eee0_0_0, LS_0x60000302eee0_0_4, LS_0x60000302eee0_0_8, LS_0x60000302eee0_0_12;
L_0x60000302ed00 .concat [ 16 16 0 0], L_0x60000302f020, L_0x60000302eee0;
S_0x1267913d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x126704580;
 .timescale 0 0;
P_0x60000144c080 .param/l "col" 1 7 214, +C4<010>;
L_0x600002a3aca0 .functor AND 1, v0x60000336abe0_0, L_0x60000302ebc0, C4<1>, C4<1>;
L_0x600002a3a680 .functor AND 1, L_0x60000302eb20, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3ad10 .functor OR 1, L_0x60000302ea80, L_0x600002a3a680, C4<0>, C4<0>;
L_0x600002a3ad80 .functor AND 1, L_0x12809a4a0, L_0x600002a3ad10, C4<1>, C4<1>;
L_0x600002a3adf0 .functor AND 1, L_0x600002a3ad80, L_0x60000302e9e0, C4<1>, C4<1>;
v0x600003301ef0_0 .net *"_ivl_0", 3 0, L_0x60000302eda0;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003301f80_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600003302010_0 .net *"_ivl_13", 0 0, L_0x60000302ea80;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033020a0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600003302130_0 .net *"_ivl_17", 0 0, L_0x60000302eb20;  1 drivers
v0x6000033021c0_0 .net *"_ivl_20", 0 0, L_0x600002a3a680;  1 drivers
v0x600003302250_0 .net *"_ivl_22", 0 0, L_0x600002a3ad10;  1 drivers
v0x6000033022e0_0 .net *"_ivl_24", 0 0, L_0x600002a3ad80;  1 drivers
v0x600003302370_0 .net *"_ivl_25", 31 0, L_0x60000302e940;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003302400_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003302490_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003302520_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x6000033025b0_0 .net *"_ivl_31", 0 0, L_0x60000302e9e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003302640_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x6000033026d0_0 .net *"_ivl_6", 0 0, L_0x60000302ebc0;  1 drivers
v0x600003302760_0 .net "do_clear", 0 0, L_0x600002a3adf0;  1 drivers
v0x6000033027f0_0 .net "load_weight", 0 0, L_0x600002a3aca0;  1 drivers
v0x600003302880_0 .net "weight_in", 7 0, L_0x60000302ec60;  1 drivers
L_0x60000302eda0 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x1280990a8;
L_0x60000302ebc0 .cmp/eq 4, L_0x60000302eda0, L_0x1280990f0;
L_0x60000302ea80 .cmp/eq 3, v0x600003310990_0, L_0x128099138;
L_0x60000302eb20 .cmp/eq 3, v0x600003310990_0, L_0x128099180;
L_0x60000302e940 .concat [ 16 16 0 0], v0x600003310090_0, L_0x1280991c8;
L_0x60000302e9e0 .cmp/eq 32, L_0x60000302e940, L_0x128099210;
S_0x126791540 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1267913d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033013b0_0 .net *"_ivl_11", 0 0, L_0x60000302e1c0;  1 drivers
v0x600003301440_0 .net *"_ivl_12", 15 0, L_0x60000302dfe0;  1 drivers
v0x6000033014d0_0 .net/s *"_ivl_4", 15 0, L_0x60000302e620;  1 drivers
v0x600003301560_0 .net/s *"_ivl_6", 15 0, L_0x60000302e6c0;  1 drivers
v0x6000033015f0_0 .net/s "a_signed", 7 0, v0x6000033017a0_0;  1 drivers
v0x600003301680_0 .net "act_in", 7 0, v0x6000033001b0_0;  alias, 1 drivers
v0x600003301710_0 .var "act_out", 7 0;
v0x6000033017a0_0 .var "act_reg", 7 0;
v0x600003301830_0 .net "clear_acc", 0 0, L_0x600002a3adf0;  alias, 1 drivers
v0x6000033018c0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003301950_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x6000033019e0_0 .net "load_weight", 0 0, L_0x600002a3aca0;  alias, 1 drivers
v0x600003301a70_0 .net/s "product", 15 0, L_0x60000302e120;  1 drivers
v0x600003301b00_0 .net/s "product_ext", 31 0, L_0x60000302e080;  1 drivers
v0x600003301b90_0 .net "psum_in", 31 0, v0x600003304630_0;  alias, 1 drivers
v0x600003301c20_0 .var "psum_out", 31 0;
v0x600003301cb0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003301d40_0 .net/s "w_signed", 7 0, v0x600003301e60_0;  1 drivers
v0x600003301dd0_0 .net "weight_in", 7 0, L_0x60000302ec60;  alias, 1 drivers
v0x600003301e60_0 .var "weight_reg", 7 0;
L_0x60000302e620 .extend/s 16, v0x6000033017a0_0;
L_0x60000302e6c0 .extend/s 16, v0x600003301e60_0;
L_0x60000302e120 .arith/mult 16, L_0x60000302e620, L_0x60000302e6c0;
L_0x60000302e1c0 .part L_0x60000302e120, 15, 1;
LS_0x60000302dfe0_0_0 .concat [ 1 1 1 1], L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0;
LS_0x60000302dfe0_0_4 .concat [ 1 1 1 1], L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0;
LS_0x60000302dfe0_0_8 .concat [ 1 1 1 1], L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0;
LS_0x60000302dfe0_0_12 .concat [ 1 1 1 1], L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0, L_0x60000302e1c0;
L_0x60000302dfe0 .concat [ 4 4 4 4], LS_0x60000302dfe0_0_0, LS_0x60000302dfe0_0_4, LS_0x60000302dfe0_0_8, LS_0x60000302dfe0_0_12;
L_0x60000302e080 .concat [ 16 16 0 0], L_0x60000302e120, L_0x60000302dfe0;
S_0x12678ed80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x126704580;
 .timescale 0 0;
P_0x60000144c180 .param/l "col" 1 7 214, +C4<011>;
L_0x600002a3af40 .functor AND 1, v0x60000336abe0_0, L_0x60000302df40, C4<1>, C4<1>;
L_0x600002a3afb0 .functor AND 1, L_0x60000302dc20, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3b020 .functor OR 1, L_0x60000302de00, L_0x600002a3afb0, C4<0>, C4<0>;
L_0x600002a3b090 .functor AND 1, L_0x12809a4a0, L_0x600002a3b020, C4<1>, C4<1>;
L_0x600002a3b100 .functor AND 1, L_0x600002a3b090, L_0x60000302dae0, C4<1>, C4<1>;
v0x600003303450_0 .net *"_ivl_0", 3 0, L_0x60000302dea0;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033034e0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x600003303570_0 .net *"_ivl_13", 0 0, L_0x60000302de00;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003303600_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x600003303690_0 .net *"_ivl_17", 0 0, L_0x60000302dc20;  1 drivers
v0x600003303720_0 .net *"_ivl_20", 0 0, L_0x600002a3afb0;  1 drivers
v0x6000033037b0_0 .net *"_ivl_22", 0 0, L_0x600002a3b020;  1 drivers
v0x600003303840_0 .net *"_ivl_24", 0 0, L_0x600002a3b090;  1 drivers
v0x6000033038d0_0 .net *"_ivl_25", 31 0, L_0x60000302dcc0;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003303960_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033039f0_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003303a80_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x600003303b10_0 .net *"_ivl_31", 0 0, L_0x60000302dae0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003303ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x600003303c30_0 .net *"_ivl_6", 0 0, L_0x60000302df40;  1 drivers
v0x600003303cc0_0 .net "do_clear", 0 0, L_0x600002a3b100;  1 drivers
v0x600003303d50_0 .net "load_weight", 0 0, L_0x600002a3af40;  1 drivers
v0x600003303de0_0 .net "weight_in", 7 0, L_0x60000302dd60;  1 drivers
L_0x60000302dea0 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x128099258;
L_0x60000302df40 .cmp/eq 4, L_0x60000302dea0, L_0x1280992a0;
L_0x60000302de00 .cmp/eq 3, v0x600003310990_0, L_0x1280992e8;
L_0x60000302dc20 .cmp/eq 3, v0x600003310990_0, L_0x128099330;
L_0x60000302dcc0 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099378;
L_0x60000302dae0 .cmp/eq 32, L_0x60000302dcc0, L_0x1280993c0;
S_0x12678eef0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12678ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003302910_0 .net *"_ivl_11", 0 0, L_0x60000302d860;  1 drivers
v0x6000033029a0_0 .net *"_ivl_12", 15 0, L_0x60000302d900;  1 drivers
v0x600003302a30_0 .net/s *"_ivl_4", 15 0, L_0x60000302db80;  1 drivers
v0x600003302ac0_0 .net/s *"_ivl_6", 15 0, L_0x60000302d9a0;  1 drivers
v0x600003302b50_0 .net/s "a_signed", 7 0, v0x600003302d00_0;  1 drivers
v0x600003302be0_0 .net "act_in", 7 0, v0x600003301710_0;  alias, 1 drivers
v0x600003302c70_0 .var "act_out", 7 0;
v0x600003302d00_0 .var "act_reg", 7 0;
v0x600003302d90_0 .net "clear_acc", 0 0, L_0x600002a3b100;  alias, 1 drivers
v0x600003302e20_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003302eb0_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x600003302f40_0 .net "load_weight", 0 0, L_0x600002a3af40;  alias, 1 drivers
v0x600003302fd0_0 .net/s "product", 15 0, L_0x60000302da40;  1 drivers
v0x600003303060_0 .net/s "product_ext", 31 0, L_0x60000302d720;  1 drivers
v0x6000033030f0_0 .net "psum_in", 31 0, v0x600003305b90_0;  alias, 1 drivers
v0x600003303180_0 .var "psum_out", 31 0;
v0x600003303210_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x6000033032a0_0 .net/s "w_signed", 7 0, v0x6000033033c0_0;  1 drivers
v0x600003303330_0 .net "weight_in", 7 0, L_0x60000302dd60;  alias, 1 drivers
v0x6000033033c0_0 .var "weight_reg", 7 0;
L_0x60000302db80 .extend/s 16, v0x600003302d00_0;
L_0x60000302d9a0 .extend/s 16, v0x6000033033c0_0;
L_0x60000302da40 .arith/mult 16, L_0x60000302db80, L_0x60000302d9a0;
L_0x60000302d860 .part L_0x60000302da40, 15, 1;
LS_0x60000302d900_0_0 .concat [ 1 1 1 1], L_0x60000302d860, L_0x60000302d860, L_0x60000302d860, L_0x60000302d860;
LS_0x60000302d900_0_4 .concat [ 1 1 1 1], L_0x60000302d860, L_0x60000302d860, L_0x60000302d860, L_0x60000302d860;
LS_0x60000302d900_0_8 .concat [ 1 1 1 1], L_0x60000302d860, L_0x60000302d860, L_0x60000302d860, L_0x60000302d860;
LS_0x60000302d900_0_12 .concat [ 1 1 1 1], L_0x60000302d860, L_0x60000302d860, L_0x60000302d860, L_0x60000302d860;
L_0x60000302d900 .concat [ 4 4 4 4], LS_0x60000302d900_0_0, LS_0x60000302d900_0_4, LS_0x60000302d900_0_8, LS_0x60000302d900_0_12;
L_0x60000302d720 .concat [ 16 16 0 0], L_0x60000302da40, L_0x60000302d900;
S_0x12678c730 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144c280 .param/l "row" 1 7 213, +C4<010>;
S_0x12678c8a0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12678c730;
 .timescale 0 0;
P_0x60000144c300 .param/l "col" 1 7 214, +C4<00>;
L_0x600002a3b250 .functor AND 1, v0x60000336abe0_0, L_0x60000302d5e0, C4<1>, C4<1>;
L_0x600002a3b2c0 .functor AND 1, L_0x60000302d540, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3b330 .functor OR 1, L_0x60000302d4a0, L_0x600002a3b2c0, C4<0>, C4<0>;
L_0x600002a3b3a0 .functor AND 1, L_0x12809a4a0, L_0x600002a3b330, C4<1>, C4<1>;
L_0x600002a3b410 .functor AND 1, L_0x600002a3b3a0, L_0x60000302d400, C4<1>, C4<1>;
v0x60000331ca20_0 .net *"_ivl_0", 2 0, L_0x60000302d7c0;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000331cab0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x60000331cb40_0 .net *"_ivl_13", 0 0, L_0x60000302d4a0;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000331cbd0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x60000331cc60_0 .net *"_ivl_17", 0 0, L_0x60000302d540;  1 drivers
v0x60000331ccf0_0 .net *"_ivl_20", 0 0, L_0x600002a3b2c0;  1 drivers
v0x60000331cd80_0 .net *"_ivl_22", 0 0, L_0x600002a3b330;  1 drivers
v0x60000331ce10_0 .net *"_ivl_24", 0 0, L_0x600002a3b3a0;  1 drivers
v0x60000331cea0_0 .net *"_ivl_25", 31 0, L_0x60000302d360;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331cf30_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331cfc0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000331d050_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x60000331d0e0_0 .net *"_ivl_31", 0 0, L_0x60000302d400;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000331d170_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x60000331d200_0 .net *"_ivl_6", 0 0, L_0x60000302d5e0;  1 drivers
v0x60000331d290_0 .net "do_clear", 0 0, L_0x600002a3b410;  1 drivers
v0x60000331d320_0 .net "load_weight", 0 0, L_0x600002a3b250;  1 drivers
v0x60000331d3b0_0 .net "weight_in", 7 0, L_0x60000302d680;  1 drivers
L_0x60000302d7c0 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x128099408;
L_0x60000302d5e0 .cmp/eq 3, L_0x60000302d7c0, L_0x128099450;
L_0x60000302d4a0 .cmp/eq 3, v0x600003310990_0, L_0x128099498;
L_0x60000302d540 .cmp/eq 3, v0x600003310990_0, L_0x1280994e0;
L_0x60000302d360 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099528;
L_0x60000302d400 .cmp/eq 32, L_0x60000302d360, L_0x128099570;
S_0x12678a0e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12678c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003303e70_0 .net *"_ivl_11", 0 0, L_0x60000302d180;  1 drivers
v0x600003303f00_0 .net *"_ivl_12", 15 0, L_0x60000302cfa0;  1 drivers
v0x60000331c000_0 .net/s *"_ivl_4", 15 0, L_0x60000302d220;  1 drivers
v0x60000331c090_0 .net/s *"_ivl_6", 15 0, L_0x60000302d2c0;  1 drivers
v0x60000331c120_0 .net/s "a_signed", 7 0, v0x60000331c2d0_0;  1 drivers
v0x60000331c1b0_0 .net "act_in", 7 0, L_0x600002a38ee0;  alias, 1 drivers
v0x60000331c240_0 .var "act_out", 7 0;
v0x60000331c2d0_0 .var "act_reg", 7 0;
v0x60000331c360_0 .net "clear_acc", 0 0, L_0x600002a3b410;  alias, 1 drivers
v0x60000331c3f0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000331c480_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x60000331c510_0 .net "load_weight", 0 0, L_0x600002a3b250;  alias, 1 drivers
v0x60000331c5a0_0 .net/s "product", 15 0, L_0x60000302d0e0;  1 drivers
v0x60000331c630_0 .net/s "product_ext", 31 0, L_0x60000302d040;  1 drivers
v0x60000331c6c0_0 .net "psum_in", 31 0, v0x6000033070f0_0;  alias, 1 drivers
v0x60000331c750_0 .var "psum_out", 31 0;
v0x60000331c7e0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000331c870_0 .net/s "w_signed", 7 0, v0x60000331c990_0;  1 drivers
v0x60000331c900_0 .net "weight_in", 7 0, L_0x60000302d680;  alias, 1 drivers
v0x60000331c990_0 .var "weight_reg", 7 0;
L_0x60000302d220 .extend/s 16, v0x60000331c2d0_0;
L_0x60000302d2c0 .extend/s 16, v0x60000331c990_0;
L_0x60000302d0e0 .arith/mult 16, L_0x60000302d220, L_0x60000302d2c0;
L_0x60000302d180 .part L_0x60000302d0e0, 15, 1;
LS_0x60000302cfa0_0_0 .concat [ 1 1 1 1], L_0x60000302d180, L_0x60000302d180, L_0x60000302d180, L_0x60000302d180;
LS_0x60000302cfa0_0_4 .concat [ 1 1 1 1], L_0x60000302d180, L_0x60000302d180, L_0x60000302d180, L_0x60000302d180;
LS_0x60000302cfa0_0_8 .concat [ 1 1 1 1], L_0x60000302d180, L_0x60000302d180, L_0x60000302d180, L_0x60000302d180;
LS_0x60000302cfa0_0_12 .concat [ 1 1 1 1], L_0x60000302d180, L_0x60000302d180, L_0x60000302d180, L_0x60000302d180;
L_0x60000302cfa0 .concat [ 4 4 4 4], LS_0x60000302cfa0_0_0, LS_0x60000302cfa0_0_4, LS_0x60000302cfa0_0_8, LS_0x60000302cfa0_0_12;
L_0x60000302d040 .concat [ 16 16 0 0], L_0x60000302d0e0, L_0x60000302cfa0;
S_0x12678a250 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12678c730;
 .timescale 0 0;
P_0x60000144c400 .param/l "col" 1 7 214, +C4<01>;
L_0x600002a3b560 .functor AND 1, v0x60000336abe0_0, L_0x60000302cf00, C4<1>, C4<1>;
L_0x600002a3b5d0 .functor AND 1, L_0x60000302cbe0, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3b640 .functor OR 1, L_0x60000302cdc0, L_0x600002a3b5d0, C4<0>, C4<0>;
L_0x600002a3b6b0 .functor AND 1, L_0x12809a4a0, L_0x600002a3b640, C4<1>, C4<1>;
L_0x600002a3b720 .functor AND 1, L_0x600002a3b6b0, L_0x60000302caa0, C4<1>, C4<1>;
v0x60000331df80_0 .net *"_ivl_0", 2 0, L_0x60000302ce60;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000331e010_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x60000331e0a0_0 .net *"_ivl_13", 0 0, L_0x60000302cdc0;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000331e130_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x60000331e1c0_0 .net *"_ivl_17", 0 0, L_0x60000302cbe0;  1 drivers
v0x60000331e250_0 .net *"_ivl_20", 0 0, L_0x600002a3b5d0;  1 drivers
v0x60000331e2e0_0 .net *"_ivl_22", 0 0, L_0x600002a3b640;  1 drivers
v0x60000331e370_0 .net *"_ivl_24", 0 0, L_0x600002a3b6b0;  1 drivers
v0x60000331e400_0 .net *"_ivl_25", 31 0, L_0x60000302cc80;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331e490_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331e520_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000331e5b0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x60000331e640_0 .net *"_ivl_31", 0 0, L_0x60000302caa0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000331e6d0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x60000331e760_0 .net *"_ivl_6", 0 0, L_0x60000302cf00;  1 drivers
v0x60000331e7f0_0 .net "do_clear", 0 0, L_0x600002a3b720;  1 drivers
v0x60000331e880_0 .net "load_weight", 0 0, L_0x600002a3b560;  1 drivers
v0x60000331e910_0 .net "weight_in", 7 0, L_0x60000302cd20;  1 drivers
L_0x60000302ce60 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x1280995b8;
L_0x60000302cf00 .cmp/eq 3, L_0x60000302ce60, L_0x128099600;
L_0x60000302cdc0 .cmp/eq 3, v0x600003310990_0, L_0x128099648;
L_0x60000302cbe0 .cmp/eq 3, v0x600003310990_0, L_0x128099690;
L_0x60000302cc80 .concat [ 16 16 0 0], v0x600003310090_0, L_0x1280996d8;
L_0x60000302caa0 .cmp/eq 32, L_0x60000302cc80, L_0x128099720;
S_0x126787a90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12678a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f328c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000331d440_0 .net *"_ivl_11", 0 0, L_0x60000302e4e0;  1 drivers
v0x60000331d4d0_0 .net *"_ivl_12", 15 0, L_0x60000302e580;  1 drivers
v0x60000331d560_0 .net/s *"_ivl_4", 15 0, L_0x60000302cb40;  1 drivers
v0x60000331d5f0_0 .net/s *"_ivl_6", 15 0, L_0x60000302c960;  1 drivers
v0x60000331d680_0 .net/s "a_signed", 7 0, v0x60000331d830_0;  1 drivers
v0x60000331d710_0 .net "act_in", 7 0, v0x60000331c240_0;  alias, 1 drivers
v0x60000331d7a0_0 .var "act_out", 7 0;
v0x60000331d830_0 .var "act_reg", 7 0;
v0x60000331d8c0_0 .net "clear_acc", 0 0, L_0x600002a3b720;  alias, 1 drivers
v0x60000331d950_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000331d9e0_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x60000331da70_0 .net "load_weight", 0 0, L_0x600002a3b560;  alias, 1 drivers
v0x60000331db00_0 .net/s "product", 15 0, L_0x60000302ca00;  1 drivers
v0x60000331db90_0 .net/s "product_ext", 31 0, L_0x60000302e3a0;  1 drivers
v0x60000331dc20_0 .net "psum_in", 31 0, v0x6000033006c0_0;  alias, 1 drivers
v0x60000331dcb0_0 .var "psum_out", 31 0;
v0x60000331dd40_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000331ddd0_0 .net/s "w_signed", 7 0, v0x60000331def0_0;  1 drivers
v0x60000331de60_0 .net "weight_in", 7 0, L_0x60000302cd20;  alias, 1 drivers
v0x60000331def0_0 .var "weight_reg", 7 0;
L_0x60000302cb40 .extend/s 16, v0x60000331d830_0;
L_0x60000302c960 .extend/s 16, v0x60000331def0_0;
L_0x60000302ca00 .arith/mult 16, L_0x60000302cb40, L_0x60000302c960;
L_0x60000302e4e0 .part L_0x60000302ca00, 15, 1;
LS_0x60000302e580_0_0 .concat [ 1 1 1 1], L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0;
LS_0x60000302e580_0_4 .concat [ 1 1 1 1], L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0;
LS_0x60000302e580_0_8 .concat [ 1 1 1 1], L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0;
LS_0x60000302e580_0_12 .concat [ 1 1 1 1], L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0, L_0x60000302e4e0;
L_0x60000302e580 .concat [ 4 4 4 4], LS_0x60000302e580_0_0, LS_0x60000302e580_0_4, LS_0x60000302e580_0_8, LS_0x60000302e580_0_12;
L_0x60000302e3a0 .concat [ 16 16 0 0], L_0x60000302ca00, L_0x60000302e580;
S_0x126787c00 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12678c730;
 .timescale 0 0;
P_0x60000144c500 .param/l "col" 1 7 214, +C4<010>;
L_0x600002a3b870 .functor AND 1, v0x60000336abe0_0, L_0x60000302e260, C4<1>, C4<1>;
L_0x600002a3b8e0 .functor AND 1, L_0x60000302c820, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3b950 .functor OR 1, L_0x60000302c6e0, L_0x600002a3b8e0, C4<0>, C4<0>;
L_0x600002a3b9c0 .functor AND 1, L_0x12809a4a0, L_0x600002a3b950, C4<1>, C4<1>;
L_0x600002a3ba30 .functor AND 1, L_0x600002a3b9c0, L_0x60000302f8e0, C4<1>, C4<1>;
v0x60000331f4e0_0 .net *"_ivl_0", 3 0, L_0x60000302e440;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000331f570_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x60000331f600_0 .net *"_ivl_13", 0 0, L_0x60000302c6e0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000331f690_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x60000331f720_0 .net *"_ivl_17", 0 0, L_0x60000302c820;  1 drivers
v0x60000331f7b0_0 .net *"_ivl_20", 0 0, L_0x600002a3b8e0;  1 drivers
v0x60000331f840_0 .net *"_ivl_22", 0 0, L_0x600002a3b950;  1 drivers
v0x60000331f8d0_0 .net *"_ivl_24", 0 0, L_0x600002a3b9c0;  1 drivers
v0x60000331f960_0 .net *"_ivl_25", 31 0, L_0x60000302c8c0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331f9f0_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331fa80_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000331fb10_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x60000331fba0_0 .net *"_ivl_31", 0 0, L_0x60000302f8e0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000331fc30_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x60000331fcc0_0 .net *"_ivl_6", 0 0, L_0x60000302e260;  1 drivers
v0x60000331fd50_0 .net "do_clear", 0 0, L_0x600002a3ba30;  1 drivers
v0x60000331fde0_0 .net "load_weight", 0 0, L_0x600002a3b870;  1 drivers
v0x60000331fe70_0 .net "weight_in", 7 0, L_0x60000302e300;  1 drivers
L_0x60000302e440 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x128099768;
L_0x60000302e260 .cmp/eq 4, L_0x60000302e440, L_0x1280997b0;
L_0x60000302c6e0 .cmp/eq 3, v0x600003310990_0, L_0x1280997f8;
L_0x60000302c820 .cmp/eq 3, v0x600003310990_0, L_0x128099840;
L_0x60000302c8c0 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099888;
L_0x60000302f8e0 .cmp/eq 32, L_0x60000302c8c0, L_0x1280998d0;
S_0x126785440 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126787c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000331e9a0_0 .net *"_ivl_11", 0 0, L_0x6000030241e0;  1 drivers
v0x60000331ea30_0 .net *"_ivl_12", 15 0, L_0x600003024280;  1 drivers
v0x60000331eac0_0 .net/s *"_ivl_4", 15 0, L_0x600003024000;  1 drivers
v0x60000331eb50_0 .net/s *"_ivl_6", 15 0, L_0x6000030240a0;  1 drivers
v0x60000331ebe0_0 .net/s "a_signed", 7 0, v0x60000331ed90_0;  1 drivers
v0x60000331ec70_0 .net "act_in", 7 0, v0x60000331d7a0_0;  alias, 1 drivers
v0x60000331ed00_0 .var "act_out", 7 0;
v0x60000331ed90_0 .var "act_reg", 7 0;
v0x60000331ee20_0 .net "clear_acc", 0 0, L_0x600002a3ba30;  alias, 1 drivers
v0x60000331eeb0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000331ef40_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x60000331efd0_0 .net "load_weight", 0 0, L_0x600002a3b870;  alias, 1 drivers
v0x60000331f060_0 .net/s "product", 15 0, L_0x600003024140;  1 drivers
v0x60000331f0f0_0 .net/s "product_ext", 31 0, L_0x600003024320;  1 drivers
v0x60000331f180_0 .net "psum_in", 31 0, v0x600003301c20_0;  alias, 1 drivers
v0x60000331f210_0 .var "psum_out", 31 0;
v0x60000331f2a0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000331f330_0 .net/s "w_signed", 7 0, v0x60000331f450_0;  1 drivers
v0x60000331f3c0_0 .net "weight_in", 7 0, L_0x60000302e300;  alias, 1 drivers
v0x60000331f450_0 .var "weight_reg", 7 0;
L_0x600003024000 .extend/s 16, v0x60000331ed90_0;
L_0x6000030240a0 .extend/s 16, v0x60000331f450_0;
L_0x600003024140 .arith/mult 16, L_0x600003024000, L_0x6000030240a0;
L_0x6000030241e0 .part L_0x600003024140, 15, 1;
LS_0x600003024280_0_0 .concat [ 1 1 1 1], L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0;
LS_0x600003024280_0_4 .concat [ 1 1 1 1], L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0;
LS_0x600003024280_0_8 .concat [ 1 1 1 1], L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0;
LS_0x600003024280_0_12 .concat [ 1 1 1 1], L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0, L_0x6000030241e0;
L_0x600003024280 .concat [ 4 4 4 4], LS_0x600003024280_0_0, LS_0x600003024280_0_4, LS_0x600003024280_0_8, LS_0x600003024280_0_12;
L_0x600003024320 .concat [ 16 16 0 0], L_0x600003024140, L_0x600003024280;
S_0x1267855b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12678c730;
 .timescale 0 0;
P_0x60000144c600 .param/l "col" 1 7 214, +C4<011>;
L_0x600002a3bb80 .functor AND 1, v0x60000336abe0_0, L_0x600003024460, C4<1>, C4<1>;
L_0x600002a3bbf0 .functor AND 1, L_0x600003024640, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3bc60 .functor OR 1, L_0x6000030245a0, L_0x600002a3bbf0, C4<0>, C4<0>;
L_0x600002a3bcd0 .functor AND 1, L_0x12809a4a0, L_0x600002a3bc60, C4<1>, C4<1>;
L_0x600002a3bd40 .functor AND 1, L_0x600002a3bcd0, L_0x600003024780, C4<1>, C4<1>;
v0x600003318ab0_0 .net *"_ivl_0", 3 0, L_0x6000030243c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003318b40_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x600003318bd0_0 .net *"_ivl_13", 0 0, L_0x6000030245a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003318c60_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x600003318cf0_0 .net *"_ivl_17", 0 0, L_0x600003024640;  1 drivers
v0x600003318d80_0 .net *"_ivl_20", 0 0, L_0x600002a3bbf0;  1 drivers
v0x600003318e10_0 .net *"_ivl_22", 0 0, L_0x600002a3bc60;  1 drivers
v0x600003318ea0_0 .net *"_ivl_24", 0 0, L_0x600002a3bcd0;  1 drivers
v0x600003318f30_0 .net *"_ivl_25", 31 0, L_0x6000030246e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003318fc0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003319050_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033190e0_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x600003319170_0 .net *"_ivl_31", 0 0, L_0x600003024780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003319200_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x600003319290_0 .net *"_ivl_6", 0 0, L_0x600003024460;  1 drivers
v0x600003319320_0 .net "do_clear", 0 0, L_0x600002a3bd40;  1 drivers
v0x6000033193b0_0 .net "load_weight", 0 0, L_0x600002a3bb80;  1 drivers
v0x600003319440_0 .net "weight_in", 7 0, L_0x600003024500;  1 drivers
L_0x6000030243c0 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x128099918;
L_0x600003024460 .cmp/eq 4, L_0x6000030243c0, L_0x128099960;
L_0x6000030245a0 .cmp/eq 3, v0x600003310990_0, L_0x1280999a8;
L_0x600003024640 .cmp/eq 3, v0x600003310990_0, L_0x1280999f0;
L_0x6000030246e0 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099a38;
L_0x600003024780 .cmp/eq 32, L_0x6000030246e0, L_0x128099a80;
S_0x126782df0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1267855b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000331ff00_0 .net *"_ivl_11", 0 0, L_0x600003024a00;  1 drivers
v0x600003318000_0 .net *"_ivl_12", 15 0, L_0x600003024aa0;  1 drivers
v0x600003318090_0 .net/s *"_ivl_4", 15 0, L_0x600003024820;  1 drivers
v0x600003318120_0 .net/s *"_ivl_6", 15 0, L_0x6000030248c0;  1 drivers
v0x6000033181b0_0 .net/s "a_signed", 7 0, v0x600003318360_0;  1 drivers
v0x600003318240_0 .net "act_in", 7 0, v0x60000331ed00_0;  alias, 1 drivers
v0x6000033182d0_0 .var "act_out", 7 0;
v0x600003318360_0 .var "act_reg", 7 0;
v0x6000033183f0_0 .net "clear_acc", 0 0, L_0x600002a3bd40;  alias, 1 drivers
v0x600003318480_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003318510_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x6000033185a0_0 .net "load_weight", 0 0, L_0x600002a3bb80;  alias, 1 drivers
v0x600003318630_0 .net/s "product", 15 0, L_0x600003024960;  1 drivers
v0x6000033186c0_0 .net/s "product_ext", 31 0, L_0x600003024b40;  1 drivers
v0x600003318750_0 .net "psum_in", 31 0, v0x600003303180_0;  alias, 1 drivers
v0x6000033187e0_0 .var "psum_out", 31 0;
v0x600003318870_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003318900_0 .net/s "w_signed", 7 0, v0x600003318a20_0;  1 drivers
v0x600003318990_0 .net "weight_in", 7 0, L_0x600003024500;  alias, 1 drivers
v0x600003318a20_0 .var "weight_reg", 7 0;
L_0x600003024820 .extend/s 16, v0x600003318360_0;
L_0x6000030248c0 .extend/s 16, v0x600003318a20_0;
L_0x600003024960 .arith/mult 16, L_0x600003024820, L_0x6000030248c0;
L_0x600003024a00 .part L_0x600003024960, 15, 1;
LS_0x600003024aa0_0_0 .concat [ 1 1 1 1], L_0x600003024a00, L_0x600003024a00, L_0x600003024a00, L_0x600003024a00;
LS_0x600003024aa0_0_4 .concat [ 1 1 1 1], L_0x600003024a00, L_0x600003024a00, L_0x600003024a00, L_0x600003024a00;
LS_0x600003024aa0_0_8 .concat [ 1 1 1 1], L_0x600003024a00, L_0x600003024a00, L_0x600003024a00, L_0x600003024a00;
LS_0x600003024aa0_0_12 .concat [ 1 1 1 1], L_0x600003024a00, L_0x600003024a00, L_0x600003024a00, L_0x600003024a00;
L_0x600003024aa0 .concat [ 4 4 4 4], LS_0x600003024aa0_0_0, LS_0x600003024aa0_0_4, LS_0x600003024aa0_0_8, LS_0x600003024aa0_0_12;
L_0x600003024b40 .concat [ 16 16 0 0], L_0x600003024960, L_0x600003024aa0;
S_0x126782f60 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144c700 .param/l "row" 1 7 213, +C4<011>;
S_0x1267807a0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x126782f60;
 .timescale 0 0;
P_0x60000144c780 .param/l "col" 1 7 214, +C4<00>;
L_0x600002a3be90 .functor AND 1, v0x60000336abe0_0, L_0x600003024c80, C4<1>, C4<1>;
L_0x600002a3bf00 .functor AND 1, L_0x600003024e60, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3bf70 .functor OR 1, L_0x600003024dc0, L_0x600002a3bf00, C4<0>, C4<0>;
L_0x600002a3fcd0 .functor AND 1, L_0x12809a4a0, L_0x600002a3bf70, C4<1>, C4<1>;
L_0x600002a3f870 .functor AND 1, L_0x600002a3fcd0, L_0x600003024fa0, C4<1>, C4<1>;
v0x60000331a010_0 .net *"_ivl_0", 2 0, L_0x600003024be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000331a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x60000331a130_0 .net *"_ivl_13", 0 0, L_0x600003024dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000331a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x60000331a250_0 .net *"_ivl_17", 0 0, L_0x600003024e60;  1 drivers
v0x60000331a2e0_0 .net *"_ivl_20", 0 0, L_0x600002a3bf00;  1 drivers
v0x60000331a370_0 .net *"_ivl_22", 0 0, L_0x600002a3bf70;  1 drivers
v0x60000331a400_0 .net *"_ivl_24", 0 0, L_0x600002a3fcd0;  1 drivers
v0x60000331a490_0 .net *"_ivl_25", 31 0, L_0x600003024f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331a520_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000331a640_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x60000331a6d0_0 .net *"_ivl_31", 0 0, L_0x600003024fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000331a760_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x60000331a7f0_0 .net *"_ivl_6", 0 0, L_0x600003024c80;  1 drivers
v0x60000331a880_0 .net "do_clear", 0 0, L_0x600002a3f870;  1 drivers
v0x60000331a910_0 .net "load_weight", 0 0, L_0x600002a3be90;  1 drivers
v0x60000331a9a0_0 .net "weight_in", 7 0, L_0x600003024d20;  1 drivers
L_0x600003024be0 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x128099ac8;
L_0x600003024c80 .cmp/eq 3, L_0x600003024be0, L_0x128099b10;
L_0x600003024dc0 .cmp/eq 3, v0x600003310990_0, L_0x128099b58;
L_0x600003024e60 .cmp/eq 3, v0x600003310990_0, L_0x128099ba0;
L_0x600003024f00 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099be8;
L_0x600003024fa0 .cmp/eq 32, L_0x600003024f00, L_0x128099c30;
S_0x126780910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1267807a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033194d0_0 .net *"_ivl_11", 0 0, L_0x600003025220;  1 drivers
v0x600003319560_0 .net *"_ivl_12", 15 0, L_0x6000030252c0;  1 drivers
v0x6000033195f0_0 .net/s *"_ivl_4", 15 0, L_0x600003025040;  1 drivers
v0x600003319680_0 .net/s *"_ivl_6", 15 0, L_0x6000030250e0;  1 drivers
v0x600003319710_0 .net/s "a_signed", 7 0, v0x6000033198c0_0;  1 drivers
v0x6000033197a0_0 .net "act_in", 7 0, L_0x600002a38d90;  alias, 1 drivers
v0x600003319830_0 .var "act_out", 7 0;
v0x6000033198c0_0 .var "act_reg", 7 0;
v0x600003319950_0 .net "clear_acc", 0 0, L_0x600002a3f870;  alias, 1 drivers
v0x6000033199e0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003319a70_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x600003319b00_0 .net "load_weight", 0 0, L_0x600002a3be90;  alias, 1 drivers
v0x600003319b90_0 .net/s "product", 15 0, L_0x600003025180;  1 drivers
v0x600003319c20_0 .net/s "product_ext", 31 0, L_0x600003025360;  1 drivers
v0x600003319cb0_0 .net "psum_in", 31 0, v0x60000331c750_0;  alias, 1 drivers
v0x600003319d40_0 .var "psum_out", 31 0;
v0x600003319dd0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003319e60_0 .net/s "w_signed", 7 0, v0x600003319f80_0;  1 drivers
v0x600003319ef0_0 .net "weight_in", 7 0, L_0x600003024d20;  alias, 1 drivers
v0x600003319f80_0 .var "weight_reg", 7 0;
L_0x600003025040 .extend/s 16, v0x6000033198c0_0;
L_0x6000030250e0 .extend/s 16, v0x600003319f80_0;
L_0x600003025180 .arith/mult 16, L_0x600003025040, L_0x6000030250e0;
L_0x600003025220 .part L_0x600003025180, 15, 1;
LS_0x6000030252c0_0_0 .concat [ 1 1 1 1], L_0x600003025220, L_0x600003025220, L_0x600003025220, L_0x600003025220;
LS_0x6000030252c0_0_4 .concat [ 1 1 1 1], L_0x600003025220, L_0x600003025220, L_0x600003025220, L_0x600003025220;
LS_0x6000030252c0_0_8 .concat [ 1 1 1 1], L_0x600003025220, L_0x600003025220, L_0x600003025220, L_0x600003025220;
LS_0x6000030252c0_0_12 .concat [ 1 1 1 1], L_0x600003025220, L_0x600003025220, L_0x600003025220, L_0x600003025220;
L_0x6000030252c0 .concat [ 4 4 4 4], LS_0x6000030252c0_0_0, LS_0x6000030252c0_0_4, LS_0x6000030252c0_0_8, LS_0x6000030252c0_0_12;
L_0x600003025360 .concat [ 16 16 0 0], L_0x600003025180, L_0x6000030252c0;
S_0x12677e150 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x126782f60;
 .timescale 0 0;
P_0x60000144c880 .param/l "col" 1 7 214, +C4<01>;
L_0x600002a3eb50 .functor AND 1, v0x60000336abe0_0, L_0x6000030254a0, C4<1>, C4<1>;
L_0x600002a3e6f0 .functor AND 1, L_0x600003025680, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3e290 .functor OR 1, L_0x6000030255e0, L_0x600002a3e6f0, C4<0>, C4<0>;
L_0x600002a3de30 .functor AND 1, L_0x12809a4a0, L_0x600002a3e290, C4<1>, C4<1>;
L_0x600002a3d9d0 .functor AND 1, L_0x600002a3de30, L_0x6000030257c0, C4<1>, C4<1>;
v0x60000331b570_0 .net *"_ivl_0", 2 0, L_0x600003025400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000331b600_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x60000331b690_0 .net *"_ivl_13", 0 0, L_0x6000030255e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000331b720_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x60000331b7b0_0 .net *"_ivl_17", 0 0, L_0x600003025680;  1 drivers
v0x60000331b840_0 .net *"_ivl_20", 0 0, L_0x600002a3e6f0;  1 drivers
v0x60000331b8d0_0 .net *"_ivl_22", 0 0, L_0x600002a3e290;  1 drivers
v0x60000331b960_0 .net *"_ivl_24", 0 0, L_0x600002a3de30;  1 drivers
v0x60000331b9f0_0 .net *"_ivl_25", 31 0, L_0x600003025720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331ba80_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000331bb10_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000331bba0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x60000331bc30_0 .net *"_ivl_31", 0 0, L_0x6000030257c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000331bcc0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x60000331bd50_0 .net *"_ivl_6", 0 0, L_0x6000030254a0;  1 drivers
v0x60000331bde0_0 .net "do_clear", 0 0, L_0x600002a3d9d0;  1 drivers
v0x60000331be70_0 .net "load_weight", 0 0, L_0x600002a3eb50;  1 drivers
v0x60000331bf00_0 .net "weight_in", 7 0, L_0x600003025540;  1 drivers
L_0x600003025400 .concat [ 2 1 0 0], v0x60000336ab50_0, L_0x128099c78;
L_0x6000030254a0 .cmp/eq 3, L_0x600003025400, L_0x128099cc0;
L_0x6000030255e0 .cmp/eq 3, v0x600003310990_0, L_0x128099d08;
L_0x600003025680 .cmp/eq 3, v0x600003310990_0, L_0x128099d50;
L_0x600003025720 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099d98;
L_0x6000030257c0 .cmp/eq 32, L_0x600003025720, L_0x128099de0;
S_0x12677e2c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12677e150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000331aa30_0 .net *"_ivl_11", 0 0, L_0x600003025a40;  1 drivers
v0x60000331aac0_0 .net *"_ivl_12", 15 0, L_0x600003025ae0;  1 drivers
v0x60000331ab50_0 .net/s *"_ivl_4", 15 0, L_0x600003025860;  1 drivers
v0x60000331abe0_0 .net/s *"_ivl_6", 15 0, L_0x600003025900;  1 drivers
v0x60000331ac70_0 .net/s "a_signed", 7 0, v0x60000331ae20_0;  1 drivers
v0x60000331ad00_0 .net "act_in", 7 0, v0x600003319830_0;  alias, 1 drivers
v0x60000331ad90_0 .var "act_out", 7 0;
v0x60000331ae20_0 .var "act_reg", 7 0;
v0x60000331aeb0_0 .net "clear_acc", 0 0, L_0x600002a3d9d0;  alias, 1 drivers
v0x60000331af40_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000331afd0_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x60000331b060_0 .net "load_weight", 0 0, L_0x600002a3eb50;  alias, 1 drivers
v0x60000331b0f0_0 .net/s "product", 15 0, L_0x6000030259a0;  1 drivers
v0x60000331b180_0 .net/s "product_ext", 31 0, L_0x600003025b80;  1 drivers
v0x60000331b210_0 .net "psum_in", 31 0, v0x60000331dcb0_0;  alias, 1 drivers
v0x60000331b2a0_0 .var "psum_out", 31 0;
v0x60000331b330_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000331b3c0_0 .net/s "w_signed", 7 0, v0x60000331b4e0_0;  1 drivers
v0x60000331b450_0 .net "weight_in", 7 0, L_0x600003025540;  alias, 1 drivers
v0x60000331b4e0_0 .var "weight_reg", 7 0;
L_0x600003025860 .extend/s 16, v0x60000331ae20_0;
L_0x600003025900 .extend/s 16, v0x60000331b4e0_0;
L_0x6000030259a0 .arith/mult 16, L_0x600003025860, L_0x600003025900;
L_0x600003025a40 .part L_0x6000030259a0, 15, 1;
LS_0x600003025ae0_0_0 .concat [ 1 1 1 1], L_0x600003025a40, L_0x600003025a40, L_0x600003025a40, L_0x600003025a40;
LS_0x600003025ae0_0_4 .concat [ 1 1 1 1], L_0x600003025a40, L_0x600003025a40, L_0x600003025a40, L_0x600003025a40;
LS_0x600003025ae0_0_8 .concat [ 1 1 1 1], L_0x600003025a40, L_0x600003025a40, L_0x600003025a40, L_0x600003025a40;
LS_0x600003025ae0_0_12 .concat [ 1 1 1 1], L_0x600003025a40, L_0x600003025a40, L_0x600003025a40, L_0x600003025a40;
L_0x600003025ae0 .concat [ 4 4 4 4], LS_0x600003025ae0_0_0, LS_0x600003025ae0_0_4, LS_0x600003025ae0_0_8, LS_0x600003025ae0_0_12;
L_0x600003025b80 .concat [ 16 16 0 0], L_0x6000030259a0, L_0x600003025ae0;
S_0x12677bb00 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x126782f60;
 .timescale 0 0;
P_0x60000144c980 .param/l "col" 1 7 214, +C4<010>;
L_0x600002a3ccb0 .functor AND 1, v0x60000336abe0_0, L_0x600003025cc0, C4<1>, C4<1>;
L_0x600002a3c850 .functor AND 1, L_0x600003025ea0, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a3c3f0 .functor OR 1, L_0x600003025e00, L_0x600002a3c850, C4<0>, C4<0>;
L_0x600002a3fe20 .functor AND 1, L_0x12809a4a0, L_0x600002a3c3f0, C4<1>, C4<1>;
L_0x600002a3fdb0 .functor AND 1, L_0x600002a3fe20, L_0x600003025fe0, C4<1>, C4<1>;
v0x600003314b40_0 .net *"_ivl_0", 3 0, L_0x600003025c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003314bd0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600003314c60_0 .net *"_ivl_13", 0 0, L_0x600003025e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003314cf0_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x600003314d80_0 .net *"_ivl_17", 0 0, L_0x600003025ea0;  1 drivers
v0x600003314e10_0 .net *"_ivl_20", 0 0, L_0x600002a3c850;  1 drivers
v0x600003314ea0_0 .net *"_ivl_22", 0 0, L_0x600002a3c3f0;  1 drivers
v0x600003314f30_0 .net *"_ivl_24", 0 0, L_0x600002a3fe20;  1 drivers
v0x600003314fc0_0 .net *"_ivl_25", 31 0, L_0x600003025f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003315050_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033150e0_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003315170_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x600003315200_0 .net *"_ivl_31", 0 0, L_0x600003025fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003315290_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x600003315320_0 .net *"_ivl_6", 0 0, L_0x600003025cc0;  1 drivers
v0x6000033153b0_0 .net "do_clear", 0 0, L_0x600002a3fdb0;  1 drivers
v0x600003315440_0 .net "load_weight", 0 0, L_0x600002a3ccb0;  1 drivers
v0x6000033154d0_0 .net "weight_in", 7 0, L_0x600003025d60;  1 drivers
L_0x600003025c20 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x128099e28;
L_0x600003025cc0 .cmp/eq 4, L_0x600003025c20, L_0x128099e70;
L_0x600003025e00 .cmp/eq 3, v0x600003310990_0, L_0x128099eb8;
L_0x600003025ea0 .cmp/eq 3, v0x600003310990_0, L_0x128099f00;
L_0x600003025f40 .concat [ 16 16 0 0], v0x600003310090_0, L_0x128099f48;
L_0x600003025fe0 .cmp/eq 32, L_0x600003025f40, L_0x128099f90;
S_0x12677bc70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12677bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003314000_0 .net *"_ivl_11", 0 0, L_0x600003026260;  1 drivers
v0x600003314090_0 .net *"_ivl_12", 15 0, L_0x600003026300;  1 drivers
v0x600003314120_0 .net/s *"_ivl_4", 15 0, L_0x600003026080;  1 drivers
v0x6000033141b0_0 .net/s *"_ivl_6", 15 0, L_0x600003026120;  1 drivers
v0x600003314240_0 .net/s "a_signed", 7 0, v0x6000033143f0_0;  1 drivers
v0x6000033142d0_0 .net "act_in", 7 0, v0x60000331ad90_0;  alias, 1 drivers
v0x600003314360_0 .var "act_out", 7 0;
v0x6000033143f0_0 .var "act_reg", 7 0;
v0x600003314480_0 .net "clear_acc", 0 0, L_0x600002a3fdb0;  alias, 1 drivers
v0x600003314510_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x6000033145a0_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x600003314630_0 .net "load_weight", 0 0, L_0x600002a3ccb0;  alias, 1 drivers
v0x6000033146c0_0 .net/s "product", 15 0, L_0x6000030261c0;  1 drivers
v0x600003314750_0 .net/s "product_ext", 31 0, L_0x6000030263a0;  1 drivers
v0x6000033147e0_0 .net "psum_in", 31 0, v0x60000331f210_0;  alias, 1 drivers
v0x600003314870_0 .var "psum_out", 31 0;
v0x600003314900_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003314990_0 .net/s "w_signed", 7 0, v0x600003314ab0_0;  1 drivers
v0x600003314a20_0 .net "weight_in", 7 0, L_0x600003025d60;  alias, 1 drivers
v0x600003314ab0_0 .var "weight_reg", 7 0;
L_0x600003026080 .extend/s 16, v0x6000033143f0_0;
L_0x600003026120 .extend/s 16, v0x600003314ab0_0;
L_0x6000030261c0 .arith/mult 16, L_0x600003026080, L_0x600003026120;
L_0x600003026260 .part L_0x6000030261c0, 15, 1;
LS_0x600003026300_0_0 .concat [ 1 1 1 1], L_0x600003026260, L_0x600003026260, L_0x600003026260, L_0x600003026260;
LS_0x600003026300_0_4 .concat [ 1 1 1 1], L_0x600003026260, L_0x600003026260, L_0x600003026260, L_0x600003026260;
LS_0x600003026300_0_8 .concat [ 1 1 1 1], L_0x600003026260, L_0x600003026260, L_0x600003026260, L_0x600003026260;
LS_0x600003026300_0_12 .concat [ 1 1 1 1], L_0x600003026260, L_0x600003026260, L_0x600003026260, L_0x600003026260;
L_0x600003026300 .concat [ 4 4 4 4], LS_0x600003026300_0_0, LS_0x600003026300_0_4, LS_0x600003026300_0_8, LS_0x600003026300_0_12;
L_0x6000030263a0 .concat [ 16 16 0 0], L_0x6000030261c0, L_0x600003026300;
S_0x126774810 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x126782f60;
 .timescale 0 0;
P_0x60000144ca80 .param/l "col" 1 7 214, +C4<011>;
L_0x600002a23b10 .functor AND 1, v0x60000336abe0_0, L_0x6000030264e0, C4<1>, C4<1>;
L_0x600002a236b0 .functor AND 1, L_0x6000030266c0, v0x600003369680_0, C4<1>, C4<1>;
L_0x600002a23640 .functor OR 1, L_0x600003026620, L_0x600002a236b0, C4<0>, C4<0>;
L_0x600002a235d0 .functor AND 1, L_0x12809a4a0, L_0x600002a23640, C4<1>, C4<1>;
L_0x600002a23560 .functor AND 1, L_0x600002a235d0, L_0x600003026800, C4<1>, C4<1>;
v0x6000033160a0_0 .net *"_ivl_0", 3 0, L_0x600003026440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003316130_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x6000033161c0_0 .net *"_ivl_13", 0 0, L_0x600003026620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003316250_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x6000033162e0_0 .net *"_ivl_17", 0 0, L_0x6000030266c0;  1 drivers
v0x600003316370_0 .net *"_ivl_20", 0 0, L_0x600002a236b0;  1 drivers
v0x600003316400_0 .net *"_ivl_22", 0 0, L_0x600002a23640;  1 drivers
v0x600003316490_0 .net *"_ivl_24", 0 0, L_0x600002a235d0;  1 drivers
v0x600003316520_0 .net *"_ivl_25", 31 0, L_0x600003026760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033165b0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003316640_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033166d0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x600003316760_0 .net *"_ivl_31", 0 0, L_0x600003026800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033167f0_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x600003316880_0 .net *"_ivl_6", 0 0, L_0x6000030264e0;  1 drivers
v0x600003316910_0 .net "do_clear", 0 0, L_0x600002a23560;  1 drivers
v0x6000033169a0_0 .net "load_weight", 0 0, L_0x600002a23b10;  1 drivers
v0x600003316a30_0 .net "weight_in", 7 0, L_0x600003026580;  1 drivers
L_0x600003026440 .concat [ 2 2 0 0], v0x60000336ab50_0, L_0x128099fd8;
L_0x6000030264e0 .cmp/eq 4, L_0x600003026440, L_0x12809a020;
L_0x600003026620 .cmp/eq 3, v0x600003310990_0, L_0x12809a068;
L_0x6000030266c0 .cmp/eq 3, v0x600003310990_0, L_0x12809a0b0;
L_0x600003026760 .concat [ 16 16 0 0], v0x600003310090_0, L_0x12809a0f8;
L_0x600003026800 .cmp/eq 32, L_0x600003026760, L_0x12809a140;
S_0x126774980 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x126774810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002f32e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002f32e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003315560_0 .net *"_ivl_11", 0 0, L_0x600003026a80;  1 drivers
v0x6000033155f0_0 .net *"_ivl_12", 15 0, L_0x600003026b20;  1 drivers
v0x600003315680_0 .net/s *"_ivl_4", 15 0, L_0x6000030268a0;  1 drivers
v0x600003315710_0 .net/s *"_ivl_6", 15 0, L_0x600003026940;  1 drivers
v0x6000033157a0_0 .net/s "a_signed", 7 0, v0x600003315950_0;  1 drivers
v0x600003315830_0 .net "act_in", 7 0, v0x600003314360_0;  alias, 1 drivers
v0x6000033158c0_0 .var "act_out", 7 0;
v0x600003315950_0 .var "act_reg", 7 0;
v0x6000033159e0_0 .net "clear_acc", 0 0, L_0x600002a23560;  alias, 1 drivers
v0x600003315a70_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003315b00_0 .net "enable", 0 0, L_0x600002a34690;  alias, 1 drivers
v0x600003315b90_0 .net "load_weight", 0 0, L_0x600002a23b10;  alias, 1 drivers
v0x600003315c20_0 .net/s "product", 15 0, L_0x6000030269e0;  1 drivers
v0x600003315cb0_0 .net/s "product_ext", 31 0, L_0x600003026bc0;  1 drivers
v0x600003315d40_0 .net "psum_in", 31 0, v0x6000033187e0_0;  alias, 1 drivers
v0x600003315dd0_0 .var "psum_out", 31 0;
v0x600003315e60_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003315ef0_0 .net/s "w_signed", 7 0, v0x600003316010_0;  1 drivers
v0x600003315f80_0 .net "weight_in", 7 0, L_0x600003026580;  alias, 1 drivers
v0x600003316010_0 .var "weight_reg", 7 0;
L_0x6000030268a0 .extend/s 16, v0x600003315950_0;
L_0x600003026940 .extend/s 16, v0x600003316010_0;
L_0x6000030269e0 .arith/mult 16, L_0x6000030268a0, L_0x600003026940;
L_0x600003026a80 .part L_0x6000030269e0, 15, 1;
LS_0x600003026b20_0_0 .concat [ 1 1 1 1], L_0x600003026a80, L_0x600003026a80, L_0x600003026a80, L_0x600003026a80;
LS_0x600003026b20_0_4 .concat [ 1 1 1 1], L_0x600003026a80, L_0x600003026a80, L_0x600003026a80, L_0x600003026a80;
LS_0x600003026b20_0_8 .concat [ 1 1 1 1], L_0x600003026a80, L_0x600003026a80, L_0x600003026a80, L_0x600003026a80;
LS_0x600003026b20_0_12 .concat [ 1 1 1 1], L_0x600003026a80, L_0x600003026a80, L_0x600003026a80, L_0x600003026a80;
L_0x600003026b20 .concat [ 4 4 4 4], LS_0x600003026b20_0_0, LS_0x600003026b20_0_4, LS_0x600003026b20_0_8, LS_0x600003026b20_0_12;
L_0x600003026bc0 .concat [ 16 16 0 0], L_0x6000030269e0, L_0x600003026b20;
S_0x1267721c0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144cb80 .param/l "row" 1 7 198, +C4<00>;
L_0x600002a38fc0 .functor BUFZ 8, v0x600003308870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x126772330 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144cc00 .param/l "row" 1 7 198, +C4<01>;
L_0x600002a38e70 .functor BUFZ 8, v0x600003308b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12676fb70 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144cc80 .param/l "row" 1 7 198, +C4<010>;
L_0x600002a38ee0 .functor BUFZ 8, v0x600003308e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12676fce0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144cd00 .param/l "row" 1 7 198, +C4<011>;
L_0x600002a38d90 .functor BUFZ 8, v0x6000033090e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12676d520 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144cd80 .param/l "col" 1 7 279, +C4<00>;
L_0x600002a34380 .functor BUFZ 32, v0x600003308510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003316ac0_0 .net *"_ivl_2", 31 0, L_0x600002a34380;  1 drivers
S_0x12676d690 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144ce00 .param/l "col" 1 7 279, +C4<01>;
L_0x600002a343f0 .functor BUFZ 32, v0x600003308630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003316b50_0 .net *"_ivl_2", 31 0, L_0x600002a343f0;  1 drivers
S_0x1267a7ad0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144ce80 .param/l "col" 1 7 279, +C4<010>;
L_0x600002a34460 .functor BUFZ 32, v0x600003308750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003316be0_0 .net *"_ivl_2", 31 0, L_0x600002a34460;  1 drivers
S_0x1267a7c40 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144cf00 .param/l "col" 1 7 279, +C4<011>;
L_0x600002a344d0 .functor BUFZ 32, L_0x600002a34310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003316c70_0 .net *"_ivl_2", 31 0, L_0x600002a344d0;  1 drivers
S_0x1267a5fc0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144cf80 .param/l "col" 1 7 206, +C4<00>;
S_0x1267a6130 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144d000 .param/l "col" 1 7 206, +C4<01>;
S_0x1267994a0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144d080 .param/l "col" 1 7 206, +C4<010>;
S_0x126799610 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12676a440;
 .timescale 0 0;
P_0x60000144d100 .param/l "col" 1 7 206, +C4<011>;
S_0x126799980 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1267a72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x126768c00 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x126768c40 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x126768c80 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x126768cc0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x126768d00 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x126768d40 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002a35490 .functor BUFZ 256, v0x6000033133c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002a35500 .functor BUFZ 256, v0x600003313f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002a35570 .functor BUFZ 256, v0x600003312d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000033122e0_0 .var/i "b", 31 0;
v0x600003312370 .array "bank_addr", 3 0, 7 0;
v0x600003312400_0 .net "bank_dma", 1 0, L_0x600003022760;  1 drivers
v0x600003312490_0 .var "bank_dma_d", 1 0;
v0x600003312520_0 .net "bank_mxu_a", 1 0, L_0x600003022580;  1 drivers
v0x6000033125b0_0 .var "bank_mxu_a_d", 1 0;
v0x600003312640_0 .net "bank_mxu_o", 1 0, L_0x600003022620;  1 drivers
v0x6000033126d0_0 .net "bank_mxu_w", 1 0, L_0x6000030224e0;  1 drivers
v0x600003312760_0 .var "bank_mxu_w_d", 1 0;
v0x6000033127f0 .array "bank_rdata", 3 0;
v0x6000033127f0_0 .net v0x6000033127f0 0, 255 0, v0x600003310f30_0; 1 drivers
v0x6000033127f0_1 .net v0x6000033127f0 1, 255 0, v0x600003311440_0; 1 drivers
v0x6000033127f0_2 .net v0x6000033127f0 2, 255 0, v0x600003311950_0; 1 drivers
v0x6000033127f0_3 .net v0x6000033127f0 3, 255 0, v0x600003311e60_0; 1 drivers
v0x600003312880_0 .var "bank_re", 3 0;
v0x600003312910_0 .net "bank_vpu", 1 0, L_0x6000030226c0;  1 drivers
v0x6000033129a0_0 .var "bank_vpu_d", 1 0;
v0x600003312a30 .array "bank_wdata", 3 0, 255 0;
v0x600003312ac0_0 .var "bank_we", 3 0;
v0x600003312b50_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003312be0_0 .net "dma_addr", 19 0, v0x60000330ce10_0;  alias, 1 drivers
v0x600003312c70_0 .net "dma_rdata", 255 0, L_0x600002a35570;  alias, 1 drivers
v0x600003312d00_0 .var "dma_rdata_reg", 255 0;
v0x600003312d90_0 .net "dma_re", 0 0, L_0x600002a34f50;  alias, 1 drivers
v0x600003312e20_0 .net "dma_ready", 0 0, L_0x600003022da0;  alias, 1 drivers
v0x600003312eb0_0 .net "dma_wdata", 255 0, L_0x600002a34e70;  alias, 1 drivers
v0x600003312f40_0 .net "dma_we", 0 0, L_0x600002a34ee0;  alias, 1 drivers
v0x600003312fd0_0 .var "grant_dma", 3 0;
v0x600003313060_0 .var "grant_mxu_a", 3 0;
v0x6000033130f0_0 .var "grant_mxu_o", 3 0;
v0x600003313180_0 .var "grant_mxu_w", 3 0;
v0x600003313210_0 .var "grant_vpu", 3 0;
v0x6000033132a0_0 .net "mxu_a_addr", 19 0, L_0x600003027980;  alias, 1 drivers
v0x600003313330_0 .net "mxu_a_rdata", 255 0, L_0x600002a35490;  alias, 1 drivers
v0x6000033133c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003313450_0 .net "mxu_a_re", 0 0, L_0x600003027a20;  alias, 1 drivers
v0x6000033134e0_0 .net "mxu_a_ready", 0 0, L_0x600003022c60;  alias, 1 drivers
v0x600003313570_0 .net "mxu_o_addr", 19 0, L_0x600003027c00;  alias, 1 drivers
v0x600003313600_0 .net "mxu_o_ready", 0 0, L_0x600003022d00;  alias, 1 drivers
v0x600003313690_0 .net "mxu_o_wdata", 255 0, L_0x600003027de0;  alias, 1 drivers
v0x600003313720_0 .net "mxu_o_we", 0 0, L_0x600002a34930;  alias, 1 drivers
v0x6000033137b0_0 .net "mxu_w_addr", 19 0, L_0x600003027700;  alias, 1 drivers
v0x600003313840_0 .net "mxu_w_rdata", 255 0, v0x6000033138d0_0;  alias, 1 drivers
v0x6000033138d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003313960_0 .net "mxu_w_re", 0 0, L_0x6000030277a0;  alias, 1 drivers
v0x6000033139f0_0 .net "mxu_w_ready", 0 0, L_0x600003022b20;  alias, 1 drivers
v0x600003313a80_0 .var "req_dma", 3 0;
v0x600003313b10_0 .var "req_mxu_a", 3 0;
v0x600003313ba0_0 .var "req_mxu_o", 3 0;
v0x600003313c30_0 .var "req_mxu_w", 3 0;
v0x600003313cc0_0 .var "req_vpu", 3 0;
v0x600003313d50_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x600003313de0_0 .net "vpu_addr", 19 0, v0x60000336d710_0;  alias, 1 drivers
v0x600003313e70_0 .net "vpu_rdata", 255 0, L_0x600002a35500;  alias, 1 drivers
v0x600003313f00_0 .var "vpu_rdata_reg", 255 0;
v0x60000336c000_0 .net "vpu_re", 0 0, L_0x600002a34d20;  alias, 1 drivers
v0x60000336c090_0 .net "vpu_ready", 0 0, L_0x600003022bc0;  alias, 1 drivers
v0x60000336c120_0 .net "vpu_wdata", 255 0, L_0x600002a34c40;  alias, 1 drivers
v0x60000336c1b0_0 .net "vpu_we", 0 0, L_0x600002a34cb0;  alias, 1 drivers
v0x60000336c240_0 .net "word_dma", 7 0, L_0x600003022a80;  1 drivers
v0x60000336c2d0_0 .net "word_mxu_a", 7 0, L_0x6000030228a0;  1 drivers
v0x60000336c360_0 .net "word_mxu_o", 7 0, L_0x600003022940;  1 drivers
v0x60000336c3f0_0 .net "word_mxu_w", 7 0, L_0x600003022800;  1 drivers
v0x60000336c480_0 .net "word_vpu", 7 0, L_0x6000030229e0;  1 drivers
E_0x60000144d900/0 .event anyedge, v0x600003312760_0, v0x600003310f30_0, v0x600003311440_0, v0x600003311950_0;
E_0x60000144d900/1 .event anyedge, v0x600003311e60_0, v0x6000033125b0_0, v0x6000033129a0_0, v0x600003312490_0;
E_0x60000144d900 .event/or E_0x60000144d900/0, E_0x60000144d900/1;
E_0x60000144d980/0 .event anyedge, v0x600003313c30_0, v0x600003313b10_0, v0x600003313ba0_0, v0x600003313cc0_0;
E_0x60000144d980/1 .event anyedge, v0x600003313a80_0, v0x600003313180_0, v0x60000336c3f0_0, v0x600003313060_0;
E_0x60000144d980/2 .event anyedge, v0x60000336c2d0_0, v0x6000033130f0_0, v0x60000336c360_0, v0x600003313690_0;
E_0x60000144d980/3 .event anyedge, v0x600003313210_0, v0x60000336c480_0, v0x60000336c120_0, v0x60000336c1b0_0;
E_0x60000144d980/4 .event anyedge, v0x60000336c000_0, v0x600003312fd0_0, v0x60000336c240_0, v0x60000330d0e0_0;
E_0x60000144d980/5 .event anyedge, v0x60000330d200_0, v0x60000330cf30_0;
E_0x60000144d980 .event/or E_0x60000144d980/0, E_0x60000144d980/1, E_0x60000144d980/2, E_0x60000144d980/3, E_0x60000144d980/4, E_0x60000144d980/5;
E_0x60000144d9c0/0 .event anyedge, v0x600003313960_0, v0x6000033126d0_0, v0x600003313450_0, v0x600003312520_0;
E_0x60000144d9c0/1 .event anyedge, v0x600003313720_0, v0x600003312640_0, v0x60000336c1b0_0, v0x60000336c000_0;
E_0x60000144d9c0/2 .event anyedge, v0x600003312910_0, v0x60000330d200_0, v0x60000330cf30_0, v0x600003312400_0;
E_0x60000144d9c0 .event/or E_0x60000144d9c0/0, E_0x60000144d9c0/1, E_0x60000144d9c0/2;
L_0x600003021fe0 .part v0x600003312ac0_0, 0, 1;
L_0x600003022080 .part v0x600003312880_0, 0, 1;
L_0x600003022120 .part v0x600003312ac0_0, 1, 1;
L_0x6000030221c0 .part v0x600003312880_0, 1, 1;
L_0x600003022260 .part v0x600003312ac0_0, 2, 1;
L_0x600003022300 .part v0x600003312880_0, 2, 1;
L_0x6000030223a0 .part v0x600003312ac0_0, 3, 1;
L_0x600003022440 .part v0x600003312880_0, 3, 1;
L_0x6000030224e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600003027700 (v0x6000033120a0_0) S_0x12679a280;
L_0x600003022580 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600003027980 (v0x6000033120a0_0) S_0x12679a280;
L_0x600003022620 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600003027c00 (v0x6000033120a0_0) S_0x12679a280;
L_0x6000030226c0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x60000336d710_0 (v0x6000033120a0_0) S_0x12679a280;
L_0x600003022760 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x60000330ce10_0 (v0x6000033120a0_0) S_0x12679a280;
L_0x600003022800 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600003027700 (v0x6000033121c0_0) S_0x12679a3f0;
L_0x6000030228a0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600003027980 (v0x6000033121c0_0) S_0x12679a3f0;
L_0x600003022940 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600003027c00 (v0x6000033121c0_0) S_0x12679a3f0;
L_0x6000030229e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x60000336d710_0 (v0x6000033121c0_0) S_0x12679a3f0;
L_0x600003022a80 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x60000330ce10_0 (v0x6000033121c0_0) S_0x12679a3f0;
L_0x600003022b20 .part/v v0x600003313180_0, L_0x6000030224e0, 1;
L_0x600003022c60 .part/v v0x600003313060_0, L_0x600003022580, 1;
L_0x600003022d00 .part/v v0x6000033130f0_0, L_0x600003022620, 1;
L_0x600003022bc0 .part/v v0x600003313210_0, L_0x6000030226c0, 1;
L_0x600003022da0 .part/v v0x600003312fd0_0, L_0x600003022760, 1;
S_0x126769ab0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x126799980;
 .timescale 0 0;
P_0x60000144da00 .param/l "i" 1 9 184, +C4<00>;
S_0x126769c20 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x126769ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002f32300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002f32340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003312370_0 .array/port v0x600003312370, 0;
v0x600003310cf0_0 .net "addr", 7 0, v0x600003312370_0;  1 drivers
v0x600003310d80_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003310e10_0 .var/i "i", 31 0;
v0x600003310ea0 .array "mem", 255 0, 255 0;
v0x600003310f30_0 .var "rdata", 255 0;
v0x600003310fc0_0 .net "re", 0 0, L_0x600003022080;  1 drivers
v0x600003312a30_0 .array/port v0x600003312a30, 0;
v0x600003311050_0 .net "wdata", 255 0, v0x600003312a30_0;  1 drivers
v0x6000033110e0_0 .net "we", 0 0, L_0x600003021fe0;  1 drivers
E_0x60000144db00 .event posedge, v0x60000330c090_0;
S_0x126769d90 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x126799980;
 .timescale 0 0;
P_0x60000144db80 .param/l "i" 1 9 184, +C4<01>;
S_0x126769f00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x126769d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002f32e80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002f32ec0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003312370_1 .array/port v0x600003312370, 1;
v0x600003311200_0 .net "addr", 7 0, v0x600003312370_1;  1 drivers
v0x600003311290_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003311320_0 .var/i "i", 31 0;
v0x6000033113b0 .array "mem", 255 0, 255 0;
v0x600003311440_0 .var "rdata", 255 0;
v0x6000033114d0_0 .net "re", 0 0, L_0x6000030221c0;  1 drivers
v0x600003312a30_1 .array/port v0x600003312a30, 1;
v0x600003311560_0 .net "wdata", 255 0, v0x600003312a30_1;  1 drivers
v0x6000033115f0_0 .net "we", 0 0, L_0x600003022120;  1 drivers
S_0x12679ff10 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x126799980;
 .timescale 0 0;
P_0x60000144dcc0 .param/l "i" 1 9 184, +C4<010>;
S_0x1267a0080 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12679ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002f32f00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002f32f40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003312370_2 .array/port v0x600003312370, 2;
v0x600003311710_0 .net "addr", 7 0, v0x600003312370_2;  1 drivers
v0x6000033117a0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003311830_0 .var/i "i", 31 0;
v0x6000033118c0 .array "mem", 255 0, 255 0;
v0x600003311950_0 .var "rdata", 255 0;
v0x6000033119e0_0 .net "re", 0 0, L_0x600003022300;  1 drivers
v0x600003312a30_2 .array/port v0x600003312a30, 2;
v0x600003311a70_0 .net "wdata", 255 0, v0x600003312a30_2;  1 drivers
v0x600003311b00_0 .net "we", 0 0, L_0x600003022260;  1 drivers
S_0x1267a01f0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x126799980;
 .timescale 0 0;
P_0x60000144de00 .param/l "i" 1 9 184, +C4<011>;
S_0x12679a110 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1267a01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002f32f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002f32fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003312370_3 .array/port v0x600003312370, 3;
v0x600003311c20_0 .net "addr", 7 0, v0x600003312370_3;  1 drivers
v0x600003311cb0_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x600003311d40_0 .var/i "i", 31 0;
v0x600003311dd0 .array "mem", 255 0, 255 0;
v0x600003311e60_0 .var "rdata", 255 0;
v0x600003311ef0_0 .net "re", 0 0, L_0x600003022440;  1 drivers
v0x600003312a30_3 .array/port v0x600003312a30, 3;
v0x600003311f80_0 .net "wdata", 255 0, v0x600003312a30_3;  1 drivers
v0x600003312010_0 .net "we", 0 0, L_0x6000030223a0;  1 drivers
S_0x12679a280 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x126799980;
 .timescale 0 0;
v0x6000033120a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12679a280
TD_tb_e2e_conv2d.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000033120a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000033120a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12679a3f0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x126799980;
 .timescale 0 0;
v0x6000033121c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12679a3f0
TD_tb_e2e_conv2d.dut.sram_inst.get_word ;
    %load/vec4 v0x6000033121c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12679a760 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1267a72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12700f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12700f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12700f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12700f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12700f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12700f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12700f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12700f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12700f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12700f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12700f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12700f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12700f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12700f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12700f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12700f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12700f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12700f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12700f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12700f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12700f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12700f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12700f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12700f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12700fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12700fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12700fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12700fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12700fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002a34a80 .functor BUFZ 256, L_0x6000030217c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002a34af0 .functor BUFZ 256, L_0x600003021900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002a34b60 .functor BUFZ 1, v0x60000336cea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002a34c40 .functor BUFZ 256, v0x60000336da70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002a34cb0 .functor BUFZ 1, v0x60000336db90_0, C4<0>, C4<0>, C4<0>;
L_0x600002a34d20 .functor BUFZ 1, v0x60000336d8c0_0, C4<0>, C4<0>, C4<0>;
v0x60000336c510_0 .net *"_ivl_48", 255 0, L_0x6000030217c0;  1 drivers
v0x60000336c5a0_0 .net *"_ivl_50", 6 0, L_0x600003021860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000336c630_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x60000336c6c0_0 .net *"_ivl_56", 255 0, L_0x600003021900;  1 drivers
v0x60000336c750_0 .net *"_ivl_58", 6 0, L_0x6000030219a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000336c7e0_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000336c870_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x60000336c900_0 .var "addr_reg", 19 0;
v0x60000336c990_0 .var "alu_result", 255 0;
v0x60000336ca20_0 .net "clk", 0 0, v0x60000336b720_0;  alias, 1 drivers
v0x60000336cab0_0 .net "cmd", 127 0, v0x600003308240_0;  alias, 1 drivers
v0x60000336cb40_0 .net "cmd_done", 0 0, L_0x600002a34b60;  alias, 1 drivers
v0x60000336cbd0_0 .net "cmd_ready", 0 0, L_0x600003021a40;  alias, 1 drivers
v0x60000336cc60_0 .var "cmd_reg", 127 0;
v0x60000336ccf0_0 .net "cmd_valid", 0 0, L_0x600002a39500;  alias, 1 drivers
v0x60000336cd80_0 .net "count", 15 0, L_0x600003021720;  1 drivers
v0x60000336ce10_0 .var "count_reg", 15 0;
v0x60000336cea0_0 .var "done_reg", 0 0;
v0x60000336cf30_0 .var "elem_count", 15 0;
v0x60000336cfc0_0 .net "imm", 15 0, L_0x6000030215e0;  1 drivers
v0x60000336d050_0 .var "imm_reg", 15 0;
v0x60000336d0e0_0 .var/i "lane", 31 0;
v0x60000336d170 .array "lane_a", 15 0;
v0x60000336d170_0 .net v0x60000336d170 0, 15 0, L_0x600003027f20; 1 drivers
v0x60000336d170_1 .net v0x60000336d170 1, 15 0, L_0x600003020000; 1 drivers
v0x60000336d170_2 .net v0x60000336d170 2, 15 0, L_0x600003020140; 1 drivers
v0x60000336d170_3 .net v0x60000336d170 3, 15 0, L_0x600003020280; 1 drivers
v0x60000336d170_4 .net v0x60000336d170 4, 15 0, L_0x6000030203c0; 1 drivers
v0x60000336d170_5 .net v0x60000336d170 5, 15 0, L_0x600003020500; 1 drivers
v0x60000336d170_6 .net v0x60000336d170 6, 15 0, L_0x600003020640; 1 drivers
v0x60000336d170_7 .net v0x60000336d170 7, 15 0, L_0x600003020780; 1 drivers
v0x60000336d170_8 .net v0x60000336d170 8, 15 0, L_0x6000030208c0; 1 drivers
v0x60000336d170_9 .net v0x60000336d170 9, 15 0, L_0x600003020a00; 1 drivers
v0x60000336d170_10 .net v0x60000336d170 10, 15 0, L_0x600003020be0; 1 drivers
v0x60000336d170_11 .net v0x60000336d170 11, 15 0, L_0x600003020c80; 1 drivers
v0x60000336d170_12 .net v0x60000336d170 12, 15 0, L_0x600003020dc0; 1 drivers
v0x60000336d170_13 .net v0x60000336d170 13, 15 0, L_0x600003020f00; 1 drivers
v0x60000336d170_14 .net v0x60000336d170 14, 15 0, L_0x600003021040; 1 drivers
v0x60000336d170_15 .net v0x60000336d170 15, 15 0, L_0x600003021180; 1 drivers
v0x60000336d200 .array "lane_b", 15 0;
v0x60000336d200_0 .net v0x60000336d200 0, 15 0, L_0x60000302c640; 1 drivers
v0x60000336d200_1 .net v0x60000336d200 1, 15 0, L_0x6000030200a0; 1 drivers
v0x60000336d200_2 .net v0x60000336d200 2, 15 0, L_0x6000030201e0; 1 drivers
v0x60000336d200_3 .net v0x60000336d200 3, 15 0, L_0x600003020320; 1 drivers
v0x60000336d200_4 .net v0x60000336d200 4, 15 0, L_0x600003020460; 1 drivers
v0x60000336d200_5 .net v0x60000336d200 5, 15 0, L_0x6000030205a0; 1 drivers
v0x60000336d200_6 .net v0x60000336d200 6, 15 0, L_0x6000030206e0; 1 drivers
v0x60000336d200_7 .net v0x60000336d200 7, 15 0, L_0x600003020820; 1 drivers
v0x60000336d200_8 .net v0x60000336d200 8, 15 0, L_0x600003020960; 1 drivers
v0x60000336d200_9 .net v0x60000336d200 9, 15 0, L_0x600003020b40; 1 drivers
v0x60000336d200_10 .net v0x60000336d200 10, 15 0, L_0x600003020aa0; 1 drivers
v0x60000336d200_11 .net v0x60000336d200 11, 15 0, L_0x600003020d20; 1 drivers
v0x60000336d200_12 .net v0x60000336d200 12, 15 0, L_0x600003020e60; 1 drivers
v0x60000336d200_13 .net v0x60000336d200 13, 15 0, L_0x600003020fa0; 1 drivers
v0x60000336d200_14 .net v0x60000336d200 14, 15 0, L_0x6000030210e0; 1 drivers
v0x60000336d200_15 .net v0x60000336d200 15, 15 0, L_0x600003021220; 1 drivers
v0x60000336d290 .array "lane_result", 15 0, 15 0;
v0x60000336d320_0 .net "mem_addr", 19 0, L_0x600003021680;  1 drivers
v0x60000336d3b0_0 .var "mem_addr_reg", 19 0;
v0x60000336d440_0 .net "opcode", 7 0, L_0x6000030212c0;  1 drivers
v0x60000336d4d0_0 .var "reduce_result", 15 0;
v0x60000336d560 .array "reduce_tree", 79 0, 15 0;
v0x60000336d5f0_0 .net "rst_n", 0 0, v0x600003364120_0;  alias, 1 drivers
v0x60000336d680_0 .net "sram_addr", 19 0, v0x60000336d710_0;  alias, 1 drivers
v0x60000336d710_0 .var "sram_addr_reg", 19 0;
v0x60000336d7a0_0 .net "sram_rdata", 255 0, L_0x600002a35500;  alias, 1 drivers
v0x60000336d830_0 .net "sram_re", 0 0, L_0x600002a34d20;  alias, 1 drivers
v0x60000336d8c0_0 .var "sram_re_reg", 0 0;
v0x60000336d950_0 .net "sram_ready", 0 0, L_0x600003022bc0;  alias, 1 drivers
v0x60000336d9e0_0 .net "sram_wdata", 255 0, L_0x600002a34c40;  alias, 1 drivers
v0x60000336da70_0 .var "sram_wdata_reg", 255 0;
v0x60000336db00_0 .net "sram_we", 0 0, L_0x600002a34cb0;  alias, 1 drivers
v0x60000336db90_0 .var "sram_we_reg", 0 0;
v0x60000336dc20_0 .var/i "stage", 31 0;
v0x60000336dcb0_0 .var "state", 2 0;
v0x60000336dd40_0 .net "subop", 7 0, L_0x600003021360;  1 drivers
v0x60000336ddd0_0 .var "subop_reg", 7 0;
v0x60000336de60_0 .net "vd", 4 0, L_0x600003021400;  1 drivers
v0x60000336def0_0 .var "vd_reg", 4 0;
v0x60000336df80 .array "vrf", 31 0, 255 0;
v0x60000336e010_0 .net "vs1", 4 0, L_0x6000030214a0;  1 drivers
v0x60000336e0a0_0 .net "vs1_data", 255 0, L_0x600002a34a80;  1 drivers
v0x60000336e130_0 .var "vs1_reg", 4 0;
v0x60000336e1c0_0 .net "vs2", 4 0, L_0x600003021540;  1 drivers
v0x60000336e250_0 .net "vs2_data", 255 0, L_0x600002a34af0;  1 drivers
v0x60000336e2e0_0 .var "vs2_reg", 4 0;
E_0x60000144e700/0 .event anyedge, v0x60000336d170_0, v0x60000336d170_1, v0x60000336d170_2, v0x60000336d170_3;
E_0x60000144e700/1 .event anyedge, v0x60000336d170_4, v0x60000336d170_5, v0x60000336d170_6, v0x60000336d170_7;
E_0x60000144e700/2 .event anyedge, v0x60000336d170_8, v0x60000336d170_9, v0x60000336d170_10, v0x60000336d170_11;
E_0x60000144e700/3 .event anyedge, v0x60000336d170_12, v0x60000336d170_13, v0x60000336d170_14, v0x60000336d170_15;
v0x60000336d560_0 .array/port v0x60000336d560, 0;
v0x60000336d560_1 .array/port v0x60000336d560, 1;
v0x60000336d560_2 .array/port v0x60000336d560, 2;
E_0x60000144e700/4 .event anyedge, v0x60000336ddd0_0, v0x60000336d560_0, v0x60000336d560_1, v0x60000336d560_2;
v0x60000336d560_3 .array/port v0x60000336d560, 3;
v0x60000336d560_4 .array/port v0x60000336d560, 4;
v0x60000336d560_5 .array/port v0x60000336d560, 5;
v0x60000336d560_6 .array/port v0x60000336d560, 6;
E_0x60000144e700/5 .event anyedge, v0x60000336d560_3, v0x60000336d560_4, v0x60000336d560_5, v0x60000336d560_6;
v0x60000336d560_7 .array/port v0x60000336d560, 7;
v0x60000336d560_8 .array/port v0x60000336d560, 8;
v0x60000336d560_9 .array/port v0x60000336d560, 9;
v0x60000336d560_10 .array/port v0x60000336d560, 10;
E_0x60000144e700/6 .event anyedge, v0x60000336d560_7, v0x60000336d560_8, v0x60000336d560_9, v0x60000336d560_10;
v0x60000336d560_11 .array/port v0x60000336d560, 11;
v0x60000336d560_12 .array/port v0x60000336d560, 12;
v0x60000336d560_13 .array/port v0x60000336d560, 13;
v0x60000336d560_14 .array/port v0x60000336d560, 14;
E_0x60000144e700/7 .event anyedge, v0x60000336d560_11, v0x60000336d560_12, v0x60000336d560_13, v0x60000336d560_14;
v0x60000336d560_15 .array/port v0x60000336d560, 15;
v0x60000336d560_16 .array/port v0x60000336d560, 16;
v0x60000336d560_17 .array/port v0x60000336d560, 17;
v0x60000336d560_18 .array/port v0x60000336d560, 18;
E_0x60000144e700/8 .event anyedge, v0x60000336d560_15, v0x60000336d560_16, v0x60000336d560_17, v0x60000336d560_18;
v0x60000336d560_19 .array/port v0x60000336d560, 19;
v0x60000336d560_20 .array/port v0x60000336d560, 20;
v0x60000336d560_21 .array/port v0x60000336d560, 21;
v0x60000336d560_22 .array/port v0x60000336d560, 22;
E_0x60000144e700/9 .event anyedge, v0x60000336d560_19, v0x60000336d560_20, v0x60000336d560_21, v0x60000336d560_22;
v0x60000336d560_23 .array/port v0x60000336d560, 23;
v0x60000336d560_24 .array/port v0x60000336d560, 24;
v0x60000336d560_25 .array/port v0x60000336d560, 25;
v0x60000336d560_26 .array/port v0x60000336d560, 26;
E_0x60000144e700/10 .event anyedge, v0x60000336d560_23, v0x60000336d560_24, v0x60000336d560_25, v0x60000336d560_26;
v0x60000336d560_27 .array/port v0x60000336d560, 27;
v0x60000336d560_28 .array/port v0x60000336d560, 28;
v0x60000336d560_29 .array/port v0x60000336d560, 29;
v0x60000336d560_30 .array/port v0x60000336d560, 30;
E_0x60000144e700/11 .event anyedge, v0x60000336d560_27, v0x60000336d560_28, v0x60000336d560_29, v0x60000336d560_30;
v0x60000336d560_31 .array/port v0x60000336d560, 31;
v0x60000336d560_32 .array/port v0x60000336d560, 32;
v0x60000336d560_33 .array/port v0x60000336d560, 33;
v0x60000336d560_34 .array/port v0x60000336d560, 34;
E_0x60000144e700/12 .event anyedge, v0x60000336d560_31, v0x60000336d560_32, v0x60000336d560_33, v0x60000336d560_34;
v0x60000336d560_35 .array/port v0x60000336d560, 35;
v0x60000336d560_36 .array/port v0x60000336d560, 36;
v0x60000336d560_37 .array/port v0x60000336d560, 37;
v0x60000336d560_38 .array/port v0x60000336d560, 38;
E_0x60000144e700/13 .event anyedge, v0x60000336d560_35, v0x60000336d560_36, v0x60000336d560_37, v0x60000336d560_38;
v0x60000336d560_39 .array/port v0x60000336d560, 39;
v0x60000336d560_40 .array/port v0x60000336d560, 40;
v0x60000336d560_41 .array/port v0x60000336d560, 41;
v0x60000336d560_42 .array/port v0x60000336d560, 42;
E_0x60000144e700/14 .event anyedge, v0x60000336d560_39, v0x60000336d560_40, v0x60000336d560_41, v0x60000336d560_42;
v0x60000336d560_43 .array/port v0x60000336d560, 43;
v0x60000336d560_44 .array/port v0x60000336d560, 44;
v0x60000336d560_45 .array/port v0x60000336d560, 45;
v0x60000336d560_46 .array/port v0x60000336d560, 46;
E_0x60000144e700/15 .event anyedge, v0x60000336d560_43, v0x60000336d560_44, v0x60000336d560_45, v0x60000336d560_46;
v0x60000336d560_47 .array/port v0x60000336d560, 47;
v0x60000336d560_48 .array/port v0x60000336d560, 48;
v0x60000336d560_49 .array/port v0x60000336d560, 49;
v0x60000336d560_50 .array/port v0x60000336d560, 50;
E_0x60000144e700/16 .event anyedge, v0x60000336d560_47, v0x60000336d560_48, v0x60000336d560_49, v0x60000336d560_50;
v0x60000336d560_51 .array/port v0x60000336d560, 51;
v0x60000336d560_52 .array/port v0x60000336d560, 52;
v0x60000336d560_53 .array/port v0x60000336d560, 53;
v0x60000336d560_54 .array/port v0x60000336d560, 54;
E_0x60000144e700/17 .event anyedge, v0x60000336d560_51, v0x60000336d560_52, v0x60000336d560_53, v0x60000336d560_54;
v0x60000336d560_55 .array/port v0x60000336d560, 55;
v0x60000336d560_56 .array/port v0x60000336d560, 56;
v0x60000336d560_57 .array/port v0x60000336d560, 57;
v0x60000336d560_58 .array/port v0x60000336d560, 58;
E_0x60000144e700/18 .event anyedge, v0x60000336d560_55, v0x60000336d560_56, v0x60000336d560_57, v0x60000336d560_58;
v0x60000336d560_59 .array/port v0x60000336d560, 59;
v0x60000336d560_60 .array/port v0x60000336d560, 60;
v0x60000336d560_61 .array/port v0x60000336d560, 61;
v0x60000336d560_62 .array/port v0x60000336d560, 62;
E_0x60000144e700/19 .event anyedge, v0x60000336d560_59, v0x60000336d560_60, v0x60000336d560_61, v0x60000336d560_62;
v0x60000336d560_63 .array/port v0x60000336d560, 63;
v0x60000336d560_64 .array/port v0x60000336d560, 64;
v0x60000336d560_65 .array/port v0x60000336d560, 65;
v0x60000336d560_66 .array/port v0x60000336d560, 66;
E_0x60000144e700/20 .event anyedge, v0x60000336d560_63, v0x60000336d560_64, v0x60000336d560_65, v0x60000336d560_66;
v0x60000336d560_67 .array/port v0x60000336d560, 67;
v0x60000336d560_68 .array/port v0x60000336d560, 68;
v0x60000336d560_69 .array/port v0x60000336d560, 69;
v0x60000336d560_70 .array/port v0x60000336d560, 70;
E_0x60000144e700/21 .event anyedge, v0x60000336d560_67, v0x60000336d560_68, v0x60000336d560_69, v0x60000336d560_70;
v0x60000336d560_71 .array/port v0x60000336d560, 71;
v0x60000336d560_72 .array/port v0x60000336d560, 72;
v0x60000336d560_73 .array/port v0x60000336d560, 73;
v0x60000336d560_74 .array/port v0x60000336d560, 74;
E_0x60000144e700/22 .event anyedge, v0x60000336d560_71, v0x60000336d560_72, v0x60000336d560_73, v0x60000336d560_74;
v0x60000336d560_75 .array/port v0x60000336d560, 75;
v0x60000336d560_76 .array/port v0x60000336d560, 76;
v0x60000336d560_77 .array/port v0x60000336d560, 77;
v0x60000336d560_78 .array/port v0x60000336d560, 78;
E_0x60000144e700/23 .event anyedge, v0x60000336d560_75, v0x60000336d560_76, v0x60000336d560_77, v0x60000336d560_78;
v0x60000336d560_79 .array/port v0x60000336d560, 79;
E_0x60000144e700/24 .event anyedge, v0x60000336d560_79;
E_0x60000144e700 .event/or E_0x60000144e700/0, E_0x60000144e700/1, E_0x60000144e700/2, E_0x60000144e700/3, E_0x60000144e700/4, E_0x60000144e700/5, E_0x60000144e700/6, E_0x60000144e700/7, E_0x60000144e700/8, E_0x60000144e700/9, E_0x60000144e700/10, E_0x60000144e700/11, E_0x60000144e700/12, E_0x60000144e700/13, E_0x60000144e700/14, E_0x60000144e700/15, E_0x60000144e700/16, E_0x60000144e700/17, E_0x60000144e700/18, E_0x60000144e700/19, E_0x60000144e700/20, E_0x60000144e700/21, E_0x60000144e700/22, E_0x60000144e700/23, E_0x60000144e700/24;
L_0x600003027f20 .part L_0x600002a34a80, 0, 16;
L_0x60000302c640 .part L_0x600002a34af0, 0, 16;
L_0x600003020000 .part L_0x600002a34a80, 16, 16;
L_0x6000030200a0 .part L_0x600002a34af0, 16, 16;
L_0x600003020140 .part L_0x600002a34a80, 32, 16;
L_0x6000030201e0 .part L_0x600002a34af0, 32, 16;
L_0x600003020280 .part L_0x600002a34a80, 48, 16;
L_0x600003020320 .part L_0x600002a34af0, 48, 16;
L_0x6000030203c0 .part L_0x600002a34a80, 64, 16;
L_0x600003020460 .part L_0x600002a34af0, 64, 16;
L_0x600003020500 .part L_0x600002a34a80, 80, 16;
L_0x6000030205a0 .part L_0x600002a34af0, 80, 16;
L_0x600003020640 .part L_0x600002a34a80, 96, 16;
L_0x6000030206e0 .part L_0x600002a34af0, 96, 16;
L_0x600003020780 .part L_0x600002a34a80, 112, 16;
L_0x600003020820 .part L_0x600002a34af0, 112, 16;
L_0x6000030208c0 .part L_0x600002a34a80, 128, 16;
L_0x600003020960 .part L_0x600002a34af0, 128, 16;
L_0x600003020a00 .part L_0x600002a34a80, 144, 16;
L_0x600003020b40 .part L_0x600002a34af0, 144, 16;
L_0x600003020be0 .part L_0x600002a34a80, 160, 16;
L_0x600003020aa0 .part L_0x600002a34af0, 160, 16;
L_0x600003020c80 .part L_0x600002a34a80, 176, 16;
L_0x600003020d20 .part L_0x600002a34af0, 176, 16;
L_0x600003020dc0 .part L_0x600002a34a80, 192, 16;
L_0x600003020e60 .part L_0x600002a34af0, 192, 16;
L_0x600003020f00 .part L_0x600002a34a80, 208, 16;
L_0x600003020fa0 .part L_0x600002a34af0, 208, 16;
L_0x600003021040 .part L_0x600002a34a80, 224, 16;
L_0x6000030210e0 .part L_0x600002a34af0, 224, 16;
L_0x600003021180 .part L_0x600002a34a80, 240, 16;
L_0x600003021220 .part L_0x600002a34af0, 240, 16;
L_0x6000030212c0 .part v0x600003308240_0, 120, 8;
L_0x600003021360 .part v0x600003308240_0, 112, 8;
L_0x600003021400 .part v0x600003308240_0, 107, 5;
L_0x6000030214a0 .part v0x600003308240_0, 102, 5;
L_0x600003021540 .part v0x600003308240_0, 97, 5;
L_0x6000030215e0 .part v0x600003308240_0, 32, 16;
L_0x600003021680 .part v0x600003308240_0, 76, 20;
L_0x600003021720 .part v0x600003308240_0, 48, 16;
L_0x6000030217c0 .array/port v0x60000336df80, L_0x600003021860;
L_0x600003021860 .concat [ 5 2 0 0], v0x60000336e130_0, L_0x12809a848;
L_0x600003021900 .array/port v0x60000336df80, L_0x6000030219a0;
L_0x6000030219a0 .concat [ 5 2 0 0], v0x60000336e2e0_0, L_0x12809a890;
L_0x600003021a40 .cmp/eq 3, v0x60000336dcb0_0, L_0x12809a8d8;
S_0x12679abe0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144e740 .param/l "i" 1 10 137, +C4<00>;
v0x60000336d290_0 .array/port v0x60000336d290, 0;
v0x60000336d290_1 .array/port v0x60000336d290, 1;
v0x60000336d290_2 .array/port v0x60000336d290, 2;
v0x60000336d290_3 .array/port v0x60000336d290, 3;
E_0x60000144e7c0/0 .event anyedge, v0x60000336d290_0, v0x60000336d290_1, v0x60000336d290_2, v0x60000336d290_3;
v0x60000336d290_4 .array/port v0x60000336d290, 4;
v0x60000336d290_5 .array/port v0x60000336d290, 5;
v0x60000336d290_6 .array/port v0x60000336d290, 6;
v0x60000336d290_7 .array/port v0x60000336d290, 7;
E_0x60000144e7c0/1 .event anyedge, v0x60000336d290_4, v0x60000336d290_5, v0x60000336d290_6, v0x60000336d290_7;
v0x60000336d290_8 .array/port v0x60000336d290, 8;
v0x60000336d290_9 .array/port v0x60000336d290, 9;
v0x60000336d290_10 .array/port v0x60000336d290, 10;
v0x60000336d290_11 .array/port v0x60000336d290, 11;
E_0x60000144e7c0/2 .event anyedge, v0x60000336d290_8, v0x60000336d290_9, v0x60000336d290_10, v0x60000336d290_11;
v0x60000336d290_12 .array/port v0x60000336d290, 12;
v0x60000336d290_13 .array/port v0x60000336d290, 13;
v0x60000336d290_14 .array/port v0x60000336d290, 14;
v0x60000336d290_15 .array/port v0x60000336d290, 15;
E_0x60000144e7c0/3 .event anyedge, v0x60000336d290_12, v0x60000336d290_13, v0x60000336d290_14, v0x60000336d290_15;
E_0x60000144e7c0 .event/or E_0x60000144e7c0/0, E_0x60000144e7c0/1, E_0x60000144e7c0/2, E_0x60000144e7c0/3;
E_0x60000144e800/0 .event anyedge, v0x60000336ddd0_0, v0x60000336d170_0, v0x60000336d170_1, v0x60000336d170_2;
E_0x60000144e800/1 .event anyedge, v0x60000336d170_3, v0x60000336d170_4, v0x60000336d170_5, v0x60000336d170_6;
E_0x60000144e800/2 .event anyedge, v0x60000336d170_7, v0x60000336d170_8, v0x60000336d170_9, v0x60000336d170_10;
E_0x60000144e800/3 .event anyedge, v0x60000336d170_11, v0x60000336d170_12, v0x60000336d170_13, v0x60000336d170_14;
E_0x60000144e800/4 .event anyedge, v0x60000336d170_15, v0x60000336d200_0, v0x60000336d200_1, v0x60000336d200_2;
E_0x60000144e800/5 .event anyedge, v0x60000336d200_3, v0x60000336d200_4, v0x60000336d200_5, v0x60000336d200_6;
E_0x60000144e800/6 .event anyedge, v0x60000336d200_7, v0x60000336d200_8, v0x60000336d200_9, v0x60000336d200_10;
E_0x60000144e800/7 .event anyedge, v0x60000336d200_11, v0x60000336d200_12, v0x60000336d200_13, v0x60000336d200_14;
E_0x60000144e800/8 .event anyedge, v0x60000336d200_15, v0x60000336d050_0;
E_0x60000144e800 .event/or E_0x60000144e800/0, E_0x60000144e800/1, E_0x60000144e800/2, E_0x60000144e800/3, E_0x60000144e800/4, E_0x60000144e800/5, E_0x60000144e800/6, E_0x60000144e800/7, E_0x60000144e800/8;
S_0x12679ad50 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144e840 .param/l "i" 1 10 137, +C4<01>;
S_0x12679aec0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144e8c0 .param/l "i" 1 10 137, +C4<010>;
S_0x12679b030 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144e940 .param/l "i" 1 10 137, +C4<011>;
S_0x12679b1a0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144ea00 .param/l "i" 1 10 137, +C4<0100>;
S_0x12679b310 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144ea80 .param/l "i" 1 10 137, +C4<0101>;
S_0x12679b480 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144eb00 .param/l "i" 1 10 137, +C4<0110>;
S_0x12679b5f0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144eb80 .param/l "i" 1 10 137, +C4<0111>;
S_0x12679b760 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144e9c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x12679b8d0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144ec40 .param/l "i" 1 10 137, +C4<01001>;
S_0x12679ba40 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144ecc0 .param/l "i" 1 10 137, +C4<01010>;
S_0x12679bbb0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144ed40 .param/l "i" 1 10 137, +C4<01011>;
S_0x12679bd20 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144edc0 .param/l "i" 1 10 137, +C4<01100>;
S_0x12679be90 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144ee40 .param/l "i" 1 10 137, +C4<01101>;
S_0x12679c000 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144eec0 .param/l "i" 1 10 137, +C4<01110>;
S_0x12679c170 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12679a760;
 .timescale 0 0;
P_0x60000144ef40 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x126794b20;
T_2 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000330fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330f9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000330f690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000330fa80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000330fa80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000330fa80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000033082d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000330fb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000330fb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000330fb10_0, 0;
T_2.5 ;
    %load/vec4 v0x60000330e9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000330f9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000330f9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000330f9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000330f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000330f720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000330fa80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000330fa80_0, 0;
T_2.11 ;
    %load/vec4 v0x600003308480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003308360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000330fb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000330fb10_0, 0;
T_2.14 ;
    %load/vec4 v0x60000330eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000330ea30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000330f9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000330f9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x126794b20;
T_3 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000330fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000330f210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000330f3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000330ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330f0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000330f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330f840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003308240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003308480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000330e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003308090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330e760_0, 0;
    %fork t_1, S_0x12676a880;
    %jmp t_0;
    .scope S_0x12676a880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000330d440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000330d440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000330d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000330f450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000330d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000330f330, 0, 4;
    %load/vec4 v0x60000330d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000330d440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x126794b20;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000330f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000330f720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330f840_0, 0;
T_3.4 ;
    %load/vec4 v0x600003308480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003308360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003308480_0, 0;
T_3.7 ;
    %load/vec4 v0x60000330eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000330ea30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330eb50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330f0f0_0, 0;
    %load/vec4 v0x60000330fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000330fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000330fcc0_0;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000330f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330ed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000330f960_0;
    %assign/vec4 v0x60000330ef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330f0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000330f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000330efd0_0;
    %assign/vec4 v0x60000330f210_0, 0;
    %load/vec4 v0x60000330efd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000330e6d0_0, 0;
    %load/vec4 v0x60000330efd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000330e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000330e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000330f450, 0, 4;
    %load/vec4 v0x60000330f210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000330f330, 0, 4;
    %load/vec4 v0x60000330f3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000330f3c0_0, 0;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000330f330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000330f330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000330f330, 0, 4;
    %load/vec4 v0x60000330f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000330f450, 4;
    %assign/vec4 v0x60000330f960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000330f3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000330f3c0_0, 0;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003308090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000330e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330ec70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000330e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000330e6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000330f210_0;
    %assign/vec4 v0x60000330f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330f840_0, 0;
    %load/vec4 v0x60000330f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000330f210_0;
    %assign/vec4 v0x600003308240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003308480_0, 0;
    %load/vec4 v0x600003308360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000330f210_0;
    %assign/vec4 v0x60000330e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330eb50_0, 0;
    %load/vec4 v0x60000330ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000330e760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000330f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003308120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000330e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000330e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000330fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003308090_0, 0;
    %load/vec4 v0x60000330f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000330fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000330fcc0_0;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000330f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330ec70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000330fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330ed90_0, 0;
    %load/vec4 v0x60000330fcc0_0;
    %assign/vec4 v0x60000330f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000330f3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330fd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x126775d60;
T_4 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003308870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003310750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033107e0, 4;
    %assign/vec4 v0x600003308870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1267710c0;
T_5 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003308ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003308ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003308ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308a20, 0, 4;
    %load/vec4 v0x600003308ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003308ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003308b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003310750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033107e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003308ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003308ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003308ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003308a20, 4;
    %ix/getv/s 3, v0x600003308ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308a20, 0, 4;
    %load/vec4 v0x600003308ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003308ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003308a20, 4;
    %assign/vec4 v0x600003308b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12676c420;
T_6 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003308d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003308d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003308d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308cf0, 0, 4;
    %load/vec4 v0x600003308d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003308d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003308e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003310750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033107e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003308d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003308d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003308d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003308cf0, 4;
    %ix/getv/s 3, v0x600003308d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308cf0, 0, 4;
    %load/vec4 v0x600003308d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003308d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003308cf0, 4;
    %assign/vec4 v0x600003308e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x126720300;
T_7 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003309050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003309050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003309050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308fc0, 0, 4;
    %load/vec4 v0x600003309050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003309050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033090e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003310750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033107e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003309050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003309050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003309050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003308fc0, 4;
    %ix/getv/s 3, v0x600003309050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308fc0, 0, 4;
    %load/vec4 v0x600003309050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003309050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003308fc0, 4;
    %assign/vec4 v0x6000033090e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x126719540;
T_8 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003309b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003309d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003309680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033095f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003309b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000033098c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003309cb0_0;
    %assign/vec4 v0x600003309d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600003309830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003309560_0;
    %assign/vec4 v0x600003309680_0, 0;
    %load/vec4 v0x600003309680_0;
    %assign/vec4 v0x6000033095f0_0, 0;
    %load/vec4 v0x600003309710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000033099e0_0;
    %assign/vec4 v0x600003309b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003309a70_0;
    %load/vec4 v0x6000033099e0_0;
    %add;
    %assign/vec4 v0x600003309b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12671b9a0;
T_9 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000330b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330abe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000330b060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000330ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000330b210_0;
    %assign/vec4 v0x60000330b2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000330ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000330aac0_0;
    %assign/vec4 v0x60000330abe0_0, 0;
    %load/vec4 v0x60000330abe0_0;
    %assign/vec4 v0x60000330ab50_0, 0;
    %load/vec4 v0x60000330ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000330af40_0;
    %assign/vec4 v0x60000330b060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000330afd0_0;
    %load/vec4 v0x60000330af40_0;
    %add;
    %assign/vec4 v0x60000330b060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12670f840;
T_10 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033046c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003304870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033041b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003304120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000033043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000033047e0_0;
    %assign/vec4 v0x600003304870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003304360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003304090_0;
    %assign/vec4 v0x6000033041b0_0, 0;
    %load/vec4 v0x6000033041b0_0;
    %assign/vec4 v0x600003304120_0, 0;
    %load/vec4 v0x600003304240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003304510_0;
    %assign/vec4 v0x600003304630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000033045a0_0;
    %load/vec4 v0x600003304510_0;
    %add;
    %assign/vec4 v0x600003304630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x126704410;
T_11 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003305c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003305dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003305710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003305680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003305b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003305950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003305d40_0;
    %assign/vec4 v0x600003305dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000033058c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000033055f0_0;
    %assign/vec4 v0x600003305710_0, 0;
    %load/vec4 v0x600003305710_0;
    %assign/vec4 v0x600003305680_0, 0;
    %load/vec4 v0x6000033057a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003305a70_0;
    %assign/vec4 v0x600003305b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003305b00_0;
    %load/vec4 v0x600003305a70_0;
    %add;
    %assign/vec4 v0x600003305b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x126715b70;
T_12 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003307180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003307330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003306c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003306be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033070f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003306eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000033072a0_0;
    %assign/vec4 v0x600003307330_0, 0;
T_12.2 ;
    %load/vec4 v0x600003306e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003306b50_0;
    %assign/vec4 v0x600003306c70_0, 0;
    %load/vec4 v0x600003306c70_0;
    %assign/vec4 v0x600003306be0_0, 0;
    %load/vec4 v0x600003306d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003306fd0_0;
    %assign/vec4 v0x6000033070f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003307060_0;
    %load/vec4 v0x600003306fd0_0;
    %add;
    %assign/vec4 v0x6000033070f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x126796f00;
T_13 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003300750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003300900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003300240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033001b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033006c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003300480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003300870_0;
    %assign/vec4 v0x600003300900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000033003f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003300120_0;
    %assign/vec4 v0x600003300240_0, 0;
    %load/vec4 v0x600003300240_0;
    %assign/vec4 v0x6000033001b0_0, 0;
    %load/vec4 v0x6000033002d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000033005a0_0;
    %assign/vec4 v0x6000033006c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003300630_0;
    %load/vec4 v0x6000033005a0_0;
    %add;
    %assign/vec4 v0x6000033006c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x126791540;
T_14 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003301cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003301e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033017a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003301710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003301c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000033019e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003301dd0_0;
    %assign/vec4 v0x600003301e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600003301950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003301680_0;
    %assign/vec4 v0x6000033017a0_0, 0;
    %load/vec4 v0x6000033017a0_0;
    %assign/vec4 v0x600003301710_0, 0;
    %load/vec4 v0x600003301830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003301b00_0;
    %assign/vec4 v0x600003301c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003301b90_0;
    %load/vec4 v0x600003301b00_0;
    %add;
    %assign/vec4 v0x600003301c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12678eef0;
T_15 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003303210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033033c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003302d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003302c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003303180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003302f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003303330_0;
    %assign/vec4 v0x6000033033c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003302eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003302be0_0;
    %assign/vec4 v0x600003302d00_0, 0;
    %load/vec4 v0x600003302d00_0;
    %assign/vec4 v0x600003302c70_0, 0;
    %load/vec4 v0x600003302d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003303060_0;
    %assign/vec4 v0x600003303180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000033030f0_0;
    %load/vec4 v0x600003303060_0;
    %add;
    %assign/vec4 v0x600003303180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12678a0e0;
T_16 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000331c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331c240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000331c750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000331c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000331c900_0;
    %assign/vec4 v0x60000331c990_0, 0;
T_16.2 ;
    %load/vec4 v0x60000331c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000331c1b0_0;
    %assign/vec4 v0x60000331c2d0_0, 0;
    %load/vec4 v0x60000331c2d0_0;
    %assign/vec4 v0x60000331c240_0, 0;
    %load/vec4 v0x60000331c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000331c630_0;
    %assign/vec4 v0x60000331c750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000331c6c0_0;
    %load/vec4 v0x60000331c630_0;
    %add;
    %assign/vec4 v0x60000331c750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x126787a90;
T_17 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000331dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000331dcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000331da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000331de60_0;
    %assign/vec4 v0x60000331def0_0, 0;
T_17.2 ;
    %load/vec4 v0x60000331d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000331d710_0;
    %assign/vec4 v0x60000331d830_0, 0;
    %load/vec4 v0x60000331d830_0;
    %assign/vec4 v0x60000331d7a0_0, 0;
    %load/vec4 v0x60000331d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000331db90_0;
    %assign/vec4 v0x60000331dcb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000331dc20_0;
    %load/vec4 v0x60000331db90_0;
    %add;
    %assign/vec4 v0x60000331dcb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x126785440;
T_18 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000331f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000331f210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000331efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000331f3c0_0;
    %assign/vec4 v0x60000331f450_0, 0;
T_18.2 ;
    %load/vec4 v0x60000331ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000331ec70_0;
    %assign/vec4 v0x60000331ed90_0, 0;
    %load/vec4 v0x60000331ed90_0;
    %assign/vec4 v0x60000331ed00_0, 0;
    %load/vec4 v0x60000331ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000331f0f0_0;
    %assign/vec4 v0x60000331f210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000331f180_0;
    %load/vec4 v0x60000331f0f0_0;
    %add;
    %assign/vec4 v0x60000331f210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x126782df0;
T_19 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003318870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003318a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003318360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033182d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033187e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000033185a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003318990_0;
    %assign/vec4 v0x600003318a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600003318510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003318240_0;
    %assign/vec4 v0x600003318360_0, 0;
    %load/vec4 v0x600003318360_0;
    %assign/vec4 v0x6000033182d0_0, 0;
    %load/vec4 v0x6000033183f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000033186c0_0;
    %assign/vec4 v0x6000033187e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003318750_0;
    %load/vec4 v0x6000033186c0_0;
    %add;
    %assign/vec4 v0x6000033187e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x126780910;
T_20 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003319dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003319f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033198c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003319830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003319d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003319b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003319ef0_0;
    %assign/vec4 v0x600003319f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003319a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000033197a0_0;
    %assign/vec4 v0x6000033198c0_0, 0;
    %load/vec4 v0x6000033198c0_0;
    %assign/vec4 v0x600003319830_0, 0;
    %load/vec4 v0x600003319950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003319c20_0;
    %assign/vec4 v0x600003319d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003319cb0_0;
    %load/vec4 v0x600003319c20_0;
    %add;
    %assign/vec4 v0x600003319d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12677e2c0;
T_21 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000331b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000331ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000331b2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000331b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000331b450_0;
    %assign/vec4 v0x60000331b4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x60000331afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000331ad00_0;
    %assign/vec4 v0x60000331ae20_0, 0;
    %load/vec4 v0x60000331ae20_0;
    %assign/vec4 v0x60000331ad90_0, 0;
    %load/vec4 v0x60000331aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000331b180_0;
    %assign/vec4 v0x60000331b2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000331b210_0;
    %load/vec4 v0x60000331b180_0;
    %add;
    %assign/vec4 v0x60000331b2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12677bc70;
T_22 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003314900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003314ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033143f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003314360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003314870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003314630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003314a20_0;
    %assign/vec4 v0x600003314ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000033145a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000033142d0_0;
    %assign/vec4 v0x6000033143f0_0, 0;
    %load/vec4 v0x6000033143f0_0;
    %assign/vec4 v0x600003314360_0, 0;
    %load/vec4 v0x600003314480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003314750_0;
    %assign/vec4 v0x600003314870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000033147e0_0;
    %load/vec4 v0x600003314750_0;
    %add;
    %assign/vec4 v0x600003314870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x126774980;
T_23 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x600003315e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003316010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003315950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033158c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003315dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003315b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003315f80_0;
    %assign/vec4 v0x600003316010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003315b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003315830_0;
    %assign/vec4 v0x600003315950_0, 0;
    %load/vec4 v0x600003315950_0;
    %assign/vec4 v0x6000033158c0_0, 0;
    %load/vec4 v0x6000033159e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003315cb0_0;
    %assign/vec4 v0x600003315dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003315d40_0;
    %load/vec4 v0x600003315cb0_0;
    %add;
    %assign/vec4 v0x600003315dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x126788fe0;
T_24 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033085a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000033085a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033085a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308510, 0, 4;
    %load/vec4 v0x6000033085a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033085a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003310360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033103f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033085a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000033085a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000033085a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003308510, 4;
    %ix/getv/s 3, v0x6000033085a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308510, 0, 4;
    %load/vec4 v0x6000033085a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033085a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x126784340;
T_25 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033086c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000033086c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033086c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308630, 0, 4;
    %load/vec4 v0x6000033086c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033086c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003310360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033103f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033086c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000033086c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000033086c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003308630, 4;
    %ix/getv/s 3, v0x6000033086c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308630, 0, 4;
    %load/vec4 v0x6000033086c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033086c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12677f6a0;
T_26 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033087e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000033087e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033087e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308750, 0, 4;
    %load/vec4 v0x6000033087e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033087e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003310360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033103f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033087e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000033087e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000033087e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003308750, 4;
    %ix/getv/s 3, v0x6000033087e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003308750, 0, 4;
    %load/vec4 v0x6000033087e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033087e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12676a440;
T_27 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x6000033106c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003310990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003310090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003310a20_0;
    %assign/vec4 v0x600003310990_0, 0;
    %load/vec4 v0x600003310120_0;
    %assign/vec4 v0x600003310090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12676a440;
T_28 ;
    %wait E_0x6000014735c0;
    %load/vec4 v0x600003310990_0;
    %store/vec4 v0x600003310a20_0, 0, 3;
    %load/vec4 v0x600003310090_0;
    %store/vec4 v0x600003310120_0, 0, 16;
    %load/vec4 v0x600003310990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003310900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003310bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003310a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003310120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003310bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003310a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003310120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003310090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003310120_0, 0, 16;
    %load/vec4 v0x600003317e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003310090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003310a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003310120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003310090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003310120_0, 0, 16;
    %load/vec4 v0x6000033102d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003310090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003310a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003310120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003310a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12679abe0;
T_29 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12679abe0;
T_30 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12679ad50;
T_31 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12679ad50;
T_32 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12679aec0;
T_33 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12679aec0;
T_34 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12679b030;
T_35 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12679b030;
T_36 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12679b1a0;
T_37 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12679b1a0;
T_38 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12679b310;
T_39 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12679b310;
T_40 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12679b480;
T_41 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12679b480;
T_42 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12679b5f0;
T_43 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12679b5f0;
T_44 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12679b760;
T_45 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12679b760;
T_46 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12679b8d0;
T_47 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12679b8d0;
T_48 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12679ba40;
T_49 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12679ba40;
T_50 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12679bbb0;
T_51 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12679bbb0;
T_52 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12679bd20;
T_53 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12679bd20;
T_54 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12679be90;
T_55 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12679be90;
T_56 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12679c000;
T_57 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12679c000;
T_58 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12679c170;
T_59 ;
    %wait E_0x60000144e800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000336d050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000336d290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12679c170;
T_60 ;
    %wait E_0x60000144e7c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000336c990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12679a760;
T_61 ;
    %wait E_0x60000144e700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000336d0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x60000336d0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x60000336d0e0_0;
    %load/vec4a v0x60000336d170, 4;
    %ix/getv/s 4, v0x60000336d0e0_0;
    %store/vec4a v0x60000336d560, 4, 0;
    %load/vec4 v0x60000336d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336d0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000336dc20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x60000336dc20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000336d0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x60000336d0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000336dc20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %load/vec4 v0x60000336dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000336d560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %add;
    %load/vec4 v0x60000336dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000336d560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x60000336dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000336d560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x60000336dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000336d560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x60000336dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000336d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000336d560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000336d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336d0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x60000336dc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336dc20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000336d560, 4;
    %store/vec4 v0x60000336d4d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12679a760;
T_62 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000336d5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000336cc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336cf30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000336c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336cea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000336ddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000336def0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000336e130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000336e2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336d050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000336d3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336ce10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336cea0_0, 0;
    %load/vec4 v0x60000336dcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x60000336ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x60000336cab0_0;
    %assign/vec4 v0x60000336cc60_0, 0;
    %load/vec4 v0x60000336dd40_0;
    %assign/vec4 v0x60000336ddd0_0, 0;
    %load/vec4 v0x60000336de60_0;
    %assign/vec4 v0x60000336def0_0, 0;
    %load/vec4 v0x60000336e010_0;
    %assign/vec4 v0x60000336e130_0, 0;
    %load/vec4 v0x60000336e1c0_0;
    %assign/vec4 v0x60000336e2e0_0, 0;
    %load/vec4 v0x60000336cfc0_0;
    %assign/vec4 v0x60000336d050_0, 0;
    %load/vec4 v0x60000336d320_0;
    %assign/vec4 v0x60000336d3b0_0, 0;
    %load/vec4 v0x60000336cd80_0;
    %assign/vec4 v0x60000336ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x60000336ce10_0;
    %assign/vec4 v0x60000336cf30_0, 0;
    %load/vec4 v0x60000336d3b0_0;
    %assign/vec4 v0x60000336c900_0, 0;
    %load/vec4 v0x60000336ddd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000336d8c0_0, 0;
    %load/vec4 v0x60000336d3b0_0;
    %assign/vec4 v0x60000336d710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000336db90_0, 0;
    %load/vec4 v0x60000336d3b0_0;
    %assign/vec4 v0x60000336d710_0, 0;
    %load/vec4 v0x60000336e0a0_0;
    %assign/vec4 v0x60000336da70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x60000336c990_0;
    %load/vec4 v0x60000336def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000336df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x60000336d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x60000336ddd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x60000336d7a0_0;
    %load/vec4 v0x60000336def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000336df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000336d4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000336def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000336df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000336cea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000336dcb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x12676acc0;
T_63 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000330ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000330cb40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330cc60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330c3f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330c7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330cab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000330c630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000330c6c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000330c900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000330c990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000330c480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000330ce10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000330d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330cfc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003333450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003333060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003333570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003333180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003333cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033346c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330c510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000330c510_0, 0;
    %load/vec4 v0x60000330d320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x60000330c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x60000330d3b0_0;
    %assign/vec4 v0x60000330cb40_0, 0;
    %load/vec4 v0x60000330c5a0_0;
    %assign/vec4 v0x60000330c630_0, 0;
    %load/vec4 v0x60000330c870_0;
    %assign/vec4 v0x60000330c900_0, 0;
    %load/vec4 v0x60000330c000_0;
    %assign/vec4 v0x60000330cc60_0, 0;
    %load/vec4 v0x600003334630_0;
    %assign/vec4 v0x60000330c3f0_0, 0;
    %load/vec4 v0x60000330c750_0;
    %assign/vec4 v0x60000330c7e0_0, 0;
    %load/vec4 v0x60000330ca20_0;
    %assign/vec4 v0x60000330cab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x60000330c630_0;
    %assign/vec4 v0x60000330c6c0_0, 0;
    %load/vec4 v0x60000330c900_0;
    %assign/vec4 v0x60000330c990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330c360_0, 0;
    %load/vec4 v0x60000330cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x60000330c6c0_0;
    %assign/vec4 v0x600003333060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003333180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003333330_0, 0;
    %load/vec4 v0x600003333210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003333330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003333b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003333ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003333b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003333960_0;
    %assign/vec4 v0x60000330c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x60000330c990_0;
    %assign/vec4 v0x60000330ce10_0, 0;
    %load/vec4 v0x60000330c480_0;
    %assign/vec4 v0x60000330d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330d290_0, 0;
    %load/vec4 v0x60000330d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x60000330c990_0;
    %assign/vec4 v0x60000330ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330cfc0_0, 0;
    %load/vec4 v0x60000330d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x60000330cea0_0;
    %assign/vec4 v0x60000330c480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x60000330c6c0_0;
    %assign/vec4 v0x600003333450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003333570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003333720_0, 0;
    %load/vec4 v0x600003333600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003333720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x60000330c480_0;
    %assign/vec4 v0x600003333cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003333de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033346c0_0, 0;
    %load/vec4 v0x600003333e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000033346c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033346c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003333de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000033338d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x60000330c360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000330c360_0, 0;
    %load/vec4 v0x60000330c6c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000330c6c0_0, 0;
    %load/vec4 v0x60000330c990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000330c990_0, 0;
    %load/vec4 v0x60000330c3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000330c360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x60000330cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x60000330cbd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000330cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000330c360_0, 0;
    %load/vec4 v0x60000330cc60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000330cbd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x60000330c630_0;
    %load/vec4 v0x60000330cbd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000330c7e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000330c6c0_0, 0;
    %load/vec4 v0x60000330c900_0;
    %load/vec4 v0x60000330cbd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000330cab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000330c990_0, 0;
    %load/vec4 v0x60000330cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000330c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000330d320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x126769c20;
T_64 ;
    %wait E_0x60000144db00;
    %load/vec4 v0x6000033110e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003311050_0;
    %load/vec4 v0x600003310cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003310ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003310fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003310cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003310ea0, 4;
    %assign/vec4 v0x600003310f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x126769c20;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003310e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003310e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003310e10_0;
    %store/vec4a v0x600003310ea0, 4, 0;
    %load/vec4 v0x600003310e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003310e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x126769f00;
T_66 ;
    %wait E_0x60000144db00;
    %load/vec4 v0x6000033115f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003311560_0;
    %load/vec4 v0x600003311200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033113b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000033114d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003311200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033113b0, 4;
    %assign/vec4 v0x600003311440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x126769f00;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003311320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003311320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003311320_0;
    %store/vec4a v0x6000033113b0, 4, 0;
    %load/vec4 v0x600003311320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003311320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1267a0080;
T_68 ;
    %wait E_0x60000144db00;
    %load/vec4 v0x600003311b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003311a70_0;
    %load/vec4 v0x600003311710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033118c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000033119e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003311710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033118c0, 4;
    %assign/vec4 v0x600003311950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1267a0080;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003311830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003311830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003311830_0;
    %store/vec4a v0x6000033118c0, 4, 0;
    %load/vec4 v0x600003311830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003311830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x12679a110;
T_70 ;
    %wait E_0x60000144db00;
    %load/vec4 v0x600003312010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003311f80_0;
    %load/vec4 v0x600003311c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003311dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003311ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003311c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003311dd0, 4;
    %assign/vec4 v0x600003311e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12679a110;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003311d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003311d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003311d40_0;
    %store/vec4a v0x600003311dd0, 4, 0;
    %load/vec4 v0x600003311d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003311d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x126799980;
T_72 ;
    %wait E_0x60000144d9c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033122e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000033122e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003313960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000033126d0_0;
    %pad/u 32;
    %load/vec4 v0x6000033122e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313c30_0, 4, 1;
    %load/vec4 v0x600003313450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003312520_0;
    %pad/u 32;
    %load/vec4 v0x6000033122e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313b10_0, 4, 1;
    %load/vec4 v0x600003313720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003312640_0;
    %pad/u 32;
    %load/vec4 v0x6000033122e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313ba0_0, 4, 1;
    %load/vec4 v0x60000336c1b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x60000336c000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003312910_0;
    %pad/u 32;
    %load/vec4 v0x6000033122e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313cc0_0, 4, 1;
    %load/vec4 v0x600003312f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003312d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003312400_0;
    %pad/u 32;
    %load/vec4 v0x6000033122e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313a80_0, 4, 1;
    %load/vec4 v0x6000033122e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033122e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x126799980;
T_73 ;
    %wait E_0x60000144d980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033122e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000033122e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003313c30_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313180_0, 4, 1;
    %load/vec4 v0x600003313b10_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003313c30_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313060_0, 4, 1;
    %load/vec4 v0x600003313ba0_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003313c30_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003313b10_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x6000033130f0_0, 4, 1;
    %load/vec4 v0x600003313cc0_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003313c30_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003313b10_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003313ba0_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003313210_0, 4, 1;
    %load/vec4 v0x600003313a80_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003313c30_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003313b10_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003313ba0_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003313cc0_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312fd0_0, 4, 1;
    %load/vec4 v0x600003313180_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x60000336c3f0_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003313060_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x60000336c2d0_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000033130f0_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x60000336c360_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312370, 4, 0;
    %load/vec4 v0x600003313690_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003313210_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x60000336c480_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312370, 4, 0;
    %load/vec4 v0x60000336c120_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312a30, 4, 0;
    %load/vec4 v0x60000336c1b0_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312ac0_0, 4, 1;
    %load/vec4 v0x60000336c000_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003312fd0_0;
    %load/vec4 v0x6000033122e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x60000336c240_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312370, 4, 0;
    %load/vec4 v0x600003312eb0_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312a30, 4, 0;
    %load/vec4 v0x600003312f40_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312ac0_0, 4, 1;
    %load/vec4 v0x600003312d90_0;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4a v0x600003312a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033122e0_0;
    %store/vec4 v0x600003312880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000033122e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033122e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x126799980;
T_74 ;
    %wait E_0x60000144db00;
    %load/vec4 v0x6000033126d0_0;
    %assign/vec4 v0x600003312760_0, 0;
    %load/vec4 v0x600003312520_0;
    %assign/vec4 v0x6000033125b0_0, 0;
    %load/vec4 v0x600003312910_0;
    %assign/vec4 v0x6000033129a0_0, 0;
    %load/vec4 v0x600003312400_0;
    %assign/vec4 v0x600003312490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x126799980;
T_75 ;
    %wait E_0x60000144d900;
    %load/vec4 v0x600003312760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033127f0, 4;
    %store/vec4 v0x6000033138d0_0, 0, 256;
    %load/vec4 v0x6000033125b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033127f0, 4;
    %store/vec4 v0x6000033133c0_0, 0, 256;
    %load/vec4 v0x6000033129a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033127f0, 4;
    %store/vec4 v0x600003313f00_0, 0, 256;
    %load/vec4 v0x600003312490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033127f0, 4;
    %store/vec4 v0x600003312d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1267a72f0;
T_76 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000336a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003368360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033683f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000033686c0_0;
    %assign/vec4 v0x6000033683f0_0, 0;
    %load/vec4 v0x6000033686c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000033685a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000033682d0, 4;
    %assign/vec4 v0x600003368360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1267a72f0;
T_77 ;
    %wait E_0x60000144db00;
    %load/vec4 v0x600003369d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003369cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003369c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003369b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003369b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033682d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1267a72f0;
T_78 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000336a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336abe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000336ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003369680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000336f060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003369710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000336abe0_0, 0;
    %load/vec4 v0x600003368e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000336ab50_0, 0;
    %load/vec4 v0x600003369710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000336f0f0_0, 0;
    %load/vec4 v0x60000336f0f0_0;
    %assign/vec4 v0x60000336f180_0, 0;
    %load/vec4 v0x6000033695f0_0;
    %assign/vec4 v0x600003369680_0, 0;
    %load/vec4 v0x600003368ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000336f060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1267a72f0;
T_79 ;
    %wait E_0x600001472cc0;
    %load/vec4 v0x60000336a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003369710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003368ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033693b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003368e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033695f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003369440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003368f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033695f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003368f30_0, 0;
    %load/vec4 v0x60000336a370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003369200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003369710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003369710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000033693b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000033693b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003369710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003369440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033693b0_0, 0;
    %load/vec4 v0x600003368870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003369440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003368e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003369710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000033699e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003368e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003368e10_0, 0;
    %load/vec4 v0x600003368e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033695f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003368ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003369710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003368bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003368ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003368ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000336a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003369710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000033693b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003369710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003368f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003369710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1267a76f0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000336b720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003364120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003364480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003364510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000336b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033641b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000336b9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000336b960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000336bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000336ba80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000336bd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000336afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000336ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000336b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000336b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000336b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000336b330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000336b180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000336b2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1267a76f0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000336b720_0;
    %inv;
    %store/vec4 v0x60000336b720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1267a76f0;
T_82 ;
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 116 "$display", "\342\225\221         Conv2D via im2col Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 117 "$display", "\342\225\221         3\303\2273 input, 2\303\2272 kernel, 4 output channels           \342\225\221" {0 0 0};
    %vpi_call/w 3 118 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "Input (3\303\2273):" {0 0 0};
    %vpi_call/w 3 121 "$display", "  [1, 2, 3]" {0 0 0};
    %vpi_call/w 3 122 "$display", "  [4, 5, 6]" {0 0 0};
    %vpi_call/w 3 123 "$display", "  [7, 8, 9]" {0 0 0};
    %vpi_call/w 3 124 "$display", "\000" {0 0 0};
    %vpi_call/w 3 125 "$display", "Filters (2\303\2272 each): identity detectors for each corner" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003310ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033113b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033118c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003311dd0, 4, 0;
    %pushi/vec4 84148737, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003310ea0, 4, 0;
    %pushi/vec4 100991746, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033113b0, 4, 0;
    %pushi/vec4 134677764, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033118c0, 4, 0;
    %pushi/vec4 151520773, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003311dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033682d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033682d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003364120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003364120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001472300;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003364480_0, 0, 1;
    %wait E_0x60000144db00;
    %wait E_0x60000144db00;
    %wait E_0x600001472300;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003364480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000336b8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000336b8d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x60000144db00;
    %load/vec4 v0x600003364360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000336b8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000336b8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336b8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003310ea0, 4;
    %store/vec4 v0x60000336be70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033113b0, 4;
    %store/vec4 v0x60000336bf00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033118c0, 4;
    %store/vec4 v0x600003364000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003311dd0, 4;
    %store/vec4 v0x600003364090_0, 0, 256;
    %vpi_call/w 3 171 "$display", "\000" {0 0 0};
    %vpi_call/w 3 172 "$display", "Output (2\303\2272 spatial \303\227 4 channels):" {0 0 0};
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 173 "$display", "  pos(0,0) channels: [%0d,%0d,%0d,%0d] expect [1,2,4,5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  pos(0,1) channels: [%0d,%0d,%0d,%0d] expect [2,3,5,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 177 "$display", "  pos(1,0) channels: [%0d,%0d,%0d,%0d] expect [4,5,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 179 "$display", "  pos(1,1) channels: [%0d,%0d,%0d,%0d] expect [5,6,8,9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000336b7b0_0, 0, 32;
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000336be70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x60000336b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336b7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000336bf00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x60000336b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336b7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003364000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x60000336b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336b7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003364090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x60000336b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336b7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "Interpretation: Each output position contains the 4 corners of its" {0 0 0};
    %vpi_call/w 3 190 "$display", "corresponding input patch (identity filter extracts corners)." {0 0 0};
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %load/vec4 v0x60000336b7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 192 "$display", ">>> CONV2D TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 193 "$display", ">>> CONV2D TEST FAILED (%0d errors) <<<", v0x60000336b7b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 194 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_conv2d.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
