Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Dec 21 10:54:17 2019
| Host             : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command          : report_power -file vga_power_routed.rpt -pb vga_power_summary_routed.pb -rpx vga_power_routed.rpx
| Design           : vga
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.608        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.507        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |       14 |       --- |             --- |
| Slice Logic    |     0.007 |     1853 |       --- |             --- |
|   LUT as Logic |     0.006 |     1115 |     63400 |            1.76 |
|   CARRY4       |    <0.001 |      268 |     15850 |            1.69 |
|   Register     |    <0.001 |       97 |    126800 |            0.08 |
|   F7/F8 Muxes  |    <0.001 |       45 |     63400 |            0.07 |
|   Others       |     0.000 |      181 |       --- |             --- |
| Signals        |     0.007 |     1690 |       --- |             --- |
| Block RAM      |     0.006 |     49.5 |       135 |           36.67 |
| MMCM           |     0.457 |        4 |         6 |           66.67 |
| DSPs           |     0.002 |        4 |       240 |            1.67 |
| I/O            |     0.022 |       39 |       285 |           13.68 |
| Static Power   |     0.100 |          |           |                 |
| Total          |     0.608 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.029 |      0.017 |
| Vccaux    |       1.800 |     0.272 |       0.254 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+------------------------------------+-----------------+
| Clock                     | Domain                             | Constraint (ns) |
+---------------------------+------------------------------------+-----------------+
| clk_25m_clk_VGA           | clock/clk_25/inst/clk_25m_clk_VGA  |            40.0 |
| clk_36m_clk_VGA_1         | clock/clk_36/inst/clk_36m_clk_VGA  |            27.0 |
| clk_45m_clk_VGA_2         | clock/clk_45/inst/clk_45m_clk_VGA  |            21.4 |
| clk_85m_clk_VGA_3         | clock/clk_85/inst/clk_85m_clk_VGA  |            11.3 |
| clkfbout_clk_VGA          | clock/clk_25/inst/clkfbout_clk_VGA |            10.0 |
| clkfbout_clk_VGA_1        | clock/clk_36/inst/clkfbout_clk_VGA |            10.0 |
| clkfbout_clk_VGA_2        | clock/clk_45/inst/clkfbout_clk_VGA |            10.0 |
| clkfbout_clk_VGA_3        | clock/clk_85/inst/clkfbout_clk_VGA |            10.0 |
| clock/clk_25/inst/clk_in1 | clk_IBUF_BUFG                      |            10.0 |
+---------------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| vga                                            |     0.507 |
|   clock                                        |     0.460 |
|     clk_25                                     |     0.115 |
|       inst                                     |     0.115 |
|     clk_36                                     |     0.115 |
|       inst                                     |     0.115 |
|     clk_45                                     |     0.115 |
|       inst                                     |     0.115 |
|     clk_85                                     |     0.115 |
|       inst                                     |     0.115 |
|   rgb                                          |     0.016 |
|     ROM0                                       |     0.007 |
|       U0                                       |     0.007 |
|         inst_blk_mem_gen                       |     0.007 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.007 |
|             valid.cstr                         |     0.007 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[27].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[28].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[29].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[30].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[31].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[32].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[33].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[34].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[35].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[36].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[37].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[38].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[39].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[40].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[41].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[42].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[43].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   seg                                          |     0.002 |
|   syn                                          |     0.005 |
+------------------------------------------------+-----------+


