\section*{Prac Overview}
Please note that these dates are subject to change. For due dates, refer to Vula.
% Please add the following required packages to your document preamble:
% \usepackage{graphicx}
\begin{table}[H]
\centering
\caption{The Prac Overview for EEE4120F, 2021}
\label{tbl:PracOverview}
\resizebox{\textwidth}{!}{%
\begin{tabular}{|l|l|l|l|}
\hline
\textbf{Prac} & \textbf{Dates} & \textbf{Tools} & \textbf{Objective} \\ \hline
\hyperref[sec:Prac1]{Prac 1} & See Vula & Octave & Performance measurement \\ \hline
\hyperref[sec:Prac2]{Prac 2} & See Vula & OpenCL & SIMD on GPUs \\ \hline
\hyperref[sec:Prac3]{Prac 3} & See Vula & MPI & Creating image filters on shared mem. \\ \hline
\hyperref[sec:Prac4]{Prac 4} & See Vula & Vivado & Prac 4 Simulation-based IP Core Integration Using Xilinx Vivado \\ \hline
\hyperref[sec:Prac5]{Prac 5} & See Vula &   & \textit{Choose either Prac5a or Prac5b below} \\ \hline
\hyperref[sec:Prac5a]{Prac 5a} & See Vula & Vivado & Prac 5a Advanced Module Design and Simulation in Xilinx Vivado \\ \hline
\hyperref[sec:Prac5b]{Prac 5b} & See Vula & Vivado & Prac 5b FPGA intro using the Nexys platform \\ \hline
\hyperref[sec:Prac5c]{Prac 5c} & Optional & Vivado & Prac 5c Making a signal generator (archived*) \\ \hline
Project & See Vula &  & YODA design, implementation \& demos \\ \hline
\end{tabular}%
}

% Previous pracs (from 2020)
%  Prac4: Vivado & Making a wall time clock 
%  Prac5: Vivado & Making a signal generator

\end{table}

* the pracs indicated as 'archived' have been left for potential useful practice or training that may be of use to you in the course project.
