$comment
	File created using the following command:
		vcd file aula05_3.msim.vcd -direction
$end
$date
	Thu Sep 28 21:00:03 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula05_3_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & PC_OUT [8] $end
$var wire 1 ' PC_OUT [7] $end
$var wire 1 ( PC_OUT [6] $end
$var wire 1 ) PC_OUT [5] $end
$var wire 1 * PC_OUT [4] $end
$var wire 1 + PC_OUT [3] $end
$var wire 1 , PC_OUT [2] $end
$var wire 1 - PC_OUT [1] $end
$var wire 1 . PC_OUT [0] $end
$var wire 1 / SinaisControleOut [11] $end
$var wire 1 0 SinaisControleOut [10] $end
$var wire 1 1 SinaisControleOut [9] $end
$var wire 1 2 SinaisControleOut [8] $end
$var wire 1 3 SinaisControleOut [7] $end
$var wire 1 4 SinaisControleOut [6] $end
$var wire 1 5 SinaisControleOut [5] $end
$var wire 1 6 SinaisControleOut [4] $end
$var wire 1 7 SinaisControleOut [3] $end
$var wire 1 8 SinaisControleOut [2] $end
$var wire 1 9 SinaisControleOut [1] $end
$var wire 1 : SinaisControleOut [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [3] $end
$var wire 1 F ww_KEY [2] $end
$var wire 1 G ww_KEY [1] $end
$var wire 1 H ww_KEY [0] $end
$var wire 1 I ww_PC_OUT [8] $end
$var wire 1 J ww_PC_OUT [7] $end
$var wire 1 K ww_PC_OUT [6] $end
$var wire 1 L ww_PC_OUT [5] $end
$var wire 1 M ww_PC_OUT [4] $end
$var wire 1 N ww_PC_OUT [3] $end
$var wire 1 O ww_PC_OUT [2] $end
$var wire 1 P ww_PC_OUT [1] $end
$var wire 1 Q ww_PC_OUT [0] $end
$var wire 1 R ww_SinaisControleOut [11] $end
$var wire 1 S ww_SinaisControleOut [10] $end
$var wire 1 T ww_SinaisControleOut [9] $end
$var wire 1 U ww_SinaisControleOut [8] $end
$var wire 1 V ww_SinaisControleOut [7] $end
$var wire 1 W ww_SinaisControleOut [6] $end
$var wire 1 X ww_SinaisControleOut [5] $end
$var wire 1 Y ww_SinaisControleOut [4] $end
$var wire 1 Z ww_SinaisControleOut [3] $end
$var wire 1 [ ww_SinaisControleOut [2] $end
$var wire 1 \ ww_SinaisControleOut [1] $end
$var wire 1 ] ww_SinaisControleOut [0] $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \KEY[1]~input_o\ $end
$var wire 1 ` \KEY[2]~input_o\ $end
$var wire 1 a \KEY[3]~input_o\ $end
$var wire 1 b \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 c \KEY[0]~input_o\ $end
$var wire 1 d \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 e \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 f \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 g \incrementaPC|Add0~2\ $end
$var wire 1 h \incrementaPC|Add0~5_sumout\ $end
$var wire 1 i \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 j \incrementaPC|Add0~6\ $end
$var wire 1 k \incrementaPC|Add0~9_sumout\ $end
$var wire 1 l \ROM1|memROM~2_combout\ $end
$var wire 1 m \RAM1|process_0~0_combout\ $end
$var wire 1 n \incrementaPC|Add0~30\ $end
$var wire 1 o \incrementaPC|Add0~33_sumout\ $end
$var wire 1 p \MUX_PC|saida_MUX[8]~9_combout\ $end
$var wire 1 q \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 r \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 s \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 t \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 u \ROM1|memROM~1_combout\ $end
$var wire 1 v \ROM1|memROM~0_combout\ $end
$var wire 1 w \UC1|saida~4_combout\ $end
$var wire 1 x \ROM1|memROM~7_combout\ $end
$var wire 1 y \MUX_PC|saida_MUX[2]~3_combout\ $end
$var wire 1 z \incrementaPC|Add0~10\ $end
$var wire 1 { \incrementaPC|Add0~14\ $end
$var wire 1 | \incrementaPC|Add0~17_sumout\ $end
$var wire 1 } \MUX_PC|saida_MUX[4]~5_combout\ $end
$var wire 1 ~ \incrementaPC|Add0~18\ $end
$var wire 1 !! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 "! \MUX_PC|saida_MUX[5]~6_combout\ $end
$var wire 1 #! \incrementaPC|Add0~22\ $end
$var wire 1 $! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 %! \MUX_PC|saida_MUX[6]~7_combout\ $end
$var wire 1 &! \incrementaPC|Add0~26\ $end
$var wire 1 '! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 (! \MUX_PC|saida_MUX[7]~8_combout\ $end
$var wire 1 )! \ROM1|memROM~11_combout\ $end
$var wire 1 *! \ROM1|memROM~6_combout\ $end
$var wire 1 +! \MUX_PC|saida_MUX[1]~2_combout\ $end
$var wire 1 ,! \ROM1|memROM~4_combout\ $end
$var wire 1 -! \UC1|saida[2]~2_combout\ $end
$var wire 1 .! \ZF1|DOUT~0_combout\ $end
$var wire 1 /! \ROM1|memROM~8_combout\ $end
$var wire 1 0! \UC1|Equal6~0_combout\ $end
$var wire 1 1! \ROM1|memROM~10_combout\ $end
$var wire 1 2! \ROM1|memROM~5_combout\ $end
$var wire 1 3! \UC1|saida[5]~3_combout\ $end
$var wire 1 4! \UC1|saida[0]~0_combout\ $end
$var wire 1 5! \RAM1|ram~176_combout\ $end
$var wire 1 6! \RAM1|ram~28_q\ $end
$var wire 1 7! \RAM1|ram~162_combout\ $end
$var wire 1 8! \RAM1|ram~175_combout\ $end
$var wire 1 9! \RAM1|ram~20_q\ $end
$var wire 1 :! \RAM1|ram~161_combout\ $end
$var wire 1 ;! \RAM1|ram~173_combout\ $end
$var wire 1 <! \RAM1|ram~36_q\ $end
$var wire 1 =! \RAM1|ram~159_combout\ $end
$var wire 1 >! \RAM1|ram~174_combout\ $end
$var wire 1 ?! \RAM1|ram~44_q\ $end
$var wire 1 @! \RAM1|ram~160_combout\ $end
$var wire 1 A! \RAM1|ram~163_combout\ $end
$var wire 1 B! \ULA1|saida[1]~1_combout\ $end
$var wire 1 C! \ULA1|saida[1]~0_combout\ $end
$var wire 1 D! \ULA1|saida[0]~2_combout\ $end
$var wire 1 E! \RAM1|ram~41feeder_combout\ $end
$var wire 1 F! \RAM1|ram~41_q\ $end
$var wire 1 G! \RAM1|ram~33_q\ $end
$var wire 1 H! \RAM1|ram~17_q\ $end
$var wire 1 I! \RAM1|ram~25_q\ $end
$var wire 1 J! \RAM1|ram~150_combout\ $end
$var wire 1 K! \RAM1|ram~151_combout\ $end
$var wire 1 L! \ULA1|Add0~34_cout\ $end
$var wire 1 M! \ULA1|Add0~5_sumout\ $end
$var wire 1 N! \ULA1|saida[0]~7_combout\ $end
$var wire 1 O! \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 P! \ULA1|Add0~6\ $end
$var wire 1 Q! \ULA1|Add0~1_sumout\ $end
$var wire 1 R! \ULA1|saida[1]~6_combout\ $end
$var wire 1 S! \RAM1|ram~34_q\ $end
$var wire 1 T! \RAM1|ram~145_combout\ $end
$var wire 1 U! \RAM1|ram~26_q\ $end
$var wire 1 V! \RAM1|ram~148_combout\ $end
$var wire 1 W! \RAM1|ram~18_q\ $end
$var wire 1 X! \RAM1|ram~147_combout\ $end
$var wire 1 Y! \RAM1|ram~42_q\ $end
$var wire 1 Z! \RAM1|ram~146_combout\ $end
$var wire 1 [! \RAM1|ram~149_combout\ $end
$var wire 1 \! \ULA1|Add0~2\ $end
$var wire 1 ]! \ULA1|Add0~21_sumout\ $end
$var wire 1 ^! \ULA1|saida[2]~5_combout\ $end
$var wire 1 _! \RAM1|ram~19_q\ $end
$var wire 1 `! \RAM1|ram~35_q\ $end
$var wire 1 a! \RAM1|ram~43_q\ $end
$var wire 1 b! \RAM1|ram~27_q\ $end
$var wire 1 c! \RAM1|ram~164_combout\ $end
$var wire 1 d! \RAM1|ram~165_combout\ $end
$var wire 1 e! \ULA1|Add0~22\ $end
$var wire 1 f! \ULA1|Add0~17_sumout\ $end
$var wire 1 g! \ULA1|saida[3]~4_combout\ $end
$var wire 1 h! \ZF1|DOUT~1_combout\ $end
$var wire 1 i! \ULA1|saida[6]~3_combout\ $end
$var wire 1 j! \ULA1|saida[4]~9_combout\ $end
$var wire 1 k! \RAM1|ram~45_q\ $end
$var wire 1 l! \RAM1|ram~37_q\ $end
$var wire 1 m! \RAM1|ram~29_q\ $end
$var wire 1 n! \RAM1|ram~21_q\ $end
$var wire 1 o! \RAM1|ram~157_combout\ $end
$var wire 1 p! \RAM1|ram~158_combout\ $end
$var wire 1 q! \ULA1|Add0~18\ $end
$var wire 1 r! \ULA1|Add0~13_sumout\ $end
$var wire 1 s! \ROM1|memROM~9_combout\ $end
$var wire 1 t! \ULA1|saida[5]~8_combout\ $end
$var wire 1 u! \RAM1|ram~46_q\ $end
$var wire 1 v! \RAM1|ram~153_combout\ $end
$var wire 1 w! \RAM1|ram~30_q\ $end
$var wire 1 x! \RAM1|ram~155_combout\ $end
$var wire 1 y! \RAM1|ram~38_q\ $end
$var wire 1 z! \RAM1|ram~152_combout\ $end
$var wire 1 {! \RAM1|ram~22_q\ $end
$var wire 1 |! \RAM1|ram~154_combout\ $end
$var wire 1 }! \RAM1|ram~156_combout\ $end
$var wire 1 ~! \UC1|Equal6~1_combout\ $end
$var wire 1 !" \ULA1|Add0~14\ $end
$var wire 1 "" \ULA1|Add0~9_sumout\ $end
$var wire 1 #" \ZF1|DOUT~2_combout\ $end
$var wire 1 $" \ULA1|saida[7]~10_combout\ $end
$var wire 1 %" \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 &" \RAM1|ram~40_q\ $end
$var wire 1 '" \RAM1|ram~166_combout\ $end
$var wire 1 (" \RAM1|ram~48_q\ $end
$var wire 1 )" \RAM1|ram~167_combout\ $end
$var wire 1 *" \RAM1|ram~32_q\ $end
$var wire 1 +" \RAM1|ram~169_combout\ $end
$var wire 1 ," \RAM1|ram~24_q\ $end
$var wire 1 -" \RAM1|ram~168_combout\ $end
$var wire 1 ." \RAM1|ram~170_combout\ $end
$var wire 1 /" \ULA1|Add0~10\ $end
$var wire 1 0" \ULA1|Add0~29_sumout\ $end
$var wire 1 1" \ULA1|saida[6]~11_combout\ $end
$var wire 1 2" \RAM1|ram~31_q\ $end
$var wire 1 3" \RAM1|ram~39_q\ $end
$var wire 1 4" \RAM1|ram~23_q\ $end
$var wire 1 5" \RAM1|ram~47_q\ $end
$var wire 1 6" \RAM1|ram~171_combout\ $end
$var wire 1 7" \RAM1|ram~172_combout\ $end
$var wire 1 8" \ULA1|Add0~30\ $end
$var wire 1 9" \ULA1|Add0~25_sumout\ $end
$var wire 1 :" \ZF1|DOUT~3_combout\ $end
$var wire 1 ;" \ZF1|DOUT~4_combout\ $end
$var wire 1 <" \ZF1|DOUT~q\ $end
$var wire 1 =" \UC1|Equal3~0_combout\ $end
$var wire 1 >" \UC1|Equal4~0_combout\ $end
$var wire 1 ?" \MUX_PC|saida_MUX[4]~0_combout\ $end
$var wire 1 @" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 A" \MUX_PC|saida_MUX[3]~4_combout\ $end
$var wire 1 B" \ROM1|memROM~3_combout\ $end
$var wire 1 C" \UC1|saida~5_combout\ $end
$var wire 1 D" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 E" \MUX_PC|saida_MUX[0]~1_combout\ $end
$var wire 1 F" \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 G" \UC1|saida[1]~1_combout\ $end
$var wire 1 H" \PC|DOUT\ [8] $end
$var wire 1 I" \PC|DOUT\ [7] $end
$var wire 1 J" \PC|DOUT\ [6] $end
$var wire 1 K" \PC|DOUT\ [5] $end
$var wire 1 L" \PC|DOUT\ [4] $end
$var wire 1 M" \PC|DOUT\ [3] $end
$var wire 1 N" \PC|DOUT\ [2] $end
$var wire 1 O" \PC|DOUT\ [1] $end
$var wire 1 P" \PC|DOUT\ [0] $end
$var wire 1 Q" \REGRET|DOUT\ [8] $end
$var wire 1 R" \REGRET|DOUT\ [7] $end
$var wire 1 S" \REGRET|DOUT\ [6] $end
$var wire 1 T" \REGRET|DOUT\ [5] $end
$var wire 1 U" \REGRET|DOUT\ [4] $end
$var wire 1 V" \REGRET|DOUT\ [3] $end
$var wire 1 W" \REGRET|DOUT\ [2] $end
$var wire 1 X" \REGRET|DOUT\ [1] $end
$var wire 1 Y" \REGRET|DOUT\ [0] $end
$var wire 1 Z" \REGA|DOUT\ [7] $end
$var wire 1 [" \REGA|DOUT\ [6] $end
$var wire 1 \" \REGA|DOUT\ [5] $end
$var wire 1 ]" \REGA|DOUT\ [4] $end
$var wire 1 ^" \REGA|DOUT\ [3] $end
$var wire 1 _" \REGA|DOUT\ [2] $end
$var wire 1 `" \REGA|DOUT\ [1] $end
$var wire 1 a" \REGA|DOUT\ [0] $end
$var wire 1 b" \ZF1|ALT_INV_DOUT~0_combout\ $end
$var wire 1 c" \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 d" \REGRET|ALT_INV_DOUT\ [8] $end
$var wire 1 e" \REGRET|ALT_INV_DOUT\ [7] $end
$var wire 1 f" \REGRET|ALT_INV_DOUT\ [6] $end
$var wire 1 g" \REGRET|ALT_INV_DOUT\ [5] $end
$var wire 1 h" \REGRET|ALT_INV_DOUT\ [4] $end
$var wire 1 i" \REGRET|ALT_INV_DOUT\ [3] $end
$var wire 1 j" \REGRET|ALT_INV_DOUT\ [2] $end
$var wire 1 k" \REGRET|ALT_INV_DOUT\ [1] $end
$var wire 1 l" \REGRET|ALT_INV_DOUT\ [0] $end
$var wire 1 m" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 n" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 o" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 p" \MUX_PC|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 q" \ZF1|ALT_INV_DOUT~q\ $end
$var wire 1 r" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 s" \UC1|ALT_INV_Equal4~0_combout\ $end
$var wire 1 t" \UC1|ALT_INV_saida~5_combout\ $end
$var wire 1 u" \UC1|ALT_INV_saida~4_combout\ $end
$var wire 1 v" \UC1|ALT_INV_Equal3~0_combout\ $end
$var wire 1 w" \UC1|ALT_INV_Equal6~0_combout\ $end
$var wire 1 x" \ULA1|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 y" \UC1|ALT_INV_saida[2]~2_combout\ $end
$var wire 1 z" \UC1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 {" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 |" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 }" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ~" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 !# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 "# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ## \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 $# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 %# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 &# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 '# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 (# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 )# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 *# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 +# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ,# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 -# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 .# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 /# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 0# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 1# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 2# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 3# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 4# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 5# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 6# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 7# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 8# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 9# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 :# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ;# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 <# \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 =# \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ># \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 ?# \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 @# \PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 A# \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 B# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 C# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 D# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 E# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 F# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 G# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 H# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 I# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 J# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 K# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 L# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 M# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 N# \UC1|ALT_INV_Equal6~1_combout\ $end
$var wire 1 O# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 P# \ZF1|ALT_INV_DOUT~3_combout\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 `# \ULA1|ALT_INV_saida[2]~5_combout\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 g# \ULA1|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 j# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 q# \ZF1|ALT_INV_DOUT~2_combout\ $end
$var wire 1 r# \ULA1|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 $$ \ZF1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 %$ \ULA1|ALT_INV_saida[0]~2_combout\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 ,$ \ULA1|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~34_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
xb
1c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
0v
1w
0x
1y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
1B"
0C"
1D"
0E"
0F"
0G"
1b"
1c"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
0u"
1v"
1w"
0x"
1y"
1z"
1{"
0|"
1}"
0~"
1!#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
0;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
0E#
1F#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
x"
x#
x$
1%
xE
xF
xG
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
0&
0'
0(
0)
0*
0+
0,
0-
0.
1/
00
01
12
03
04
05
06
07
08
09
0:
$end
#20000
0%
0H
0c
0d
#40000
1%
1H
1c
1d
1e
1i
1N"
1O"
1M"
1Y"
0l"
0'#
0)#
0(#
0B#
0C#
1h
1@"
1k
0)!
1x
1/!
0B"
1|"
0m"
0n"
1E#
09#
08#
0:#
1N
1P
1O
1*!
0y
0A"
0w
1-
1,
1+
1u"
0o"
0+!
1?"
0p"
0U
0R
1y
1+!
1A"
1E"
02
0/
#60000
0%
0H
0c
0d
#80000
1%
1H
1c
1d
1f
1P"
0*#
0D#
0D"
1g
1l
1B"
0|"
0}"
1;#
1Q
0h
1j
0E"
1C"
1:#
1.
0k
1z
0t"
0+!
19#
0y
0A"
1E"
0@"
1{
18#
1T
1|
07#
11
#100000
0%
0H
0c
0d
#120000
1%
1H
1c
1d
0e
0i
0N"
0O"
0M"
1'#
1)#
1(#
1B#
1C#
1h
0j
1@"
0{
1k
0z
11!
0x
1,!
0B"
1|"
0{"
1n"
0F#
09#
08#
0:#
0N
0P
0O
0@"
0|
0k
12!
1>"
0C"
19#
17#
18#
0-
0,
0+
1t"
0s"
0r"
0?"
1+!
0E"
1p"
0T
1S
1y
0+!
1E"
01
10
#140000
0%
0H
0c
0d
#160000
1%
1H
1c
1d
1N"
0(#
1k
0l
1}"
09#
1O
10!
13!
0C!
1i!
1~!
0>"
1,
1s"
0N#
0r#
1x"
0w"
1D!
1M!
0P!
1]!
0e!
1^!
1?"
0p"
0`#
0-#
01#
0%$
0S
1X
1W
1f!
0q!
1Q!
0\!
1Y
1N!
1+!
0E"
02#
0.#
15
14
00
0]!
1r!
0!"
16
0/#
1-#
1""
0/"
00#
10"
08"
0+#
19"
0,#
#180000
0%
0H
0c
0d
#200000
1%
1H
1c
1d
1e
0f
1O"
1a"
1O!
1_"
0P"
1*#
0K#
0=#
0M#
0)#
1D#
0C#
0h
1j
1D"
0g
1v
01!
1E!
0M!
1P!
1]!
1m
1x
0n"
0c"
0-#
11#
1F#
0!#
0;#
1:#
0Q
1P
0Q!
1\!
1h
0j
0k
1z
0+!
1E"
00!
03!
14!
1C!
0i!
1s!
02!
0]!
1e!
0^!
19#
0:#
12#
0.
1-
1@"
1k
0z
1]!
1`#
1-#
1r"
0O#
1r#
0x"
0z"
1w"
1+!
0y
0f!
1q!
0-#
09#
08#
1g!
1j!
1t!
1#"
1$"
11"
1:"
18!
0D!
1M!
0@"
1.#
1A"
1y
1^!
0r!
1!"
18#
01#
1%$
0P#
0q#
0g#
1]
0X
0W
0g!
1/#
0`#
0Y
0A"
0""
1/"
1g#
1:
05
04
0j!
10#
06
00"
18"
0t!
0#"
1+#
09"
1q#
01"
1,#
0$"
0:"
1P#
#220000
0%
0H
0c
0d
#240000
1%
1H
1c
1d
1f
1H!
1_!
1P"
0*#
0d#
0)$
0D#
0D"
1g
0,!
1B"
1J!
1c!
0b#
0'$
0|"
1{"
1;#
1Q
0h
1j
0E"
1-!
04!
0~!
1G"
1K!
1d!
1:#
1.
0k
1z
0a#
0&$
1N#
1z"
0y"
0+!
19#
08!
0M!
0]!
1@"
0y
08#
1-#
11#
1\
0]
1[
0N!
1h!
0^!
1A"
0:
19
18
1`#
0$$
1;"
#260000
0%
0H
0c
0d
#280000
1%
1H
1c
1d
0e
0f
1i
0N"
0O"
1<"
1M"
0P"
1*#
0'#
0q"
1)#
1(#
0B#
1D#
1C#
1h
0j
1D"
0g
0@"
1{
1k
0z
1)!
1l
0v
1,!
0B"
0m
1c"
1|"
0{"
1!#
0}"
0E#
09#
18#
0;#
0:#
0Q
1N
0P
0O
1@"
0{
1|
0h
0k
1+!
1E"
0A"
1y
0*!
0s!
0-!
1>"
0G"
19#
1:#
07#
08#
0.
0-
0,
1+
0|
0s"
1y"
1O#
1o"
1A"
1}
0+!
0y
17#
0J!
0c!
1.!
0h!
0?"
0}
1p"
1$$
0b"
1b#
1'$
0\
1S
0[
0K!
0d!
1+!
0A"
0E"
09
08
10
1a#
1&$
1M!
1]!
0-#
01#
1N!
1^!
0`#
#300000
0%
0H
0c
0d
#320000
1%
1H
1c
1d
1e
0i
1O"
0M"
1'#
0)#
1B#
0C#
1h
0@"
0)!
11!
1v
0/!
1m"
0!#
0F#
1E#
18#
0:#
0N
1P
1*!
12!
1s!
1="
0>"
1A"
1-
0+
1s"
0v"
0O#
0r"
0o"
0+!
1E"
0S
1V
13
00
#340000
0%
0H
0c
0d
#360000
1%
1H
1c
1d
0e
1f
1i
0O"
1M"
1P"
0*#
0'#
1)#
0B#
0D#
1C#
0h
0D"
1g
1@"
01!
0l
0v
0,!
1/!
0m"
1{"
1!#
1}"
1F#
08#
1;#
1:#
1Q
1N
0P
1h
02!
0s!
0="
0A"
0:#
1.
0-
1+
1v"
1O#
1r"
1J!
1c!
0E"
1?"
0p"
0b#
0'$
0V
1K!
1d!
1+!
1A"
03
0a#
0&$
0M!
0]!
1-#
11#
0N!
0^!
1`#
#380000
0%
0H
0c
0d
#400000
1%
1H
1c
1d
1e
0f
1O"
0P"
1*#
0)#
1D#
0C#
0h
1j
1D"
0g
1,!
0x
1n"
0{"
0;#
1:#
0Q
1P
1h
0j
1k
0+!
1E"
10!
13!
0C!
1i!
1~!
0K!
0d!
09#
0:#
0.
1-
0k
1a#
1&$
0N#
0r#
1x"
0w"
1+!
1y
19#
1^!
1M!
0y
01#
0`#
1X
1W
1Y
15
14
16
#420000
0%
0H
0c
0d
#440000
1%
1H
1c
1d
1f
0a"
0O!
1P"
0*#
1=#
1M#
0D#
0D"
1g
1v
0,!
1B"
0E!
0M!
1m
1x
0n"
0c"
11#
0|"
1{"
0!#
1;#
1Q
0h
1j
0E"
1s!
1-!
00!
03!
1C!
0i!
0~!
1G"
1K!
1]!
0^!
1d!
1:#
1.
1k
0a#
1`#
0-#
0&$
1N#
1r#
0x"
1w"
0y"
0O#
0+!
09#
0.!
1h!
1M!
0P!
1^!
0]!
1y
1-#
0`#
01#
0$$
1b"
1\
0X
0W
1[
1Q!
0\!
0Y
1N!
0h!
0;"
0^!
02#
19
18
05
04
1]!
0e!
1`#
1$$
06
1R!
0-#
1f!
0q!
1^!
0.#
1r!
0!"
0`#
1g!
0/#
1""
0/"
0g#
1j!
1#"
00#
10"
08"
0q#
1t!
0+#
19"
11"
1:"
0,#
0P#
1$"
#460000
0%
0H
0c
0d
#480000
1%
1H
1c
1d
0e
0f
1N"
0O"
0<"
0P"
1*#
1q"
1)#
0(#
1D#
1C#
1h
0j
1D"
0g
0k
1z
1l
1)!
11!
1,!
0B"
0m
1c"
1|"
0{"
0F#
0E#
0}"
19#
0;#
0:#
0Q
0P
1O
0@"
1{
0h
1k
0z
1+!
1E"
0y
0*!
12!
0-!
1="
0G"
09#
1:#
18#
0.
0-
1,
1@"
0{
1|
0v"
1y"
0r"
1o"
0A"
0+!
1y
07#
08#
0J!
0c!
0|
1A"
1}
17#
1b#
1'$
0\
1V
0[
0K!
0d!
0}
09
08
13
1a#
1&$
0M!
1P!
0]!
1e!
1-#
11#
0f!
1q!
0Q!
1\!
0N!
0^!
12#
1.#
1]!
0r!
1!"
1`#
0g!
0R!
1/#
0-#
0""
1/"
1g#
1^!
0j!
10#
00"
18"
0`#
0t!
0#"
1+#
09"
1q#
01"
1,#
0$"
0:"
1P#
#500000
0%
0H
0c
0d
#520000
1%
1H
1c
1d
1f
1P"
0*#
0D#
0D"
1g
0v
0)!
0x
0/!
1m"
1n"
1E#
1!#
1;#
1Q
1h
0E"
0s!
0="
1>"
1*!
0:#
1.
0o"
0s"
1v"
1O#
1+!
0?"
1p"
1S
0V
0+!
1E"
03
10
#540000
0%
0H
0c
0d
#560000
1%
1H
1c
1d
#580000
