#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 11 16:20:31 2021
# Process ID: 16452
# Current directory: F:/.vscode/Github/MIPS32_CPU/minisys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1584 F:\.vscode\Github\MIPS32_CPU\minisys\minisys.xpr
# Log file: F:/.vscode/Github/MIPS32_CPU/minisys/vivado.log
# Journal file: F:/.vscode/Github/MIPS32_CPU/minisys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/.vscode/Github/MIPS32_CPU/minisys/minisys.xpr
file mkdir F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new
close [ open F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v w ]
add_files F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v
update_compile_order -fileset sources_1
remove_files F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v
close [ open F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v w ]
add_files F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v
update_compile_order -fileset sources_1
remove_files F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/new/a.v
remove_files F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgmip32.coe
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgmip32.coe
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name prgrom
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
launch_simulation
source ifetc32_sim.tcl
close_sim
launch_simulation
source ifetc32_sim.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top idcode32_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source idcode32_sim.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top exe_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source exe_sim.tcl
close_sim
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips ram]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/dmem32.coe}] [get_ips ram]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
launch_run -jobs 4 ram_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ram_sim.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ControlIO32_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top minisys_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.Coe_File {F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
reset_run prgrom_synth_1
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Coe_File {F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/dmem32.coe}] [get_ips ram]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -no_script -force -quiet
reset_run ram_synth_1
launch_run -jobs 4 ram_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/ram/ram.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source minisys_sim.tcl
close_sim
launch_simulation
source minisys_sim.tcl
close_sim
launch_simulation
source minisys_sim.tcl
close_sim
