Release 11.4 Map L.68 (lin64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -ise ../__xps/ise/system.ise -timing -detail -ol high -xe n
-register_duplication -o system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.51.18.1 $
Mapped Date    : Thu Jul 19 16:35:31 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:  383
Slice Logic Utilization:
  Number of Slice Registers:                   920 out of  58,880    1%
    Number used as Flip Flops:                 920
  Number of Slice LUTs:                      1,029 out of  58,880    1%
    Number used as logic:                      980 out of  58,880    1%
      Number using O6 output only:             741
      Number using O5 output only:             187
      Number using O5 and O6:                   52
    Number used as Memory:                      41 out of  24,320    1%
      Number used as Shift Register:            41
        Number using O6 output only:            41
    Number used as exclusive route-thru:         8
  Number of route-thrus:                       194
    Number using O6 output only:               194

Slice Logic Distribution:
  Number of occupied Slices:                   386 out of  14,720    2%
  Number of LUT Flip Flop pairs used:        1,292
    Number with an unused Flip Flop:           372 out of   1,292   28%
    Number with an unused LUT:                 263 out of   1,292   20%
    Number of fully used LUT-FF pairs:         657 out of   1,292   50%
    Number of unique control sets:              17
    Number of slice register sites lost
      to control set restrictions:              31 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        56 out of     640    8%
    Number of LOCed IOBs:                       56 out of      56  100%
    IOB Flip Flops:                             65

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      32 out of     244   13%
    Number using BlockRAM only:                 32
    Total primitives used:
      Number of 36k BlockRAM used:              32
    Total Memory used (KB):                  1,152 out of   8,784   13%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of DCM_ADVs:                            2 out of      12   16%

Average Fanout of Non-Clock Nets:                4.18

Peak Memory Usage:  903 MB
Total REAL time to MAP completion:  1 mins 8 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:LIT:243 - Logical network N1 has no load.
WARNING:LIT:243 - Logical network N18 has no load.
WARNING:LIT:243 - Logical network N19 has no load.
WARNING:LIT:243 - Logical network N20 has no load.
WARNING:LIT:243 - Logical network N21 has no load.
WARNING:LIT:243 - Logical network N22 has no load.
WARNING:LIT:243 - Logical network N23 has no load.
WARNING:LIT:243 - Logical network N24 has no load.
WARNING:LIT:243 - Logical network N25 has no load.
WARNING:LIT:243 - Logical network N26 has no load.
WARNING:LIT:243 - Logical network N27 has no load.
WARNING:LIT:243 - Logical network N28 has no load.
WARNING:LIT:243 - Logical network N29 has no load.
WARNING:LIT:243 - Logical network N30 has no load.
WARNING:LIT:243 - Logical network N31 has no load.
WARNING:LIT:243 - Logical network N32 has no load.
WARNING:LIT:243 - Logical network N33 has no load.
WARNING:LIT:243 - Logical network adcmkid1_DRDY_Q_n_IBUF has no load.
WARNING:LIT:243 - Logical network adcmkid1_DRDY_Q_p_IBUF has no load.
WARNING:LIT:243 - Logical network opb0_M_busLock has no load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<0> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<10> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<11> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<1> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<2> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<3> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<4> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<5> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<6> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<7> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<8> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i0<9> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<0> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<10> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<11> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<1> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<2> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<3> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<4> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<5> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<6> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<7> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<8> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_i1<9> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<0> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<10> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<11> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<1> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<2> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<3> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<4> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<5> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<6> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<7> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<8> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q0<9> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<0> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<10> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<11> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<1> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<2> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<3> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<4> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<5> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<6> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<7> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<8> has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid_user_data_q1<9> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<0> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<10> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<11> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<12> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<13> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<14> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<15> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<16> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<17> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<18> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<19> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<1> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<20> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<21> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<22> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<23> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<24> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<25> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<26> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<27> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<28> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<29> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<2> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<30> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<31> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<3> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<4> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<5> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<6> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<7> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<8> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram0_data_out<9> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<0> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<10> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<11> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<12> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<13> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<14> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<15> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<16> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<17> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<18> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<19> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<1> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<20> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<21> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<22> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<23> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<24> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<25> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<26> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<27> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<28> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<29> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<2> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<30> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<31> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<3> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<4> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<5> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<6> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<7> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<8> has no
   load.
WARNING:LIT:243 - Logical network timestamper_pulses_bram1_data_out<9> has no
   load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<10> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<11> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<12> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<13> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<14> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<15> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<16> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<17> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<18> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<19> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<1> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<20> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<21> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<22> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<23> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<24> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<25> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<26> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<27> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<28> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<29> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<2> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<30> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<31> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<3> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<4> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<5> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<6> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<7> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<8> has
   no load.
WARNING:LIT:243 - Logical network timestamper_startBuffer_user_data_out<9> has
   no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux1_clk270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux0_clk180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk2x180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux0_clk270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux0_clk2x180 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/sys_clk2x270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux0_clk2x270 has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/idelay_rdy has no load.
WARNING:LIT:243 - Logical network infrastructure_inst/aux1_clk180 has no load.
WARNING:LIT:243 - Logical network opb0/OPB_hwAck has no load.
WARNING:LIT:243 - Logical network opb0/OPB_dwAck has no load.
WARNING:LIT:243 - Logical network opb0/OPB_fwAck has no load.
WARNING:LIT:243 - Logical network opb0/OPB_beAck has no load.
WARNING:LIT:243 - Logical network
   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<5> has no load.
WARNING:LIT:243 - Logical network
   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<4> has no load.
WARNING:LIT:243 - Logical network
   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<3> has no load.
WARNING:LIT:243 - Logical network
   epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/O has no load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid/adc_clk270_out has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid/adc_clk90_out has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid/adc_dcm_locked has no
   load.
WARNING:LIT:243 - Logical network timestamper_adc_mkid/adc_clk180_out has no
   load.
WARNING:MapLib:701 - Signal adcmkid1_DRDY_Q_n connected to top level port
   adcmkid1_DRDY_Q_n has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DRDY_Q_p connected to top level port
   adcmkid1_DRDY_Q_p has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<5> connected to top level port
   epb_addr_gp<5> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<4> connected to top level port
   epb_addr_gp<4> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<3> connected to top level port
   epb_addr_gp<3> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<0> connected to top level port
   adcmkid1_DI_n<0> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<10> connected to top level port
   adcmkid1_DI_n<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<11> connected to top level port
   adcmkid1_DI_n<11> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<1> connected to top level port
   adcmkid1_DI_n<1> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<2> connected to top level port
   adcmkid1_DI_n<2> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<3> connected to top level port
   adcmkid1_DI_n<3> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<4> connected to top level port
   adcmkid1_DI_n<4> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<5> connected to top level port
   adcmkid1_DI_n<5> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<6> connected to top level port
   adcmkid1_DI_n<6> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<7> connected to top level port
   adcmkid1_DI_n<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<8> connected to top level port
   adcmkid1_DI_n<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_n<9> connected to top level port
   adcmkid1_DI_n<9> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<0> connected to top level port
   adcmkid1_DI_p<0> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<10> connected to top level port
   adcmkid1_DI_p<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<11> connected to top level port
   adcmkid1_DI_p<11> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<1> connected to top level port
   adcmkid1_DI_p<1> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<2> connected to top level port
   adcmkid1_DI_p<2> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<3> connected to top level port
   adcmkid1_DI_p<3> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<4> connected to top level port
   adcmkid1_DI_p<4> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<5> connected to top level port
   adcmkid1_DI_p<5> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<6> connected to top level port
   adcmkid1_DI_p<6> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<7> connected to top level port
   adcmkid1_DI_p<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<8> connected to top level port
   adcmkid1_DI_p<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DI_p<9> connected to top level port
   adcmkid1_DI_p<9> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<0> connected to top level port
   adcmkid1_DQ_n<0> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<10> connected to top level port
   adcmkid1_DQ_n<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<11> connected to top level port
   adcmkid1_DQ_n<11> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<1> connected to top level port
   adcmkid1_DQ_n<1> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<2> connected to top level port
   adcmkid1_DQ_n<2> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<3> connected to top level port
   adcmkid1_DQ_n<3> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<4> connected to top level port
   adcmkid1_DQ_n<4> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<5> connected to top level port
   adcmkid1_DQ_n<5> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<6> connected to top level port
   adcmkid1_DQ_n<6> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<7> connected to top level port
   adcmkid1_DQ_n<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<8> connected to top level port
   adcmkid1_DQ_n<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_n<9> connected to top level port
   adcmkid1_DQ_n<9> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<0> connected to top level port
   adcmkid1_DQ_p<0> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<10> connected to top level port
   adcmkid1_DQ_p<10> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<11> connected to top level port
   adcmkid1_DQ_p<11> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<1> connected to top level port
   adcmkid1_DQ_p<1> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<2> connected to top level port
   adcmkid1_DQ_p<2> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<3> connected to top level port
   adcmkid1_DQ_p<3> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<4> connected to top level port
   adcmkid1_DQ_p<4> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<5> connected to top level port
   adcmkid1_DQ_p<5> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<6> connected to top level port
   adcmkid1_DQ_p<6> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<7> connected to top level port
   adcmkid1_DQ_p<7> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<8> connected to top level port
   adcmkid1_DQ_p<8> has been removed.
WARNING:MapLib:701 - Signal adcmkid1_DQ_p<9> connected to top level port
   adcmkid1_DQ_p<9> has been removed.
WARNING:MapLib:701 - Signal aux0_clk_n connected to top level port aux0_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_p connected to top level port aux0_clk_p
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_n connected to top level port aux1_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_p connected to top level port aux1_clk_p
   has been removed.
WARNING:MapLib:701 - Signal sys_clk_n connected to top level port sys_clk_n has
   been removed.
WARNING:MapLib:701 - Signal sys_clk_p connected to top level port sys_clk_p has
   been removed.
WARNING:MapLib:41 - All members of TNM group "sys_clk_n" have been optimized out
   of the design.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk2x_int" have been optimized
   out of the design.
WARNING:MapLib:39 - The timing specification "PERIOD=3906.2 pS HIGH 50%" on net
   "adcmkid1_DRDY_Q_n" has been discarded, because the net was optimized out of
   the design.
WARNING:MapLib:39 - The timing specification "PERIOD=3906.2 pS HIGH 50%" on net
   "adcmkid1_DRDY_Q_p" has been discarded, because the net was optimized out of
   the design.
WARNING:MapLib:50 - The period specification "TS_sys_clk_n" has been discarded
   because the group "sys_clk_n" has been optimized away.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk2x_int" has
   been optimized away.
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_0_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_1_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_10_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_11_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_12_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_13_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_14_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_15_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_2_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_3_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_4_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_5_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_6_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_7_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_8_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/ramb36_9_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_0_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_1_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_10_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_11_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_12_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_13_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_14_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_REG
   CLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_REG
   CLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_REG
   CLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_15_REG
   CLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_2_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_3_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_4_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_5_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_6_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_7_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_8_REGC
   LKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9
   of frag REGCLKAU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9
   of frag REGCLKAL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9
   of frag REGCLKBU connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_REGC
   LKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9
   of frag REGCLKBL connected to power/ground net
   timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/ramb36_9_REGC
   LKBL_tiesig
WARNING:Timing - DCM timestamper_adc_mkid/timestamper_adc_mkid/CLK_DCM does not
   have a CLKIN_PERIOD attribute (the period of the DCM input clock).DCM jitter
   will not be included in timing analysis when this attribute is not defined.
   For more information, please refer to the appropriate architectural handbook
WARNING:PhysDesignRules:367 - The signal <infrastructure_inst/dly_clk> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_reset> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:1438 - Unexpected DCM_ADV configuration. The DCM_ADV
   comp timestamper_adc_mkid/timestamper_adc_mkid/CLK_DCM has a non-zero
   PHASE_SHIFT value but CLKOUT_PHASE_SHIFT is set to NONE so no phase shifting
   will occur.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vsx95t' is not a WebPack part.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal adcmkid1_DRDY_Q_n are pushed
   forward through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal adcmkid1_DRDY_Q_p are pushed
   forward through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal adcmkid1_DRDY_I_n are pushed
   forward through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal adcmkid1_DRDY_I_p are pushed
   forward through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 252 block(s) removed
  47 block(s) optimized away
 358 signal(s) removed
 194 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "N1" is loadless and has been removed.
 Loadless block "XST_VCC" (ONE) removed.
The signal "adcmkid1_DRDY_Q_n_IBUF" is loadless and has been removed.
 Loadless block "adcmkid1_DRDY_Q_n_IBUF" (BUF) removed.
  The signal "adcmkid1_DRDY_Q_n" is loadless and has been removed.
   Loadless block "adcmkid1_DRDY_Q_n" (PAD) removed.
The signal "adcmkid1_DRDY_Q_p_IBUF" is loadless and has been removed.
 Loadless block "adcmkid1_DRDY_Q_p_IBUF" (BUF) removed.
  The signal "adcmkid1_DRDY_Q_p" is loadless and has been removed.
   Loadless block "adcmkid1_DRDY_Q_p" (PAD) removed.
The signal "opb0_M_busLock" is loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/XST_VCC" (ONE) removed.
The signal "timestamper_adc_mkid_user_data_i0<0>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_0" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<0>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<10>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_10" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<10>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<11>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_11" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<11>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<1>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_1" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<1>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<2>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_2" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<2>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<3>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_3" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<3>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<4>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_4" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<4>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<5>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_5" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<5>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<6>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_6" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<6>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<7>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_7" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<7>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<8>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_8" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<8>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i0<9>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_i_9" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_i<9>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<0>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_0" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<0>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<10>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_10" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<10>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<11>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_11" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<11>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<1>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_1" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<1>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<2>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_2" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<2>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<3>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_3" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<3>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<4>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_4" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<4>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<5>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_5" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<5>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<6>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_6" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<6>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<7>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_7" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<7>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<8>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_8" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<8>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_i1<9>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_i_9" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_i<9>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<0>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_0" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<0>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<10>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_10" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<10>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<11>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_11" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<11>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<1>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_1" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<1>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<2>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_2" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<2>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<3>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_3" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<3>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<4>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_4" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<4>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<5>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_5" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<5>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<6>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_6" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<6>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<7>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_7" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<7>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<8>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_8" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<8>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q0<9>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_rise_q_9" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_rise_q<9>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<0>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_0" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<0>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<10>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_10" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<10>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<11>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_11" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<11>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<1>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_1" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<1>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<2>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_2" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<2>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<3>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_3" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<3>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<4>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_4" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<4>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<5>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_5" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<5>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<6>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_6" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<6>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<7>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_7" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<7>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<8>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_8" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<8>" is
loadless and has been removed.
The signal "timestamper_adc_mkid_user_data_q1<9>" is loadless and has been
removed.
 Loadless block
"timestamper_adc_mkid/timestamper_adc_mkid/recapture_data_fall_q_9" (FF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_fall_q<9>" is
loadless and has been removed.
The signal "timestamper_pulses_bram0_data_out<0>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<10>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<11>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<12>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<13>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<14>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<15>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<16>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<17>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<18>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<19>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<1>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<20>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<21>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<22>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<23>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<24>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<25>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<26>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<27>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<28>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<29>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<2>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<30>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<31>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<3>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<4>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<5>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<6>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<7>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<8>" is loadless and has been
removed.
The signal "timestamper_pulses_bram0_data_out<9>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<0>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<10>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<11>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<12>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<13>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<14>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<15>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<16>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<17>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<18>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<19>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<1>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<20>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<21>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<22>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<23>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<24>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<25>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<26>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<27>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<28>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<29>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<2>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<30>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<31>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<3>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<4>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<5>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<6>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<7>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<8>" is loadless and has been
removed.
The signal "timestamper_pulses_bram1_data_out<9>" is loadless and has been
removed.
The signal "timestamper_startBuffer_user_data_out<10>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_10" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<11>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_11" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<12>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_12" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<13>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_13" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<14>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_14" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<15>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_15" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<16>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_16" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<17>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_17" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<18>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_18" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<19>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_19" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<1>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_1" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<20>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_20" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<21>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_21" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<22>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_22" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<23>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_23" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<24>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_24" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<25>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_25" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<26>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_26" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<27>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_27" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<28>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_28" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<29>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_29" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<2>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_2" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<30>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_30" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<31>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_31" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<3>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_3" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<4>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_4" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<5>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_5" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<6>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_6" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<7>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_7" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<8>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_8" (FF)
removed.
The signal "timestamper_startBuffer_user_data_out<9>" is loadless and has been
removed.
 Loadless block
"timestamper_startBuffer/timestamper_startBuffer/user_data_out_reg_9" (FF)
removed.
The signal "infrastructure_inst/aux1_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[3]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk1801_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/sys_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk[1]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk_dcm" is loadless and
has been removed.
The signal "infrastructure_inst/sys_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[2]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2701_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/sys_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x90_dcm" is
loadless and has been removed.
The signal "infrastructure_inst/idelay_rdy" is loadless and has been removed.
The signal "infrastructure_inst/aux1_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[1]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk_dcm" is loadless
and has been removed.
The signal "opb0/OPB_hwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or00001" (ROM) removed.
The signal "opb0/OPB_dwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or00001" (ROM) removed.
The signal "opb0/OPB_fwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or00001" (ROM) removed.
The signal "opb0/OPB_beAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or00001" (ROM) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<5>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_5" (FF)
removed.
  The signal "epb_addr_gp_5_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_5_IBUF" (BUF) removed.
    The signal "epb_addr_gp<5>" is loadless and has been removed.
     Loadless block "epb_addr_gp<5>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<4>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_4" (FF)
removed.
  The signal "epb_addr_gp_4_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_4_IBUF" (BUF) removed.
    The signal "epb_addr_gp<4>" is loadless and has been removed.
     Loadless block "epb_addr_gp<4>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<3>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_3" (FF)
removed.
  The signal "epb_addr_gp_3_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_3_IBUF" (BUF) removed.
    The signal "epb_addr_gp<3>" is loadless and has been removed.
     Loadless block "epb_addr_gp<3>" (PAD) removed.
The signal "epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/O" is
loadless and has been removed.
 Loadless block
"epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/IBUF" (BUF)
removed.
The signal "timestamper_adc_mkid/adc_clk270_out" is loadless and has been
removed.
 Loadless block "timestamper_adc_mkid/timestamper_adc_mkid/BUFG_clk270" (CKBUF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/dcm_clk270" is loadless
and has been removed.
The signal "timestamper_adc_mkid/adc_clk90_out" is loadless and has been
removed.
 Loadless block "timestamper_adc_mkid/timestamper_adc_mkid/BUFG_clk90" (CKBUF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/dcm_clk90" is loadless and
has been removed.
The signal "timestamper_adc_mkid/adc_dcm_locked" is loadless and has been
removed.
The signal "timestamper_adc_mkid/adc_clk180_out" is loadless and has been
removed.
 Loadless block "timestamper_adc_mkid/timestamper_adc_mkid/BUFG_clk180" (CKBUF)
removed.
  The signal "timestamper_adc_mkid/timestamper_adc_mkid/dcm_clk180" is loadless
and has been removed.
Loadless block
"timestamper_XSG_core_config/timestamper_XSG_core_config/default_clock_driver_x0
/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
The signal
"timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/pgassign100<15>
" is sourceless and has been removed.
The signal
"timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/pgassign100<15>
" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "adcmkid1_DI_n<0>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<0>" (PAD) removed.
The signal "adcmkid1_DI_n<10>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<10>" (PAD) removed.
The signal "adcmkid1_DI_n<11>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<11>" (PAD) removed.
The signal "adcmkid1_DI_n<1>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<1>" (PAD) removed.
The signal "adcmkid1_DI_n<2>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<2>" (PAD) removed.
The signal "adcmkid1_DI_n<3>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<3>" (PAD) removed.
The signal "adcmkid1_DI_n<4>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<4>" (PAD) removed.
The signal "adcmkid1_DI_n<5>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<5>" (PAD) removed.
The signal "adcmkid1_DI_n<6>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<6>" (PAD) removed.
The signal "adcmkid1_DI_n<7>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<7>" (PAD) removed.
The signal "adcmkid1_DI_n<8>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<8>" (PAD) removed.
The signal "adcmkid1_DI_n<9>" is unused and has been removed.
 Unused block "adcmkid1_DI_n<9>" (PAD) removed.
The signal "adcmkid1_DI_p<0>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<0>" (PAD) removed.
The signal "adcmkid1_DI_p<10>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<10>" (PAD) removed.
The signal "adcmkid1_DI_p<11>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<11>" (PAD) removed.
The signal "adcmkid1_DI_p<1>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<1>" (PAD) removed.
The signal "adcmkid1_DI_p<2>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<2>" (PAD) removed.
The signal "adcmkid1_DI_p<3>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<3>" (PAD) removed.
The signal "adcmkid1_DI_p<4>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<4>" (PAD) removed.
The signal "adcmkid1_DI_p<5>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<5>" (PAD) removed.
The signal "adcmkid1_DI_p<6>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<6>" (PAD) removed.
The signal "adcmkid1_DI_p<7>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<7>" (PAD) removed.
The signal "adcmkid1_DI_p<8>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<8>" (PAD) removed.
The signal "adcmkid1_DI_p<9>" is unused and has been removed.
 Unused block "adcmkid1_DI_p<9>" (PAD) removed.
The signal "adcmkid1_DQ_n<0>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<0>" (PAD) removed.
The signal "adcmkid1_DQ_n<10>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<10>" (PAD) removed.
The signal "adcmkid1_DQ_n<11>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<11>" (PAD) removed.
The signal "adcmkid1_DQ_n<1>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<1>" (PAD) removed.
The signal "adcmkid1_DQ_n<2>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<2>" (PAD) removed.
The signal "adcmkid1_DQ_n<3>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<3>" (PAD) removed.
The signal "adcmkid1_DQ_n<4>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<4>" (PAD) removed.
The signal "adcmkid1_DQ_n<5>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<5>" (PAD) removed.
The signal "adcmkid1_DQ_n<6>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<6>" (PAD) removed.
The signal "adcmkid1_DQ_n<7>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<7>" (PAD) removed.
The signal "adcmkid1_DQ_n<8>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<8>" (PAD) removed.
The signal "adcmkid1_DQ_n<9>" is unused and has been removed.
 Unused block "adcmkid1_DQ_n<9>" (PAD) removed.
The signal "adcmkid1_DQ_p<0>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<0>" (PAD) removed.
The signal "adcmkid1_DQ_p<10>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<10>" (PAD) removed.
The signal "adcmkid1_DQ_p<11>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<11>" (PAD) removed.
The signal "adcmkid1_DQ_p<1>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<1>" (PAD) removed.
The signal "adcmkid1_DQ_p<2>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<2>" (PAD) removed.
The signal "adcmkid1_DQ_p<3>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<3>" (PAD) removed.
The signal "adcmkid1_DQ_p<4>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<4>" (PAD) removed.
The signal "adcmkid1_DQ_p<5>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<5>" (PAD) removed.
The signal "adcmkid1_DQ_p<6>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<6>" (PAD) removed.
The signal "adcmkid1_DQ_p<7>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<7>" (PAD) removed.
The signal "adcmkid1_DQ_p<8>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<8>" (PAD) removed.
The signal "adcmkid1_DQ_p<9>" is unused and has been removed.
 Unused block "adcmkid1_DQ_p<9>" (PAD) removed.
The signal "aux0_clk_n" is unused and has been removed.
 Unused block "aux0_clk_n" (PAD) removed.
The signal "aux0_clk_p" is unused and has been removed.
 Unused block "aux0_clk_p" (PAD) removed.
The signal "aux1_clk_n" is unused and has been removed.
 Unused block "aux1_clk_n" (PAD) removed.
The signal "aux1_clk_p" is unused and has been removed.
 Unused block "aux1_clk_p" (PAD) removed.
The signal "opb0_M_ABus<0>" is unused and has been removed.
The signal "opb0_M_ABus<10>" is unused and has been removed.
The signal "opb0_M_ABus<11>" is unused and has been removed.
The signal "opb0_M_ABus<12>" is unused and has been removed.
The signal "opb0_M_ABus<13>" is unused and has been removed.
The signal "opb0_M_ABus<14>" is unused and has been removed.
The signal "opb0_M_ABus<15>" is unused and has been removed.
The signal "opb0_M_ABus<5>" is unused and has been removed.
The signal "opb0_M_ABus<6>" is unused and has been removed.
The signal "opb0_M_ABus<7>" is unused and has been removed.
The signal "opb0_M_ABus<8>" is unused and has been removed.
The signal "opb0_M_ABus<9>" is unused and has been removed.
The signal "sys_clk_n" is unused and has been removed.
 Unused block "sys_clk_n" (PAD) removed.
The signal "sys_clk_p" is unused and has been removed.
 Unused block "sys_clk_p" (PAD) removed.
The signal "timestamper_pulses_bram0_ramblk_porta_BRAM_Addr<0>" is unused and
has been removed.
The signal "timestamper_pulses_bram1_ramblk_porta_BRAM_Addr<0>" is unused and
has been removed.
The signal "infrastructure_inst/sys_clk_lock" is unused and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_buf" is unused
and has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_int" is unused
and has been removed.
The signal
"infrastructure_inst/infrastructure_inst/GEN_DCM__AUX0_CLK2X_DCM_not0000" is
unused and has been removed.
 Unused block
"infrastructure_inst/infrastructure_inst/GEN_DCM__AUX0_CLK2X_DCM_not00001_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm_locked" is
unused and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux1_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM_not0000" is
unused and has been removed.
 Unused block
"infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM_not00001_INV_0" (BUF)
removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_buf" is unused and
has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk_int" is unused and
has been removed.
The signal "opb0/opb0/sys_rst_i" is unused and has been removed.
The signal
"timestamper_XSG_core_config/timestamper_XSG_core_config/persistentdff_inst_q"
is unused and has been removed.
 Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/persistentdff_inst/q"
(FF) removed.
The signal "timestamper_adc_mkid/N1" is unused and has been removed.
 Unused block "timestamper_adc_mkid/XST_VCC" (ONE) removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<11>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/N2" is unused and has been
removed.
 Unused block "timestamper_adc_mkid/timestamper_adc_mkid/N21_INV_0" (BUF)
removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<10>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<9>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<8>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<7>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<6>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<5>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<4>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<3>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<2>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<1>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_q<0>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<11>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<10>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<9>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<8>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<7>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<6>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<5>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<4>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<3>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<2>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<1>" is unused and
has been removed.
The signal "timestamper_adc_mkid/timestamper_adc_mkid/data_i<0>" is unused and
has been removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM..AUX0_CLK2X_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM..AUX0_CLK_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/GEN_DCM..AUX1_CLK_DCM"
(DCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM" (DCM_ADV)
removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK_DCM" (DCM_ADV)
removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[0]"
(IBUFGDS) removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[1]"
(IBUFGDS) removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_sys" (IBUFGDS)
removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_
f86145b86f/lut_counter1/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_
f86145b86f/lut_counter1/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_
f86145b86f/lut_counter2/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_
f86145b86f/lut_counter2/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_coun
ter1/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_coun
ter1/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_coun
ter2/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_coun
ter2/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7
390d2234e/lut_counter2/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7
390d2234e/lut_counter2/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[0].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[10].IBUFD
S_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[11].IBUFD
S_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[1].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[2].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[3].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[4].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[5].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[6].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[7].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[8].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_i[9].IBUFDS
_inst_data_i" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[0].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[10].IBUFD
S_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[11].IBUFD
S_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[1].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[2].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[3].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[4].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[5].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[6].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[7].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[8].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IBUFDS_inst_generate_data_q[9].IBUFDS
_inst_data_q" (IBUFDS) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[0].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[10].IDDR_in
st_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[11].IDDR_in
st_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[1].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[2].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[3].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[4].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[5].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[6].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[7].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[8].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_i[9].IDDR_ins
t_data_i" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[0].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[10].IDDR_in
st_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[11].IDDR_in
st_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[1].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[2].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[3].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[4].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[5].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[6].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[7].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[8].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_adc_mkid/timestamper_adc_mkid/IDDR_inst_generate_data_q[9].IDDR_ins
t_data_q" (IDDR_2CLK) removed.
Unused block
"timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/XST_VCC" (ONE)
removed.
Unused block
"timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/XST_VCC" (ONE)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		epb_opb_bridge_inst/XST_GND
GND 		infrastructure_inst/XST_GND
GND 		opb0/XST_GND
VCC 		opb0/XST_VCC
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or00001
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or00001
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or00001
LUT3 		opb0/opb0/sys_rst_i1
GND 		reset_block_inst/XST_GND
VCC 		reset_block_inst/XST_VCC
GND 		sys_block_inst/XST_GND
VCC 		sys_block_inst/XST_VCC
GND 		timestamper_XSG_core_config/timestamper_XSG_core_config/XST_GND
VCC 		timestamper_XSG_core_config/timestamper_XSG_core_config/XST_VCC
GND
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/XST_GND
VCC
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/XST_VCC
GND
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/XST_GND
VCC
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/XST_VCC
GND
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/XST_GND
VCC
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/XST_VCC
GND
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/XST_GND
VCC
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/XST_VCC
GND
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/XST_GND
VCC
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/XST_VCC
GND 		timestamper_adc_mkid/XST_GND
GND 		timestamper_pulses_addr/XST_GND
VCC 		timestamper_pulses_addr/XST_VCC
LUT4
		timestamper_pulses_addr/timestamper_pulses_addr/Mcompar_a_match_cmp_le0000_lut
<4>
LUT3 		timestamper_pulses_addr/timestamper_pulses_addr/a_match_cmp_ge00001_SW0
GND 		timestamper_pulses_bram0/XST_GND
LUT4
		timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/DEVICES
EL_S0_I/lut_out_0_and00001
GND 		timestamper_pulses_bram0_ramif/XST_GND
VCC 		timestamper_pulses_bram0_ramif/XST_VCC
GND 		timestamper_pulses_bram1/XST_GND
LUT4
		timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICES
EL_S0_I/lut_out_0_and00001
GND 		timestamper_pulses_bram1_ramif/XST_GND
VCC 		timestamper_pulses_bram1_ramif/XST_VCC
GND 		timestamper_seconds/XST_GND
VCC 		timestamper_seconds/XST_VCC
LUT4 		timestamper_seconds/timestamper_seconds/Mcompar_a_match_cmp_le0000_lut<4>
GND 		timestamper_startBuffer/XST_GND
VCC 		timestamper_startBuffer/XST_VCC
LUT3
		timestamper_startBuffer/timestamper_startBuffer/Mcompar_a_match_cmp_le0000_lut
<4>
GND 		timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk/XST_GND
GND 		timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LUT1
		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_xor<31>_rt
LUT1
		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_xor<31>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<1>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<2>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<3>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<4>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<5>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<6>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<7>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<8>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<9>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<10>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<11>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<12>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<13>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<14>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<15>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<16>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<17>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<18>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<19>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<20>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<21>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<22>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<23>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<24>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<25>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<26>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<27>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<28>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<29>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_delay_counter_addsub0000_cy<30>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<1>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<2>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<3>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<4>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<5>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<6>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<7>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<8>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<9>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<10>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<11>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<12>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<13>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<14>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<15>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<16>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<17>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<18>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<19>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<20>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<21>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<22>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<23>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<24>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<25>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<26>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<27>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<28>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<29>_rt
LUT1 		reset_block_inst/reset_block_inst/Madd_width_counter_addsub0000_cy<30>_rt
INV 		epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_oe1_INV_0
INV 		epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy_not00001_INV_0
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_xor<31>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<1>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<2>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<3>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<4>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<5>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<6>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<7>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<8>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<9>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<10>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<11>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<12>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<13>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<14>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<15>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<16>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<17>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<18>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<19>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<20>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<21>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<22>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<23>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<24>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<25>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<26>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<27>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<28>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<29>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<30>_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[1].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[2].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[3].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[4].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[5].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[6].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[7].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[8].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[9].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[10].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[11].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_
7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counte
r/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1
.carrychaingen[12].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[1].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[2].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[3].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[4].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[5].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[6].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[7].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[8].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[9].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[10].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[11].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[12].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[13].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[14].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[15].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[16].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[17].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[18].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[1].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[2].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[3].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[4].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[5].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture
_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_count
er/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_
1.carrychaingen[6].carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[14]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[15]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[18]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[19]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[30]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].
carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[10]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[11]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[13]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[14]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[15]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[17]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[18]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[19]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[29]
.carrymux_rt
LUT1
		timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_cou
nter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[30]
.carrymux_rt
INV
		timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/postedw
r_s0_and0000_norst1_INV_0
INV
		timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/postedw
r_s0_and0000_norst1_INV_0
LUT2 		epb_opb_bridge_inst/epb_opb_bridge_inst/M_select_reg_or00001

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| adcmkid1_ADC_ext_in_n              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcmkid1_ADC_ext_in_p              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IFF          |          |          |
| adcmkid1_DRDY_I_n                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcmkid1_DRDY_I_p                  | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| dly_clk_n                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| dly_clk_p                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| epb_addr<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<2>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<3>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<4>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<5>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<6>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<7>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<8>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<9>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<10>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<11>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<12>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<13>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<14>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<15>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<16>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<17>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<18>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<19>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<20>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<21>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr<22>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr_gp<0>                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr_gp<1>                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_addr_gp<2>                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_be_n<0>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_be_n<1>                        | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_clk_in                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| epb_cs_n                           | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_data<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<4>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<5>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<6>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<7>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<8>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<9>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<10>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<11>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<12>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<13>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<14>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<15>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_oe_n                           | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_r_w_n                          | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| epb_rdy                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| ppc_irq_n                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
DCM_ADV "infrastructure_inst/infrastructure_inst/dcm_epb_inst":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:FIXED
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:21
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:LOW
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 12.000000
FACTORY_JF = C080
PHASE_SHIFT = 127


DCM_ADV "timestamper_adc_mkid/timestamper_adc_mkid/CLK_DCM":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:21
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:HIGH
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:HIGH
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 0.0000000000000000
FACTORY_JF = F0F0
PHASE_SHIFT = 32



Section 13 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                                                                                                      | Set Signal    | Enable Signal                                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc1_clk     |                                                                                                                   |               |                                                                                                                   | 225              | 764            |
| adc1_clk     |                                                                                                                   |               | GLOBAL_LOGIC1                                                                                                     | 15               | 36             |
| adc1_clk     | sys_block_inst/sys_block_inst/val_got_or0000                                                                      |               | sys_block_inst/sys_block_inst/val_got_inv                                                                         | 1                | 1              |
| adc1_clk     | timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/core_sinit |               | timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/relational/op_mem_32_22_0                  | 5                | 20             |
| adc1_clk     | timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/core_sinit                    |               |                                                                                                                   | 8                | 32             |
| adc1_clk     | timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/core_sinit                    |               | timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay37/op_mem_20_24(0) | 8                | 32             |
| adc1_clk     | timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay1/op_mem_20_24(0)   |               | timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux1/pipe_16_22(0)       | 4                | 14             |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| epb_clk      |                                                                                                                   |               | GLOBAL_LOGIC1                                                                                                     | 5                | 5              |
| epb_clk      | epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg                                                               | epb_cs_n_IBUF |                                                                                                                   | 1                | 1              |
| epb_clk      | epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_and0000                                                   |               |                                                                                                                   | 3                | 11             |
| epb_clk      | opb0_OPB_Rst                                                                                                      |               |                                                                                                                   | 15               | 39             |
| epb_clk      | opb0_OPB_Rst                                                                                                      |               | sys_block_inst/sys_block_inst/bus_wait_not0001                                                                    | 1                | 1              |
| epb_clk      | sys_block_inst/sys_block_inst/N12                                                                                 | opb0_OPB_Rst  |                                                                                                                   | 1                | 1              |
| epb_clk      | sys_block_inst/sys_block_inst/latch_start_or0000                                                                  |               |                                                                                                                   | 1                | 1              |
| epb_clk      | sys_block_inst/sys_block_inst/soft_reset_or0000                                                                   |               |                                                                                                                   | 1                | 1              |
| epb_clk      | timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/bus2ip_cs_hit_s0_inv                       |               |                                                                                                                   | 1                | 1              |
| epb_clk      | timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/bus2ip_cs_hit_s0_inv                       |               |                                                                                                                   | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 14 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                    | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                                                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                   |           | 73/607        | 0/920         | 200/1029      | 0/41          | 0/32      | 0/0     | 0/4   | 0/0   | 0/0   | 0/2       | 0/0       | system                                                                                                                                                                                                                                                 |
| +epb_infrastructure_inst                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_infrastructure_inst                                                                                                                                                                                                                         |
| ++epb_infrastructure_inst                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_infrastructure_inst/epb_infrastructure_inst                                                                                                                                                                                                 |
| +epb_opb_bridge_inst                      |           | 0/60          | 0/30          | 0/100         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_opb_bridge_inst                                                                                                                                                                                                                             |
| ++epb_opb_bridge_inst                     |           | 60/60         | 30/30         | 100/100       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/epb_opb_bridge_inst/epb_opb_bridge_inst                                                                                                                                                                                                         |
| +infrastructure_inst                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1       | 0/0       | system/infrastructure_inst                                                                                                                                                                                                                             |
| ++infrastructure_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1       | 0/0       | system/infrastructure_inst/infrastructure_inst                                                                                                                                                                                                         |
| +opb0                                     |           | 0/55          | 0/6           | 0/73          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0                                                                                                                                                                                                                                            |
| ++opb0                                    |           | 1/55          | 1/6           | 1/73          | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0                                                                                                                                                                                                                                       |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I  |           | 28/28         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                                                                                                                                                                                                 |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                                                                                                                                                                                                |
| +++OPB_ARBITER_I                          |           | 0/2           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_ARBITER_I                                                                                                                                                                                                                         |
| ++++OPB_ARBITER_CORE_I                    |           | 0/2           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I                                                                                                                                                                                                      |
| +++++WATCHDOG_TIMER_I                     |           | 2/2           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I                                                                                                                                                                                     |
| +++OPB_DBus_I                             |           | 23/23         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/opb0/opb0/OPB_DBus_I                                                                                                                                                                                                                            |
| +reset_block_inst                         |           | 0/24          | 0/65          | 0/83          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/reset_block_inst                                                                                                                                                                                                                                |
| ++reset_block_inst                        |           | 24/24         | 65/65         | 83/83         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/reset_block_inst/reset_block_inst                                                                                                                                                                                                               |
| +sys_block_inst                           |           | 0/68          | 0/137         | 0/94          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/sys_block_inst                                                                                                                                                                                                                                  |
| ++sys_block_inst                          |           | 68/68         | 137/137       | 94/94         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/sys_block_inst/sys_block_inst                                                                                                                                                                                                                   |
| +system                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/system                                                                                                                                                                                                                                          |
| +timestamper_XSG_core_config              |           | 0/146         | 0/432         | 0/90          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config                                                                                                                                                                                                                     |
| ++timestamper_XSG_core_config             |           | 0/146         | 0/432         | 0/90          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config                                                                                                                                                                                         |
| +++timestamper_x0                         |           | 0/146         | 0/432         | 0/90          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0                                                                                                                                                                          |
| ++++adc_mkid_802cdbfdbd                   |           | 0/3           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd                                                                                                                                                      |
| +++++pipeline8_792aeffb65                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65                                                                                                                                 |
| ++++++register0                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register0                                                                                                                       |
| +++++++synth_reg_inst                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register0/synth_reg_inst                                                                                                        |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                      |
| ++++++register1                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register1                                                                                                                       |
| +++++++synth_reg_inst                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register1/synth_reg_inst                                                                                                        |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline8_792aeffb65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                      |
| +++++pipeline9_840e319f52                 |           | 0/2           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52                                                                                                                                 |
| ++++++register0                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register0                                                                                                                       |
| +++++++synth_reg_inst                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register0/synth_reg_inst                                                                                                        |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                      |
| ++++++register1                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register1                                                                                                                       |
| +++++++synth_reg_inst                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register1/synth_reg_inst                                                                                                        |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/adc_mkid_802cdbfdbd/pipeline9_840e319f52/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                      |
| ++++capture_f86145b86f                    |           | 0/13          | 0/31          | 0/8           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f                                                                                                                                                       |
| +++++delay37                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay37                                                                                                                                               |
| +++++delay4                               |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay4                                                                                                                                                |
| +++++delay41                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/delay41                                                                                                                                               |
| +++++lut_counter1                         |           | 1/7           | 0/20          | 4/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1                                                                                                                                          |
| ++++++comp0.core_instance0                |           | 0/6           | 0/20          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0                                                                                                                     |
| +++++++BU2                                |           | 0/6           | 0/20          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2                                                                                                                 |
| ++++++++U0                                |           | 0/6           | 0/20          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0                                                                                                              |
| +++++++++i_baseblox.i_baseblox_counter    |           | 0/6           | 0/20          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++the_addsub                      |           | 0/6           | 0/20          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++no_pipelining.the_addsub       |           | 0/6           | 0/20          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++i_lut6.i_lut6_addsub          |           | 1/6           | 0/20          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++i_q.i_simple.qreg            |           | 0/5           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++fd                          |           | 5/5           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter1/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| +++++lut_counter2                         |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2                                                                                                                                          |
| ++++++comp0.core_instance0                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0                                                                                                                     |
| +++++++BU2                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2                                                                                                                 |
| ++++++++U0                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0                                                                                                              |
| +++++++++i_baseblox.i_baseblox_counter    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++the_addsub                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++no_pipelining.the_addsub       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++i_lut6.i_lut6_addsub          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++i_q.i_simple.qreg            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++fd                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/capture_f86145b86f/lut_counter2/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++delay1                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay1                                                                                                                                                                   |
| ++++delay10                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay10                                                                                                                                                                  |
| ++++delay12                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/delay12                                                                                                                                                                  |
| ++++logical1                              |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/logical1                                                                                                                                                                 |
| ++++logical3                              |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/logical3                                                                                                                                                                 |
| ++++lut_counter1                          |           | 2/11          | 0/32          | 6/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1                                                                                                                                                             |
| +++++comp1.core_instance1                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1                                                                                                                                        |
| ++++++BU2                                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2                                                                                                                                    |
| +++++++U0                                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0                                                                                                                                 |
| ++++++++i_baseblox.i_baseblox_counter     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++the_addsub                       |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++no_pipelining.the_addsub        |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++i_lut6.i_lut6_addsub           |           | 1/9           | 0/32          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++i_q.i_simple.qreg             |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++fd                           |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter1/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++lut_counter2                          |           | 1/10          | 0/32          | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2                                                                                                                                                             |
| +++++comp2.core_instance2                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2                                                                                                                                        |
| ++++++BU2                                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2                                                                                                                                    |
| +++++++U0                                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0                                                                                                                                 |
| ++++++++i_baseblox.i_baseblox_counter     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++the_addsub                       |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++no_pipelining.the_addsub        |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++i_lut6.i_lut6_addsub           |           | 1/9           | 0/32          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++i_q.i_simple.qreg             |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++fd                           |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/lut_counter2/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++mux1                                  |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/mux1                                                                                                                                                                     |
| ++++negedge_c3395d4ee4                    |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/negedge_c3395d4ee4                                                                                                                                                       |
| +++++delay                                |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/negedge_c3395d4ee4/delay                                                                                                                                                 |
| ++++++srl_delay.synth_reg_srl_inst        |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/negedge_c3395d4ee4/delay/srl_delay.synth_reg_srl_inst                                                                                                                    |
| +++++++partial_one.last_srl17e            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/negedge_c3395d4ee4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                            |
| +++++logical                              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/negedge_c3395d4ee4/logical                                                                                                                                               |
| ++++posedge_afeb600db0                    |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/posedge_afeb600db0                                                                                                                                                       |
| +++++delay                                |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/posedge_afeb600db0/delay                                                                                                                                                 |
| ++++++srl_delay.synth_reg_srl_inst        |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/posedge_afeb600db0/delay/srl_delay.synth_reg_srl_inst                                                                                                                    |
| +++++++partial_one.last_srl17e            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/posedge_afeb600db0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                            |
| +++++logical                              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/posedge_afeb600db0/logical                                                                                                                                               |
| ++++pulses_7390d2234e                     |           | 0/96          | 0/324         | 0/62          | 0/30          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e                                                                                                                                                        |
| +++++delay1                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay1                                                                                                                                                 |
| +++++delay2                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay2                                                                                                                                                 |
| +++++delay3                               |           | 8/8           | 29/29         | 29/29         | 29/29         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay3                                                                                                                                                 |
| +++++delay30                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay30                                                                                                                                                |
| +++++delay39                              |           | 5/5           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay39                                                                                                                                                |
| +++++delay4                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay4                                                                                                                                                 |
| +++++delay45                              |           | 4/4           | 10/10         | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/delay45                                                                                                                                                |
| +++++logical3                             |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/logical3                                                                                                                                               |
| +++++lut_counter2                         |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2                                                                                                                                           |
| ++++++comp1.core_instance1                |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1                                                                                                                      |
| +++++++BU2                                |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2                                                                                                                  |
| ++++++++U0                                |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0                                                                                                               |
| +++++++++i_baseblox.i_baseblox_counter    |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                 |
| ++++++++++the_addsub                      |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                      |
| +++++++++++no_pipelining.the_addsub       |           | 0/5           | 0/14          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                             |
| ++++++++++++i_lut6.i_lut6_addsub          |           | 1/5           | 0/14          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                        |
| +++++++++++++i_q.i_simple.qreg            |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg      |
| ++++++++++++++fd                          |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/lut_counter2/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd   |
| +++++mux1                                 |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux1                                                                                                                                                   |
| +++++mux2                                 |           | 8/8           | 29/29         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/mux2                                                                                                                                                   |
| +++++pipeline1_672f137dfe                 |           | 0/16          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe                                                                                                                                   |
| ++++++register0                           |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++++register1                           |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline1_672f137dfe/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| +++++pipeline2_4c90476db6                 |           | 0/8           | 0/28          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6                                                                                                                                   |
| ++++++register0                           |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++++register1                           |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline2_4c90476db6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| +++++pipeline3_2ddf80c3cb                 |           | 0/2           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb                                                                                                                                   |
| ++++++register0                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register0                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register0/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++++register1                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register1                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register1/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline3_2ddf80c3cb/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| +++++pipeline4_e48bbb5f71                 |           | 0/8           | 0/28          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71                                                                                                                                   |
| ++++++register0                           |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++++register1                           |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline4_e48bbb5f71/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| +++++pipeline5_39cb915cac                 |           | 0/16          | 0/64          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac                                                                                                                                   |
| ++++++register0                           |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++++register1                           |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline5_39cb915cac/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| +++++pipeline6_3d4cece172                 |           | 0/2           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172                                                                                                                                   |
| ++++++register0                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register0                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register0/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++++register1                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register1                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register1/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline6_3d4cece172/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| +++++pipeline7_4cbf7995ff                 |           | 0/8           | 0/28          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff                                                                                                                                   |
| ++++++register0                           |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++++register1                           |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1                                                                                                                         |
| +++++++synth_reg_inst                     |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst                                                                                                          |
| ++++++++latency_gt_0.fd_array[1].reg_comp |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/pulses_7390d2234e/pipeline7_4cbf7995ff/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                        |
| ++++register_x0                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/register_x0                                                                                                                                                              |
| +++++synth_reg_inst                       |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/register_x0/synth_reg_inst                                                                                                                                               |
| ++++++latency_gt_0.fd_array[1].reg_comp   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                                                                                             |
| ++++relational                            |           | 2/2           | 1/1           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_XSG_core_config/timestamper_XSG_core_config/timestamper_x0/relational                                                                                                                                                               |
| +timestamper_adc_mkid                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1       | 0/0       | system/timestamper_adc_mkid                                                                                                                                                                                                                            |
| ++timestamper_adc_mkid                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1       | 0/0       | system/timestamper_adc_mkid/timestamper_adc_mkid                                                                                                                                                                                                       |
| +timestamper_pulses_addr                  |           | 0/47          | 0/70          | 0/107         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_addr                                                                                                                                                                                                                         |
| ++timestamper_pulses_addr                 |           | 47/47         | 70/70         | 107/107       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_addr/timestamper_pulses_addr                                                                                                                                                                                                 |
| +timestamper_pulses_bram0                 |           | 0/20          | 0/36          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0                                                                                                                                                                                                                        |
| ++timestamper_pulses_bram0                |           | 1/20          | 1/36          | 1/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0/timestamper_pulses_bram0                                                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                      |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0/timestamper_pulses_bram0/I_BRAM_CONTROLLER                                                                                                                                                                             |
| +++I_opb_ipif                             |           | 0/16          | 0/35          | 0/41          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif                                                                                                                                                                                    |
| ++++OPB_BAM_I                             |           | 15/16         | 35/35         | 38/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I                                                                                                                                                                          |
| +++++DEVICESEL_S0_I                       |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0/timestamper_pulses_bram0/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                                                           |
| +timestamper_pulses_bram0_ramblk          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0_ramblk                                                                                                                                                                                                                 |
| ++timestamper_pulses_bram0_ramblk         |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram0_ramblk/timestamper_pulses_bram0_ramblk                                                                                                                                                                                 |
| +timestamper_pulses_bram1                 |           | 0/20          | 0/36          | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1                                                                                                                                                                                                                        |
| ++timestamper_pulses_bram1                |           | 1/20          | 1/36          | 1/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1/timestamper_pulses_bram1                                                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                      |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1/timestamper_pulses_bram1/I_BRAM_CONTROLLER                                                                                                                                                                             |
| +++I_opb_ipif                             |           | 0/15          | 0/35          | 0/41          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif                                                                                                                                                                                    |
| ++++OPB_BAM_I                             |           | 14/15         | 35/35         | 38/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I                                                                                                                                                                          |
| +++++DEVICESEL_S0_I                       |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1/timestamper_pulses_bram1/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                                                           |
| +timestamper_pulses_bram1_ramblk          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1_ramblk                                                                                                                                                                                                                 |
| ++timestamper_pulses_bram1_ramblk         |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_pulses_bram1_ramblk/timestamper_pulses_bram1_ramblk                                                                                                                                                                                 |
| +timestamper_seconds                      |           | 0/50          | 0/70          | 0/108         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_seconds                                                                                                                                                                                                                             |
| ++timestamper_seconds                     |           | 50/50         | 70/70         | 108/108       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_seconds/timestamper_seconds                                                                                                                                                                                                         |
| +timestamper_startBuffer                  |           | 0/44          | 0/38          | 0/82          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_startBuffer                                                                                                                                                                                                                         |
| ++timestamper_startBuffer                 |           | 44/44         | 38/38         | 82/82         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/timestamper_startBuffer/timestamper_startBuffer                                                                                                                                                                                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
