Source Block: hdl/library/util_do_ram/util_do_ram.v@244:254@HdlStmAssign

  if (rd_valid_l1)
    rd_last_l2 <= rd_last_l1;
end

assign rd_fifo_s_valid = rd_valid_l2;

// Read datapath to AXIS logic
util_axis_fifo #(
  .DATA_WIDTH(DST_DATA_WIDTH+1),
  .ADDRESS_WIDTH(2),

Diff Content:
- 249 assign rd_fifo_s_valid = rd_valid_l2;

Clone Blocks:
