{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645540240229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645540240230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:30:40 2022 " "Processing started: Tue Feb 22 17:30:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645540240230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1645540240230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FibonacciNumberGenerator -c FibonacciNumberGenerator --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FibonacciNumberGenerator -c FibonacciNumberGenerator --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1645540240230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1645540240706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1645540240706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1645540249168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacciadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacciadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FibonacciAdder " "Found entity 1: FibonacciAdder" {  } { { "FibonacciAdder.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/FibonacciAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapth.v 1 1 " "Found 1 design units, including 1 entities, in source file datapth.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapth " "Found entity 1: datapth" {  } { { "datapth.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/TestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645540249178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645540249178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FibonacciAdder " "Elaborating entity \"FibonacciAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1645540249284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapth datapth:dp " "Elaborating entity \"datapth\" for hierarchy \"datapth:dp\"" {  } { { "FibonacciAdder.v" "dp" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/FibonacciAdder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1645540249315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg datapth:dp\|Reg:regA " "Elaborating entity \"Reg\" for hierarchy \"datapth:dp\|Reg:regA\"" {  } { { "datapth.v" "regA" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1645540249329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder datapth:dp\|Adder:Add_AB " "Elaborating entity \"Adder\" for hierarchy \"datapth:dp\|Adder:Add_AB\"" {  } { { "datapth.v" "Add_AB" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1645540249339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX datapth:dp\|MUX:muxA " "Elaborating entity \"MUX\" for hierarchy \"datapth:dp\|MUX:muxA\"" {  } { { "datapth.v" "muxA" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1645540249363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapth:dp\|counter:count " "Elaborating entity \"counter\" for hierarchy \"datapth:dp\|counter:count\"" {  } { { "datapth.v" "count" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/datapth.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1645540249379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "FibonacciAdder.v" "CU" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/FibonacciAdder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1645540249396 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_A ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"input_A\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_B ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"input_B\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selA ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"selA\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selB ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"selB\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enA ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"enA\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enB ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"enB\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done ControlUnit.v(47) " "Inferred latch for \"done\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enB ControlUnit.v(47) " "Inferred latch for \"enB\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enA ControlUnit.v(47) " "Inferred latch for \"enA\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selB ControlUnit.v(47) " "Inferred latch for \"selB\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249433 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selA ControlUnit.v(47) " "Inferred latch for \"selA\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[0\] ControlUnit.v(47) " "Inferred latch for \"input_B\[0\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[1\] ControlUnit.v(47) " "Inferred latch for \"input_B\[1\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[2\] ControlUnit.v(47) " "Inferred latch for \"input_B\[2\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[3\] ControlUnit.v(47) " "Inferred latch for \"input_B\[3\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[4\] ControlUnit.v(47) " "Inferred latch for \"input_B\[4\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[5\] ControlUnit.v(47) " "Inferred latch for \"input_B\[5\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[6\] ControlUnit.v(47) " "Inferred latch for \"input_B\[6\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[7\] ControlUnit.v(47) " "Inferred latch for \"input_B\[7\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[8\] ControlUnit.v(47) " "Inferred latch for \"input_B\[8\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[9\] ControlUnit.v(47) " "Inferred latch for \"input_B\[9\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[10\] ControlUnit.v(47) " "Inferred latch for \"input_B\[10\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[11\] ControlUnit.v(47) " "Inferred latch for \"input_B\[11\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[12\] ControlUnit.v(47) " "Inferred latch for \"input_B\[12\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[13\] ControlUnit.v(47) " "Inferred latch for \"input_B\[13\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[14\] ControlUnit.v(47) " "Inferred latch for \"input_B\[14\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[15\] ControlUnit.v(47) " "Inferred latch for \"input_B\[15\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_B\[16\] ControlUnit.v(47) " "Inferred latch for \"input_B\[16\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[0\] ControlUnit.v(47) " "Inferred latch for \"input_A\[0\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[1\] ControlUnit.v(47) " "Inferred latch for \"input_A\[1\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[2\] ControlUnit.v(47) " "Inferred latch for \"input_A\[2\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[3\] ControlUnit.v(47) " "Inferred latch for \"input_A\[3\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[4\] ControlUnit.v(47) " "Inferred latch for \"input_A\[4\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[5\] ControlUnit.v(47) " "Inferred latch for \"input_A\[5\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[6\] ControlUnit.v(47) " "Inferred latch for \"input_A\[6\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[7\] ControlUnit.v(47) " "Inferred latch for \"input_A\[7\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[8\] ControlUnit.v(47) " "Inferred latch for \"input_A\[8\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[9\] ControlUnit.v(47) " "Inferred latch for \"input_A\[9\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[10\] ControlUnit.v(47) " "Inferred latch for \"input_A\[10\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[11\] ControlUnit.v(47) " "Inferred latch for \"input_A\[11\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[12\] ControlUnit.v(47) " "Inferred latch for \"input_A\[12\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[13\] ControlUnit.v(47) " "Inferred latch for \"input_A\[13\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[14\] ControlUnit.v(47) " "Inferred latch for \"input_A\[14\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[15\] ControlUnit.v(47) " "Inferred latch for \"input_A\[15\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249434 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_A\[16\] ControlUnit.v(47) " "Inferred latch for \"input_A\[16\]\" at ControlUnit.v(47)" {  } { { "ControlUnit.v" "" { Text "D:/uni/EE/EE 460/assgiments/Verilog A#3/ControlUnit.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645540249435 "|FibonacciAdder|ControlUnit:CU"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645540249615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 17:30:49 2022 " "Processing ended: Tue Feb 22 17:30:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645540249615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645540249615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645540249615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1645540249615 ""}
