Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 00:36:18 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       76          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     31          
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: baudRateInst/baudClk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line97/rom/rom_addr_next_reg_rep/DOADO[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.720        0.000                      0                  469        0.251        0.000                      0                  469        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.720        0.000                      0                  469        0.251        0.000                      0                  469        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 2.416ns (28.049%)  route 6.198ns (71.951%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.418     7.088    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792/O
                         net (fo=1, routed)           0.000     7.212    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000     7.744    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162/CO[0]
                         net (fo=1, routed)           0.714     8.729    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162_n_3
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.373     9.102 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_54/O
                         net (fo=6, routed)           0.837     9.939    nolabel_line97/vga_sync_unit/d[23]_23
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124    10.063 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38/O
                         net (fo=1, routed)           1.165    11.228    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.146    11.374 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11/O
                         net (fo=5, routed)           0.981    12.354    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.328    12.682 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_1/O
                         net (fo=2, routed)           1.083    13.766    nolabel_line97/rom/ADDRARDADDR[10]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 2.416ns (28.049%)  route 6.198ns (71.951%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.418     7.088    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792/O
                         net (fo=1, routed)           0.000     7.212    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000     7.744    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162/CO[0]
                         net (fo=1, routed)           0.714     8.729    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162_n_3
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.373     9.102 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_54/O
                         net (fo=6, routed)           0.837     9.939    nolabel_line97/vga_sync_unit/d[23]_23
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124    10.063 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38/O
                         net (fo=1, routed)           1.165    11.228    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.146    11.374 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11/O
                         net (fo=5, routed)           0.981    12.354    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.328    12.682 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_1/O
                         net (fo=2, routed)           1.083    13.766    nolabel_line97/rom/ADDRARDADDR[10]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.146ns (24.908%)  route 6.470ns (75.092%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=113, routed)         1.546     7.147    nolabel_line97/vga_sync_unit/ADDRARDADDR[2]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     7.271 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_550/O
                         net (fo=1, routed)           0.000     7.271    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_550_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.821 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000     7.821    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_225_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.092 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_80/CO[0]
                         net (fo=1, routed)           1.174     9.266    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_80_n_3
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.373     9.639 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_24/O
                         net (fo=9, routed)           0.998    10.637    nolabel_line97/vga_sync_unit/d[3]_3
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.761 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_47/O
                         net (fo=1, routed)           1.211    11.972    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_47_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I0_O)        0.124    12.096 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_15/O
                         net (fo=1, routed)           0.588    12.684    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_15_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124    12.808 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_2/O
                         net (fo=2, routed)           0.953    13.761    nolabel_line97/rom/ADDRARDADDR[9]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.146ns (24.908%)  route 6.470ns (75.092%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=113, routed)         1.546     7.147    nolabel_line97/vga_sync_unit/ADDRARDADDR[2]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     7.271 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_550/O
                         net (fo=1, routed)           0.000     7.271    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_550_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.821 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_225/CO[3]
                         net (fo=1, routed)           0.000     7.821    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_225_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.092 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_80/CO[0]
                         net (fo=1, routed)           1.174     9.266    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_80_n_3
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.373     9.639 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_24/O
                         net (fo=9, routed)           0.998    10.637    nolabel_line97/vga_sync_unit/d[3]_3
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.761 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_47/O
                         net (fo=1, routed)           1.211    11.972    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_47_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I0_O)        0.124    12.096 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_15/O
                         net (fo=1, routed)           0.588    12.684    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_15_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I4_O)        0.124    12.808 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_2/O
                         net (fo=2, routed)           0.953    13.761    nolabel_line97/rom/ADDRARDADDR[9]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 2.190ns (25.528%)  route 6.389ns (74.472%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.021     6.691    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.815 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696/O
                         net (fo=1, routed)           0.000     6.815    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.347 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     7.347    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.618 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127/CO[0]
                         net (fo=1, routed)           0.795     8.414    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127_n_3
    SLICE_X4Y32          LUT4 (Prop_lut4_I0_O)        0.373     8.787 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_42/O
                         net (fo=10, routed)          1.648    10.435    nolabel_line97/vga_sync_unit/d[11]_11
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124    10.559 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_75/O
                         net (fo=1, routed)           0.949    11.508    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_75_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.124    11.632 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_25/O
                         net (fo=1, routed)           1.045    12.677    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_25_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    12.801 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_6/O
                         net (fo=2, routed)           0.930    13.731    nolabel_line97/rom/ADDRARDADDR[5]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 2.190ns (25.528%)  route 6.389ns (74.472%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.021     6.691    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.815 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696/O
                         net (fo=1, routed)           0.000     6.815    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.347 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     7.347    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.618 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127/CO[0]
                         net (fo=1, routed)           0.795     8.414    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127_n_3
    SLICE_X4Y32          LUT4 (Prop_lut4_I0_O)        0.373     8.787 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_42/O
                         net (fo=10, routed)          1.648    10.435    nolabel_line97/vga_sync_unit/d[11]_11
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124    10.559 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_75/O
                         net (fo=1, routed)           0.949    11.508    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_75_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I0_O)        0.124    11.632 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_25/O
                         net (fo=1, routed)           1.045    12.677    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_25_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    12.801 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_6/O
                         net (fo=2, routed)           0.930    13.731    nolabel_line97/rom/ADDRARDADDR[5]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.416ns (28.286%)  route 6.125ns (71.714%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.418     7.088    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792/O
                         net (fo=1, routed)           0.000     7.212    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000     7.744    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162/CO[0]
                         net (fo=1, routed)           0.714     8.729    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162_n_3
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.373     9.102 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_54/O
                         net (fo=6, routed)           0.837     9.939    nolabel_line97/vga_sync_unit/d[23]_23
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124    10.063 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38/O
                         net (fo=1, routed)           1.165    11.228    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.146    11.374 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11/O
                         net (fo=5, routed)           0.981    12.355    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.328    12.683 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_7/O
                         net (fo=2, routed)           1.011    13.694    nolabel_line97/rom/ADDRARDADDR[4]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.416ns (28.286%)  route 6.125ns (71.714%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.418     7.088    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X11Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.212 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792/O
                         net (fo=1, routed)           0.000     7.212    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_792_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000     7.744    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_414_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.015 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162/CO[0]
                         net (fo=1, routed)           0.714     8.729    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_162_n_3
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.373     9.102 f  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_54/O
                         net (fo=6, routed)           0.837     9.939    nolabel_line97/vga_sync_unit/d[23]_23
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.124    10.063 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38/O
                         net (fo=1, routed)           1.165    11.228    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_38_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I1_O)        0.146    11.374 f  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11/O
                         net (fo=5, routed)           0.981    12.355    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_11_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.328    12.683 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_7/O
                         net (fo=2, routed)           1.011    13.694    nolabel_line97/rom/ADDRARDADDR[4]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.190ns (25.714%)  route 6.327ns (74.286%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.021     6.691    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.815 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696/O
                         net (fo=1, routed)           0.000     6.815    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.347 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     7.347    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.618 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127/CO[0]
                         net (fo=1, routed)           0.795     8.414    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127_n_3
    SLICE_X4Y32          LUT4 (Prop_lut4_I0_O)        0.373     8.787 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_42/O
                         net (fo=10, routed)          1.250    10.037    nolabel_line97/vga_sync_unit/d[11]_11
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124    10.161 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_15/O
                         net (fo=9, routed)           0.829    10.990    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.124    11.114 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_8/O
                         net (fo=7, routed)           1.434    12.548    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_8_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    12.672 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_4/O
                         net (fo=2, routed)           0.997    13.669    nolabel_line97/rom/ADDRARDADDR[7]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 2.190ns (25.714%)  route 6.327ns (74.286%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.631     5.152    nolabel_line97/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  nolabel_line97/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=114, routed)         1.021     6.691    nolabel_line97/vga_sync_unit/ADDRARDADDR[0]
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.815 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696/O
                         net (fo=1, routed)           0.000     6.815    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_696_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.347 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     7.347    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_336_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.618 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127/CO[0]
                         net (fo=1, routed)           0.795     8.414    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_127_n_3
    SLICE_X4Y32          LUT4 (Prop_lut4_I0_O)        0.373     8.787 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_42/O
                         net (fo=10, routed)          1.250    10.037    nolabel_line97/vga_sync_unit/d[11]_11
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.124    10.161 r  nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_15/O
                         net (fo=9, routed)           0.829    10.990    nolabel_line97/vga_sync_unit/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X7Y45          LUT3 (Prop_lut3_I0_O)        0.124    11.114 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_8/O
                         net (fo=7, routed)           1.434    12.548    nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_8_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    12.672 r  nolabel_line97/vga_sync_unit/rom_addr_next_reg_i_4/O
                         net (fo=2, routed)           0.997    13.669    nolabel_line97/rom/ADDRARDADDR[7]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line97/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line97/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.485    nolabel_line97/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  0.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line97/last_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/currentline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.656%)  route 0.183ns (46.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.592     1.475    nolabel_line97/clk_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  nolabel_line97/last_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  nolabel_line97/last_ena_reg/Q
                         net (fo=12, routed)          0.183     1.822    nolabel_line97/last_ena
    SLICE_X3Y51          LUT5 (Prop_lut5_I2_O)        0.048     1.870 r  nolabel_line97/currentline[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    nolabel_line97/currentline[0]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  nolabel_line97/currentline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.864     1.992    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  nolabel_line97/currentline_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.619    nolabel_line97/currentline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.560     1.443    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  baudRateInst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudRateInst/counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.702    baudRateInst/counter_reg[11]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  baudRateInst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    baudRateInst/counter_reg[8]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  baudRateInst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.956    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  baudRateInst/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    baudRateInst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  baudRateInst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.703    baudRateInst/counter_reg[15]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[12]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  baudRateInst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  baudRateInst/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.703    baudRateInst/counter_reg[19]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[16]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudRateInst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[23]/Q
                         net (fo=2, routed)           0.118     1.703    baudRateInst/counter_reg[23]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[20]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  baudRateInst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudRateInst/counter_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudRateInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.704    baudRateInst/counter_reg[27]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[24]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  baudRateInst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudRateInst/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  baudRateInst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.704    baudRateInst/counter_reg[31]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[28]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  baudRateInst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  baudRateInst/counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.559     1.442    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudRateInst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    baudRateInst/counter_reg[3]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  baudRateInst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    baudRateInst/counter_reg[0]_i_2_n_4
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.827     1.954    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    baudRateInst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudRateInst/baudClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/baudClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  baudRateInst/baudClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  baudRateInst/baudClk_reg/Q
                         net (fo=2, routed)           0.175     1.784    baudRateInst/baudClk
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  baudRateInst/baudClk_i_1/O
                         net (fo=1, routed)           0.000     1.829    baudRateInst/baudClk_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  baudRateInst/baudClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  baudRateInst/baudClk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.565    baudRateInst/baudClk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.560     1.443    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  baudRateInst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudRateInst/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.704    baudRateInst/counter_reg[7]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[4]_i_1_n_4
    SLICE_X35Y38         FDRE                                         r  baudRateInst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.956    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  baudRateInst/counter_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    baudRateInst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   nolabel_line97/rom/rom_addr_next_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   nolabel_line97/rom/rom_addr_next_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y52    lastInput_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y52    lastInput_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y52    lastInput_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y52    lastInput_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y52    lastInput_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y52    lastInput_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y52    lastInput_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y52    lastInput_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y52    lastInput_reg[4]/C



