Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 15 08:30:32 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Start_btn/r_1mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.315        0.000                      0                   48        0.185        0.000                      0                   48        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.315        0.000                      0                   48        0.185        0.000                      0                   48        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.887ns (51.028%)  route 1.811ns (48.972%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.616     5.137    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.419     5.556 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.841     6.397    U_UART/U_BAUD_Tick_Gen/count_reg[5]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.206 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.542 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.970     8.512    U_UART/U_BAUD_Tick_Gen/count_next0_carry__2_n_7
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.323     8.835 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.835    U_UART/U_BAUD_Tick_Gen/count_next[13]
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.838    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.075    15.150    U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.772ns (49.457%)  route 1.811ns (50.543%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.616     5.137    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.419     5.556 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.841     6.397    U_UART/U_BAUD_Tick_Gen/count_reg[5]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.206 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.425 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[0]
                         net (fo=1, routed)           0.970     8.395    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_7
    SLICE_X61Y68         LUT2 (Prop_lut2_I1_O)        0.325     8.720 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.720    U_UART/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X61Y68         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.839    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y68         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.075    15.151    U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 1.660ns (48.187%)  route 1.785ns (51.813%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.616     5.137    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.419     5.556 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.841     6.397    U_UART/U_BAUD_Tick_Gen/count_reg[5]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.904     7.301 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/O[3]
                         net (fo=1, routed)           0.944     8.245    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_4
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.337     8.582 r  U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.582    U_UART/U_BAUD_Tick_Gen/count_next[8]
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.838    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.075    15.150    U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.828ns (24.406%)  route 2.565ns (75.594%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.617     5.138    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y66         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.966     6.560    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.684 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.579     7.263    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          1.019     8.406    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.530 r  U_UART/U_BAUD_Tick_Gen/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.530    U_UART/U_BAUD_Tick_Gen/count_next[7]
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.838    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.031    15.106    U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.878ns (55.606%)  route 1.499ns (44.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.616     5.137    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.419     5.556 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.841     6.397    U_UART/U_BAUD_Tick_Gen/count_reg[5]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.206 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.521 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.179    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_4
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.335     8.514 r  U_UART/U_BAUD_Tick_Gen/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.514    U_UART/U_BAUD_Tick_Gen/count_next[12]
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.838    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.075    15.150    U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.828ns (26.206%)  route 2.332ns (73.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.617     5.138    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y66         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.966     6.560    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.684 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.579     7.263    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.786     8.173    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X61Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.297 r  U_UART/U_BAUD_Tick_Gen/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.297    U_UART/U_BAUD_Tick_Gen/count_next[10]
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.838    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.029    15.104    U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.828ns (26.340%)  route 2.315ns (73.660%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.617     5.138    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y66         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.966     6.560    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.684 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.579     7.263    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.770     8.157    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X61Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.281 r  U_UART/U_BAUD_Tick_Gen/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.281    U_UART/U_BAUD_Tick_Gen/count_next[6]
    SLICE_X61Y68         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.498    14.839    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y68         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    15.107    U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.768ns (56.846%)  route 1.342ns (43.154%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.616     5.137    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDCE (Prop_fdce_C_Q)         0.419     5.556 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.841     6.397    U_UART/U_BAUD_Tick_Gen/count_reg[5]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.206 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.206    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.445 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[2]
                         net (fo=1, routed)           0.501     7.946    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_5
    SLICE_X61Y69         LUT2 (Prop_lut2_I1_O)        0.301     8.247 r  U_UART/U_BAUD_Tick_Gen/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.247    U_UART/U_BAUD_Tick_Gen/count_next[11]
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.497    14.838    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y69         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.031    15.106    U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 1.633ns (53.843%)  route 1.400ns (46.157%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.617     5.138    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y66         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.673     6.267    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.904 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.904    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.123 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/O[0]
                         net (fo=1, routed)           0.726     7.850    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_7
    SLICE_X61Y67         LUT2 (Prop_lut2_I1_O)        0.321     8.171 r  U_UART/U_BAUD_Tick_Gen/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.171    U_UART/U_BAUD_Tick_Gen/count_next[5]
    SLICE_X61Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.500    14.841    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y67         FDCE (Setup_fdce_C_D)        0.075    15.153    U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.617     5.138    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X61Y66         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.966     6.560    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.684 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.579     7.263    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.387 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.582     7.969    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X64Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.501    14.842    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X64Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X64Y67         FDCE (Setup_fdce_C_D)       -0.016    15.049    U_UART/U_BAUD_Tick_Gen/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  7.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_Start_btn/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X60Y68         FDCE                                         r  U_Start_btn/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_Start_btn/counter_reg[1]/Q
                         net (fo=4, routed)           0.093     1.725    U_Start_btn/counter[1]
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.048     1.773 r  U_Start_btn/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    U_Start_btn/counter_0[4]
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    U_Start_btn/CLK
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y68         FDCE (Hold_fdce_C_D)         0.107     1.588    U_Start_btn/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_Start_btn/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X60Y68         FDCE                                         r  U_Start_btn/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_Start_btn/counter_reg[1]/Q
                         net (fo=4, routed)           0.093     1.725    U_Start_btn/counter[1]
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  U_Start_btn/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    U_Start_btn/counter_0[3]
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    U_Start_btn/CLK
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y68         FDCE (Hold_fdce_C_D)         0.091     1.572    U_Start_btn/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Start_btn/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.912%)  route 0.159ns (46.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Start_btn/counter_reg[3]/Q
                         net (fo=6, routed)           0.159     1.768    U_Start_btn/counter[3]
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  U_Start_btn/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_Start_btn/counter_0[6]
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.982    U_Start_btn/CLK
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/counter_reg[6]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y68         FDCE (Hold_fdce_C_D)         0.092     1.596    U_Start_btn/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_Start_btn/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Start_btn/counter_reg[3]/Q
                         net (fo=6, routed)           0.160     1.769    U_Start_btn/counter[3]
    SLICE_X62Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  U_Start_btn/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    U_Start_btn/counter_0[2]
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.982    U_Start_btn/CLK
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/counter_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y68         FDCE (Hold_fdce_C_D)         0.092     1.596    U_Start_btn/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_Start_btn/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.756%)  route 0.160ns (46.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Start_btn/counter_reg[3]/Q
                         net (fo=6, routed)           0.160     1.769    U_Start_btn/counter[3]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  U_Start_btn/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    U_Start_btn/counter_0[5]
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.982    U_Start_btn/CLK
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/counter_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y68         FDCE (Hold_fdce_C_D)         0.091     1.595    U_Start_btn/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_Start_btn/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/r_1mhz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.601%)  route 0.161ns (46.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X61Y68         FDCE                                         r  U_Start_btn/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Start_btn/counter_reg[3]/Q
                         net (fo=6, routed)           0.161     1.770    U_Start_btn/counter[3]
    SLICE_X62Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.815 r  U_Start_btn/r_1mhz_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_Start_btn/r_1mhz_1
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/r_1mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.982    U_Start_btn/CLK
    SLICE_X62Y68         FDCE                                         r  U_Start_btn/r_1mhz_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y68         FDCE (Hold_fdce_C_D)         0.092     1.596    U_Start_btn/r_1mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.470    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X64Y67         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=9, routed)           0.102     1.721    U_UART/U_UART_TX/w_tick
    SLICE_X64Y67         LUT3 (Prop_lut3_I0_O)        0.098     1.819 r  U_UART/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_UART/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y67         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.983    U_UART/U_UART_TX/CLK
    SLICE_X64Y67         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.121     1.591    U_UART/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.039%)  route 0.151ns (41.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  send_tx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  send_tx_data_reg_reg[6]/Q
                         net (fo=4, routed)           0.151     1.784    send_tx_data_reg[6]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  send_tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.829    send_tx_data_next[7]
    SLICE_X64Y68         FDCE                                         r  send_tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.982    clk_IBUF_BUFG
    SLICE_X64Y68         FDCE                                         r  send_tx_data_reg_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.120     1.589    send_tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.806%)  route 0.172ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.470    U_UART/U_UART_TX/CLK
    SLICE_X64Y67         FDCE                                         r  U_UART/U_UART_TX/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U_UART/U_UART_TX/data_count_reg[2]/Q
                         net (fo=3, routed)           0.172     1.807    U_UART/U_UART_TX/data_count[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  U_UART/U_UART_TX/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    U_UART/U_UART_TX/data_count[2]_i_1_n_0
    SLICE_X64Y67         FDCE                                         r  U_UART/U_UART_TX/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.983    U_UART/U_UART_TX/CLK
    SLICE_X64Y67         FDCE                                         r  U_UART/U_UART_TX/data_count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y67         FDCE (Hold_fdce_C_D)         0.121     1.591    U_UART/U_UART_TX/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Start_btn/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    U_Start_btn/CLK
    SLICE_X63Y68         FDCE                                         r  U_Start_btn/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_Start_btn/counter_reg[0]/Q
                         net (fo=5, routed)           0.168     1.778    U_Start_btn/counter[0]
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  U_Start_btn/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_Start_btn/counter_0[0]
    SLICE_X63Y68         FDCE                                         r  U_Start_btn/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.982    U_Start_btn/CLK
    SLICE_X63Y68         FDCE                                         r  U_Start_btn/counter_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y68         FDCE (Hold_fdce_C_D)         0.091     1.560    U_Start_btn/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y68   U_Start_btn/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   U_Start_btn/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   U_Start_btn/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y68   U_Start_btn/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y68   U_Start_btn/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   U_Start_btn/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   U_Start_btn/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y67   U_Start_btn/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   U_Start_btn/r_1mhz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y66   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y67   U_UART/U_UART_TX/data_count_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   U_UART/U_UART_TX/tx_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67   U_Start_btn/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   U_Start_btn/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   U_Start_btn/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   U_Start_btn/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   U_Start_btn/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   U_Start_btn/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   U_Start_btn/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   U_Start_btn/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   U_Start_btn/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   U_Start_btn/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   U_Start_btn/counter_reg[6]/C



