#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 28 13:49:24 2019
# Process ID: 16256
# Current directory: D:/Altele/Digilent/digilent/Risc-V_onSteroids
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14024 D:\Altele\Digilent\digilent\Risc-V_onSteroids\Risc-V_onSteroids.xpr
# Log file: D:/Altele/Digilent/digilent/Risc-V_onSteroids/vivado.log
# Journal file: D:/Altele/Digilent/digilent/Risc-V_onSteroids\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Altele/Digilent/digilent/Risc-V_onSteroids/Risc-V_onSteroids.xpr
INFO: [Project 1-313] Project file moved from 'D:/Programare/Digilent/Risc-V_onSteroids' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/Altele/Altele/Digilent/IP/xilinx.com_user_myip_1.0'; using path 'D:/Altele/Digilent/IP/xilinx.com_user_myip_1.0' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Altele/Digilent/IP/xilinx.com_user_myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 811.480 ; gain = 164.891
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Altele/Digilent/digilent/xilinx.com_user_myip_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Altele/Digilent/digilent/xilinx.com_user_myip_1.0'.
update_ip_catalog
update_ip_catalog
open_bd_design {D:/Altele/Digilent/digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /myip_0/riscv_clk(undef)
Successfully read diagram <design_1> from BD file <D:/Altele/Digilent/digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 997.121 ; gain = 103.492
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 13:51:23 2019...
