|ChipInterface
CLOCK_50 => agc_rom_new:rom.clock
CLOCK_50 => agc_ram:ram.clock
CLOCK_50 => Core:core.clock
KEY[0] => Core:core.reset_n
KEY[0] => agc_rom_new:rom.aclr
KEY[0] => agc_ram:ram.aclr


|ChipInterface|agc_rom_new:rom
aclr => aclr.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
addressstall_a => addressstall_a.IN1
addressstall_b => addressstall_b.IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b2f2:auto_generated.data_a[0]
data_a[1] => altsyncram_b2f2:auto_generated.data_a[1]
data_a[2] => altsyncram_b2f2:auto_generated.data_a[2]
data_a[3] => altsyncram_b2f2:auto_generated.data_a[3]
data_a[4] => altsyncram_b2f2:auto_generated.data_a[4]
data_a[5] => altsyncram_b2f2:auto_generated.data_a[5]
data_a[6] => altsyncram_b2f2:auto_generated.data_a[6]
data_a[7] => altsyncram_b2f2:auto_generated.data_a[7]
data_a[8] => altsyncram_b2f2:auto_generated.data_a[8]
data_a[9] => altsyncram_b2f2:auto_generated.data_a[9]
data_a[10] => altsyncram_b2f2:auto_generated.data_a[10]
data_a[11] => altsyncram_b2f2:auto_generated.data_a[11]
data_a[12] => altsyncram_b2f2:auto_generated.data_a[12]
data_a[13] => altsyncram_b2f2:auto_generated.data_a[13]
data_a[14] => altsyncram_b2f2:auto_generated.data_a[14]
data_b[0] => altsyncram_b2f2:auto_generated.data_b[0]
data_b[1] => altsyncram_b2f2:auto_generated.data_b[1]
data_b[2] => altsyncram_b2f2:auto_generated.data_b[2]
data_b[3] => altsyncram_b2f2:auto_generated.data_b[3]
data_b[4] => altsyncram_b2f2:auto_generated.data_b[4]
data_b[5] => altsyncram_b2f2:auto_generated.data_b[5]
data_b[6] => altsyncram_b2f2:auto_generated.data_b[6]
data_b[7] => altsyncram_b2f2:auto_generated.data_b[7]
data_b[8] => altsyncram_b2f2:auto_generated.data_b[8]
data_b[9] => altsyncram_b2f2:auto_generated.data_b[9]
data_b[10] => altsyncram_b2f2:auto_generated.data_b[10]
data_b[11] => altsyncram_b2f2:auto_generated.data_b[11]
data_b[12] => altsyncram_b2f2:auto_generated.data_b[12]
data_b[13] => altsyncram_b2f2:auto_generated.data_b[13]
data_b[14] => altsyncram_b2f2:auto_generated.data_b[14]
address_a[0] => altsyncram_b2f2:auto_generated.address_a[0]
address_a[1] => altsyncram_b2f2:auto_generated.address_a[1]
address_a[2] => altsyncram_b2f2:auto_generated.address_a[2]
address_a[3] => altsyncram_b2f2:auto_generated.address_a[3]
address_a[4] => altsyncram_b2f2:auto_generated.address_a[4]
address_a[5] => altsyncram_b2f2:auto_generated.address_a[5]
address_a[6] => altsyncram_b2f2:auto_generated.address_a[6]
address_a[7] => altsyncram_b2f2:auto_generated.address_a[7]
address_a[8] => altsyncram_b2f2:auto_generated.address_a[8]
address_a[9] => altsyncram_b2f2:auto_generated.address_a[9]
address_a[10] => altsyncram_b2f2:auto_generated.address_a[10]
address_a[11] => altsyncram_b2f2:auto_generated.address_a[11]
address_a[12] => altsyncram_b2f2:auto_generated.address_a[12]
address_a[13] => altsyncram_b2f2:auto_generated.address_a[13]
address_b[0] => altsyncram_b2f2:auto_generated.address_b[0]
address_b[1] => altsyncram_b2f2:auto_generated.address_b[1]
address_b[2] => altsyncram_b2f2:auto_generated.address_b[2]
address_b[3] => altsyncram_b2f2:auto_generated.address_b[3]
address_b[4] => altsyncram_b2f2:auto_generated.address_b[4]
address_b[5] => altsyncram_b2f2:auto_generated.address_b[5]
address_b[6] => altsyncram_b2f2:auto_generated.address_b[6]
address_b[7] => altsyncram_b2f2:auto_generated.address_b[7]
address_b[8] => altsyncram_b2f2:auto_generated.address_b[8]
address_b[9] => altsyncram_b2f2:auto_generated.address_b[9]
address_b[10] => altsyncram_b2f2:auto_generated.address_b[10]
address_b[11] => altsyncram_b2f2:auto_generated.address_b[11]
address_b[12] => altsyncram_b2f2:auto_generated.address_b[12]
address_b[13] => altsyncram_b2f2:auto_generated.address_b[13]
addressstall_a => altsyncram_b2f2:auto_generated.addressstall_a
addressstall_b => altsyncram_b2f2:auto_generated.addressstall_b
clock0 => altsyncram_b2f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_b2f2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b2f2:auto_generated.q_a[0]
q_a[1] <= altsyncram_b2f2:auto_generated.q_a[1]
q_a[2] <= altsyncram_b2f2:auto_generated.q_a[2]
q_a[3] <= altsyncram_b2f2:auto_generated.q_a[3]
q_a[4] <= altsyncram_b2f2:auto_generated.q_a[4]
q_a[5] <= altsyncram_b2f2:auto_generated.q_a[5]
q_a[6] <= altsyncram_b2f2:auto_generated.q_a[6]
q_a[7] <= altsyncram_b2f2:auto_generated.q_a[7]
q_a[8] <= altsyncram_b2f2:auto_generated.q_a[8]
q_a[9] <= altsyncram_b2f2:auto_generated.q_a[9]
q_a[10] <= altsyncram_b2f2:auto_generated.q_a[10]
q_a[11] <= altsyncram_b2f2:auto_generated.q_a[11]
q_a[12] <= altsyncram_b2f2:auto_generated.q_a[12]
q_a[13] <= altsyncram_b2f2:auto_generated.q_a[13]
q_a[14] <= altsyncram_b2f2:auto_generated.q_a[14]
q_b[0] <= altsyncram_b2f2:auto_generated.q_b[0]
q_b[1] <= altsyncram_b2f2:auto_generated.q_b[1]
q_b[2] <= altsyncram_b2f2:auto_generated.q_b[2]
q_b[3] <= altsyncram_b2f2:auto_generated.q_b[3]
q_b[4] <= altsyncram_b2f2:auto_generated.q_b[4]
q_b[5] <= altsyncram_b2f2:auto_generated.q_b[5]
q_b[6] <= altsyncram_b2f2:auto_generated.q_b[6]
q_b[7] <= altsyncram_b2f2:auto_generated.q_b[7]
q_b[8] <= altsyncram_b2f2:auto_generated.q_b[8]
q_b[9] <= altsyncram_b2f2:auto_generated.q_b[9]
q_b[10] <= altsyncram_b2f2:auto_generated.q_b[10]
q_b[11] <= altsyncram_b2f2:auto_generated.q_b[11]
q_b[12] <= altsyncram_b2f2:auto_generated.q_b[12]
q_b[13] <= altsyncram_b2f2:auto_generated.q_b[13]
q_b[14] <= altsyncram_b2f2:auto_generated.q_b[14]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[13] => _.IN0
address_a[13] => _.IN0
address_a[13] => addr_store_a[0].DATAIN
address_a[13] => _.IN0
address_a[13] => addrstall_reg_a[0].DATAIN
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
address_b[13] => _.IN0
address_b[13] => addrstall_reg_b[0].DATAIN
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block1a0.PORTAADDRSTALL
addressstall_a => ram_block1a1.PORTAADDRSTALL
addressstall_a => ram_block1a2.PORTAADDRSTALL
addressstall_a => ram_block1a3.PORTAADDRSTALL
addressstall_a => ram_block1a4.PORTAADDRSTALL
addressstall_a => ram_block1a5.PORTAADDRSTALL
addressstall_a => ram_block1a6.PORTAADDRSTALL
addressstall_a => ram_block1a7.PORTAADDRSTALL
addressstall_a => ram_block1a8.PORTAADDRSTALL
addressstall_a => ram_block1a9.PORTAADDRSTALL
addressstall_a => ram_block1a10.PORTAADDRSTALL
addressstall_a => ram_block1a11.PORTAADDRSTALL
addressstall_a => ram_block1a12.PORTAADDRSTALL
addressstall_a => ram_block1a13.PORTAADDRSTALL
addressstall_a => ram_block1a14.PORTAADDRSTALL
addressstall_a => ram_block1a15.PORTAADDRSTALL
addressstall_a => ram_block1a16.PORTAADDRSTALL
addressstall_a => ram_block1a17.PORTAADDRSTALL
addressstall_a => ram_block1a18.PORTAADDRSTALL
addressstall_a => ram_block1a19.PORTAADDRSTALL
addressstall_a => ram_block1a20.PORTAADDRSTALL
addressstall_a => ram_block1a21.PORTAADDRSTALL
addressstall_a => ram_block1a22.PORTAADDRSTALL
addressstall_a => ram_block1a23.PORTAADDRSTALL
addressstall_a => ram_block1a24.PORTAADDRSTALL
addressstall_a => ram_block1a25.PORTAADDRSTALL
addressstall_a => ram_block1a26.PORTAADDRSTALL
addressstall_a => ram_block1a27.PORTAADDRSTALL
addressstall_a => ram_block1a28.PORTAADDRSTALL
addressstall_a => ram_block1a29.PORTAADDRSTALL
addressstall_b => addr_store_b[0].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => addrstall_reg_b[0].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
addressstall_b => ram_block1a15.PORTBADDRSTALL
addressstall_b => ram_block1a16.PORTBADDRSTALL
addressstall_b => ram_block1a17.PORTBADDRSTALL
addressstall_b => ram_block1a18.PORTBADDRSTALL
addressstall_b => ram_block1a19.PORTBADDRSTALL
addressstall_b => ram_block1a20.PORTBADDRSTALL
addressstall_b => ram_block1a21.PORTBADDRSTALL
addressstall_b => ram_block1a22.PORTBADDRSTALL
addressstall_b => ram_block1a23.PORTBADDRSTALL
addressstall_b => ram_block1a24.PORTBADDRSTALL
addressstall_b => ram_block1a25.PORTBADDRSTALL
addressstall_b => ram_block1a26.PORTBADDRSTALL
addressstall_b => ram_block1a27.PORTBADDRSTALL
addressstall_b => ram_block1a28.PORTBADDRSTALL
addressstall_b => ram_block1a29.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => addr_store_a[0].CLK
clock0 => addr_store_b[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => addrstall_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a18.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a19.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a20.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a21.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a22.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a23.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a24.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a25.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a26.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a27.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a28.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a29.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a15.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a16.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a17.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a18.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a19.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a20.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a21.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a22.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a23.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a24.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a25.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a26.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a27.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a28.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a29.PORTBDATAIN
q_a[0] <= mux_3hb:mux4.result[0]
q_a[1] <= mux_3hb:mux4.result[1]
q_a[2] <= mux_3hb:mux4.result[2]
q_a[3] <= mux_3hb:mux4.result[3]
q_a[4] <= mux_3hb:mux4.result[4]
q_a[5] <= mux_3hb:mux4.result[5]
q_a[6] <= mux_3hb:mux4.result[6]
q_a[7] <= mux_3hb:mux4.result[7]
q_a[8] <= mux_3hb:mux4.result[8]
q_a[9] <= mux_3hb:mux4.result[9]
q_a[10] <= mux_3hb:mux4.result[10]
q_a[11] <= mux_3hb:mux4.result[11]
q_a[12] <= mux_3hb:mux4.result[12]
q_a[13] <= mux_3hb:mux4.result[13]
q_a[14] <= mux_3hb:mux4.result[14]
q_b[0] <= mux_3hb:mux5.result[0]
q_b[1] <= mux_3hb:mux5.result[1]
q_b[2] <= mux_3hb:mux5.result[2]
q_b[3] <= mux_3hb:mux5.result[3]
q_b[4] <= mux_3hb:mux5.result[4]
q_b[5] <= mux_3hb:mux5.result[5]
q_b[6] <= mux_3hb:mux5.result[6]
q_b[7] <= mux_3hb:mux5.result[7]
q_b[8] <= mux_3hb:mux5.result[8]
q_b[9] <= mux_3hb:mux5.result[9]
q_b[10] <= mux_3hb:mux5.result[10]
q_b[11] <= mux_3hb:mux5.result[11]
q_b[12] <= mux_3hb:mux5.result[12]
q_b[13] <= mux_3hb:mux5.result[13]
q_b[14] <= mux_3hb:mux5.result[14]


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|decode_u0a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|mux_3hb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w0_n0_mux_dataout.IN1
data[16] => l1_w1_n0_mux_dataout.IN1
data[17] => l1_w2_n0_mux_dataout.IN1
data[18] => l1_w3_n0_mux_dataout.IN1
data[19] => l1_w4_n0_mux_dataout.IN1
data[20] => l1_w5_n0_mux_dataout.IN1
data[21] => l1_w6_n0_mux_dataout.IN1
data[22] => l1_w7_n0_mux_dataout.IN1
data[23] => l1_w8_n0_mux_dataout.IN1
data[24] => l1_w9_n0_mux_dataout.IN1
data[25] => l1_w10_n0_mux_dataout.IN1
data[26] => l1_w11_n0_mux_dataout.IN1
data[27] => l1_w12_n0_mux_dataout.IN1
data[28] => l1_w13_n0_mux_dataout.IN1
data[29] => l1_w14_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|ChipInterface|agc_rom_new:rom|altsyncram:altsyncram_component|altsyncram_b2f2:auto_generated|mux_3hb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w0_n0_mux_dataout.IN1
data[16] => l1_w1_n0_mux_dataout.IN1
data[17] => l1_w2_n0_mux_dataout.IN1
data[18] => l1_w3_n0_mux_dataout.IN1
data[19] => l1_w4_n0_mux_dataout.IN1
data[20] => l1_w5_n0_mux_dataout.IN1
data[21] => l1_w6_n0_mux_dataout.IN1
data[22] => l1_w7_n0_mux_dataout.IN1
data[23] => l1_w8_n0_mux_dataout.IN1
data[24] => l1_w9_n0_mux_dataout.IN1
data[25] => l1_w10_n0_mux_dataout.IN1
data[26] => l1_w11_n0_mux_dataout.IN1
data[27] => l1_w12_n0_mux_dataout.IN1
data[28] => l1_w13_n0_mux_dataout.IN1
data[29] => l1_w14_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|ChipInterface|agc_ram:ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
rd_addressstall => rd_addressstall.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b


|ChipInterface|agc_ram:ram|altsyncram:altsyncram_component
wren_a => altsyncram_rp92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_rp92:auto_generated.rden_b
data_a[0] => altsyncram_rp92:auto_generated.data_a[0]
data_a[1] => altsyncram_rp92:auto_generated.data_a[1]
data_a[2] => altsyncram_rp92:auto_generated.data_a[2]
data_a[3] => altsyncram_rp92:auto_generated.data_a[3]
data_a[4] => altsyncram_rp92:auto_generated.data_a[4]
data_a[5] => altsyncram_rp92:auto_generated.data_a[5]
data_a[6] => altsyncram_rp92:auto_generated.data_a[6]
data_a[7] => altsyncram_rp92:auto_generated.data_a[7]
data_a[8] => altsyncram_rp92:auto_generated.data_a[8]
data_a[9] => altsyncram_rp92:auto_generated.data_a[9]
data_a[10] => altsyncram_rp92:auto_generated.data_a[10]
data_a[11] => altsyncram_rp92:auto_generated.data_a[11]
data_a[12] => altsyncram_rp92:auto_generated.data_a[12]
data_a[13] => altsyncram_rp92:auto_generated.data_a[13]
data_a[14] => altsyncram_rp92:auto_generated.data_a[14]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
address_a[0] => altsyncram_rp92:auto_generated.address_a[0]
address_a[1] => altsyncram_rp92:auto_generated.address_a[1]
address_a[2] => altsyncram_rp92:auto_generated.address_a[2]
address_a[3] => altsyncram_rp92:auto_generated.address_a[3]
address_a[4] => altsyncram_rp92:auto_generated.address_a[4]
address_a[5] => altsyncram_rp92:auto_generated.address_a[5]
address_a[6] => altsyncram_rp92:auto_generated.address_a[6]
address_a[7] => altsyncram_rp92:auto_generated.address_a[7]
address_a[8] => altsyncram_rp92:auto_generated.address_a[8]
address_a[9] => altsyncram_rp92:auto_generated.address_a[9]
address_a[10] => altsyncram_rp92:auto_generated.address_a[10]
address_b[0] => altsyncram_rp92:auto_generated.address_b[0]
address_b[1] => altsyncram_rp92:auto_generated.address_b[1]
address_b[2] => altsyncram_rp92:auto_generated.address_b[2]
address_b[3] => altsyncram_rp92:auto_generated.address_b[3]
address_b[4] => altsyncram_rp92:auto_generated.address_b[4]
address_b[5] => altsyncram_rp92:auto_generated.address_b[5]
address_b[6] => altsyncram_rp92:auto_generated.address_b[6]
address_b[7] => altsyncram_rp92:auto_generated.address_b[7]
address_b[8] => altsyncram_rp92:auto_generated.address_b[8]
address_b[9] => altsyncram_rp92:auto_generated.address_b[9]
address_b[10] => altsyncram_rp92:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => altsyncram_rp92:auto_generated.addressstall_b
clock0 => altsyncram_rp92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_rp92:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_b[0] <= altsyncram_rp92:auto_generated.q_b[0]
q_b[1] <= altsyncram_rp92:auto_generated.q_b[1]
q_b[2] <= altsyncram_rp92:auto_generated.q_b[2]
q_b[3] <= altsyncram_rp92:auto_generated.q_b[3]
q_b[4] <= altsyncram_rp92:auto_generated.q_b[4]
q_b[5] <= altsyncram_rp92:auto_generated.q_b[5]
q_b[6] <= altsyncram_rp92:auto_generated.q_b[6]
q_b[7] <= altsyncram_rp92:auto_generated.q_b[7]
q_b[8] <= altsyncram_rp92:auto_generated.q_b[8]
q_b[9] <= altsyncram_rp92:auto_generated.q_b[9]
q_b[10] <= altsyncram_rp92:auto_generated.q_b[10]
q_b[11] <= altsyncram_rp92:auto_generated.q_b[11]
q_b[12] <= altsyncram_rp92:auto_generated.q_b[12]
q_b[13] <= altsyncram_rp92:auto_generated.q_b[13]
q_b[14] <= altsyncram_rp92:auto_generated.q_b[14]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ChipInterface|agc_ram:ram|altsyncram:altsyncram_component|altsyncram_rp92:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
addressstall_b => ram_block1a8.PORTBADDRSTALL
addressstall_b => ram_block1a9.PORTBADDRSTALL
addressstall_b => ram_block1a10.PORTBADDRSTALL
addressstall_b => ram_block1a11.PORTBADDRSTALL
addressstall_b => ram_block1a12.PORTBADDRSTALL
addressstall_b => ram_block1a13.PORTBADDRSTALL
addressstall_b => ram_block1a14.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE


|ChipInterface|Core:core
clock => decode:Decoder.clock
clock => register_file:rf.clock
clock => flush_W.CLK
clock => alu_out_W[0].CLK
clock => alu_out_W[1].CLK
clock => alu_out_W[2].CLK
clock => alu_out_W[3].CLK
clock => alu_out_W[4].CLK
clock => alu_out_W[5].CLK
clock => alu_out_W[6].CLK
clock => alu_out_W[7].CLK
clock => alu_out_W[8].CLK
clock => alu_out_W[9].CLK
clock => alu_out_W[10].CLK
clock => alu_out_W[11].CLK
clock => alu_out_W[12].CLK
clock => alu_out_W[13].CLK
clock => alu_out_W[14].CLK
clock => alu_out_W[15].CLK
clock => alu_out_W[16].CLK
clock => alu_out_W[17].CLK
clock => alu_out_W[18].CLK
clock => alu_out_W[19].CLK
clock => alu_out_W[20].CLK
clock => alu_out_W[21].CLK
clock => alu_out_W[22].CLK
clock => alu_out_W[23].CLK
clock => alu_out_W[24].CLK
clock => alu_out_W[25].CLK
clock => alu_out_W[26].CLK
clock => alu_out_W[27].CLK
clock => alu_out_W[28].CLK
clock => alu_out_W[29].CLK
clock => ctrl_W.in_ROM.CLK
clock => ctrl_W.FB[0].CLK
clock => ctrl_W.FB[1].CLK
clock => ctrl_W.FB[2].CLK
clock => ctrl_W.EB[0].CLK
clock => ctrl_W.EB[1].CLK
clock => ctrl_W.EB[2].CLK
clock => ctrl_W.halt.CLK
clock => ctrl_W.index.CLK
clock => ctrl_W.pc[0].CLK
clock => ctrl_W.pc[1].CLK
clock => ctrl_W.pc[2].CLK
clock => ctrl_W.pc[3].CLK
clock => ctrl_W.pc[4].CLK
clock => ctrl_W.pc[5].CLK
clock => ctrl_W.pc[6].CLK
clock => ctrl_W.pc[7].CLK
clock => ctrl_W.pc[8].CLK
clock => ctrl_W.pc[9].CLK
clock => ctrl_W.pc[10].CLK
clock => ctrl_W.pc[11].CLK
clock => ctrl_W.pc[12].CLK
clock => ctrl_W.pc[13].CLK
clock => ctrl_W.pc[14].CLK
clock => ctrl_W.K[0].CLK
clock => ctrl_W.K[1].CLK
clock => ctrl_W.K[2].CLK
clock => ctrl_W.K[3].CLK
clock => ctrl_W.K[4].CLK
clock => ctrl_W.K[5].CLK
clock => ctrl_W.K[6].CLK
clock => ctrl_W.K[7].CLK
clock => ctrl_W.K[8].CLK
clock => ctrl_W.K[9].CLK
clock => ctrl_W.K[10].CLK
clock => ctrl_W.K[11].CLK
clock => ctrl_W.IO_write_en.CLK
clock => ctrl_W.IO_reg_sel[0].CLK
clock => ctrl_W.IO_reg_sel[1].CLK
clock => ctrl_W.IO_reg_sel[2].CLK
clock => ctrl_W.IO_reg_sel[3].CLK
clock => ctrl_W.RAM_write_en.CLK
clock => ctrl_W.rd.CLK
clock => ctrl_W.branch[0].CLK
clock => ctrl_W.branch[1].CLK
clock => ctrl_W.alu_src2[0].CLK
clock => ctrl_W.alu_src2[1].CLK
clock => ctrl_W.alu_src1[0].CLK
clock => ctrl_W.alu_src1[1].CLK
clock => ctrl_W.rs2_sel[0].CLK
clock => ctrl_W.rs2_sel[1].CLK
clock => ctrl_W.rs2_sel[2].CLK
clock => ctrl_W.rs2_sel[3].CLK
clock => ctrl_W.rs1_sel[0].CLK
clock => ctrl_W.rs1_sel[1].CLK
clock => ctrl_W.rs1_sel[2].CLK
clock => ctrl_W.rs1_sel[3].CLK
clock => ctrl_W.wr2_en.CLK
clock => ctrl_W.wr1_en.CLK
clock => ctrl_W.wr2_sel[0].CLK
clock => ctrl_W.wr2_sel[1].CLK
clock => ctrl_W.wr2_sel[2].CLK
clock => ctrl_W.wr2_sel[3].CLK
clock => ctrl_W.wr1_sel[0].CLK
clock => ctrl_W.wr1_sel[1].CLK
clock => ctrl_W.wr1_sel[2].CLK
clock => ctrl_W.wr1_sel[3].CLK
clock => ctrl_W.data_read_en.CLK
clock => ctrl_W.alu_op[0].CLK
clock => ctrl_W.alu_op[1].CLK
clock => ctrl_W.alu_op[2].CLK
clock => ctrl_W.alu_op[3].CLK
clock => IO_read_data_E[0].CLK
clock => IO_read_data_E[1].CLK
clock => IO_read_data_E[2].CLK
clock => IO_read_data_E[3].CLK
clock => IO_read_data_E[4].CLK
clock => IO_read_data_E[5].CLK
clock => IO_read_data_E[6].CLK
clock => IO_read_data_E[7].CLK
clock => IO_read_data_E[8].CLK
clock => IO_read_data_E[9].CLK
clock => IO_read_data_E[10].CLK
clock => IO_read_data_E[11].CLK
clock => IO_read_data_E[12].CLK
clock => IO_read_data_E[13].CLK
clock => IO_read_data_E[14].CLK
clock => rs2_data_E[0].CLK
clock => rs2_data_E[1].CLK
clock => rs2_data_E[2].CLK
clock => rs2_data_E[3].CLK
clock => rs2_data_E[4].CLK
clock => rs2_data_E[5].CLK
clock => rs2_data_E[6].CLK
clock => rs2_data_E[7].CLK
clock => rs2_data_E[8].CLK
clock => rs2_data_E[9].CLK
clock => rs2_data_E[10].CLK
clock => rs2_data_E[11].CLK
clock => rs2_data_E[12].CLK
clock => rs2_data_E[13].CLK
clock => rs2_data_E[14].CLK
clock => rs1_data_E[0].CLK
clock => rs1_data_E[1].CLK
clock => rs1_data_E[2].CLK
clock => rs1_data_E[3].CLK
clock => rs1_data_E[4].CLK
clock => rs1_data_E[5].CLK
clock => rs1_data_E[6].CLK
clock => rs1_data_E[7].CLK
clock => rs1_data_E[8].CLK
clock => rs1_data_E[9].CLK
clock => rs1_data_E[10].CLK
clock => rs1_data_E[11].CLK
clock => rs1_data_E[12].CLK
clock => rs1_data_E[13].CLK
clock => rs1_data_E[14].CLK
clock => ctrl_E.in_ROM.CLK
clock => ctrl_E.FB[0].CLK
clock => ctrl_E.FB[1].CLK
clock => ctrl_E.FB[2].CLK
clock => ctrl_E.EB[0].CLK
clock => ctrl_E.EB[1].CLK
clock => ctrl_E.EB[2].CLK
clock => ctrl_E.halt.CLK
clock => ctrl_E.index.CLK
clock => ctrl_E.pc[0].CLK
clock => ctrl_E.pc[1].CLK
clock => ctrl_E.pc[2].CLK
clock => ctrl_E.pc[3].CLK
clock => ctrl_E.pc[4].CLK
clock => ctrl_E.pc[5].CLK
clock => ctrl_E.pc[6].CLK
clock => ctrl_E.pc[7].CLK
clock => ctrl_E.pc[8].CLK
clock => ctrl_E.pc[9].CLK
clock => ctrl_E.pc[10].CLK
clock => ctrl_E.pc[11].CLK
clock => ctrl_E.pc[12].CLK
clock => ctrl_E.pc[13].CLK
clock => ctrl_E.pc[14].CLK
clock => ctrl_E.K[0].CLK
clock => ctrl_E.K[1].CLK
clock => ctrl_E.K[2].CLK
clock => ctrl_E.K[3].CLK
clock => ctrl_E.K[4].CLK
clock => ctrl_E.K[5].CLK
clock => ctrl_E.K[6].CLK
clock => ctrl_E.K[7].CLK
clock => ctrl_E.K[8].CLK
clock => ctrl_E.K[9].CLK
clock => ctrl_E.K[10].CLK
clock => ctrl_E.K[11].CLK
clock => ctrl_E.IO_write_en.CLK
clock => ctrl_E.IO_reg_sel[0].CLK
clock => ctrl_E.IO_reg_sel[1].CLK
clock => ctrl_E.IO_reg_sel[2].CLK
clock => ctrl_E.IO_reg_sel[3].CLK
clock => ctrl_E.RAM_write_en.CLK
clock => ctrl_E.rd.CLK
clock => ctrl_E.branch[0].CLK
clock => ctrl_E.branch[1].CLK
clock => ctrl_E.alu_src2[0].CLK
clock => ctrl_E.alu_src2[1].CLK
clock => ctrl_E.alu_src1[0].CLK
clock => ctrl_E.alu_src1[1].CLK
clock => ctrl_E.rs2_sel[0].CLK
clock => ctrl_E.rs2_sel[1].CLK
clock => ctrl_E.rs2_sel[2].CLK
clock => ctrl_E.rs2_sel[3].CLK
clock => ctrl_E.rs1_sel[0].CLK
clock => ctrl_E.rs1_sel[1].CLK
clock => ctrl_E.rs1_sel[2].CLK
clock => ctrl_E.rs1_sel[3].CLK
clock => ctrl_E.wr2_en.CLK
clock => ctrl_E.wr1_en.CLK
clock => ctrl_E.wr2_sel[0].CLK
clock => ctrl_E.wr2_sel[1].CLK
clock => ctrl_E.wr2_sel[2].CLK
clock => ctrl_E.wr2_sel[3].CLK
clock => ctrl_E.wr1_sel[0].CLK
clock => ctrl_E.wr1_sel[1].CLK
clock => ctrl_E.wr1_sel[2].CLK
clock => ctrl_E.wr1_sel[3].CLK
clock => ctrl_E.data_read_en.CLK
clock => ctrl_E.alu_op[0].CLK
clock => ctrl_E.alu_op[1].CLK
clock => ctrl_E.alu_op[2].CLK
clock => ctrl_E.alu_op[3].CLK
clock => pc_D[0].CLK
clock => pc_D[1].CLK
clock => pc_D[2].CLK
clock => pc_D[3].CLK
clock => pc_D[4].CLK
clock => pc_D[5].CLK
clock => pc_D[6].CLK
clock => pc_D[7].CLK
clock => pc_D[8].CLK
clock => pc_D[9].CLK
clock => pc_D[10].CLK
clock => pc_D[11].CLK
clock => register:PC_Register.clk
reset_n => register:PC_Register.rst_l
reset_n => decode:Decoder.rst_l
reset_n => register_file:rf.rst_l
reset_n => IO_read_data_E[0].ACLR
reset_n => IO_read_data_E[1].ACLR
reset_n => IO_read_data_E[2].ACLR
reset_n => IO_read_data_E[3].ACLR
reset_n => IO_read_data_E[4].ACLR
reset_n => IO_read_data_E[5].ACLR
reset_n => IO_read_data_E[6].ACLR
reset_n => IO_read_data_E[7].ACLR
reset_n => IO_read_data_E[8].ACLR
reset_n => IO_read_data_E[9].ACLR
reset_n => IO_read_data_E[10].ACLR
reset_n => IO_read_data_E[11].ACLR
reset_n => IO_read_data_E[12].ACLR
reset_n => IO_read_data_E[13].ACLR
reset_n => IO_read_data_E[14].ACLR
reset_n => rs2_data_E[0].ACLR
reset_n => rs2_data_E[1].ACLR
reset_n => rs2_data_E[2].ACLR
reset_n => rs2_data_E[3].ACLR
reset_n => rs2_data_E[4].ACLR
reset_n => rs2_data_E[5].ACLR
reset_n => rs2_data_E[6].ACLR
reset_n => rs2_data_E[7].ACLR
reset_n => rs2_data_E[8].ACLR
reset_n => rs2_data_E[9].ACLR
reset_n => rs2_data_E[10].ACLR
reset_n => rs2_data_E[11].ACLR
reset_n => rs2_data_E[12].ACLR
reset_n => rs2_data_E[13].ACLR
reset_n => rs2_data_E[14].ACLR
reset_n => rs1_data_E[0].ACLR
reset_n => rs1_data_E[1].ACLR
reset_n => rs1_data_E[2].ACLR
reset_n => rs1_data_E[3].ACLR
reset_n => rs1_data_E[4].ACLR
reset_n => rs1_data_E[5].ACLR
reset_n => rs1_data_E[6].ACLR
reset_n => rs1_data_E[7].ACLR
reset_n => rs1_data_E[8].ACLR
reset_n => rs1_data_E[9].ACLR
reset_n => rs1_data_E[10].ACLR
reset_n => rs1_data_E[11].ACLR
reset_n => rs1_data_E[12].ACLR
reset_n => rs1_data_E[13].ACLR
reset_n => rs1_data_E[14].ACLR
reset_n => ctrl_E.in_ROM.ACLR
reset_n => ctrl_E.FB[0].ACLR
reset_n => ctrl_E.FB[1].ACLR
reset_n => ctrl_E.FB[2].ACLR
reset_n => ctrl_E.EB[0].ACLR
reset_n => ctrl_E.EB[1].ACLR
reset_n => ctrl_E.EB[2].ACLR
reset_n => ctrl_E.halt.ACLR
reset_n => ctrl_E.index.ACLR
reset_n => ctrl_E.pc[0].ACLR
reset_n => ctrl_E.pc[1].ACLR
reset_n => ctrl_E.pc[2].ACLR
reset_n => ctrl_E.pc[3].ACLR
reset_n => ctrl_E.pc[4].ACLR
reset_n => ctrl_E.pc[5].ACLR
reset_n => ctrl_E.pc[6].ACLR
reset_n => ctrl_E.pc[7].ACLR
reset_n => ctrl_E.pc[8].ACLR
reset_n => ctrl_E.pc[9].ACLR
reset_n => ctrl_E.pc[10].ACLR
reset_n => ctrl_E.pc[11].ACLR
reset_n => ctrl_E.pc[12].ACLR
reset_n => ctrl_E.pc[13].ACLR
reset_n => ctrl_E.pc[14].ACLR
reset_n => ctrl_E.K[0].ACLR
reset_n => ctrl_E.K[1].ACLR
reset_n => ctrl_E.K[2].ACLR
reset_n => ctrl_E.K[3].ACLR
reset_n => ctrl_E.K[4].ACLR
reset_n => ctrl_E.K[5].ACLR
reset_n => ctrl_E.K[6].ACLR
reset_n => ctrl_E.K[7].ACLR
reset_n => ctrl_E.K[8].ACLR
reset_n => ctrl_E.K[9].ACLR
reset_n => ctrl_E.K[10].ACLR
reset_n => ctrl_E.K[11].ACLR
reset_n => ctrl_E.IO_write_en.ACLR
reset_n => ctrl_E.IO_reg_sel[0].ACLR
reset_n => ctrl_E.IO_reg_sel[1].ACLR
reset_n => ctrl_E.IO_reg_sel[2].ACLR
reset_n => ctrl_E.IO_reg_sel[3].ACLR
reset_n => ctrl_E.RAM_write_en.ACLR
reset_n => ctrl_E.rd.ACLR
reset_n => ctrl_E.branch[0].ACLR
reset_n => ctrl_E.branch[1].ACLR
reset_n => ctrl_E.alu_src2[0].PRESET
reset_n => ctrl_E.alu_src2[1].PRESET
reset_n => ctrl_E.alu_src1[0].PRESET
reset_n => ctrl_E.alu_src1[1].ACLR
reset_n => ctrl_E.rs2_sel[0].ACLR
reset_n => ctrl_E.rs2_sel[1].ACLR
reset_n => ctrl_E.rs2_sel[2].ACLR
reset_n => ctrl_E.rs2_sel[3].ACLR
reset_n => ctrl_E.rs1_sel[0].ACLR
reset_n => ctrl_E.rs1_sel[1].ACLR
reset_n => ctrl_E.rs1_sel[2].ACLR
reset_n => ctrl_E.rs1_sel[3].ACLR
reset_n => ctrl_E.wr2_en.ACLR
reset_n => ctrl_E.wr1_en.ACLR
reset_n => ctrl_E.wr2_sel[0].ACLR
reset_n => ctrl_E.wr2_sel[1].ACLR
reset_n => ctrl_E.wr2_sel[2].ACLR
reset_n => ctrl_E.wr2_sel[3].ACLR
reset_n => ctrl_E.wr1_sel[0].ACLR
reset_n => ctrl_E.wr1_sel[1].ACLR
reset_n => ctrl_E.wr1_sel[2].ACLR
reset_n => ctrl_E.wr1_sel[3].ACLR
reset_n => ctrl_E.data_read_en.PRESET
reset_n => ctrl_E.alu_op[0].ACLR
reset_n => ctrl_E.alu_op[1].ACLR
reset_n => ctrl_E.alu_op[2].ACLR
reset_n => ctrl_E.alu_op[3].ACLR
reset_n => flush_W.ACLR
reset_n => alu_out_W[0].ACLR
reset_n => alu_out_W[1].ACLR
reset_n => alu_out_W[2].ACLR
reset_n => alu_out_W[3].ACLR
reset_n => alu_out_W[4].ACLR
reset_n => alu_out_W[5].ACLR
reset_n => alu_out_W[6].ACLR
reset_n => alu_out_W[7].ACLR
reset_n => alu_out_W[8].ACLR
reset_n => alu_out_W[9].ACLR
reset_n => alu_out_W[10].ACLR
reset_n => alu_out_W[11].ACLR
reset_n => alu_out_W[12].ACLR
reset_n => alu_out_W[13].ACLR
reset_n => alu_out_W[14].ACLR
reset_n => alu_out_W[15].ACLR
reset_n => alu_out_W[16].ACLR
reset_n => alu_out_W[17].ACLR
reset_n => alu_out_W[18].ACLR
reset_n => alu_out_W[19].ACLR
reset_n => alu_out_W[20].ACLR
reset_n => alu_out_W[21].ACLR
reset_n => alu_out_W[22].ACLR
reset_n => alu_out_W[23].ACLR
reset_n => alu_out_W[24].ACLR
reset_n => alu_out_W[25].ACLR
reset_n => alu_out_W[26].ACLR
reset_n => alu_out_W[27].ACLR
reset_n => alu_out_W[28].ACLR
reset_n => alu_out_W[29].ACLR
reset_n => ctrl_W.in_ROM.ACLR
reset_n => ctrl_W.FB[0].ACLR
reset_n => ctrl_W.FB[1].ACLR
reset_n => ctrl_W.FB[2].ACLR
reset_n => ctrl_W.EB[0].ACLR
reset_n => ctrl_W.EB[1].ACLR
reset_n => ctrl_W.EB[2].ACLR
reset_n => ctrl_W.halt.ACLR
reset_n => ctrl_W.index.ACLR
reset_n => ctrl_W.pc[0].ACLR
reset_n => ctrl_W.pc[1].ACLR
reset_n => ctrl_W.pc[2].ACLR
reset_n => ctrl_W.pc[3].ACLR
reset_n => ctrl_W.pc[4].ACLR
reset_n => ctrl_W.pc[5].ACLR
reset_n => ctrl_W.pc[6].ACLR
reset_n => ctrl_W.pc[7].ACLR
reset_n => ctrl_W.pc[8].ACLR
reset_n => ctrl_W.pc[9].ACLR
reset_n => ctrl_W.pc[10].ACLR
reset_n => ctrl_W.pc[11].ACLR
reset_n => ctrl_W.pc[12].ACLR
reset_n => ctrl_W.pc[13].ACLR
reset_n => ctrl_W.pc[14].ACLR
reset_n => ctrl_W.K[0].ACLR
reset_n => ctrl_W.K[1].ACLR
reset_n => ctrl_W.K[2].ACLR
reset_n => ctrl_W.K[3].ACLR
reset_n => ctrl_W.K[4].ACLR
reset_n => ctrl_W.K[5].ACLR
reset_n => ctrl_W.K[6].ACLR
reset_n => ctrl_W.K[7].ACLR
reset_n => ctrl_W.K[8].ACLR
reset_n => ctrl_W.K[9].ACLR
reset_n => ctrl_W.K[10].ACLR
reset_n => ctrl_W.K[11].ACLR
reset_n => ctrl_W.IO_write_en.ACLR
reset_n => ctrl_W.IO_reg_sel[0].ACLR
reset_n => ctrl_W.IO_reg_sel[1].ACLR
reset_n => ctrl_W.IO_reg_sel[2].ACLR
reset_n => ctrl_W.IO_reg_sel[3].ACLR
reset_n => ctrl_W.RAM_write_en.ACLR
reset_n => ctrl_W.rd.ACLR
reset_n => ctrl_W.branch[0].ACLR
reset_n => ctrl_W.branch[1].ACLR
reset_n => ctrl_W.alu_src2[0].PRESET
reset_n => ctrl_W.alu_src2[1].PRESET
reset_n => ctrl_W.alu_src1[0].PRESET
reset_n => ctrl_W.alu_src1[1].ACLR
reset_n => ctrl_W.rs2_sel[0].ACLR
reset_n => ctrl_W.rs2_sel[1].ACLR
reset_n => ctrl_W.rs2_sel[2].ACLR
reset_n => ctrl_W.rs2_sel[3].ACLR
reset_n => ctrl_W.rs1_sel[0].ACLR
reset_n => ctrl_W.rs1_sel[1].ACLR
reset_n => ctrl_W.rs1_sel[2].ACLR
reset_n => ctrl_W.rs1_sel[3].ACLR
reset_n => ctrl_W.wr2_en.ACLR
reset_n => ctrl_W.wr1_en.ACLR
reset_n => ctrl_W.wr2_sel[0].ACLR
reset_n => ctrl_W.wr2_sel[1].ACLR
reset_n => ctrl_W.wr2_sel[2].ACLR
reset_n => ctrl_W.wr2_sel[3].ACLR
reset_n => ctrl_W.wr1_sel[0].ACLR
reset_n => ctrl_W.wr1_sel[1].ACLR
reset_n => ctrl_W.wr1_sel[2].ACLR
reset_n => ctrl_W.wr1_sel[3].ACLR
reset_n => ctrl_W.data_read_en.PRESET
reset_n => ctrl_W.alu_op[0].ACLR
reset_n => ctrl_W.alu_op[1].ACLR
reset_n => ctrl_W.alu_op[2].ACLR
reset_n => ctrl_W.alu_op[3].ACLR
reset_n => pc_D[0].ACLR
reset_n => pc_D[1].ACLR
reset_n => pc_D[2].ACLR
reset_n => pc_D[3].ACLR
reset_n => pc_D[4].ACLR
reset_n => pc_D[5].ACLR
reset_n => pc_D[6].ACLR
reset_n => pc_D[7].ACLR
reset_n => pc_D[8].ACLR
reset_n => pc_D[9].ACLR
reset_n => pc_D[10].ACLR
reset_n => pc_D[11].PRESET
ROM_pc_data[0] => decode:Decoder.instr[0]
ROM_pc_data[1] => decode:Decoder.instr[1]
ROM_pc_data[2] => decode:Decoder.instr[2]
ROM_pc_data[3] => decode:Decoder.instr[3]
ROM_pc_data[4] => decode:Decoder.instr[4]
ROM_pc_data[5] => decode:Decoder.instr[5]
ROM_pc_data[6] => decode:Decoder.instr[6]
ROM_pc_data[7] => decode:Decoder.instr[7]
ROM_pc_data[8] => decode:Decoder.instr[8]
ROM_pc_data[9] => decode:Decoder.instr[9]
ROM_pc_data[10] => decode:Decoder.instr[10]
ROM_pc_data[11] => decode:Decoder.instr[11]
ROM_pc_data[12] => decode:Decoder.instr[12]
ROM_pc_data[13] => decode:Decoder.instr[13]
ROM_pc_data[14] => decode:Decoder.instr[14]
ROM_constant_data[0] => read_data_E[0].DATAB
ROM_constant_data[1] => read_data_E[1].DATAB
ROM_constant_data[2] => read_data_E[2].DATAB
ROM_constant_data[3] => read_data_E[3].DATAB
ROM_constant_data[4] => read_data_E[4].DATAB
ROM_constant_data[5] => read_data_E[5].DATAB
ROM_constant_data[6] => read_data_E[6].DATAB
ROM_constant_data[7] => read_data_E[7].DATAB
ROM_constant_data[8] => read_data_E[8].DATAB
ROM_constant_data[9] => read_data_E[9].DATAB
ROM_constant_data[10] => read_data_E[10].DATAB
ROM_constant_data[11] => read_data_E[11].DATAB
ROM_constant_data[12] => read_data_E[12].DATAB
ROM_constant_data[13] => read_data_E[13].DATAB
ROM_constant_data[14] => read_data_E[14].DATAB
RAM_read_data[0] => read_data_E[0].DATAA
RAM_read_data[1] => read_data_E[1].DATAA
RAM_read_data[2] => read_data_E[2].DATAA
RAM_read_data[3] => read_data_E[3].DATAA
RAM_read_data[4] => read_data_E[4].DATAA
RAM_read_data[5] => read_data_E[5].DATAA
RAM_read_data[6] => read_data_E[6].DATAA
RAM_read_data[7] => read_data_E[7].DATAA
RAM_read_data[8] => read_data_E[8].DATAA
RAM_read_data[9] => read_data_E[9].DATAA
RAM_read_data[10] => read_data_E[10].DATAA
RAM_read_data[11] => read_data_E[11].DATAA
RAM_read_data[12] => read_data_E[12].DATAA
RAM_read_data[13] => read_data_E[13].DATAA
RAM_read_data[14] => read_data_E[14].DATAA
IO_read_data[0] => IO_read_data_E.DATAA
IO_read_data[1] => IO_read_data_E.DATAA
IO_read_data[2] => IO_read_data_E.DATAA
IO_read_data[3] => IO_read_data_E.DATAA
IO_read_data[4] => IO_read_data_E.DATAA
IO_read_data[5] => IO_read_data_E.DATAA
IO_read_data[6] => IO_read_data_E.DATAA
IO_read_data[7] => IO_read_data_E.DATAA
IO_read_data[8] => IO_read_data_E.DATAA
IO_read_data[9] => IO_read_data_E.DATAA
IO_read_data[10] => IO_read_data_E.DATAA
IO_read_data[11] => IO_read_data_E.DATAA
IO_read_data[12] => IO_read_data_E.DATAA
IO_read_data[13] => IO_read_data_E.DATAA
IO_read_data[14] => IO_read_data_E.DATAA
RAM_write_data[0] <= mux:output_mux.out[15]
RAM_write_data[1] <= mux:output_mux.out[16]
RAM_write_data[2] <= mux:output_mux.out[17]
RAM_write_data[3] <= mux:output_mux.out[18]
RAM_write_data[4] <= mux:output_mux.out[19]
RAM_write_data[5] <= mux:output_mux.out[20]
RAM_write_data[6] <= mux:output_mux.out[21]
RAM_write_data[7] <= mux:output_mux.out[22]
RAM_write_data[8] <= mux:output_mux.out[23]
RAM_write_data[9] <= mux:output_mux.out[24]
RAM_write_data[10] <= mux:output_mux.out[25]
RAM_write_data[11] <= mux:output_mux.out[26]
RAM_write_data[12] <= mux:output_mux.out[27]
RAM_write_data[13] <= mux:output_mux.out[28]
RAM_write_data[14] <= mux:output_mux.out[29]
IO_write_data[0] <= mux:output_mux.out[15]
IO_write_data[1] <= mux:output_mux.out[16]
IO_write_data[2] <= mux:output_mux.out[17]
IO_write_data[3] <= mux:output_mux.out[18]
IO_write_data[4] <= mux:output_mux.out[19]
IO_write_data[5] <= mux:output_mux.out[20]
IO_write_data[6] <= mux:output_mux.out[21]
IO_write_data[7] <= mux:output_mux.out[22]
IO_write_data[8] <= mux:output_mux.out[23]
IO_write_data[9] <= mux:output_mux.out[24]
IO_write_data[10] <= mux:output_mux.out[25]
IO_write_data[11] <= mux:output_mux.out[26]
IO_write_data[12] <= mux:output_mux.out[27]
IO_write_data[13] <= mux:output_mux.out[28]
IO_write_data[14] <= mux:output_mux.out[29]
ROM_pc_address[0] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[1] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[2] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[3] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[4] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[5] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[6] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[7] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[8] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[9] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[10] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[11] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[12] <= addr_translate:addr.addr_ROM_pc
ROM_pc_address[13] <= addr_translate:addr.addr_ROM_pc
ROM_constant_address[0] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[1] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[2] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[3] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[4] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[5] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[6] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[7] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[8] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[9] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[10] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[11] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[12] <= addr_translate:addr.addr_ROM_r
ROM_constant_address[13] <= addr_translate:addr.addr_ROM_r
RAM_read_address[0] <= addr_translate:addr.addr_RAM_r
RAM_read_address[1] <= addr_translate:addr.addr_RAM_r
RAM_read_address[2] <= addr_translate:addr.addr_RAM_r
RAM_read_address[3] <= addr_translate:addr.addr_RAM_r
RAM_read_address[4] <= addr_translate:addr.addr_RAM_r
RAM_read_address[5] <= addr_translate:addr.addr_RAM_r
RAM_read_address[6] <= addr_translate:addr.addr_RAM_r
RAM_read_address[7] <= addr_translate:addr.addr_RAM_r
RAM_read_address[8] <= addr_translate:addr.addr_RAM_r
RAM_read_address[9] <= addr_translate:addr.addr_RAM_r
RAM_read_address[10] <= addr_translate:addr.addr_RAM_r
RAM_write_address[0] <= addr_translate:addr.addr_RAM_w
RAM_write_address[1] <= addr_translate:addr.addr_RAM_w
RAM_write_address[2] <= addr_translate:addr.addr_RAM_w
RAM_write_address[3] <= addr_translate:addr.addr_RAM_w
RAM_write_address[4] <= addr_translate:addr.addr_RAM_w
RAM_write_address[5] <= addr_translate:addr.addr_RAM_w
RAM_write_address[6] <= addr_translate:addr.addr_RAM_w
RAM_write_address[7] <= addr_translate:addr.addr_RAM_w
RAM_write_address[8] <= addr_translate:addr.addr_RAM_w
RAM_write_address[9] <= addr_translate:addr.addr_RAM_w
RAM_write_address[10] <= addr_translate:addr.addr_RAM_w
IO_read_sel[0] <= decode:Decoder.ctrl_D.IO_reg_sel[0]
IO_read_sel[1] <= decode:Decoder.ctrl_D.IO_reg_sel[1]
IO_read_sel[2] <= decode:Decoder.ctrl_D.IO_reg_sel[2]
IO_read_sel[3] <= decode:Decoder.ctrl_D.IO_reg_sel[3]
IO_read_sel[4] <= <GND>
IO_write_sel[0] <= ctrl_W.IO_reg_sel[0].DB_MAX_OUTPUT_PORT_TYPE
IO_write_sel[1] <= ctrl_W.IO_reg_sel[1].DB_MAX_OUTPUT_PORT_TYPE
IO_write_sel[2] <= ctrl_W.IO_reg_sel[2].DB_MAX_OUTPUT_PORT_TYPE
IO_write_sel[3] <= ctrl_W.IO_reg_sel[3].DB_MAX_OUTPUT_PORT_TYPE
IO_write_sel[4] <= <GND>
RAM_write_en_F <= addr_translate:addr.en_write_final
stall <= stall_logic:stl.stall
halt_F <= ctrl_W.halt.DB_MAX_OUTPUT_PORT_TYPE
IO_write_en_F <= ctrl_W.IO_write_en.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|adder:Next_PC_Adder
cin => _.DATAB
A[0] => _.DATAD
A[1] => _.DATAD
A[2] => _.DATAD
A[3] => _.DATAD
A[4] => _.DATAD
A[5] => _.DATAD
A[6] => _.DATAD
A[7] => _.DATAD
A[8] => _.DATAD
A[9] => _.DATAD
A[10] => _.DATAD
A[11] => _.DATAD
B[0] => _.DATAC
B[1] => _.DATAC
B[2] => _.DATAC
B[3] => _.DATAC
B[4] => _.DATAC
B[5] => _.DATAC
B[6] => _.DATAC
B[7] => _.DATAC
B[8] => _.DATAC
B[9] => _.DATAC
B[10] => _.DATAC
B[11] => _.DATAC
cout <= _.SUM_OUT
sum[0] <= _.SUM_OUT
sum[1] <= _.SUM_OUT
sum[2] <= _.SUM_OUT
sum[3] <= _.SUM_OUT
sum[4] <= _.SUM_OUT
sum[5] <= _.SUM_OUT
sum[6] <= _.SUM_OUT
sum[7] <= _.SUM_OUT
sum[8] <= _.SUM_OUT
sum[9] <= _.SUM_OUT
sum[10] <= _.SUM_OUT
sum[11] <= _.SUM_OUT


|ChipInterface|Core:core|register:PC_Register
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
rst_l => Q[0]~reg0.ACLR
rst_l => Q[1]~reg0.ACLR
rst_l => Q[2]~reg0.ACLR
rst_l => Q[3]~reg0.ACLR
rst_l => Q[4]~reg0.ACLR
rst_l => Q[5]~reg0.ACLR
rst_l => Q[6]~reg0.ACLR
rst_l => Q[7]~reg0.ACLR
rst_l => Q[8]~reg0.ACLR
rst_l => Q[9]~reg0.ACLR
rst_l => Q[10]~reg0.ACLR
rst_l => Q[11]~reg0.PRESET
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|mux:PC_Mux
in[0][0] => out.DATAA
in[0][1] => out.DATAA
in[0][2] => out.DATAA
in[0][3] => out.DATAA
in[0][4] => out.DATAA
in[0][5] => out.DATAA
in[0][6] => out.DATAA
in[0][7] => out.DATAA
in[0][8] => out.DATAA
in[0][9] => out.DATAA
in[0][10] => out.DATAA
in[0][11] => out.DATAA
in[1][0] => out.DATAB
in[1][1] => out.DATAB
in[1][2] => out.DATAB
in[1][3] => out.DATAB
in[1][4] => out.DATAB
in[1][5] => out.DATAB
in[1][6] => out.DATAB
in[1][7] => out.DATAB
in[1][8] => out.DATAB
in[1][9] => out.DATAB
in[1][10] => out.DATAB
in[1][11] => out.DATAB
sel[0] => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|decode:Decoder
rst_l => register:rg1.rst_l
rst_l => register:rg2.rst_l
rst_l => register:rg3.rst_l
clock => register:rg1.clk
clock => register:rg2.clk
clock => register:rg3.clk
flush => register:rg1.clear
flush => register:rg2.clear
stall => register:rg1.en
stall => register:rg2.en
flush_DE => index1.DATAB
flush_DE => extra_code1.DATAB
flush_DE => index1.DATAB
instr[0] => Add0.IN15
instr[0] => instr_F.DATAA
instr[1] => Add0.IN14
instr[1] => instr_F.DATAA
instr[2] => Add0.IN13
instr[2] => instr_F.DATAA
instr[3] => Add0.IN12
instr[3] => instr_F.DATAA
instr[4] => Add0.IN11
instr[4] => instr_F.DATAA
instr[5] => Add0.IN10
instr[5] => instr_F.DATAA
instr[6] => Add0.IN9
instr[6] => instr_F.DATAA
instr[7] => Add0.IN8
instr[7] => instr_F.DATAA
instr[8] => Add0.IN7
instr[8] => instr_F.DATAA
instr[9] => Add0.IN6
instr[9] => instr_F.DATAA
instr[10] => Add0.IN5
instr[10] => next_byte[1].DATAA
instr[11] => Add0.IN4
instr[11] => next_byte[2].DATAA
instr[12] => Add0.IN3
instr[12] => instr_F[12].DATAA
instr[13] => Add0.IN2
instr[13] => instr_F[13].DATAA
instr[14] => Add0.IN1
instr[14] => instr_F[14].DATAA
index_data[0] => Add0.IN30
index_data[1] => Add0.IN29
index_data[2] => Add0.IN28
index_data[3] => Add0.IN27
index_data[4] => Add0.IN26
index_data[5] => Add0.IN25
index_data[6] => Add0.IN24
index_data[7] => Add0.IN23
index_data[8] => Add0.IN22
index_data[9] => Add0.IN21
index_data[10] => Add0.IN20
index_data[11] => Add0.IN19
index_data[12] => Add0.IN18
index_data[13] => Add0.IN17
index_data[14] => Add0.IN16
pc_D[0] => ctrl_D.pc[0].DATAIN
pc_D[1] => ctrl_D.pc[1].DATAIN
pc_D[2] => ctrl_D.pc[2].DATAIN
pc_D[3] => ctrl_D.pc[3].DATAIN
pc_D[4] => ctrl_D.pc[4].DATAIN
pc_D[5] => ctrl_D.pc[5].DATAIN
pc_D[6] => ctrl_D.pc[6].DATAIN
pc_D[7] => ctrl_D.pc[7].DATAIN
pc_D[8] => ctrl_D.pc[8].DATAIN
pc_D[9] => ctrl_D.pc[9].DATAIN
pc_D[10] => ctrl_D.pc[10].DATAIN
pc_D[11] => ctrl_D.pc[11].DATAIN
bits_FB[0] => ctrl_D.FB[0].DATAIN
bits_FB[1] => ctrl_D.FB[1].DATAIN
bits_FB[2] => ctrl_D.FB[2].DATAIN
bits_EB[0] => ctrl_D.EB[0].DATAIN
bits_EB[1] => ctrl_D.EB[1].DATAIN
bits_EB[2] => ctrl_D.EB[2].DATAIN
ctrl_D.in_ROM <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.FB[0] <= bits_FB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.FB[1] <= bits_FB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.FB[2] <= bits_FB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.EB[0] <= bits_EB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.EB[1] <= bits_EB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.EB[2] <= bits_EB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.halt <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.index <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[0] <= pc_D[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[1] <= pc_D[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[2] <= pc_D[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[3] <= pc_D[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[4] <= pc_D[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[5] <= pc_D[5].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[6] <= pc_D[6].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[7] <= pc_D[7].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[8] <= pc_D[8].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[9] <= pc_D[9].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[10] <= pc_D[10].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[11] <= pc_D[11].DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.pc[12] <= <GND>
ctrl_D.pc[13] <= <GND>
ctrl_D.pc[14] <= <GND>
ctrl_D.K[0] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[1] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[2] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[3] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[4] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[5] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[6] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[7] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[8] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[9] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[10] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.K[11] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.IO_write_en <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.IO_reg_sel[0] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.IO_reg_sel[1] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.IO_reg_sel[2] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.IO_reg_sel[3] <= instr_F.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.RAM_write_en <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rd <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.branch[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.branch[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.alu_src2[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.alu_src2[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.alu_src1[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.alu_src1[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs2_sel[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs2_sel[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs2_sel[2] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs2_sel[3] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs1_sel[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs1_sel[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs1_sel[2] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.rs1_sel[3] <= <GND>
ctrl_D.wr2_en <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr1_en <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr2_sel[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr2_sel[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr2_sel[2] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr2_sel[3] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr1_sel[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr1_sel[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr1_sel[2] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.wr1_sel[3] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.data_read_en <= <VCC>
ctrl_D.alu_op[0] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.alu_op[1] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.alu_op[2] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE
ctrl_D.alu_op[3] <= ctrl.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|decode:Decoder|register:rg1
clk => Q[0]~reg0.CLK
en => Q.OUTPUTSELECT
rst_l => Q[0]~reg0.ACLR
clear => Q.OUTPUTSELECT
D[0] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|decode:Decoder|register:rg2
clk => Q[0]~reg0.CLK
en => Q.OUTPUTSELECT
rst_l => Q[0]~reg0.ACLR
clear => Q.OUTPUTSELECT
D[0] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|decode:Decoder|register:rg3
clk => Q[0]~reg0.CLK
en => Q.OUTPUTSELECT
rst_l => Q[0]~reg0.PRESET
clear => Q.OUTPUTSELECT
D[0] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|mux:Index_mux
in[0][0] => out.DATAA
in[0][1] => out.DATAA
in[0][2] => out.DATAA
in[0][3] => out.DATAA
in[0][4] => out.DATAA
in[0][5] => out.DATAA
in[0][6] => out.DATAA
in[0][7] => out.DATAA
in[0][8] => out.DATAA
in[0][9] => out.DATAA
in[0][10] => out.DATAA
in[0][11] => out.DATAA
in[0][12] => out.DATAA
in[0][13] => out.DATAA
in[0][14] => out.DATAA
in[1][0] => out.DATAB
in[1][1] => out.DATAB
in[1][2] => out.DATAB
in[1][3] => out.DATAB
in[1][4] => out.DATAB
in[1][5] => out.DATAB
in[1][6] => out.DATAB
in[1][7] => out.DATAB
in[1][8] => out.DATAB
in[1][9] => out.DATAB
in[1][10] => out.DATAB
in[1][11] => out.DATAB
in[1][12] => out.DATAB
in[1][13] => out.DATAB
in[1][14] => out.DATAB
sel[0] => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|register_file:rf
rst_l => reg_TIME2[0].ACLR
rst_l => reg_TIME2[1].ACLR
rst_l => reg_TIME2[2].ACLR
rst_l => reg_TIME2[3].ACLR
rst_l => reg_TIME2[4].ACLR
rst_l => reg_TIME2[5].ACLR
rst_l => reg_TIME2[6].ACLR
rst_l => reg_TIME2[7].ACLR
rst_l => reg_TIME2[8].ACLR
rst_l => reg_TIME2[9].ACLR
rst_l => reg_TIME2[10].ACLR
rst_l => reg_TIME2[11].ACLR
rst_l => reg_TIME2[12].ACLR
rst_l => reg_TIME2[13].ACLR
rst_l => reg_TIME2[14].ACLR
rst_l => reg_TIME1[0].ACLR
rst_l => reg_TIME1[1].ACLR
rst_l => reg_TIME1[2].ACLR
rst_l => reg_TIME1[3].ACLR
rst_l => reg_TIME1[4].ACLR
rst_l => reg_TIME1[5].ACLR
rst_l => reg_TIME1[6].ACLR
rst_l => reg_TIME1[7].ACLR
rst_l => reg_TIME1[8].ACLR
rst_l => reg_TIME1[9].ACLR
rst_l => reg_TIME1[10].ACLR
rst_l => reg_TIME1[11].ACLR
rst_l => reg_TIME1[12].ACLR
rst_l => reg_TIME1[13].ACLR
rst_l => reg_TIME1[14].ACLR
rst_l => reg_SL[0].ACLR
rst_l => reg_SL[1].ACLR
rst_l => reg_SL[2].ACLR
rst_l => reg_SL[3].ACLR
rst_l => reg_SL[4].ACLR
rst_l => reg_SL[5].ACLR
rst_l => reg_SL[6].ACLR
rst_l => reg_SL[7].ACLR
rst_l => reg_SL[8].ACLR
rst_l => reg_SL[9].ACLR
rst_l => reg_SL[10].ACLR
rst_l => reg_SL[11].ACLR
rst_l => reg_SL[12].ACLR
rst_l => reg_SL[13].ACLR
rst_l => reg_SL[14].ACLR
rst_l => reg_SR[0].ACLR
rst_l => reg_SR[1].ACLR
rst_l => reg_SR[2].ACLR
rst_l => reg_SR[3].ACLR
rst_l => reg_SR[4].ACLR
rst_l => reg_SR[5].ACLR
rst_l => reg_SR[6].ACLR
rst_l => reg_SR[7].ACLR
rst_l => reg_SR[8].ACLR
rst_l => reg_SR[9].ACLR
rst_l => reg_SR[10].ACLR
rst_l => reg_SR[11].ACLR
rst_l => reg_SR[12].ACLR
rst_l => reg_SR[13].ACLR
rst_l => reg_SR[14].ACLR
rst_l => reg_CYL[0].ACLR
rst_l => reg_CYL[1].ACLR
rst_l => reg_CYL[2].ACLR
rst_l => reg_CYL[3].ACLR
rst_l => reg_CYL[4].ACLR
rst_l => reg_CYL[5].ACLR
rst_l => reg_CYL[6].ACLR
rst_l => reg_CYL[7].ACLR
rst_l => reg_CYL[8].ACLR
rst_l => reg_CYL[9].ACLR
rst_l => reg_CYL[10].ACLR
rst_l => reg_CYL[11].ACLR
rst_l => reg_CYL[12].ACLR
rst_l => reg_CYL[13].ACLR
rst_l => reg_CYL[14].ACLR
rst_l => reg_CYR[0].ACLR
rst_l => reg_CYR[1].ACLR
rst_l => reg_CYR[2].ACLR
rst_l => reg_CYR[3].ACLR
rst_l => reg_CYR[4].ACLR
rst_l => reg_CYR[5].ACLR
rst_l => reg_CYR[6].ACLR
rst_l => reg_CYR[7].ACLR
rst_l => reg_CYR[8].ACLR
rst_l => reg_CYR[9].ACLR
rst_l => reg_CYR[10].ACLR
rst_l => reg_CYR[11].ACLR
rst_l => reg_CYR[12].ACLR
rst_l => reg_CYR[13].ACLR
rst_l => reg_CYR[14].ACLR
rst_l => reg_BB[9].ACLR
rst_l => reg_BB[10].ACLR
rst_l => reg_BB[11].ACLR
rst_l => reg_BB[12].ACLR
rst_l => reg_BB[13].ACLR
rst_l => reg_BB[14].ACLR
rst_l => reg_Q[0].ACLR
rst_l => reg_Q[1].ACLR
rst_l => reg_Q[2].ACLR
rst_l => reg_Q[3].ACLR
rst_l => reg_Q[4].ACLR
rst_l => reg_Q[5].ACLR
rst_l => reg_Q[6].ACLR
rst_l => reg_Q[7].ACLR
rst_l => reg_Q[8].ACLR
rst_l => reg_Q[9].ACLR
rst_l => reg_Q[10].ACLR
rst_l => reg_Q[11].ACLR
rst_l => reg_Q[12].ACLR
rst_l => reg_Q[13].ACLR
rst_l => reg_Q[14].ACLR
rst_l => reg_L[0].ACLR
rst_l => reg_L[1].ACLR
rst_l => reg_L[2].ACLR
rst_l => reg_L[3].ACLR
rst_l => reg_L[4].ACLR
rst_l => reg_L[5].ACLR
rst_l => reg_L[6].ACLR
rst_l => reg_L[7].ACLR
rst_l => reg_L[8].ACLR
rst_l => reg_L[9].ACLR
rst_l => reg_L[10].ACLR
rst_l => reg_L[11].ACLR
rst_l => reg_L[12].ACLR
rst_l => reg_L[13].ACLR
rst_l => reg_L[14].ACLR
rst_l => reg_A[0].ACLR
rst_l => reg_A[1].ACLR
rst_l => reg_A[2].ACLR
rst_l => reg_A[3].ACLR
rst_l => reg_A[4].ACLR
rst_l => reg_A[5].ACLR
rst_l => reg_A[6].ACLR
rst_l => reg_A[7].ACLR
rst_l => reg_A[8].ACLR
rst_l => reg_A[9].ACLR
rst_l => reg_A[10].ACLR
rst_l => reg_A[11].ACLR
rst_l => reg_A[12].ACLR
rst_l => reg_A[13].ACLR
rst_l => reg_A[14].ACLR
clock => reg_TIME2[0].CLK
clock => reg_TIME2[1].CLK
clock => reg_TIME2[2].CLK
clock => reg_TIME2[3].CLK
clock => reg_TIME2[4].CLK
clock => reg_TIME2[5].CLK
clock => reg_TIME2[6].CLK
clock => reg_TIME2[7].CLK
clock => reg_TIME2[8].CLK
clock => reg_TIME2[9].CLK
clock => reg_TIME2[10].CLK
clock => reg_TIME2[11].CLK
clock => reg_TIME2[12].CLK
clock => reg_TIME2[13].CLK
clock => reg_TIME2[14].CLK
clock => reg_TIME1[0].CLK
clock => reg_TIME1[1].CLK
clock => reg_TIME1[2].CLK
clock => reg_TIME1[3].CLK
clock => reg_TIME1[4].CLK
clock => reg_TIME1[5].CLK
clock => reg_TIME1[6].CLK
clock => reg_TIME1[7].CLK
clock => reg_TIME1[8].CLK
clock => reg_TIME1[9].CLK
clock => reg_TIME1[10].CLK
clock => reg_TIME1[11].CLK
clock => reg_TIME1[12].CLK
clock => reg_TIME1[13].CLK
clock => reg_TIME1[14].CLK
clock => reg_SL[0].CLK
clock => reg_SL[1].CLK
clock => reg_SL[2].CLK
clock => reg_SL[3].CLK
clock => reg_SL[4].CLK
clock => reg_SL[5].CLK
clock => reg_SL[6].CLK
clock => reg_SL[7].CLK
clock => reg_SL[8].CLK
clock => reg_SL[9].CLK
clock => reg_SL[10].CLK
clock => reg_SL[11].CLK
clock => reg_SL[12].CLK
clock => reg_SL[13].CLK
clock => reg_SL[14].CLK
clock => reg_SR[0].CLK
clock => reg_SR[1].CLK
clock => reg_SR[2].CLK
clock => reg_SR[3].CLK
clock => reg_SR[4].CLK
clock => reg_SR[5].CLK
clock => reg_SR[6].CLK
clock => reg_SR[7].CLK
clock => reg_SR[8].CLK
clock => reg_SR[9].CLK
clock => reg_SR[10].CLK
clock => reg_SR[11].CLK
clock => reg_SR[12].CLK
clock => reg_SR[13].CLK
clock => reg_SR[14].CLK
clock => reg_CYL[0].CLK
clock => reg_CYL[1].CLK
clock => reg_CYL[2].CLK
clock => reg_CYL[3].CLK
clock => reg_CYL[4].CLK
clock => reg_CYL[5].CLK
clock => reg_CYL[6].CLK
clock => reg_CYL[7].CLK
clock => reg_CYL[8].CLK
clock => reg_CYL[9].CLK
clock => reg_CYL[10].CLK
clock => reg_CYL[11].CLK
clock => reg_CYL[12].CLK
clock => reg_CYL[13].CLK
clock => reg_CYL[14].CLK
clock => reg_CYR[0].CLK
clock => reg_CYR[1].CLK
clock => reg_CYR[2].CLK
clock => reg_CYR[3].CLK
clock => reg_CYR[4].CLK
clock => reg_CYR[5].CLK
clock => reg_CYR[6].CLK
clock => reg_CYR[7].CLK
clock => reg_CYR[8].CLK
clock => reg_CYR[9].CLK
clock => reg_CYR[10].CLK
clock => reg_CYR[11].CLK
clock => reg_CYR[12].CLK
clock => reg_CYR[13].CLK
clock => reg_CYR[14].CLK
clock => reg_BB[9].CLK
clock => reg_BB[10].CLK
clock => reg_BB[11].CLK
clock => reg_BB[12].CLK
clock => reg_BB[13].CLK
clock => reg_BB[14].CLK
clock => reg_Q[0].CLK
clock => reg_Q[1].CLK
clock => reg_Q[2].CLK
clock => reg_Q[3].CLK
clock => reg_Q[4].CLK
clock => reg_Q[5].CLK
clock => reg_Q[6].CLK
clock => reg_Q[7].CLK
clock => reg_Q[8].CLK
clock => reg_Q[9].CLK
clock => reg_Q[10].CLK
clock => reg_Q[11].CLK
clock => reg_Q[12].CLK
clock => reg_Q[13].CLK
clock => reg_Q[14].CLK
clock => reg_L[0].CLK
clock => reg_L[1].CLK
clock => reg_L[2].CLK
clock => reg_L[3].CLK
clock => reg_L[4].CLK
clock => reg_L[5].CLK
clock => reg_L[6].CLK
clock => reg_L[7].CLK
clock => reg_L[8].CLK
clock => reg_L[9].CLK
clock => reg_L[10].CLK
clock => reg_L[11].CLK
clock => reg_L[12].CLK
clock => reg_L[13].CLK
clock => reg_L[14].CLK
clock => reg_A[0].CLK
clock => reg_A[1].CLK
clock => reg_A[2].CLK
clock => reg_A[3].CLK
clock => reg_A[4].CLK
clock => reg_A[5].CLK
clock => reg_A[6].CLK
clock => reg_A[7].CLK
clock => reg_A[8].CLK
clock => reg_A[9].CLK
clock => reg_A[10].CLK
clock => reg_A[11].CLK
clock => reg_A[12].CLK
clock => reg_A[13].CLK
clock => reg_A[14].CLK
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_A.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_L.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_Q.OUTPUTSELECT
wr1_en => reg_BB.OUTPUTSELECT
wr1_en => reg_BB.OUTPUTSELECT
wr1_en => reg_BB.OUTPUTSELECT
wr1_en => reg_BB.OUTPUTSELECT
wr1_en => reg_BB.OUTPUTSELECT
wr1_en => reg_BB.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_CYR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_SR.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_CYL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_SL.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME1.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => reg_TIME2.OUTPUTSELECT
wr1_en => always2.IN1
wr1_en => always2.IN1
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_A.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_L.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_Q.OUTPUTSELECT
wr2_en => reg_BB.OUTPUTSELECT
wr2_en => reg_BB.OUTPUTSELECT
wr2_en => reg_BB.OUTPUTSELECT
wr2_en => reg_BB.OUTPUTSELECT
wr2_en => reg_BB.OUTPUTSELECT
wr2_en => reg_BB.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_CYR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_SR.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_CYL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_SL.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME1.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => reg_TIME2.OUTPUTSELECT
wr2_en => always2.IN1
wr2_en => always2.IN1
wr1_data[0] => reg_A.DATAB
wr1_data[0] => reg_L.DATAB
wr1_data[0] => reg_Q.DATAB
wr1_data[0] => reg_CYR.DATAB
wr1_data[0] => reg_CYL.DATAB
wr1_data[0] => reg_SL.DATAB
wr1_data[0] => reg_TIME1.DATAB
wr1_data[0] => reg_TIME2.DATAB
wr1_data[0] => rs1_data.DATAB
wr1_data[0] => rs2_data.DATAB
wr1_data[1] => reg_A.DATAB
wr1_data[1] => reg_L.DATAB
wr1_data[1] => reg_Q.DATAB
wr1_data[1] => reg_CYR.DATAB
wr1_data[1] => reg_SR.DATAB
wr1_data[1] => reg_CYL.DATAB
wr1_data[1] => reg_SL.DATAB
wr1_data[1] => reg_TIME1.DATAB
wr1_data[1] => reg_TIME2.DATAB
wr1_data[1] => rs1_data.DATAB
wr1_data[1] => rs2_data.DATAB
wr1_data[2] => reg_A.DATAB
wr1_data[2] => reg_L.DATAB
wr1_data[2] => reg_Q.DATAB
wr1_data[2] => reg_CYR.DATAB
wr1_data[2] => reg_SR.DATAB
wr1_data[2] => reg_CYL.DATAB
wr1_data[2] => reg_SL.DATAB
wr1_data[2] => reg_TIME1.DATAB
wr1_data[2] => reg_TIME2.DATAB
wr1_data[2] => rs1_data.DATAB
wr1_data[2] => rs2_data.DATAB
wr1_data[3] => reg_A.DATAB
wr1_data[3] => reg_L.DATAB
wr1_data[3] => reg_Q.DATAB
wr1_data[3] => reg_CYR.DATAB
wr1_data[3] => reg_SR.DATAB
wr1_data[3] => reg_CYL.DATAB
wr1_data[3] => reg_SL.DATAB
wr1_data[3] => reg_TIME1.DATAB
wr1_data[3] => reg_TIME2.DATAB
wr1_data[3] => rs1_data.DATAB
wr1_data[3] => rs2_data.DATAB
wr1_data[4] => reg_A.DATAB
wr1_data[4] => reg_L.DATAB
wr1_data[4] => reg_Q.DATAB
wr1_data[4] => reg_CYR.DATAB
wr1_data[4] => reg_SR.DATAB
wr1_data[4] => reg_CYL.DATAB
wr1_data[4] => reg_SL.DATAB
wr1_data[4] => reg_TIME1.DATAB
wr1_data[4] => reg_TIME2.DATAB
wr1_data[4] => rs1_data.DATAB
wr1_data[4] => rs2_data.DATAB
wr1_data[5] => reg_A.DATAB
wr1_data[5] => reg_L.DATAB
wr1_data[5] => reg_Q.DATAB
wr1_data[5] => reg_CYR.DATAB
wr1_data[5] => reg_SR.DATAB
wr1_data[5] => reg_CYL.DATAB
wr1_data[5] => reg_SL.DATAB
wr1_data[5] => reg_TIME1.DATAB
wr1_data[5] => reg_TIME2.DATAB
wr1_data[5] => rs1_data.DATAB
wr1_data[5] => rs2_data.DATAB
wr1_data[6] => reg_A.DATAB
wr1_data[6] => reg_L.DATAB
wr1_data[6] => reg_Q.DATAB
wr1_data[6] => reg_CYR.DATAB
wr1_data[6] => reg_SR.DATAB
wr1_data[6] => reg_CYL.DATAB
wr1_data[6] => reg_SL.DATAB
wr1_data[6] => reg_TIME1.DATAB
wr1_data[6] => reg_TIME2.DATAB
wr1_data[6] => rs1_data.DATAB
wr1_data[6] => rs2_data.DATAB
wr1_data[7] => reg_A.DATAB
wr1_data[7] => reg_L.DATAB
wr1_data[7] => reg_Q.DATAB
wr1_data[7] => reg_CYR.DATAB
wr1_data[7] => reg_SR.DATAB
wr1_data[7] => reg_CYL.DATAB
wr1_data[7] => reg_SL.DATAB
wr1_data[7] => reg_TIME1.DATAB
wr1_data[7] => reg_TIME2.DATAB
wr1_data[7] => rs1_data.DATAB
wr1_data[7] => rs2_data.DATAB
wr1_data[8] => reg_A.DATAB
wr1_data[8] => reg_L.DATAB
wr1_data[8] => reg_Q.DATAB
wr1_data[8] => reg_CYR.DATAB
wr1_data[8] => reg_SR.DATAB
wr1_data[8] => reg_CYL.DATAB
wr1_data[8] => reg_SL.DATAB
wr1_data[8] => reg_TIME1.DATAB
wr1_data[8] => reg_TIME2.DATAB
wr1_data[8] => rs1_data.DATAB
wr1_data[8] => rs2_data.DATAB
wr1_data[9] => reg_A.DATAB
wr1_data[9] => reg_L.DATAB
wr1_data[9] => reg_Q.DATAB
wr1_data[9] => reg_BB.DATAB
wr1_data[9] => reg_CYR.DATAB
wr1_data[9] => reg_SR.DATAB
wr1_data[9] => reg_CYL.DATAB
wr1_data[9] => reg_SL.DATAB
wr1_data[9] => reg_TIME1.DATAB
wr1_data[9] => reg_TIME2.DATAB
wr1_data[9] => rs1_data.DATAB
wr1_data[9] => rs2_data.DATAB
wr1_data[10] => reg_A.DATAB
wr1_data[10] => reg_L.DATAB
wr1_data[10] => reg_Q.DATAB
wr1_data[10] => reg_BB.DATAB
wr1_data[10] => reg_CYR.DATAB
wr1_data[10] => reg_SR.DATAB
wr1_data[10] => reg_CYL.DATAB
wr1_data[10] => reg_SL.DATAB
wr1_data[10] => reg_TIME1.DATAB
wr1_data[10] => reg_TIME2.DATAB
wr1_data[10] => rs1_data.DATAB
wr1_data[10] => rs2_data.DATAB
wr1_data[11] => reg_A.DATAB
wr1_data[11] => reg_L.DATAB
wr1_data[11] => reg_Q.DATAB
wr1_data[11] => reg_BB.DATAB
wr1_data[11] => reg_CYR.DATAB
wr1_data[11] => reg_SR.DATAB
wr1_data[11] => reg_CYL.DATAB
wr1_data[11] => reg_SL.DATAB
wr1_data[11] => reg_TIME1.DATAB
wr1_data[11] => reg_TIME2.DATAB
wr1_data[11] => rs1_data.DATAB
wr1_data[11] => rs2_data.DATAB
wr1_data[12] => reg_A.DATAB
wr1_data[12] => reg_L.DATAB
wr1_data[12] => reg_Q.DATAB
wr1_data[12] => reg_BB.DATAB
wr1_data[12] => reg_CYR.DATAB
wr1_data[12] => reg_SR.DATAB
wr1_data[12] => reg_CYL.DATAB
wr1_data[12] => reg_SL.DATAB
wr1_data[12] => reg_TIME1.DATAB
wr1_data[12] => reg_TIME2.DATAB
wr1_data[12] => rs1_data.DATAB
wr1_data[12] => rs2_data.DATAB
wr1_data[13] => reg_A.DATAB
wr1_data[13] => reg_L.DATAB
wr1_data[13] => reg_Q.DATAB
wr1_data[13] => reg_BB.DATAB
wr1_data[13] => reg_CYR.DATAB
wr1_data[13] => reg_SR.DATAB
wr1_data[13] => reg_CYL.DATAB
wr1_data[13] => reg_SL.DATAB
wr1_data[13] => reg_TIME1.DATAB
wr1_data[13] => reg_TIME2.DATAB
wr1_data[13] => rs1_data.DATAB
wr1_data[13] => rs2_data.DATAB
wr1_data[14] => reg_A.DATAB
wr1_data[14] => reg_L.DATAB
wr1_data[14] => reg_Q.DATAB
wr1_data[14] => reg_BB.DATAB
wr1_data[14] => reg_CYR.DATAB
wr1_data[14] => reg_SR.DATAB
wr1_data[14] => reg_SR.DATAB
wr1_data[14] => reg_CYL.DATAB
wr1_data[14] => reg_TIME1.DATAB
wr1_data[14] => reg_TIME2.DATAB
wr1_data[14] => rs1_data.DATAB
wr1_data[14] => rs2_data.DATAB
wr2_data[0] => reg_A.DATAB
wr2_data[0] => reg_L.DATAB
wr2_data[0] => reg_Q.DATAB
wr2_data[0] => reg_CYR.DATAB
wr2_data[0] => reg_CYL.DATAB
wr2_data[0] => reg_SL.DATAB
wr2_data[0] => reg_TIME1.DATAB
wr2_data[0] => reg_TIME2.DATAB
wr2_data[0] => rs1_data.DATAB
wr2_data[0] => rs2_data.DATAB
wr2_data[1] => reg_A.DATAB
wr2_data[1] => reg_L.DATAB
wr2_data[1] => reg_Q.DATAB
wr2_data[1] => reg_CYR.DATAB
wr2_data[1] => reg_SR.DATAB
wr2_data[1] => reg_CYL.DATAB
wr2_data[1] => reg_SL.DATAB
wr2_data[1] => reg_TIME1.DATAB
wr2_data[1] => reg_TIME2.DATAB
wr2_data[1] => rs1_data.DATAB
wr2_data[1] => rs2_data.DATAB
wr2_data[2] => reg_A.DATAB
wr2_data[2] => reg_L.DATAB
wr2_data[2] => reg_Q.DATAB
wr2_data[2] => reg_CYR.DATAB
wr2_data[2] => reg_SR.DATAB
wr2_data[2] => reg_CYL.DATAB
wr2_data[2] => reg_SL.DATAB
wr2_data[2] => reg_TIME1.DATAB
wr2_data[2] => reg_TIME2.DATAB
wr2_data[2] => rs1_data.DATAB
wr2_data[2] => rs2_data.DATAB
wr2_data[3] => reg_A.DATAB
wr2_data[3] => reg_L.DATAB
wr2_data[3] => reg_Q.DATAB
wr2_data[3] => reg_CYR.DATAB
wr2_data[3] => reg_SR.DATAB
wr2_data[3] => reg_CYL.DATAB
wr2_data[3] => reg_SL.DATAB
wr2_data[3] => reg_TIME1.DATAB
wr2_data[3] => reg_TIME2.DATAB
wr2_data[3] => rs1_data.DATAB
wr2_data[3] => rs2_data.DATAB
wr2_data[4] => reg_A.DATAB
wr2_data[4] => reg_L.DATAB
wr2_data[4] => reg_Q.DATAB
wr2_data[4] => reg_CYR.DATAB
wr2_data[4] => reg_SR.DATAB
wr2_data[4] => reg_CYL.DATAB
wr2_data[4] => reg_SL.DATAB
wr2_data[4] => reg_TIME1.DATAB
wr2_data[4] => reg_TIME2.DATAB
wr2_data[4] => rs1_data.DATAB
wr2_data[4] => rs2_data.DATAB
wr2_data[5] => reg_A.DATAB
wr2_data[5] => reg_L.DATAB
wr2_data[5] => reg_Q.DATAB
wr2_data[5] => reg_CYR.DATAB
wr2_data[5] => reg_SR.DATAB
wr2_data[5] => reg_CYL.DATAB
wr2_data[5] => reg_SL.DATAB
wr2_data[5] => reg_TIME1.DATAB
wr2_data[5] => reg_TIME2.DATAB
wr2_data[5] => rs1_data.DATAB
wr2_data[5] => rs2_data.DATAB
wr2_data[6] => reg_A.DATAB
wr2_data[6] => reg_L.DATAB
wr2_data[6] => reg_Q.DATAB
wr2_data[6] => reg_CYR.DATAB
wr2_data[6] => reg_SR.DATAB
wr2_data[6] => reg_CYL.DATAB
wr2_data[6] => reg_SL.DATAB
wr2_data[6] => reg_TIME1.DATAB
wr2_data[6] => reg_TIME2.DATAB
wr2_data[6] => rs1_data.DATAB
wr2_data[6] => rs2_data.DATAB
wr2_data[7] => reg_A.DATAB
wr2_data[7] => reg_L.DATAB
wr2_data[7] => reg_Q.DATAB
wr2_data[7] => reg_CYR.DATAB
wr2_data[7] => reg_SR.DATAB
wr2_data[7] => reg_CYL.DATAB
wr2_data[7] => reg_SL.DATAB
wr2_data[7] => reg_TIME1.DATAB
wr2_data[7] => reg_TIME2.DATAB
wr2_data[7] => rs1_data.DATAB
wr2_data[7] => rs2_data.DATAB
wr2_data[8] => reg_A.DATAB
wr2_data[8] => reg_L.DATAB
wr2_data[8] => reg_Q.DATAB
wr2_data[8] => reg_CYR.DATAB
wr2_data[8] => reg_SR.DATAB
wr2_data[8] => reg_CYL.DATAB
wr2_data[8] => reg_SL.DATAB
wr2_data[8] => reg_TIME1.DATAB
wr2_data[8] => reg_TIME2.DATAB
wr2_data[8] => rs1_data.DATAB
wr2_data[8] => rs2_data.DATAB
wr2_data[9] => reg_A.DATAB
wr2_data[9] => reg_L.DATAB
wr2_data[9] => reg_Q.DATAB
wr2_data[9] => reg_BB.DATAB
wr2_data[9] => reg_CYR.DATAB
wr2_data[9] => reg_SR.DATAB
wr2_data[9] => reg_CYL.DATAB
wr2_data[9] => reg_SL.DATAB
wr2_data[9] => reg_TIME1.DATAB
wr2_data[9] => reg_TIME2.DATAB
wr2_data[9] => rs1_data.DATAB
wr2_data[9] => rs2_data.DATAB
wr2_data[10] => reg_A.DATAB
wr2_data[10] => reg_L.DATAB
wr2_data[10] => reg_Q.DATAB
wr2_data[10] => reg_BB.DATAB
wr2_data[10] => reg_CYR.DATAB
wr2_data[10] => reg_SR.DATAB
wr2_data[10] => reg_CYL.DATAB
wr2_data[10] => reg_SL.DATAB
wr2_data[10] => reg_TIME1.DATAB
wr2_data[10] => reg_TIME2.DATAB
wr2_data[10] => rs1_data.DATAB
wr2_data[10] => rs2_data.DATAB
wr2_data[11] => reg_A.DATAB
wr2_data[11] => reg_L.DATAB
wr2_data[11] => reg_Q.DATAB
wr2_data[11] => reg_BB.DATAB
wr2_data[11] => reg_CYR.DATAB
wr2_data[11] => reg_SR.DATAB
wr2_data[11] => reg_CYL.DATAB
wr2_data[11] => reg_SL.DATAB
wr2_data[11] => reg_TIME1.DATAB
wr2_data[11] => reg_TIME2.DATAB
wr2_data[11] => rs1_data.DATAB
wr2_data[11] => rs2_data.DATAB
wr2_data[12] => reg_A.DATAB
wr2_data[12] => reg_L.DATAB
wr2_data[12] => reg_Q.DATAB
wr2_data[12] => reg_BB.DATAB
wr2_data[12] => reg_CYR.DATAB
wr2_data[12] => reg_SR.DATAB
wr2_data[12] => reg_CYL.DATAB
wr2_data[12] => reg_SL.DATAB
wr2_data[12] => reg_TIME1.DATAB
wr2_data[12] => reg_TIME2.DATAB
wr2_data[12] => rs1_data.DATAB
wr2_data[12] => rs2_data.DATAB
wr2_data[13] => reg_A.DATAB
wr2_data[13] => reg_L.DATAB
wr2_data[13] => reg_Q.DATAB
wr2_data[13] => reg_BB.DATAB
wr2_data[13] => reg_CYR.DATAB
wr2_data[13] => reg_SR.DATAB
wr2_data[13] => reg_CYL.DATAB
wr2_data[13] => reg_SL.DATAB
wr2_data[13] => reg_TIME1.DATAB
wr2_data[13] => reg_TIME2.DATAB
wr2_data[13] => rs1_data.DATAB
wr2_data[13] => rs2_data.DATAB
wr2_data[14] => reg_A.DATAB
wr2_data[14] => reg_L.DATAB
wr2_data[14] => reg_Q.DATAB
wr2_data[14] => reg_BB.DATAB
wr2_data[14] => reg_CYR.DATAB
wr2_data[14] => reg_SR.DATAB
wr2_data[14] => reg_SR.DATAB
wr2_data[14] => reg_CYL.DATAB
wr2_data[14] => reg_TIME1.DATAB
wr2_data[14] => reg_TIME2.DATAB
wr2_data[14] => rs1_data.DATAB
wr2_data[14] => rs2_data.DATAB
rs1_sel[0] => Equal24.IN3
rs1_sel[0] => Equal25.IN3
rs1_sel[0] => Equal26.IN7
rs1_sel[0] => Equal27.IN7
rs1_sel[0] => Equal28.IN7
rs1_sel[0] => Equal29.IN7
rs1_sel[0] => Equal30.IN7
rs1_sel[0] => Equal31.IN7
rs1_sel[0] => Equal32.IN7
rs1_sel[0] => Equal33.IN7
rs1_sel[0] => Equal34.IN7
rs1_sel[0] => Equal35.IN7
rs1_sel[0] => Equal36.IN7
rs1_sel[0] => Equal37.IN7
rs1_sel[0] => Equal38.IN7
rs1_sel[1] => Equal24.IN2
rs1_sel[1] => Equal25.IN2
rs1_sel[1] => Equal26.IN6
rs1_sel[1] => Equal27.IN6
rs1_sel[1] => Equal28.IN6
rs1_sel[1] => Equal29.IN6
rs1_sel[1] => Equal30.IN6
rs1_sel[1] => Equal31.IN6
rs1_sel[1] => Equal32.IN6
rs1_sel[1] => Equal33.IN6
rs1_sel[1] => Equal34.IN6
rs1_sel[1] => Equal35.IN6
rs1_sel[1] => Equal36.IN6
rs1_sel[1] => Equal37.IN6
rs1_sel[1] => Equal38.IN6
rs1_sel[2] => Equal24.IN1
rs1_sel[2] => Equal25.IN1
rs1_sel[2] => Equal26.IN5
rs1_sel[2] => Equal27.IN5
rs1_sel[2] => Equal28.IN5
rs1_sel[2] => Equal29.IN5
rs1_sel[2] => Equal30.IN5
rs1_sel[2] => Equal31.IN5
rs1_sel[2] => Equal32.IN5
rs1_sel[2] => Equal33.IN5
rs1_sel[2] => Equal34.IN5
rs1_sel[2] => Equal35.IN5
rs1_sel[2] => Equal36.IN5
rs1_sel[2] => Equal37.IN5
rs1_sel[2] => Equal38.IN5
rs1_sel[3] => Equal24.IN0
rs1_sel[3] => Equal25.IN0
rs1_sel[3] => Equal26.IN4
rs1_sel[3] => Equal27.IN4
rs1_sel[3] => Equal28.IN4
rs1_sel[3] => Equal29.IN4
rs1_sel[3] => Equal30.IN4
rs1_sel[3] => Equal31.IN4
rs1_sel[3] => Equal32.IN4
rs1_sel[3] => Equal33.IN4
rs1_sel[3] => Equal34.IN4
rs1_sel[3] => Equal35.IN4
rs1_sel[3] => Equal36.IN4
rs1_sel[3] => Equal37.IN4
rs1_sel[3] => Equal38.IN4
rs2_sel[0] => Equal39.IN3
rs2_sel[0] => Equal40.IN3
rs2_sel[0] => Equal41.IN7
rs2_sel[0] => Equal42.IN7
rs2_sel[0] => Equal43.IN7
rs2_sel[0] => Equal44.IN7
rs2_sel[0] => Equal45.IN7
rs2_sel[0] => Equal46.IN7
rs2_sel[0] => Equal47.IN7
rs2_sel[0] => Equal48.IN7
rs2_sel[0] => Equal49.IN7
rs2_sel[0] => Equal50.IN7
rs2_sel[0] => Equal51.IN7
rs2_sel[0] => Equal52.IN7
rs2_sel[0] => Equal53.IN7
rs2_sel[1] => Equal39.IN2
rs2_sel[1] => Equal40.IN2
rs2_sel[1] => Equal41.IN6
rs2_sel[1] => Equal42.IN6
rs2_sel[1] => Equal43.IN6
rs2_sel[1] => Equal44.IN6
rs2_sel[1] => Equal45.IN6
rs2_sel[1] => Equal46.IN6
rs2_sel[1] => Equal47.IN6
rs2_sel[1] => Equal48.IN6
rs2_sel[1] => Equal49.IN6
rs2_sel[1] => Equal50.IN6
rs2_sel[1] => Equal51.IN6
rs2_sel[1] => Equal52.IN6
rs2_sel[1] => Equal53.IN6
rs2_sel[2] => Equal39.IN1
rs2_sel[2] => Equal40.IN1
rs2_sel[2] => Equal41.IN5
rs2_sel[2] => Equal42.IN5
rs2_sel[2] => Equal43.IN5
rs2_sel[2] => Equal44.IN5
rs2_sel[2] => Equal45.IN5
rs2_sel[2] => Equal46.IN5
rs2_sel[2] => Equal47.IN5
rs2_sel[2] => Equal48.IN5
rs2_sel[2] => Equal49.IN5
rs2_sel[2] => Equal50.IN5
rs2_sel[2] => Equal51.IN5
rs2_sel[2] => Equal52.IN5
rs2_sel[2] => Equal53.IN5
rs2_sel[3] => Equal39.IN0
rs2_sel[3] => Equal40.IN0
rs2_sel[3] => Equal41.IN4
rs2_sel[3] => Equal42.IN4
rs2_sel[3] => Equal43.IN4
rs2_sel[3] => Equal44.IN4
rs2_sel[3] => Equal45.IN4
rs2_sel[3] => Equal46.IN4
rs2_sel[3] => Equal47.IN4
rs2_sel[3] => Equal48.IN4
rs2_sel[3] => Equal49.IN4
rs2_sel[3] => Equal50.IN4
rs2_sel[3] => Equal51.IN4
rs2_sel[3] => Equal52.IN4
rs2_sel[3] => Equal53.IN4
wr1_sel[0] => Equal0.IN7
wr1_sel[0] => Equal1.IN7
wr1_sel[0] => Equal2.IN7
wr1_sel[0] => Equal3.IN7
wr1_sel[0] => Equal4.IN7
wr1_sel[0] => Equal5.IN7
wr1_sel[0] => Equal6.IN7
wr1_sel[0] => Equal7.IN7
wr1_sel[0] => Equal8.IN7
wr1_sel[0] => Equal9.IN7
wr1_sel[0] => Equal10.IN7
wr1_sel[0] => Equal11.IN7
wr1_sel[0] => Equal24.IN7
wr1_sel[0] => Equal39.IN7
wr1_sel[1] => Equal0.IN6
wr1_sel[1] => Equal1.IN6
wr1_sel[1] => Equal2.IN6
wr1_sel[1] => Equal3.IN6
wr1_sel[1] => Equal4.IN6
wr1_sel[1] => Equal5.IN6
wr1_sel[1] => Equal6.IN6
wr1_sel[1] => Equal7.IN6
wr1_sel[1] => Equal8.IN6
wr1_sel[1] => Equal9.IN6
wr1_sel[1] => Equal10.IN6
wr1_sel[1] => Equal11.IN6
wr1_sel[1] => Equal24.IN6
wr1_sel[1] => Equal39.IN6
wr1_sel[2] => Equal0.IN5
wr1_sel[2] => Equal1.IN5
wr1_sel[2] => Equal2.IN5
wr1_sel[2] => Equal3.IN5
wr1_sel[2] => Equal4.IN5
wr1_sel[2] => Equal5.IN5
wr1_sel[2] => Equal6.IN5
wr1_sel[2] => Equal7.IN5
wr1_sel[2] => Equal8.IN5
wr1_sel[2] => Equal9.IN5
wr1_sel[2] => Equal10.IN5
wr1_sel[2] => Equal11.IN5
wr1_sel[2] => Equal24.IN5
wr1_sel[2] => Equal39.IN5
wr1_sel[3] => Equal0.IN4
wr1_sel[3] => Equal1.IN4
wr1_sel[3] => Equal2.IN4
wr1_sel[3] => Equal3.IN4
wr1_sel[3] => Equal4.IN4
wr1_sel[3] => Equal5.IN4
wr1_sel[3] => Equal6.IN4
wr1_sel[3] => Equal7.IN4
wr1_sel[3] => Equal8.IN4
wr1_sel[3] => Equal9.IN4
wr1_sel[3] => Equal10.IN4
wr1_sel[3] => Equal11.IN4
wr1_sel[3] => Equal24.IN4
wr1_sel[3] => Equal39.IN4
wr2_sel[0] => Equal12.IN7
wr2_sel[0] => Equal13.IN7
wr2_sel[0] => Equal14.IN7
wr2_sel[0] => Equal15.IN7
wr2_sel[0] => Equal16.IN7
wr2_sel[0] => Equal17.IN7
wr2_sel[0] => Equal18.IN7
wr2_sel[0] => Equal19.IN7
wr2_sel[0] => Equal20.IN7
wr2_sel[0] => Equal21.IN7
wr2_sel[0] => Equal22.IN7
wr2_sel[0] => Equal23.IN7
wr2_sel[0] => Equal25.IN7
wr2_sel[0] => Equal40.IN7
wr2_sel[1] => Equal12.IN6
wr2_sel[1] => Equal13.IN6
wr2_sel[1] => Equal14.IN6
wr2_sel[1] => Equal15.IN6
wr2_sel[1] => Equal16.IN6
wr2_sel[1] => Equal17.IN6
wr2_sel[1] => Equal18.IN6
wr2_sel[1] => Equal19.IN6
wr2_sel[1] => Equal20.IN6
wr2_sel[1] => Equal21.IN6
wr2_sel[1] => Equal22.IN6
wr2_sel[1] => Equal23.IN6
wr2_sel[1] => Equal25.IN6
wr2_sel[1] => Equal40.IN6
wr2_sel[2] => Equal12.IN5
wr2_sel[2] => Equal13.IN5
wr2_sel[2] => Equal14.IN5
wr2_sel[2] => Equal15.IN5
wr2_sel[2] => Equal16.IN5
wr2_sel[2] => Equal17.IN5
wr2_sel[2] => Equal18.IN5
wr2_sel[2] => Equal19.IN5
wr2_sel[2] => Equal20.IN5
wr2_sel[2] => Equal21.IN5
wr2_sel[2] => Equal22.IN5
wr2_sel[2] => Equal23.IN5
wr2_sel[2] => Equal25.IN5
wr2_sel[2] => Equal40.IN5
wr2_sel[3] => Equal12.IN4
wr2_sel[3] => Equal13.IN4
wr2_sel[3] => Equal14.IN4
wr2_sel[3] => Equal15.IN4
wr2_sel[3] => Equal16.IN4
wr2_sel[3] => Equal17.IN4
wr2_sel[3] => Equal18.IN4
wr2_sel[3] => Equal19.IN4
wr2_sel[3] => Equal20.IN4
wr2_sel[3] => Equal21.IN4
wr2_sel[3] => Equal22.IN4
wr2_sel[3] => Equal23.IN4
wr2_sel[3] => Equal25.IN4
wr2_sel[3] => Equal40.IN4
rs1_data[0] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[1] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[2] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[3] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[4] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[5] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[6] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[7] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[8] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[9] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[10] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[11] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[12] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[13] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs1_data[14] <= rs1_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[0] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[1] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[2] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[3] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[4] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[5] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[6] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[7] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[8] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[9] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[10] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[11] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[12] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[13] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
rs2_data[14] <= rs2_data.DB_MAX_OUTPUT_PORT_TYPE
bits_EB[0] <= reg_BB[9].DB_MAX_OUTPUT_PORT_TYPE
bits_EB[1] <= reg_BB[10].DB_MAX_OUTPUT_PORT_TYPE
bits_EB[2] <= reg_BB[11].DB_MAX_OUTPUT_PORT_TYPE
bits_FB[0] <= reg_BB[12].DB_MAX_OUTPUT_PORT_TYPE
bits_FB[1] <= reg_BB[13].DB_MAX_OUTPUT_PORT_TYPE
bits_FB[2] <= reg_BB[14].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|mux:ALU1_Mux
in[0][0] => Mux29.IN3
in[0][1] => Mux28.IN3
in[0][2] => Mux27.IN3
in[0][3] => Mux26.IN3
in[0][4] => Mux25.IN3
in[0][5] => Mux24.IN3
in[0][6] => Mux23.IN3
in[0][7] => Mux22.IN3
in[0][8] => Mux21.IN3
in[0][9] => Mux20.IN3
in[0][10] => Mux19.IN3
in[0][11] => Mux18.IN3
in[0][12] => Mux17.IN3
in[0][13] => Mux16.IN3
in[0][14] => Mux15.IN3
in[0][15] => Mux14.IN3
in[0][16] => Mux13.IN3
in[0][17] => Mux12.IN3
in[0][18] => Mux11.IN3
in[0][19] => Mux10.IN3
in[0][20] => Mux9.IN3
in[0][21] => Mux8.IN3
in[0][22] => Mux7.IN3
in[0][23] => Mux6.IN3
in[0][24] => Mux5.IN3
in[0][25] => Mux4.IN3
in[0][26] => Mux3.IN3
in[0][27] => Mux2.IN3
in[0][28] => Mux1.IN3
in[0][29] => Mux0.IN3
in[1][0] => Mux29.IN2
in[1][1] => Mux28.IN2
in[1][2] => Mux27.IN2
in[1][3] => Mux26.IN2
in[1][4] => Mux25.IN2
in[1][5] => Mux24.IN2
in[1][6] => Mux23.IN2
in[1][7] => Mux22.IN2
in[1][8] => Mux21.IN2
in[1][9] => Mux20.IN2
in[1][10] => Mux19.IN2
in[1][11] => Mux18.IN2
in[1][12] => Mux17.IN2
in[1][13] => Mux16.IN2
in[1][14] => Mux15.IN2
in[1][15] => Mux14.IN2
in[1][16] => Mux13.IN2
in[1][17] => Mux12.IN2
in[1][18] => Mux11.IN2
in[1][19] => Mux10.IN2
in[1][20] => Mux9.IN2
in[1][21] => Mux8.IN2
in[1][22] => Mux7.IN2
in[1][23] => Mux6.IN2
in[1][24] => Mux5.IN2
in[1][25] => Mux4.IN2
in[1][26] => Mux3.IN2
in[1][27] => Mux2.IN2
in[1][28] => Mux1.IN2
in[1][29] => Mux0.IN2
in[2][0] => Mux29.IN1
in[2][1] => Mux28.IN1
in[2][2] => Mux27.IN1
in[2][3] => Mux26.IN1
in[2][4] => Mux25.IN1
in[2][5] => Mux24.IN1
in[2][6] => Mux23.IN1
in[2][7] => Mux22.IN1
in[2][8] => Mux21.IN1
in[2][9] => Mux20.IN1
in[2][10] => Mux19.IN1
in[2][11] => Mux18.IN1
in[2][12] => Mux17.IN1
in[2][13] => Mux16.IN1
in[2][14] => Mux15.IN1
in[2][15] => Mux14.IN1
in[2][16] => Mux13.IN1
in[2][17] => Mux12.IN1
in[2][18] => Mux11.IN1
in[2][19] => Mux10.IN1
in[2][20] => Mux9.IN1
in[2][21] => Mux8.IN1
in[2][22] => Mux7.IN1
in[2][23] => Mux6.IN1
in[2][24] => Mux5.IN1
in[2][25] => Mux4.IN1
in[2][26] => Mux3.IN1
in[2][27] => Mux2.IN1
in[2][28] => Mux1.IN1
in[2][29] => Mux0.IN1
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
out[0] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|mux:ALU_2_Mux
in[0][0] => Mux14.IN3
in[0][1] => Mux13.IN3
in[0][2] => Mux12.IN3
in[0][3] => Mux11.IN3
in[0][4] => Mux10.IN3
in[0][5] => Mux9.IN3
in[0][6] => Mux8.IN3
in[0][7] => Mux7.IN3
in[0][8] => Mux6.IN3
in[0][9] => Mux5.IN3
in[0][10] => Mux4.IN3
in[0][11] => Mux3.IN3
in[0][12] => Mux2.IN3
in[0][13] => Mux1.IN3
in[0][14] => Mux0.IN3
in[1][0] => Mux14.IN2
in[1][1] => Mux13.IN2
in[1][2] => Mux12.IN2
in[1][3] => Mux11.IN2
in[1][4] => Mux10.IN2
in[1][5] => Mux9.IN2
in[1][6] => Mux8.IN2
in[1][7] => Mux7.IN2
in[1][8] => Mux6.IN2
in[1][9] => Mux5.IN2
in[1][10] => Mux4.IN2
in[1][11] => Mux3.IN2
in[1][12] => Mux2.IN2
in[1][13] => Mux1.IN2
in[1][14] => Mux0.IN2
in[2][0] => Mux14.IN1
in[2][1] => Mux13.IN1
in[2][2] => Mux12.IN1
in[2][3] => Mux11.IN1
in[2][4] => Mux10.IN1
in[2][5] => Mux9.IN1
in[2][6] => Mux8.IN1
in[2][7] => Mux7.IN1
in[2][8] => Mux6.IN1
in[2][9] => Mux5.IN1
in[2][10] => Mux4.IN1
in[2][11] => Mux3.IN1
in[2][12] => Mux2.IN1
in[2][13] => Mux1.IN1
in[2][14] => Mux0.IN1
in[3][0] => Mux14.IN0
in[3][1] => Mux13.IN0
in[3][2] => Mux12.IN0
in[3][3] => Mux11.IN0
in[3][4] => Mux10.IN0
in[3][5] => Mux9.IN0
in[3][6] => Mux8.IN0
in[3][7] => Mux7.IN0
in[3][8] => Mux6.IN0
in[3][9] => Mux5.IN0
in[3][10] => Mux4.IN0
in[3][11] => Mux3.IN0
in[3][12] => Mux2.IN0
in[3][13] => Mux1.IN0
in[3][14] => Mux0.IN0
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
out[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|arithmetic_logic_unit:ALU
operation_sel[0] => Equal0.IN7
operation_sel[0] => Equal1.IN7
operation_sel[0] => Equal2.IN7
operation_sel[0] => Equal3.IN7
operation_sel[0] => Equal4.IN7
operation_sel[0] => Equal5.IN7
operation_sel[0] => Equal6.IN7
operation_sel[0] => Equal7.IN7
operation_sel[0] => Equal8.IN7
operation_sel[0] => Equal9.IN7
operation_sel[0] => Equal10.IN7
operation_sel[0] => Equal11.IN7
operation_sel[0] => Equal12.IN7
operation_sel[0] => Equal13.IN7
operation_sel[1] => Equal0.IN6
operation_sel[1] => Equal1.IN6
operation_sel[1] => Equal2.IN6
operation_sel[1] => Equal3.IN6
operation_sel[1] => Equal4.IN6
operation_sel[1] => Equal5.IN6
operation_sel[1] => Equal6.IN6
operation_sel[1] => Equal7.IN6
operation_sel[1] => Equal8.IN6
operation_sel[1] => Equal9.IN6
operation_sel[1] => Equal10.IN6
operation_sel[1] => Equal11.IN6
operation_sel[1] => Equal12.IN6
operation_sel[1] => Equal13.IN6
operation_sel[2] => Equal0.IN5
operation_sel[2] => Equal1.IN5
operation_sel[2] => Equal2.IN5
operation_sel[2] => Equal3.IN5
operation_sel[2] => Equal4.IN5
operation_sel[2] => Equal5.IN5
operation_sel[2] => Equal6.IN5
operation_sel[2] => Equal7.IN5
operation_sel[2] => Equal8.IN5
operation_sel[2] => Equal9.IN5
operation_sel[2] => Equal10.IN5
operation_sel[2] => Equal11.IN5
operation_sel[2] => Equal12.IN5
operation_sel[2] => Equal13.IN5
operation_sel[3] => Equal0.IN4
operation_sel[3] => Equal1.IN4
operation_sel[3] => Equal2.IN4
operation_sel[3] => Equal3.IN4
operation_sel[3] => Equal4.IN4
operation_sel[3] => Equal5.IN4
operation_sel[3] => Equal6.IN4
operation_sel[3] => Equal7.IN4
operation_sel[3] => Equal8.IN4
operation_sel[3] => Equal9.IN4
operation_sel[3] => Equal10.IN4
operation_sel[3] => Equal11.IN4
operation_sel[3] => Equal12.IN4
operation_sel[3] => Equal13.IN4
source_1[0] => source_1[0].IN2
source_1[1] => source_1[1].IN2
source_1[2] => source_1[2].IN2
source_1[3] => source_1[3].IN2
source_1[4] => source_1[4].IN2
source_1[5] => source_1[5].IN2
source_1[6] => source_1[6].IN2
source_1[7] => source_1[7].IN2
source_1[8] => source_1[8].IN2
source_1[9] => source_1[9].IN2
source_1[10] => source_1[10].IN2
source_1[11] => source_1[11].IN2
source_1[12] => source_1[12].IN2
source_1[13] => source_1[13].IN2
source_1[14] => source_1[14].IN2
source_1[15] => source_1[15].IN1
source_1[16] => source_1[16].IN1
source_1[17] => source_1[17].IN1
source_1[18] => source_1[18].IN1
source_1[19] => source_1[19].IN1
source_1[20] => source_1[20].IN1
source_1[21] => source_1[21].IN1
source_1[22] => source_1[22].IN1
source_1[23] => source_1[23].IN1
source_1[24] => source_1[24].IN1
source_1[25] => source_1[25].IN1
source_1[26] => source_1[26].IN1
source_1[27] => source_1[27].IN1
source_1[28] => source_1[28].IN1
source_1[29] => source_1[29].IN1
source_2[0] => source_2[0].IN2
source_2[1] => source_2[1].IN2
source_2[2] => source_2[2].IN2
source_2[3] => source_2[3].IN2
source_2[4] => source_2[4].IN2
source_2[5] => source_2[5].IN2
source_2[6] => source_2[6].IN2
source_2[7] => source_2[7].IN2
source_2[8] => source_2[8].IN2
source_2[9] => source_2[9].IN2
source_2[10] => source_2[10].IN2
source_2[11] => source_2[11].IN2
source_2[12] => source_2[12].IN2
source_2[13] => source_2[13].IN2
source_2[14] => source_2[14].IN2
result[0] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
res_eq_0 <= res_eq_0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub
sum[0] <= ones_comp_adder:add_sub.sum
sum[1] <= ones_comp_adder:add_sub.sum
sum[2] <= ones_comp_adder:add_sub.sum
sum[3] <= ones_comp_adder:add_sub.sum
sum[4] <= ones_comp_adder:add_sub.sum
sum[5] <= ones_comp_adder:add_sub.sum
sum[6] <= ones_comp_adder:add_sub.sum
sum[7] <= ones_comp_adder:add_sub.sum
sum[8] <= ones_comp_adder:add_sub.sum
sum[9] <= ones_comp_adder:add_sub.sum
sum[10] <= ones_comp_adder:add_sub.sum
sum[11] <= ones_comp_adder:add_sub.sum
sum[12] <= ones_comp_adder:add_sub.sum
sum[13] <= ones_comp_adder:add_sub.sum
sum[14] <= ones_comp_adder:add_sub.sum
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
y[0] => y_operand.DATAA
y[0] => y_operand.DATAB
y[1] => y_operand.DATAA
y[1] => y_operand.DATAB
y[2] => y_operand.DATAA
y[2] => y_operand.DATAB
y[3] => y_operand.DATAA
y[3] => y_operand.DATAB
y[4] => y_operand.DATAA
y[4] => y_operand.DATAB
y[5] => y_operand.DATAA
y[5] => y_operand.DATAB
y[6] => y_operand.DATAA
y[6] => y_operand.DATAB
y[7] => y_operand.DATAA
y[7] => y_operand.DATAB
y[8] => y_operand.DATAA
y[8] => y_operand.DATAB
y[9] => y_operand.DATAA
y[9] => y_operand.DATAB
y[10] => y_operand.DATAA
y[10] => y_operand.DATAB
y[11] => y_operand.DATAA
y[11] => y_operand.DATAB
y[12] => y_operand.DATAA
y[12] => y_operand.DATAB
y[13] => y_operand.DATAA
y[13] => y_operand.DATAB
y[14] => y_operand.DATAA
y[14] => y_operand.DATAB
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT
subtract => y_operand.OUTPUTSELECT


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub
sum[0] <= ripple_carry_adder:add_eac.sum
sum[1] <= ripple_carry_adder:add_eac.sum
sum[2] <= ripple_carry_adder:add_eac.sum
sum[3] <= ripple_carry_adder:add_eac.sum
sum[4] <= ripple_carry_adder:add_eac.sum
sum[5] <= ripple_carry_adder:add_eac.sum
sum[6] <= ripple_carry_adder:add_eac.sum
sum[7] <= ripple_carry_adder:add_eac.sum
sum[8] <= ripple_carry_adder:add_eac.sum
sum[9] <= ripple_carry_adder:add_eac.sum
sum[10] <= ripple_carry_adder:add_eac.sum
sum[11] <= ripple_carry_adder:add_eac.sum
sum[12] <= ripple_carry_adder:add_eac.sum
sum[13] <= ripple_carry_adder:add_eac.sum
sum[14] <= ripple_carry_adder:add_eac.sum
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre
sum[0] <= full_adder:full_adder_array[0].a1.sum
sum[1] <= full_adder:full_adder_array[1].a2.sum
sum[2] <= full_adder:full_adder_array[2].a2.sum
sum[3] <= full_adder:full_adder_array[3].a2.sum
sum[4] <= full_adder:full_adder_array[4].a2.sum
sum[5] <= full_adder:full_adder_array[5].a2.sum
sum[6] <= full_adder:full_adder_array[6].a2.sum
sum[7] <= full_adder:full_adder_array[7].a2.sum
sum[8] <= full_adder:full_adder_array[8].a2.sum
sum[9] <= full_adder:full_adder_array[9].a2.sum
sum[10] <= full_adder:full_adder_array[10].a2.sum
sum[11] <= full_adder:full_adder_array[11].a2.sum
sum[12] <= full_adder:full_adder_array[12].a2.sum
sum[13] <= full_adder:full_adder_array[13].a2.sum
sum[14] <= full_adder:full_adder_array[14].a2.sum
c_out <= full_adder:full_adder_array[14].a2.c_out
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[0].a1
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[0].a1|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[0].a1|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[1].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[1].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[1].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[2].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[2].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[2].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[3].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[3].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[3].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[4].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[4].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[4].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[5].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[5].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[5].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[6].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[6].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[6].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[7].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[7].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[7].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[8].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[8].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[8].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[9].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[9].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[9].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[10].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[10].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[10].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[11].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[11].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[11].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[12].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[12].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[12].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[13].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[13].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[13].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[14].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[14].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_pre|full_adder:full_adder_array[14].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac
sum[0] <= full_adder:full_adder_array[0].a1.sum
sum[1] <= full_adder:full_adder_array[1].a2.sum
sum[2] <= full_adder:full_adder_array[2].a2.sum
sum[3] <= full_adder:full_adder_array[3].a2.sum
sum[4] <= full_adder:full_adder_array[4].a2.sum
sum[5] <= full_adder:full_adder_array[5].a2.sum
sum[6] <= full_adder:full_adder_array[6].a2.sum
sum[7] <= full_adder:full_adder_array[7].a2.sum
sum[8] <= full_adder:full_adder_array[8].a2.sum
sum[9] <= full_adder:full_adder_array[9].a2.sum
sum[10] <= full_adder:full_adder_array[10].a2.sum
sum[11] <= full_adder:full_adder_array[11].a2.sum
sum[12] <= full_adder:full_adder_array[12].a2.sum
sum[13] <= full_adder:full_adder_array[13].a2.sum
sum[14] <= full_adder:full_adder_array[14].a2.sum
c_out <= full_adder:full_adder_array[14].a2.c_out
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[0].a1
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[0].a1|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[0].a1|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[1].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[1].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[1].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[2].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[2].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[2].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[3].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[3].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[3].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[4].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[4].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[4].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[5].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[5].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[5].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[6].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[6].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[6].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[7].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[7].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[7].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[8].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[8].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[8].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[9].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[9].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[9].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[10].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[10].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[10].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[11].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[11].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[11].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[12].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[12].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[12].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[13].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[13].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[13].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[14].a2
sum <= half_adder:ha_2.sum
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => x.IN1
y => y.IN1
c_in => c_in.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[14].a2|half_adder:ha_1
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_add_sub:alu_add_sub|ones_comp_adder:add_sub|ripple_carry_adder:add_eac|full_adder:full_adder_array[14].a2|half_adder:ha_2
sum <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
x => comb.IN0
x => comb.IN0
y => comb.IN1
y => comb.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult
prod[0] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[1] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[2] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[3] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[4] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[5] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[6] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[7] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[8] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[9] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[10] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[11] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[12] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[13] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[14] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[15] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[16] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[17] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[18] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[19] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[20] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[21] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[22] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[23] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[24] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[25] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[26] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[27] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[28] <= prod.DB_MAX_OUTPUT_PORT_TYPE
prod[29] <= prod.DB_MAX_OUTPUT_PORT_TYPE
x[0] => x_unsigned.DATAA
x[0] => x_unsigned.DATAB
x[1] => x_unsigned.DATAA
x[1] => x_unsigned.DATAB
x[2] => x_unsigned.DATAA
x[2] => x_unsigned.DATAB
x[3] => x_unsigned.DATAA
x[3] => x_unsigned.DATAB
x[4] => x_unsigned.DATAA
x[4] => x_unsigned.DATAB
x[5] => x_unsigned.DATAA
x[5] => x_unsigned.DATAB
x[6] => x_unsigned.DATAA
x[6] => x_unsigned.DATAB
x[7] => x_unsigned.DATAA
x[7] => x_unsigned.DATAB
x[8] => x_unsigned.DATAA
x[8] => x_unsigned.DATAB
x[9] => x_unsigned.DATAA
x[9] => x_unsigned.DATAB
x[10] => x_unsigned.DATAA
x[10] => x_unsigned.DATAB
x[11] => x_unsigned.DATAA
x[11] => x_unsigned.DATAB
x[12] => x_unsigned.DATAA
x[12] => x_unsigned.DATAB
x[13] => x_unsigned.DATAA
x[13] => x_unsigned.DATAB
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => x_unsigned.OUTPUTSELECT
x[14] => prod.IN0
y[0] => y_unsigned.DATAA
y[0] => y_unsigned.DATAB
y[1] => y_unsigned.DATAA
y[1] => y_unsigned.DATAB
y[2] => y_unsigned.DATAA
y[2] => y_unsigned.DATAB
y[3] => y_unsigned.DATAA
y[3] => y_unsigned.DATAB
y[4] => y_unsigned.DATAA
y[4] => y_unsigned.DATAB
y[5] => y_unsigned.DATAA
y[5] => y_unsigned.DATAB
y[6] => y_unsigned.DATAA
y[6] => y_unsigned.DATAB
y[7] => y_unsigned.DATAA
y[7] => y_unsigned.DATAB
y[8] => y_unsigned.DATAA
y[8] => y_unsigned.DATAB
y[9] => y_unsigned.DATAA
y[9] => y_unsigned.DATAB
y[10] => y_unsigned.DATAA
y[10] => y_unsigned.DATAB
y[11] => y_unsigned.DATAA
y[11] => y_unsigned.DATAB
y[12] => y_unsigned.DATAA
y[12] => y_unsigned.DATAB
y[13] => y_unsigned.DATAA
y[13] => y_unsigned.DATAB
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => y_unsigned.OUTPUTSELECT
y[14] => prod.IN1


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component
dataa[0] => mult_b8n:auto_generated.dataa[0]
dataa[1] => mult_b8n:auto_generated.dataa[1]
dataa[2] => mult_b8n:auto_generated.dataa[2]
dataa[3] => mult_b8n:auto_generated.dataa[3]
dataa[4] => mult_b8n:auto_generated.dataa[4]
dataa[5] => mult_b8n:auto_generated.dataa[5]
dataa[6] => mult_b8n:auto_generated.dataa[6]
dataa[7] => mult_b8n:auto_generated.dataa[7]
dataa[8] => mult_b8n:auto_generated.dataa[8]
dataa[9] => mult_b8n:auto_generated.dataa[9]
dataa[10] => mult_b8n:auto_generated.dataa[10]
dataa[11] => mult_b8n:auto_generated.dataa[11]
dataa[12] => mult_b8n:auto_generated.dataa[12]
dataa[13] => mult_b8n:auto_generated.dataa[13]
datab[0] => mult_b8n:auto_generated.datab[0]
datab[1] => mult_b8n:auto_generated.datab[1]
datab[2] => mult_b8n:auto_generated.datab[2]
datab[3] => mult_b8n:auto_generated.datab[3]
datab[4] => mult_b8n:auto_generated.datab[4]
datab[5] => mult_b8n:auto_generated.datab[5]
datab[6] => mult_b8n:auto_generated.datab[6]
datab[7] => mult_b8n:auto_generated.datab[7]
datab[8] => mult_b8n:auto_generated.datab[8]
datab[9] => mult_b8n:auto_generated.datab[9]
datab[10] => mult_b8n:auto_generated.datab[10]
datab[11] => mult_b8n:auto_generated.datab[11]
datab[12] => mult_b8n:auto_generated.datab[12]
datab[13] => mult_b8n:auto_generated.datab[13]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_b8n:auto_generated.result[0]
result[1] <= mult_b8n:auto_generated.result[1]
result[2] <= mult_b8n:auto_generated.result[2]
result[3] <= mult_b8n:auto_generated.result[3]
result[4] <= mult_b8n:auto_generated.result[4]
result[5] <= mult_b8n:auto_generated.result[5]
result[6] <= mult_b8n:auto_generated.result[6]
result[7] <= mult_b8n:auto_generated.result[7]
result[8] <= mult_b8n:auto_generated.result[8]
result[9] <= mult_b8n:auto_generated.result[9]
result[10] <= mult_b8n:auto_generated.result[10]
result[11] <= mult_b8n:auto_generated.result[11]
result[12] <= mult_b8n:auto_generated.result[12]
result[13] <= mult_b8n:auto_generated.result[13]
result[14] <= mult_b8n:auto_generated.result[14]
result[15] <= mult_b8n:auto_generated.result[15]
result[16] <= mult_b8n:auto_generated.result[16]
result[17] <= mult_b8n:auto_generated.result[17]
result[18] <= mult_b8n:auto_generated.result[18]
result[19] <= mult_b8n:auto_generated.result[19]
result[20] <= mult_b8n:auto_generated.result[20]
result[21] <= mult_b8n:auto_generated.result[21]
result[22] <= mult_b8n:auto_generated.result[22]
result[23] <= mult_b8n:auto_generated.result[23]
result[24] <= mult_b8n:auto_generated.result[24]
result[25] <= mult_b8n:auto_generated.result[25]
result[26] <= mult_b8n:auto_generated.result[26]
result[27] <= mult_b8n:auto_generated.result[27]


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_mult:alu_mult|agc_mult_28:mult_unsigned|lpm_mult:lpm_mult_component|mult_b8n:auto_generated
dataa[0] => Mult0.IN13
dataa[1] => Mult0.IN12
dataa[2] => Mult0.IN11
dataa[3] => Mult0.IN10
dataa[4] => Mult0.IN9
dataa[5] => Mult0.IN8
dataa[6] => Mult0.IN7
dataa[7] => Mult0.IN6
dataa[8] => Mult0.IN5
dataa[9] => Mult0.IN4
dataa[10] => Mult0.IN3
dataa[11] => Mult0.IN2
dataa[12] => Mult0.IN1
dataa[13] => Mult0.IN0
datab[0] => Mult0.IN27
datab[1] => Mult0.IN26
datab[2] => Mult0.IN25
datab[3] => Mult0.IN24
datab[4] => Mult0.IN23
datab[5] => Mult0.IN22
datab[6] => Mult0.IN21
datab[7] => Mult0.IN20
datab[8] => Mult0.IN19
datab[9] => Mult0.IN18
datab[10] => Mult0.IN17
datab[11] => Mult0.IN16
datab[12] => Mult0.IN15
datab[13] => Mult0.IN14
result[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div
quot[0] <= <GND>
quot[1] <= <GND>
quot[2] <= <GND>
quot[3] <= <GND>
quot[4] <= <GND>
quot[5] <= <GND>
quot[6] <= <GND>
quot[7] <= <GND>
quot[8] <= <GND>
quot[9] <= <GND>
quot[10] <= <GND>
quot[11] <= <GND>
quot[12] <= <GND>
quot[13] <= <GND>
quot[14] <= <GND>
remain[0] <= agc_div_28:div_unsigned.remain
remain[1] <= agc_div_28:div_unsigned.remain
remain[2] <= agc_div_28:div_unsigned.remain
remain[3] <= agc_div_28:div_unsigned.remain
remain[4] <= agc_div_28:div_unsigned.remain
remain[5] <= agc_div_28:div_unsigned.remain
remain[6] <= agc_div_28:div_unsigned.remain
remain[7] <= agc_div_28:div_unsigned.remain
remain[8] <= agc_div_28:div_unsigned.remain
remain[9] <= agc_div_28:div_unsigned.remain
remain[10] <= agc_div_28:div_unsigned.remain
remain[11] <= agc_div_28:div_unsigned.remain
remain[12] <= agc_div_28:div_unsigned.remain
remain[13] <= agc_div_28:div_unsigned.remain
remain[14] <= <GND>
numer[0] => numer_unsigned.DATAA
numer[0] => numer_unsigned.DATAA
numer[0] => Equal2.IN14
numer[0] => Equal3.IN14
numer[0] => numer_unsigned.DATAB
numer[0] => numer_unsigned.DATAB
numer[1] => numer_unsigned.DATAA
numer[1] => numer_unsigned.DATAA
numer[1] => Equal2.IN13
numer[1] => Equal3.IN13
numer[1] => numer_unsigned.DATAB
numer[1] => numer_unsigned.DATAB
numer[2] => numer_unsigned.DATAA
numer[2] => numer_unsigned.DATAA
numer[2] => Equal2.IN12
numer[2] => Equal3.IN12
numer[2] => numer_unsigned.DATAB
numer[2] => numer_unsigned.DATAB
numer[3] => numer_unsigned.DATAA
numer[3] => numer_unsigned.DATAA
numer[3] => Equal2.IN11
numer[3] => Equal3.IN11
numer[3] => numer_unsigned.DATAB
numer[3] => numer_unsigned.DATAB
numer[4] => numer_unsigned.DATAA
numer[4] => numer_unsigned.DATAA
numer[4] => Equal2.IN10
numer[4] => Equal3.IN10
numer[4] => numer_unsigned.DATAB
numer[4] => numer_unsigned.DATAB
numer[5] => numer_unsigned.DATAA
numer[5] => numer_unsigned.DATAA
numer[5] => Equal2.IN9
numer[5] => Equal3.IN9
numer[5] => numer_unsigned.DATAB
numer[5] => numer_unsigned.DATAB
numer[6] => numer_unsigned.DATAA
numer[6] => numer_unsigned.DATAA
numer[6] => Equal2.IN8
numer[6] => Equal3.IN8
numer[6] => numer_unsigned.DATAB
numer[6] => numer_unsigned.DATAB
numer[7] => numer_unsigned.DATAA
numer[7] => numer_unsigned.DATAA
numer[7] => Equal2.IN7
numer[7] => Equal3.IN7
numer[7] => numer_unsigned.DATAB
numer[7] => numer_unsigned.DATAB
numer[8] => numer_unsigned.DATAA
numer[8] => numer_unsigned.DATAA
numer[8] => Equal2.IN6
numer[8] => Equal3.IN6
numer[8] => numer_unsigned.DATAB
numer[8] => numer_unsigned.DATAB
numer[9] => numer_unsigned.DATAA
numer[9] => numer_unsigned.DATAA
numer[9] => Equal2.IN5
numer[9] => Equal3.IN5
numer[9] => numer_unsigned.DATAB
numer[9] => numer_unsigned.DATAB
numer[10] => numer_unsigned.DATAA
numer[10] => numer_unsigned.DATAA
numer[10] => Equal2.IN4
numer[10] => Equal3.IN4
numer[10] => numer_unsigned.DATAB
numer[10] => numer_unsigned.DATAB
numer[11] => numer_unsigned.DATAA
numer[11] => numer_unsigned.DATAA
numer[11] => Equal2.IN3
numer[11] => Equal3.IN3
numer[11] => numer_unsigned.DATAB
numer[11] => numer_unsigned.DATAB
numer[12] => numer_unsigned.DATAA
numer[12] => numer_unsigned.DATAA
numer[12] => Equal2.IN2
numer[12] => Equal3.IN2
numer[12] => numer_unsigned.DATAB
numer[12] => numer_unsigned.DATAB
numer[13] => numer_unsigned.DATAA
numer[13] => numer_unsigned.DATAA
numer[13] => Equal2.IN1
numer[13] => Equal3.IN1
numer[13] => numer_unsigned.DATAB
numer[13] => numer_unsigned.DATAB
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => numer_unsigned.OUTPUTSELECT
numer[14] => Equal2.IN0
numer[14] => Equal3.IN0
numer[15] => numer_unsigned.DATAA
numer[15] => numer_unsigned.DATAA
numer[15] => Equal0.IN14
numer[15] => Equal1.IN14
numer[15] => numer_unsigned.DATAB
numer[15] => numer_unsigned.DATAB
numer[16] => numer_unsigned.DATAA
numer[16] => numer_unsigned.DATAA
numer[16] => Equal0.IN13
numer[16] => Equal1.IN13
numer[16] => numer_unsigned.DATAB
numer[16] => numer_unsigned.DATAB
numer[17] => numer_unsigned.DATAA
numer[17] => numer_unsigned.DATAA
numer[17] => Equal0.IN12
numer[17] => Equal1.IN12
numer[17] => numer_unsigned.DATAB
numer[17] => numer_unsigned.DATAB
numer[18] => numer_unsigned.DATAA
numer[18] => numer_unsigned.DATAA
numer[18] => Equal0.IN11
numer[18] => Equal1.IN11
numer[18] => numer_unsigned.DATAB
numer[18] => numer_unsigned.DATAB
numer[19] => numer_unsigned.DATAA
numer[19] => numer_unsigned.DATAA
numer[19] => Equal0.IN10
numer[19] => Equal1.IN10
numer[19] => numer_unsigned.DATAB
numer[19] => numer_unsigned.DATAB
numer[20] => numer_unsigned.DATAA
numer[20] => numer_unsigned.DATAA
numer[20] => Equal0.IN9
numer[20] => Equal1.IN9
numer[20] => numer_unsigned.DATAB
numer[20] => numer_unsigned.DATAB
numer[21] => numer_unsigned.DATAA
numer[21] => numer_unsigned.DATAA
numer[21] => Equal0.IN8
numer[21] => Equal1.IN8
numer[21] => numer_unsigned.DATAB
numer[21] => numer_unsigned.DATAB
numer[22] => numer_unsigned.DATAA
numer[22] => numer_unsigned.DATAA
numer[22] => Equal0.IN7
numer[22] => Equal1.IN7
numer[22] => numer_unsigned.DATAB
numer[22] => numer_unsigned.DATAB
numer[23] => numer_unsigned.DATAA
numer[23] => numer_unsigned.DATAA
numer[23] => Equal0.IN6
numer[23] => Equal1.IN6
numer[23] => numer_unsigned.DATAB
numer[23] => numer_unsigned.DATAB
numer[24] => numer_unsigned.DATAA
numer[24] => numer_unsigned.DATAA
numer[24] => Equal0.IN5
numer[24] => Equal1.IN5
numer[24] => numer_unsigned.DATAB
numer[24] => numer_unsigned.DATAB
numer[25] => numer_unsigned.DATAA
numer[25] => numer_unsigned.DATAA
numer[25] => Equal0.IN4
numer[25] => Equal1.IN4
numer[25] => numer_unsigned.DATAB
numer[25] => numer_unsigned.DATAB
numer[26] => numer_unsigned.DATAA
numer[26] => numer_unsigned.DATAA
numer[26] => Equal0.IN3
numer[26] => Equal1.IN3
numer[26] => numer_unsigned.DATAB
numer[26] => numer_unsigned.DATAB
numer[27] => numer_unsigned.DATAA
numer[27] => numer_unsigned.DATAA
numer[27] => Equal0.IN2
numer[27] => Equal1.IN2
numer[27] => numer_unsigned.DATAB
numer[27] => numer_unsigned.DATAB
numer[28] => numer_unsigned.DATAA
numer[28] => numer_unsigned.DATAA
numer[28] => Equal0.IN1
numer[28] => Equal1.IN1
numer[28] => numer_unsigned.DATAB
numer[28] => numer_unsigned.DATAB
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => numer_unsigned.OUTPUTSELECT
numer[29] => Equal0.IN0
numer[29] => Equal1.IN0
denom[0] => denom_unsigned.DATAA
denom[0] => denom_unsigned.DATAB
denom[1] => denom_unsigned.DATAA
denom[1] => denom_unsigned.DATAB
denom[2] => denom_unsigned.DATAA
denom[2] => denom_unsigned.DATAB
denom[3] => denom_unsigned.DATAA
denom[3] => denom_unsigned.DATAB
denom[4] => denom_unsigned.DATAA
denom[4] => denom_unsigned.DATAB
denom[5] => denom_unsigned.DATAA
denom[5] => denom_unsigned.DATAB
denom[6] => denom_unsigned.DATAA
denom[6] => denom_unsigned.DATAB
denom[7] => denom_unsigned.DATAA
denom[7] => denom_unsigned.DATAB
denom[8] => denom_unsigned.DATAA
denom[8] => denom_unsigned.DATAB
denom[9] => denom_unsigned.DATAA
denom[9] => denom_unsigned.DATAB
denom[10] => denom_unsigned.DATAA
denom[10] => denom_unsigned.DATAB
denom[11] => denom_unsigned.DATAA
denom[11] => denom_unsigned.DATAB
denom[12] => denom_unsigned.DATAA
denom[12] => denom_unsigned.DATAB
denom[13] => denom_unsigned.DATAA
denom[13] => denom_unsigned.DATAB
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT
denom[14] => denom_unsigned.OUTPUTSELECT


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
numer[26] => numer[26].IN1
numer[27] => numer[27].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_jhs:auto_generated.numer[0]
numer[1] => lpm_divide_jhs:auto_generated.numer[1]
numer[2] => lpm_divide_jhs:auto_generated.numer[2]
numer[3] => lpm_divide_jhs:auto_generated.numer[3]
numer[4] => lpm_divide_jhs:auto_generated.numer[4]
numer[5] => lpm_divide_jhs:auto_generated.numer[5]
numer[6] => lpm_divide_jhs:auto_generated.numer[6]
numer[7] => lpm_divide_jhs:auto_generated.numer[7]
numer[8] => lpm_divide_jhs:auto_generated.numer[8]
numer[9] => lpm_divide_jhs:auto_generated.numer[9]
numer[10] => lpm_divide_jhs:auto_generated.numer[10]
numer[11] => lpm_divide_jhs:auto_generated.numer[11]
numer[12] => lpm_divide_jhs:auto_generated.numer[12]
numer[13] => lpm_divide_jhs:auto_generated.numer[13]
numer[14] => lpm_divide_jhs:auto_generated.numer[14]
numer[15] => lpm_divide_jhs:auto_generated.numer[15]
numer[16] => lpm_divide_jhs:auto_generated.numer[16]
numer[17] => lpm_divide_jhs:auto_generated.numer[17]
numer[18] => lpm_divide_jhs:auto_generated.numer[18]
numer[19] => lpm_divide_jhs:auto_generated.numer[19]
numer[20] => lpm_divide_jhs:auto_generated.numer[20]
numer[21] => lpm_divide_jhs:auto_generated.numer[21]
numer[22] => lpm_divide_jhs:auto_generated.numer[22]
numer[23] => lpm_divide_jhs:auto_generated.numer[23]
numer[24] => lpm_divide_jhs:auto_generated.numer[24]
numer[25] => lpm_divide_jhs:auto_generated.numer[25]
numer[26] => lpm_divide_jhs:auto_generated.numer[26]
numer[27] => lpm_divide_jhs:auto_generated.numer[27]
denom[0] => lpm_divide_jhs:auto_generated.denom[0]
denom[1] => lpm_divide_jhs:auto_generated.denom[1]
denom[2] => lpm_divide_jhs:auto_generated.denom[2]
denom[3] => lpm_divide_jhs:auto_generated.denom[3]
denom[4] => lpm_divide_jhs:auto_generated.denom[4]
denom[5] => lpm_divide_jhs:auto_generated.denom[5]
denom[6] => lpm_divide_jhs:auto_generated.denom[6]
denom[7] => lpm_divide_jhs:auto_generated.denom[7]
denom[8] => lpm_divide_jhs:auto_generated.denom[8]
denom[9] => lpm_divide_jhs:auto_generated.denom[9]
denom[10] => lpm_divide_jhs:auto_generated.denom[10]
denom[11] => lpm_divide_jhs:auto_generated.denom[11]
denom[12] => lpm_divide_jhs:auto_generated.denom[12]
denom[13] => lpm_divide_jhs:auto_generated.denom[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_jhs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_jhs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_jhs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_jhs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_jhs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_jhs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_jhs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_jhs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_jhs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_jhs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_jhs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_jhs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_jhs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_jhs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_jhs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_jhs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_jhs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_jhs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_jhs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_jhs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_jhs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_jhs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_jhs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_jhs:auto_generated.quotient[23]
quotient[24] <= lpm_divide_jhs:auto_generated.quotient[24]
quotient[25] <= lpm_divide_jhs:auto_generated.quotient[25]
quotient[26] <= lpm_divide_jhs:auto_generated.quotient[26]
quotient[27] <= lpm_divide_jhs:auto_generated.quotient[27]
remain[0] <= lpm_divide_jhs:auto_generated.remain[0]
remain[1] <= lpm_divide_jhs:auto_generated.remain[1]
remain[2] <= lpm_divide_jhs:auto_generated.remain[2]
remain[3] <= lpm_divide_jhs:auto_generated.remain[3]
remain[4] <= lpm_divide_jhs:auto_generated.remain[4]
remain[5] <= lpm_divide_jhs:auto_generated.remain[5]
remain[6] <= lpm_divide_jhs:auto_generated.remain[6]
remain[7] <= lpm_divide_jhs:auto_generated.remain[7]
remain[8] <= lpm_divide_jhs:auto_generated.remain[8]
remain[9] <= lpm_divide_jhs:auto_generated.remain[9]
remain[10] <= lpm_divide_jhs:auto_generated.remain[10]
remain[11] <= lpm_divide_jhs:auto_generated.remain[11]
remain[12] <= lpm_divide_jhs:auto_generated.remain[12]
remain[13] <= lpm_divide_jhs:auto_generated.remain[13]


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jhs:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_enh:divider.denominator[0]
denom[1] => sign_div_unsign_enh:divider.denominator[1]
denom[2] => sign_div_unsign_enh:divider.denominator[2]
denom[3] => sign_div_unsign_enh:divider.denominator[3]
denom[4] => sign_div_unsign_enh:divider.denominator[4]
denom[5] => sign_div_unsign_enh:divider.denominator[5]
denom[6] => sign_div_unsign_enh:divider.denominator[6]
denom[7] => sign_div_unsign_enh:divider.denominator[7]
denom[8] => sign_div_unsign_enh:divider.denominator[8]
denom[9] => sign_div_unsign_enh:divider.denominator[9]
denom[10] => sign_div_unsign_enh:divider.denominator[10]
denom[11] => sign_div_unsign_enh:divider.denominator[11]
denom[12] => sign_div_unsign_enh:divider.denominator[12]
denom[13] => sign_div_unsign_enh:divider.denominator[13]
numer[0] => sign_div_unsign_enh:divider.numerator[0]
numer[1] => sign_div_unsign_enh:divider.numerator[1]
numer[2] => sign_div_unsign_enh:divider.numerator[2]
numer[3] => sign_div_unsign_enh:divider.numerator[3]
numer[4] => sign_div_unsign_enh:divider.numerator[4]
numer[5] => sign_div_unsign_enh:divider.numerator[5]
numer[6] => sign_div_unsign_enh:divider.numerator[6]
numer[7] => sign_div_unsign_enh:divider.numerator[7]
numer[8] => sign_div_unsign_enh:divider.numerator[8]
numer[9] => sign_div_unsign_enh:divider.numerator[9]
numer[10] => sign_div_unsign_enh:divider.numerator[10]
numer[11] => sign_div_unsign_enh:divider.numerator[11]
numer[12] => sign_div_unsign_enh:divider.numerator[12]
numer[13] => sign_div_unsign_enh:divider.numerator[13]
numer[14] => sign_div_unsign_enh:divider.numerator[14]
numer[15] => sign_div_unsign_enh:divider.numerator[15]
numer[16] => sign_div_unsign_enh:divider.numerator[16]
numer[17] => sign_div_unsign_enh:divider.numerator[17]
numer[18] => sign_div_unsign_enh:divider.numerator[18]
numer[19] => sign_div_unsign_enh:divider.numerator[19]
numer[20] => sign_div_unsign_enh:divider.numerator[20]
numer[21] => sign_div_unsign_enh:divider.numerator[21]
numer[22] => sign_div_unsign_enh:divider.numerator[22]
numer[23] => sign_div_unsign_enh:divider.numerator[23]
numer[24] => sign_div_unsign_enh:divider.numerator[24]
numer[25] => sign_div_unsign_enh:divider.numerator[25]
numer[26] => sign_div_unsign_enh:divider.numerator[26]
numer[27] => sign_div_unsign_enh:divider.numerator[27]
quotient[0] <= sign_div_unsign_enh:divider.quotient[0]
quotient[1] <= sign_div_unsign_enh:divider.quotient[1]
quotient[2] <= sign_div_unsign_enh:divider.quotient[2]
quotient[3] <= sign_div_unsign_enh:divider.quotient[3]
quotient[4] <= sign_div_unsign_enh:divider.quotient[4]
quotient[5] <= sign_div_unsign_enh:divider.quotient[5]
quotient[6] <= sign_div_unsign_enh:divider.quotient[6]
quotient[7] <= sign_div_unsign_enh:divider.quotient[7]
quotient[8] <= sign_div_unsign_enh:divider.quotient[8]
quotient[9] <= sign_div_unsign_enh:divider.quotient[9]
quotient[10] <= sign_div_unsign_enh:divider.quotient[10]
quotient[11] <= sign_div_unsign_enh:divider.quotient[11]
quotient[12] <= sign_div_unsign_enh:divider.quotient[12]
quotient[13] <= sign_div_unsign_enh:divider.quotient[13]
quotient[14] <= sign_div_unsign_enh:divider.quotient[14]
quotient[15] <= sign_div_unsign_enh:divider.quotient[15]
quotient[16] <= sign_div_unsign_enh:divider.quotient[16]
quotient[17] <= sign_div_unsign_enh:divider.quotient[17]
quotient[18] <= sign_div_unsign_enh:divider.quotient[18]
quotient[19] <= sign_div_unsign_enh:divider.quotient[19]
quotient[20] <= sign_div_unsign_enh:divider.quotient[20]
quotient[21] <= sign_div_unsign_enh:divider.quotient[21]
quotient[22] <= sign_div_unsign_enh:divider.quotient[22]
quotient[23] <= sign_div_unsign_enh:divider.quotient[23]
quotient[24] <= sign_div_unsign_enh:divider.quotient[24]
quotient[25] <= sign_div_unsign_enh:divider.quotient[25]
quotient[26] <= sign_div_unsign_enh:divider.quotient[26]
quotient[27] <= sign_div_unsign_enh:divider.quotient[27]
remain[0] <= sign_div_unsign_enh:divider.remainder[0]
remain[1] <= sign_div_unsign_enh:divider.remainder[1]
remain[2] <= sign_div_unsign_enh:divider.remainder[2]
remain[3] <= sign_div_unsign_enh:divider.remainder[3]
remain[4] <= sign_div_unsign_enh:divider.remainder[4]
remain[5] <= sign_div_unsign_enh:divider.remainder[5]
remain[6] <= sign_div_unsign_enh:divider.remainder[6]
remain[7] <= sign_div_unsign_enh:divider.remainder[7]
remain[8] <= sign_div_unsign_enh:divider.remainder[8]
remain[9] <= sign_div_unsign_enh:divider.remainder[9]
remain[10] <= sign_div_unsign_enh:divider.remainder[10]
remain[11] <= sign_div_unsign_enh:divider.remainder[11]
remain[12] <= sign_div_unsign_enh:divider.remainder[12]
remain[13] <= sign_div_unsign_enh:divider.remainder[13]


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jhs:auto_generated|sign_div_unsign_enh:divider
denominator[0] => alt_u_div_23f:divider.denominator[0]
denominator[1] => alt_u_div_23f:divider.denominator[1]
denominator[2] => alt_u_div_23f:divider.denominator[2]
denominator[3] => alt_u_div_23f:divider.denominator[3]
denominator[4] => alt_u_div_23f:divider.denominator[4]
denominator[5] => alt_u_div_23f:divider.denominator[5]
denominator[6] => alt_u_div_23f:divider.denominator[6]
denominator[7] => alt_u_div_23f:divider.denominator[7]
denominator[8] => alt_u_div_23f:divider.denominator[8]
denominator[9] => alt_u_div_23f:divider.denominator[9]
denominator[10] => alt_u_div_23f:divider.denominator[10]
denominator[11] => alt_u_div_23f:divider.denominator[11]
denominator[12] => alt_u_div_23f:divider.denominator[12]
denominator[13] => alt_u_div_23f:divider.denominator[13]
numerator[0] => alt_u_div_23f:divider.numerator[0]
numerator[1] => alt_u_div_23f:divider.numerator[1]
numerator[2] => alt_u_div_23f:divider.numerator[2]
numerator[3] => alt_u_div_23f:divider.numerator[3]
numerator[4] => alt_u_div_23f:divider.numerator[4]
numerator[5] => alt_u_div_23f:divider.numerator[5]
numerator[6] => alt_u_div_23f:divider.numerator[6]
numerator[7] => alt_u_div_23f:divider.numerator[7]
numerator[8] => alt_u_div_23f:divider.numerator[8]
numerator[9] => alt_u_div_23f:divider.numerator[9]
numerator[10] => alt_u_div_23f:divider.numerator[10]
numerator[11] => alt_u_div_23f:divider.numerator[11]
numerator[12] => alt_u_div_23f:divider.numerator[12]
numerator[13] => alt_u_div_23f:divider.numerator[13]
numerator[14] => alt_u_div_23f:divider.numerator[14]
numerator[15] => alt_u_div_23f:divider.numerator[15]
numerator[16] => alt_u_div_23f:divider.numerator[16]
numerator[17] => alt_u_div_23f:divider.numerator[17]
numerator[18] => alt_u_div_23f:divider.numerator[18]
numerator[19] => alt_u_div_23f:divider.numerator[19]
numerator[20] => alt_u_div_23f:divider.numerator[20]
numerator[21] => alt_u_div_23f:divider.numerator[21]
numerator[22] => alt_u_div_23f:divider.numerator[22]
numerator[23] => alt_u_div_23f:divider.numerator[23]
numerator[24] => alt_u_div_23f:divider.numerator[24]
numerator[25] => alt_u_div_23f:divider.numerator[25]
numerator[26] => alt_u_div_23f:divider.numerator[26]
numerator[27] => alt_u_div_23f:divider.numerator[27]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= protect_remainder[13].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|arithmetic_logic_unit:ALU|ones_comp_div:alu_div|agc_div_28:div_unsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jhs:auto_generated|sign_div_unsign_enh:divider|alt_u_div_23f:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_13.IN8
denominator[0] => op_22.IN10
denominator[0] => op_23.IN12
denominator[0] => op_24.IN14
denominator[0] => op_25.IN16
denominator[0] => op_26.IN18
denominator[0] => op_27.IN20
denominator[0] => op_28.IN22
denominator[0] => op_3.IN24
denominator[0] => op_4.IN26
denominator[0] => op_5.IN28
denominator[0] => op_6.IN30
denominator[0] => op_7.IN32
denominator[0] => op_8.IN32
denominator[0] => op_9.IN32
denominator[0] => op_10.IN32
denominator[0] => op_11.IN32
denominator[0] => op_12.IN32
denominator[0] => op_14.IN32
denominator[0] => op_15.IN32
denominator[0] => op_16.IN32
denominator[0] => op_17.IN32
denominator[0] => op_18.IN32
denominator[0] => op_19.IN32
denominator[0] => op_20.IN32
denominator[0] => op_21.IN32
denominator[1] => sel[0].IN1
denominator[1] => sel[14].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[28].IN1
denominator[1] => op_13.IN6
denominator[1] => sel[42].IN1
denominator[1] => op_22.IN8
denominator[1] => sel[56].IN1
denominator[1] => op_23.IN10
denominator[1] => sel[70].IN1
denominator[1] => op_24.IN12
denominator[1] => sel[84].IN1
denominator[1] => op_25.IN14
denominator[1] => sel[98].IN1
denominator[1] => op_26.IN16
denominator[1] => sel[112].IN1
denominator[1] => op_27.IN18
denominator[1] => sel[126].IN1
denominator[1] => op_28.IN20
denominator[1] => sel[140].IN1
denominator[1] => op_3.IN22
denominator[1] => sel[154].IN1
denominator[1] => op_4.IN24
denominator[1] => sel[168].IN1
denominator[1] => op_5.IN26
denominator[1] => sel[182].IN1
denominator[1] => op_6.IN28
denominator[1] => sel[196].IN1
denominator[1] => op_7.IN30
denominator[1] => sel[210].IN1
denominator[1] => op_8.IN30
denominator[1] => sel[224].IN1
denominator[1] => op_9.IN30
denominator[1] => sel[238].IN1
denominator[1] => op_10.IN30
denominator[1] => sel[252].IN1
denominator[1] => op_11.IN30
denominator[1] => sel[266].IN1
denominator[1] => op_12.IN30
denominator[1] => sel[280].IN1
denominator[1] => op_14.IN30
denominator[1] => sel[294].IN1
denominator[1] => op_15.IN30
denominator[1] => sel[308].IN1
denominator[1] => op_16.IN30
denominator[1] => sel[322].IN1
denominator[1] => op_17.IN30
denominator[1] => sel[336].IN1
denominator[1] => op_18.IN30
denominator[1] => sel[350].IN1
denominator[1] => op_19.IN30
denominator[1] => sel[364].IN1
denominator[1] => op_20.IN30
denominator[1] => sel[378].IN1
denominator[1] => op_21.IN30
denominator[1] => sel[392].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[15].IN1
denominator[2] => sel[29].IN1
denominator[2] => op_13.IN4
denominator[2] => sel[43].IN1
denominator[2] => op_22.IN6
denominator[2] => sel[57].IN1
denominator[2] => op_23.IN8
denominator[2] => sel[71].IN1
denominator[2] => op_24.IN10
denominator[2] => sel[85].IN1
denominator[2] => op_25.IN12
denominator[2] => sel[99].IN1
denominator[2] => op_26.IN14
denominator[2] => sel[113].IN1
denominator[2] => op_27.IN16
denominator[2] => sel[127].IN1
denominator[2] => op_28.IN18
denominator[2] => sel[141].IN1
denominator[2] => op_3.IN20
denominator[2] => sel[155].IN1
denominator[2] => op_4.IN22
denominator[2] => sel[169].IN1
denominator[2] => op_5.IN24
denominator[2] => sel[183].IN1
denominator[2] => op_6.IN26
denominator[2] => sel[197].IN1
denominator[2] => op_7.IN28
denominator[2] => sel[211].IN1
denominator[2] => op_8.IN28
denominator[2] => sel[225].IN1
denominator[2] => op_9.IN28
denominator[2] => sel[239].IN1
denominator[2] => op_10.IN28
denominator[2] => sel[253].IN1
denominator[2] => op_11.IN28
denominator[2] => sel[267].IN1
denominator[2] => op_12.IN28
denominator[2] => sel[281].IN1
denominator[2] => op_14.IN28
denominator[2] => sel[295].IN1
denominator[2] => op_15.IN28
denominator[2] => sel[309].IN1
denominator[2] => op_16.IN28
denominator[2] => sel[323].IN1
denominator[2] => op_17.IN28
denominator[2] => sel[337].IN1
denominator[2] => op_18.IN28
denominator[2] => sel[351].IN1
denominator[2] => op_19.IN28
denominator[2] => sel[365].IN1
denominator[2] => op_20.IN28
denominator[2] => sel[379].IN1
denominator[2] => op_21.IN28
denominator[2] => sel[393].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[16].IN1
denominator[3] => sel[30].IN1
denominator[3] => sel[44].IN1
denominator[3] => op_22.IN4
denominator[3] => sel[58].IN1
denominator[3] => op_23.IN6
denominator[3] => sel[72].IN1
denominator[3] => op_24.IN8
denominator[3] => sel[86].IN1
denominator[3] => op_25.IN10
denominator[3] => sel[100].IN1
denominator[3] => op_26.IN12
denominator[3] => sel[114].IN1
denominator[3] => op_27.IN14
denominator[3] => sel[128].IN1
denominator[3] => op_28.IN16
denominator[3] => sel[142].IN1
denominator[3] => op_3.IN18
denominator[3] => sel[156].IN1
denominator[3] => op_4.IN20
denominator[3] => sel[170].IN1
denominator[3] => op_5.IN22
denominator[3] => sel[184].IN1
denominator[3] => op_6.IN24
denominator[3] => sel[198].IN1
denominator[3] => op_7.IN26
denominator[3] => sel[212].IN1
denominator[3] => op_8.IN26
denominator[3] => sel[226].IN1
denominator[3] => op_9.IN26
denominator[3] => sel[240].IN1
denominator[3] => op_10.IN26
denominator[3] => sel[254].IN1
denominator[3] => op_11.IN26
denominator[3] => sel[268].IN1
denominator[3] => op_12.IN26
denominator[3] => sel[282].IN1
denominator[3] => op_14.IN26
denominator[3] => sel[296].IN1
denominator[3] => op_15.IN26
denominator[3] => sel[310].IN1
denominator[3] => op_16.IN26
denominator[3] => sel[324].IN1
denominator[3] => op_17.IN26
denominator[3] => sel[338].IN1
denominator[3] => op_18.IN26
denominator[3] => sel[352].IN1
denominator[3] => op_19.IN26
denominator[3] => sel[366].IN1
denominator[3] => op_20.IN26
denominator[3] => sel[380].IN1
denominator[3] => op_21.IN26
denominator[3] => sel[394].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[17].IN1
denominator[4] => sel[31].IN1
denominator[4] => sel[45].IN1
denominator[4] => sel[59].IN1
denominator[4] => op_23.IN4
denominator[4] => sel[73].IN1
denominator[4] => op_24.IN6
denominator[4] => sel[87].IN1
denominator[4] => op_25.IN8
denominator[4] => sel[101].IN1
denominator[4] => op_26.IN10
denominator[4] => sel[115].IN1
denominator[4] => op_27.IN12
denominator[4] => sel[129].IN1
denominator[4] => op_28.IN14
denominator[4] => sel[143].IN1
denominator[4] => op_3.IN16
denominator[4] => sel[157].IN1
denominator[4] => op_4.IN18
denominator[4] => sel[171].IN1
denominator[4] => op_5.IN20
denominator[4] => sel[185].IN1
denominator[4] => op_6.IN22
denominator[4] => sel[199].IN1
denominator[4] => op_7.IN24
denominator[4] => sel[213].IN1
denominator[4] => op_8.IN24
denominator[4] => sel[227].IN1
denominator[4] => op_9.IN24
denominator[4] => sel[241].IN1
denominator[4] => op_10.IN24
denominator[4] => sel[255].IN1
denominator[4] => op_11.IN24
denominator[4] => sel[269].IN1
denominator[4] => op_12.IN24
denominator[4] => sel[283].IN1
denominator[4] => op_14.IN24
denominator[4] => sel[297].IN1
denominator[4] => op_15.IN24
denominator[4] => sel[311].IN1
denominator[4] => op_16.IN24
denominator[4] => sel[325].IN1
denominator[4] => op_17.IN24
denominator[4] => sel[339].IN1
denominator[4] => op_18.IN24
denominator[4] => sel[353].IN1
denominator[4] => op_19.IN24
denominator[4] => sel[367].IN1
denominator[4] => op_20.IN24
denominator[4] => sel[381].IN1
denominator[4] => op_21.IN24
denominator[4] => sel[395].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[18].IN1
denominator[5] => sel[32].IN1
denominator[5] => sel[46].IN1
denominator[5] => sel[60].IN1
denominator[5] => sel[74].IN1
denominator[5] => op_24.IN4
denominator[5] => sel[88].IN1
denominator[5] => op_25.IN6
denominator[5] => sel[102].IN1
denominator[5] => op_26.IN8
denominator[5] => sel[116].IN1
denominator[5] => op_27.IN10
denominator[5] => sel[130].IN1
denominator[5] => op_28.IN12
denominator[5] => sel[144].IN1
denominator[5] => op_3.IN14
denominator[5] => sel[158].IN1
denominator[5] => op_4.IN16
denominator[5] => sel[172].IN1
denominator[5] => op_5.IN18
denominator[5] => sel[186].IN1
denominator[5] => op_6.IN20
denominator[5] => sel[200].IN1
denominator[5] => op_7.IN22
denominator[5] => sel[214].IN1
denominator[5] => op_8.IN22
denominator[5] => sel[228].IN1
denominator[5] => op_9.IN22
denominator[5] => sel[242].IN1
denominator[5] => op_10.IN22
denominator[5] => sel[256].IN1
denominator[5] => op_11.IN22
denominator[5] => sel[270].IN1
denominator[5] => op_12.IN22
denominator[5] => sel[284].IN1
denominator[5] => op_14.IN22
denominator[5] => sel[298].IN1
denominator[5] => op_15.IN22
denominator[5] => sel[312].IN1
denominator[5] => op_16.IN22
denominator[5] => sel[326].IN1
denominator[5] => op_17.IN22
denominator[5] => sel[340].IN1
denominator[5] => op_18.IN22
denominator[5] => sel[354].IN1
denominator[5] => op_19.IN22
denominator[5] => sel[368].IN1
denominator[5] => op_20.IN22
denominator[5] => sel[382].IN1
denominator[5] => op_21.IN22
denominator[5] => sel[396].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[19].IN1
denominator[6] => sel[33].IN1
denominator[6] => sel[47].IN1
denominator[6] => sel[61].IN1
denominator[6] => sel[75].IN1
denominator[6] => sel[89].IN1
denominator[6] => op_25.IN4
denominator[6] => sel[103].IN1
denominator[6] => op_26.IN6
denominator[6] => sel[117].IN1
denominator[6] => op_27.IN8
denominator[6] => sel[131].IN1
denominator[6] => op_28.IN10
denominator[6] => sel[145].IN1
denominator[6] => op_3.IN12
denominator[6] => sel[159].IN1
denominator[6] => op_4.IN14
denominator[6] => sel[173].IN1
denominator[6] => op_5.IN16
denominator[6] => sel[187].IN1
denominator[6] => op_6.IN18
denominator[6] => sel[201].IN1
denominator[6] => op_7.IN20
denominator[6] => sel[215].IN1
denominator[6] => op_8.IN20
denominator[6] => sel[229].IN1
denominator[6] => op_9.IN20
denominator[6] => sel[243].IN1
denominator[6] => op_10.IN20
denominator[6] => sel[257].IN1
denominator[6] => op_11.IN20
denominator[6] => sel[271].IN1
denominator[6] => op_12.IN20
denominator[6] => sel[285].IN1
denominator[6] => op_14.IN20
denominator[6] => sel[299].IN1
denominator[6] => op_15.IN20
denominator[6] => sel[313].IN1
denominator[6] => op_16.IN20
denominator[6] => sel[327].IN1
denominator[6] => op_17.IN20
denominator[6] => sel[341].IN1
denominator[6] => op_18.IN20
denominator[6] => sel[355].IN1
denominator[6] => op_19.IN20
denominator[6] => sel[369].IN1
denominator[6] => op_20.IN20
denominator[6] => sel[383].IN1
denominator[6] => op_21.IN20
denominator[6] => sel[397].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[20].IN1
denominator[7] => sel[34].IN1
denominator[7] => sel[48].IN1
denominator[7] => sel[62].IN1
denominator[7] => sel[76].IN1
denominator[7] => sel[90].IN1
denominator[7] => sel[104].IN1
denominator[7] => op_26.IN4
denominator[7] => sel[118].IN1
denominator[7] => op_27.IN6
denominator[7] => sel[132].IN1
denominator[7] => op_28.IN8
denominator[7] => sel[146].IN1
denominator[7] => op_3.IN10
denominator[7] => sel[160].IN1
denominator[7] => op_4.IN12
denominator[7] => sel[174].IN1
denominator[7] => op_5.IN14
denominator[7] => sel[188].IN1
denominator[7] => op_6.IN16
denominator[7] => sel[202].IN1
denominator[7] => op_7.IN18
denominator[7] => sel[216].IN1
denominator[7] => op_8.IN18
denominator[7] => sel[230].IN1
denominator[7] => op_9.IN18
denominator[7] => sel[244].IN1
denominator[7] => op_10.IN18
denominator[7] => sel[258].IN1
denominator[7] => op_11.IN18
denominator[7] => sel[272].IN1
denominator[7] => op_12.IN18
denominator[7] => sel[286].IN1
denominator[7] => op_14.IN18
denominator[7] => sel[300].IN1
denominator[7] => op_15.IN18
denominator[7] => sel[314].IN1
denominator[7] => op_16.IN18
denominator[7] => sel[328].IN1
denominator[7] => op_17.IN18
denominator[7] => sel[342].IN1
denominator[7] => op_18.IN18
denominator[7] => sel[356].IN1
denominator[7] => op_19.IN18
denominator[7] => sel[370].IN1
denominator[7] => op_20.IN18
denominator[7] => sel[384].IN1
denominator[7] => op_21.IN18
denominator[7] => sel[398].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[21].IN1
denominator[8] => sel[35].IN1
denominator[8] => sel[49].IN1
denominator[8] => sel[63].IN1
denominator[8] => sel[77].IN1
denominator[8] => sel[91].IN1
denominator[8] => sel[105].IN1
denominator[8] => sel[119].IN1
denominator[8] => op_27.IN4
denominator[8] => sel[133].IN1
denominator[8] => op_28.IN6
denominator[8] => sel[147].IN1
denominator[8] => op_3.IN8
denominator[8] => sel[161].IN1
denominator[8] => op_4.IN10
denominator[8] => sel[175].IN1
denominator[8] => op_5.IN12
denominator[8] => sel[189].IN1
denominator[8] => op_6.IN14
denominator[8] => sel[203].IN1
denominator[8] => op_7.IN16
denominator[8] => sel[217].IN1
denominator[8] => op_8.IN16
denominator[8] => sel[231].IN1
denominator[8] => op_9.IN16
denominator[8] => sel[245].IN1
denominator[8] => op_10.IN16
denominator[8] => sel[259].IN1
denominator[8] => op_11.IN16
denominator[8] => sel[273].IN1
denominator[8] => op_12.IN16
denominator[8] => sel[287].IN1
denominator[8] => op_14.IN16
denominator[8] => sel[301].IN1
denominator[8] => op_15.IN16
denominator[8] => sel[315].IN1
denominator[8] => op_16.IN16
denominator[8] => sel[329].IN1
denominator[8] => op_17.IN16
denominator[8] => sel[343].IN1
denominator[8] => op_18.IN16
denominator[8] => sel[357].IN1
denominator[8] => op_19.IN16
denominator[8] => sel[371].IN1
denominator[8] => op_20.IN16
denominator[8] => sel[385].IN1
denominator[8] => op_21.IN16
denominator[8] => sel[399].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[22].IN1
denominator[9] => sel[36].IN1
denominator[9] => sel[50].IN1
denominator[9] => sel[64].IN1
denominator[9] => sel[78].IN1
denominator[9] => sel[92].IN1
denominator[9] => sel[106].IN1
denominator[9] => sel[120].IN1
denominator[9] => sel[134].IN1
denominator[9] => op_28.IN4
denominator[9] => sel[148].IN1
denominator[9] => op_3.IN6
denominator[9] => sel[162].IN1
denominator[9] => op_4.IN8
denominator[9] => sel[176].IN1
denominator[9] => op_5.IN10
denominator[9] => sel[190].IN1
denominator[9] => op_6.IN12
denominator[9] => sel[204].IN1
denominator[9] => op_7.IN14
denominator[9] => sel[218].IN1
denominator[9] => op_8.IN14
denominator[9] => sel[232].IN1
denominator[9] => op_9.IN14
denominator[9] => sel[246].IN1
denominator[9] => op_10.IN14
denominator[9] => sel[260].IN1
denominator[9] => op_11.IN14
denominator[9] => sel[274].IN1
denominator[9] => op_12.IN14
denominator[9] => sel[288].IN1
denominator[9] => op_14.IN14
denominator[9] => sel[302].IN1
denominator[9] => op_15.IN14
denominator[9] => sel[316].IN1
denominator[9] => op_16.IN14
denominator[9] => sel[330].IN1
denominator[9] => op_17.IN14
denominator[9] => sel[344].IN1
denominator[9] => op_18.IN14
denominator[9] => sel[358].IN1
denominator[9] => op_19.IN14
denominator[9] => sel[372].IN1
denominator[9] => op_20.IN14
denominator[9] => sel[386].IN1
denominator[9] => op_21.IN14
denominator[9] => sel[400].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[23].IN1
denominator[10] => sel[37].IN1
denominator[10] => sel[51].IN1
denominator[10] => sel[65].IN1
denominator[10] => sel[79].IN1
denominator[10] => sel[93].IN1
denominator[10] => sel[107].IN1
denominator[10] => sel[121].IN1
denominator[10] => sel[135].IN1
denominator[10] => sel[149].IN1
denominator[10] => op_3.IN4
denominator[10] => sel[163].IN1
denominator[10] => op_4.IN6
denominator[10] => sel[177].IN1
denominator[10] => op_5.IN8
denominator[10] => sel[191].IN1
denominator[10] => op_6.IN10
denominator[10] => sel[205].IN1
denominator[10] => op_7.IN12
denominator[10] => sel[219].IN1
denominator[10] => op_8.IN12
denominator[10] => sel[233].IN1
denominator[10] => op_9.IN12
denominator[10] => sel[247].IN1
denominator[10] => op_10.IN12
denominator[10] => sel[261].IN1
denominator[10] => op_11.IN12
denominator[10] => sel[275].IN1
denominator[10] => op_12.IN12
denominator[10] => sel[289].IN1
denominator[10] => op_14.IN12
denominator[10] => sel[303].IN1
denominator[10] => op_15.IN12
denominator[10] => sel[317].IN1
denominator[10] => op_16.IN12
denominator[10] => sel[331].IN1
denominator[10] => op_17.IN12
denominator[10] => sel[345].IN1
denominator[10] => op_18.IN12
denominator[10] => sel[359].IN1
denominator[10] => op_19.IN12
denominator[10] => sel[373].IN1
denominator[10] => op_20.IN12
denominator[10] => sel[387].IN1
denominator[10] => op_21.IN12
denominator[10] => sel[401].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[24].IN1
denominator[11] => sel[38].IN1
denominator[11] => sel[52].IN1
denominator[11] => sel[66].IN1
denominator[11] => sel[80].IN1
denominator[11] => sel[94].IN1
denominator[11] => sel[108].IN1
denominator[11] => sel[122].IN1
denominator[11] => sel[136].IN1
denominator[11] => sel[150].IN1
denominator[11] => sel[164].IN1
denominator[11] => op_4.IN4
denominator[11] => sel[178].IN1
denominator[11] => op_5.IN6
denominator[11] => sel[192].IN1
denominator[11] => op_6.IN8
denominator[11] => sel[206].IN1
denominator[11] => op_7.IN10
denominator[11] => sel[220].IN1
denominator[11] => op_8.IN10
denominator[11] => sel[234].IN1
denominator[11] => op_9.IN10
denominator[11] => sel[248].IN1
denominator[11] => op_10.IN10
denominator[11] => sel[262].IN1
denominator[11] => op_11.IN10
denominator[11] => sel[276].IN1
denominator[11] => op_12.IN10
denominator[11] => sel[290].IN1
denominator[11] => op_14.IN10
denominator[11] => sel[304].IN1
denominator[11] => op_15.IN10
denominator[11] => sel[318].IN1
denominator[11] => op_16.IN10
denominator[11] => sel[332].IN1
denominator[11] => op_17.IN10
denominator[11] => sel[346].IN1
denominator[11] => op_18.IN10
denominator[11] => sel[360].IN1
denominator[11] => op_19.IN10
denominator[11] => sel[374].IN1
denominator[11] => op_20.IN10
denominator[11] => sel[388].IN1
denominator[11] => op_21.IN10
denominator[11] => sel[402].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[25].IN1
denominator[12] => sel[39].IN1
denominator[12] => sel[53].IN1
denominator[12] => sel[67].IN1
denominator[12] => sel[81].IN1
denominator[12] => sel[95].IN1
denominator[12] => sel[109].IN1
denominator[12] => sel[123].IN1
denominator[12] => sel[137].IN1
denominator[12] => sel[151].IN1
denominator[12] => sel[165].IN1
denominator[12] => sel[179].IN1
denominator[12] => op_5.IN4
denominator[12] => sel[193].IN1
denominator[12] => op_6.IN6
denominator[12] => sel[207].IN1
denominator[12] => op_7.IN8
denominator[12] => sel[221].IN1
denominator[12] => op_8.IN8
denominator[12] => sel[235].IN1
denominator[12] => op_9.IN8
denominator[12] => sel[249].IN1
denominator[12] => op_10.IN8
denominator[12] => sel[263].IN1
denominator[12] => op_11.IN8
denominator[12] => sel[277].IN1
denominator[12] => op_12.IN8
denominator[12] => sel[291].IN1
denominator[12] => op_14.IN8
denominator[12] => sel[305].IN1
denominator[12] => op_15.IN8
denominator[12] => sel[319].IN1
denominator[12] => op_16.IN8
denominator[12] => sel[333].IN1
denominator[12] => op_17.IN8
denominator[12] => sel[347].IN1
denominator[12] => op_18.IN8
denominator[12] => sel[361].IN1
denominator[12] => op_19.IN8
denominator[12] => sel[375].IN1
denominator[12] => op_20.IN8
denominator[12] => sel[389].IN1
denominator[12] => op_21.IN8
denominator[12] => sel[403].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[26].IN1
denominator[13] => sel[40].IN1
denominator[13] => sel[54].IN1
denominator[13] => sel[68].IN1
denominator[13] => sel[82].IN1
denominator[13] => sel[96].IN1
denominator[13] => sel[110].IN1
denominator[13] => sel[124].IN1
denominator[13] => sel[138].IN1
denominator[13] => sel[152].IN1
denominator[13] => sel[166].IN1
denominator[13] => sel[180].IN1
denominator[13] => sel[194].IN1
denominator[13] => op_6.IN4
denominator[13] => sel[208].IN1
denominator[13] => op_7.IN6
denominator[13] => sel[222].IN1
denominator[13] => op_8.IN6
denominator[13] => sel[236].IN1
denominator[13] => op_9.IN6
denominator[13] => sel[250].IN1
denominator[13] => op_10.IN6
denominator[13] => sel[264].IN1
denominator[13] => op_11.IN6
denominator[13] => sel[278].IN1
denominator[13] => op_12.IN6
denominator[13] => sel[292].IN1
denominator[13] => op_14.IN6
denominator[13] => sel[306].IN1
denominator[13] => op_15.IN6
denominator[13] => sel[320].IN1
denominator[13] => op_16.IN6
denominator[13] => sel[334].IN1
denominator[13] => op_17.IN6
denominator[13] => sel[348].IN1
denominator[13] => op_18.IN6
denominator[13] => sel[362].IN1
denominator[13] => op_19.IN6
denominator[13] => sel[376].IN1
denominator[13] => op_20.IN6
denominator[13] => sel[390].IN1
denominator[13] => op_21.IN6
denominator[13] => sel[404].IN1
numerator[0] => StageOut[405].IN0
numerator[0] => op_21.IN31
numerator[1] => StageOut[390].IN0
numerator[1] => op_20.IN31
numerator[2] => StageOut[375].IN0
numerator[2] => op_19.IN31
numerator[3] => StageOut[360].IN0
numerator[3] => op_18.IN31
numerator[4] => StageOut[345].IN0
numerator[4] => op_17.IN31
numerator[5] => StageOut[330].IN0
numerator[5] => op_16.IN31
numerator[6] => StageOut[315].IN0
numerator[6] => op_15.IN31
numerator[7] => StageOut[300].IN0
numerator[7] => op_14.IN31
numerator[8] => StageOut[285].IN0
numerator[8] => op_12.IN31
numerator[9] => StageOut[270].IN0
numerator[9] => op_11.IN31
numerator[10] => StageOut[255].IN0
numerator[10] => op_10.IN31
numerator[11] => StageOut[240].IN0
numerator[11] => op_9.IN31
numerator[12] => StageOut[225].IN0
numerator[12] => op_8.IN31
numerator[13] => StageOut[210].IN0
numerator[13] => op_7.IN31
numerator[14] => StageOut[195].IN0
numerator[14] => op_6.IN29
numerator[15] => StageOut[180].IN0
numerator[15] => op_5.IN27
numerator[16] => StageOut[165].IN0
numerator[16] => op_4.IN25
numerator[17] => StageOut[150].IN0
numerator[17] => op_3.IN23
numerator[18] => StageOut[135].IN0
numerator[18] => op_28.IN21
numerator[19] => StageOut[120].IN0
numerator[19] => op_27.IN19
numerator[20] => StageOut[105].IN0
numerator[20] => op_26.IN17
numerator[21] => StageOut[90].IN0
numerator[21] => op_25.IN15
numerator[22] => StageOut[75].IN0
numerator[22] => op_24.IN13
numerator[23] => StageOut[60].IN0
numerator[23] => op_23.IN11
numerator[24] => StageOut[45].IN0
numerator[24] => op_22.IN9
numerator[25] => StageOut[30].IN0
numerator[25] => op_13.IN7
numerator[26] => StageOut[15].IN0
numerator[26] => op_2.IN5
numerator[27] => StageOut[0].IN0
numerator[27] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[405].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[406].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[407].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[408].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[409].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[410].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[411].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[412].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[413].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[414].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[415].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[416].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[417].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[418].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|branching_logic:Branch
eq_0 => branch.IN1
eq_0 => branch.IN0
sign_bit => branch.IN1
ctrl_branch[0] => Equal0.IN0
ctrl_branch[0] => Equal1.IN1
ctrl_branch[0] => Equal2.IN1
ctrl_branch[1] => Equal0.IN1
ctrl_branch[1] => Equal1.IN0
ctrl_branch[1] => Equal2.IN0
branch <= branch.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|mux:output_mux
in[0][0] => out.DATAA
in[0][1] => out.DATAA
in[0][2] => out.DATAA
in[0][3] => out.DATAA
in[0][4] => out.DATAA
in[0][5] => out.DATAA
in[0][6] => out.DATAA
in[0][7] => out.DATAA
in[0][8] => out.DATAA
in[0][9] => out.DATAA
in[0][10] => out.DATAA
in[0][11] => out.DATAA
in[0][12] => out.DATAA
in[0][13] => out.DATAA
in[0][14] => out.DATAA
in[0][15] => out.DATAA
in[0][16] => out.DATAA
in[0][17] => out.DATAA
in[0][18] => out.DATAA
in[0][19] => out.DATAA
in[0][20] => out.DATAA
in[0][21] => out.DATAA
in[0][22] => out.DATAA
in[0][23] => out.DATAA
in[0][24] => out.DATAA
in[0][25] => out.DATAA
in[0][26] => out.DATAA
in[0][27] => out.DATAA
in[0][28] => out.DATAA
in[0][29] => out.DATAA
in[1][0] => out.DATAB
in[1][1] => out.DATAB
in[1][2] => out.DATAB
in[1][3] => out.DATAB
in[1][4] => out.DATAB
in[1][5] => out.DATAB
in[1][6] => out.DATAB
in[1][7] => out.DATAB
in[1][8] => out.DATAB
in[1][9] => out.DATAB
in[1][10] => out.DATAB
in[1][11] => out.DATAB
in[1][12] => out.DATAB
in[1][13] => out.DATAB
in[1][14] => out.DATAB
in[1][15] => out.DATAB
in[1][16] => out.DATAB
in[1][17] => out.DATAB
in[1][18] => out.DATAB
in[1][19] => out.DATAB
in[1][20] => out.DATAB
in[1][21] => out.DATAB
in[1][22] => out.DATAB
in[1][23] => out.DATAB
in[1][24] => out.DATAB
in[1][25] => out.DATAB
in[1][26] => out.DATAB
in[1][27] => out.DATAB
in[1][28] => out.DATAB
in[1][29] => out.DATAB
sel[0] => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|addr_translate:addr
addr_pc[0] => addr_pc[0].IN1
addr_pc[1] => addr_pc[1].IN1
addr_pc[2] => addr_pc[2].IN1
addr_pc[3] => addr_pc[3].IN1
addr_pc[4] => addr_pc[4].IN1
addr_pc[5] => addr_pc[5].IN1
addr_pc[6] => addr_pc[6].IN1
addr_pc[7] => addr_pc[7].IN1
addr_pc[8] => addr_pc[8].IN1
addr_pc[9] => addr_pc[9].IN1
addr_pc[10] => addr_pc[10].IN1
addr_pc[11] => addr_pc[11].IN1
addr_r[0] => addr_r[0].IN1
addr_r[1] => addr_r[1].IN1
addr_r[2] => addr_r[2].IN1
addr_r[3] => addr_r[3].IN1
addr_r[4] => addr_r[4].IN1
addr_r[5] => addr_r[5].IN1
addr_r[6] => addr_r[6].IN1
addr_r[7] => addr_r[7].IN1
addr_r[8] => addr_r[8].IN1
addr_r[9] => addr_r[9].IN1
addr_r[10] => addr_r[10].IN1
addr_r[11] => addr_r[11].IN1
addr_w[0] => addr_w[0].IN1
addr_w[1] => addr_w[1].IN1
addr_w[2] => addr_w[2].IN1
addr_w[3] => addr_w[3].IN1
addr_w[4] => addr_w[4].IN1
addr_w[5] => addr_w[5].IN1
addr_w[6] => addr_w[6].IN1
addr_w[7] => addr_w[7].IN1
addr_w[8] => addr_w[8].IN1
addr_w[9] => addr_w[9].IN1
addr_w[10] => addr_w[10].IN1
addr_w[11] => addr_w[11].IN1
bits_EB_r[0] => bits_EB_r[0].IN1
bits_EB_r[1] => bits_EB_r[1].IN1
bits_EB_r[2] => bits_EB_r[2].IN1
bits_FB_r[0] => bits_FB_r[0].IN2
bits_FB_r[1] => bits_FB_r[1].IN2
bits_FB_r[2] => bits_FB_r[2].IN2
bits_EB_w[0] => bits_EB_w[0].IN1
bits_EB_w[1] => bits_EB_w[1].IN1
bits_EB_w[2] => bits_EB_w[2].IN1
en_write => en_write.IN1
addr_ROM_pc[0] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[1] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[2] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[3] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[4] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[5] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[6] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[7] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[8] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[9] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[10] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[11] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[12] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_pc[13] <= addr_translate_ROM:translate_pc.addr_ROM
addr_ROM_r[0] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[1] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[2] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[3] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[4] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[5] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[6] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[7] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[8] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[9] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[10] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[11] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[12] <= addr_translate_r:translate_r.addr_ROM
addr_ROM_r[13] <= addr_translate_r:translate_r.addr_ROM
addr_RAM_r[0] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[1] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[2] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[3] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[4] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[5] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[6] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[7] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[8] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[9] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_r[10] <= addr_translate_r:translate_r.addr_RAM
addr_RAM_w[0] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[1] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[2] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[3] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[4] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[5] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[6] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[7] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[8] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[9] <= addr_translate_w:translate_w.addr_RAM
addr_RAM_w[10] <= addr_translate_w:translate_w.addr_RAM
en_write_final <= addr_translate_w:translate_w.en_write_final


|ChipInterface|Core:core|addr_translate:addr|addr_translate_ROM:translate_pc
addr_soft[0] => LessThan0.IN24
addr_soft[0] => addr_ROM[0].DATAIN
addr_soft[1] => LessThan0.IN23
addr_soft[1] => addr_ROM[1].DATAIN
addr_soft[2] => LessThan0.IN22
addr_soft[2] => addr_ROM[2].DATAIN
addr_soft[3] => LessThan0.IN21
addr_soft[3] => addr_ROM[3].DATAIN
addr_soft[4] => LessThan0.IN20
addr_soft[4] => addr_ROM[4].DATAIN
addr_soft[5] => LessThan0.IN19
addr_soft[5] => addr_ROM[5].DATAIN
addr_soft[6] => LessThan0.IN18
addr_soft[6] => addr_ROM[6].DATAIN
addr_soft[7] => LessThan0.IN17
addr_soft[7] => addr_ROM[7].DATAIN
addr_soft[8] => LessThan0.IN16
addr_soft[8] => addr_ROM[8].DATAIN
addr_soft[9] => LessThan0.IN15
addr_soft[9] => addr_ROM[9].DATAIN
addr_soft[10] => LessThan0.IN14
addr_soft[10] => Add1.IN4
addr_soft[10] => addr_ROM.DATAB
addr_soft[11] => LessThan0.IN13
addr_soft[11] => Add0.IN2
addr_soft[11] => Add1.IN3
bits_FB[0] => Add2.IN4
bits_FB[1] => Add2.IN3
bits_FB[2] => Add2.IN2
addr_ROM[0] <= addr_soft[0].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[1] <= addr_soft[1].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[2] <= addr_soft[2].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[3] <= addr_soft[3].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[4] <= addr_soft[4].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[5] <= addr_soft[5].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[6] <= addr_soft[6].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[7] <= addr_soft[7].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[8] <= addr_soft[8].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[9] <= addr_soft[9].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[10] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[11] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[12] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[13] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|addr_translate:addr|addr_translate_r:translate_r
addr_k[0] => addr_k[0].IN2
addr_k[1] => addr_k[1].IN2
addr_k[2] => addr_k[2].IN2
addr_k[3] => addr_k[3].IN2
addr_k[4] => addr_k[4].IN2
addr_k[5] => addr_k[5].IN2
addr_k[6] => addr_k[6].IN2
addr_k[7] => addr_k[7].IN2
addr_k[8] => addr_k[8].IN2
addr_k[9] => addr_k[9].IN2
addr_k[10] => addr_k[10].IN2
addr_k[11] => addr_k[11].IN2
bits_EB[0] => bits_EB[0].IN1
bits_EB[1] => bits_EB[1].IN1
bits_EB[2] => bits_EB[2].IN1
bits_FB[0] => bits_FB[0].IN1
bits_FB[1] => bits_FB[1].IN1
bits_FB[2] => bits_FB[2].IN1
addr_ROM[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[8] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[9] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[10] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[11] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[12] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[13] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[8] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[9] <= concat.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[10] <= concat.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|addr_translate:addr|addr_translate_r:translate_r|addr_translate_RAM:translate_read_RAM
addr_soft[0] => LessThan0.IN24
addr_soft[0] => addr_RAM[0].DATAIN
addr_soft[1] => LessThan0.IN23
addr_soft[1] => addr_RAM[1].DATAIN
addr_soft[2] => LessThan0.IN22
addr_soft[2] => addr_RAM[2].DATAIN
addr_soft[3] => LessThan0.IN21
addr_soft[3] => addr_RAM[3].DATAIN
addr_soft[4] => LessThan0.IN20
addr_soft[4] => addr_RAM[4].DATAIN
addr_soft[5] => LessThan0.IN19
addr_soft[5] => addr_RAM[5].DATAIN
addr_soft[6] => LessThan0.IN18
addr_soft[6] => addr_RAM[6].DATAIN
addr_soft[7] => LessThan0.IN17
addr_soft[7] => addr_RAM[7].DATAIN
addr_soft[8] => LessThan0.IN16
addr_soft[8] => Add0.IN3
addr_soft[8] => addr_RAM.DATAB
addr_soft[9] => LessThan0.IN15
addr_soft[9] => Add0.IN2
addr_soft[9] => addr_RAM.DATAB
addr_soft[10] => LessThan0.IN14
addr_soft[10] => Add0.IN1
addr_soft[10] => addr_RAM.DATAB
addr_soft[11] => LessThan0.IN13
bits_EB[0] => offset_bank[8].DATAA
bits_EB[1] => offset_bank[9].DATAA
bits_EB[2] => offset_bank[9].OUTPUTSELECT
bits_EB[2] => offset_bank[8].OUTPUTSELECT
bits_EB[2] => Add0.IN4
addr_RAM[0] <= addr_soft[0].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[1] <= addr_soft[1].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[2] <= addr_soft[2].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[3] <= addr_soft[3].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[4] <= addr_soft[4].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[5] <= addr_soft[5].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[6] <= addr_soft[6].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[7] <= addr_soft[7].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[8] <= addr_RAM.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[9] <= addr_RAM.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[10] <= addr_RAM.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|addr_translate:addr|addr_translate_r:translate_r|addr_translate_ROM:translate_read_ROM
addr_soft[0] => LessThan0.IN24
addr_soft[0] => addr_ROM[0].DATAIN
addr_soft[1] => LessThan0.IN23
addr_soft[1] => addr_ROM[1].DATAIN
addr_soft[2] => LessThan0.IN22
addr_soft[2] => addr_ROM[2].DATAIN
addr_soft[3] => LessThan0.IN21
addr_soft[3] => addr_ROM[3].DATAIN
addr_soft[4] => LessThan0.IN20
addr_soft[4] => addr_ROM[4].DATAIN
addr_soft[5] => LessThan0.IN19
addr_soft[5] => addr_ROM[5].DATAIN
addr_soft[6] => LessThan0.IN18
addr_soft[6] => addr_ROM[6].DATAIN
addr_soft[7] => LessThan0.IN17
addr_soft[7] => addr_ROM[7].DATAIN
addr_soft[8] => LessThan0.IN16
addr_soft[8] => addr_ROM[8].DATAIN
addr_soft[9] => LessThan0.IN15
addr_soft[9] => addr_ROM[9].DATAIN
addr_soft[10] => LessThan0.IN14
addr_soft[10] => Add1.IN4
addr_soft[10] => addr_ROM.DATAB
addr_soft[11] => LessThan0.IN13
addr_soft[11] => Add0.IN2
addr_soft[11] => Add1.IN3
bits_FB[0] => Add2.IN4
bits_FB[1] => Add2.IN3
bits_FB[2] => Add2.IN2
addr_ROM[0] <= addr_soft[0].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[1] <= addr_soft[1].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[2] <= addr_soft[2].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[3] <= addr_soft[3].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[4] <= addr_soft[4].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[5] <= addr_soft[5].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[6] <= addr_soft[6].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[7] <= addr_soft[7].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[8] <= addr_soft[8].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[9] <= addr_soft[9].DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[10] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[11] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[12] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE
addr_ROM[13] <= addr_ROM.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|addr_translate:addr|addr_translate_w:translate_w
addr_k[0] => addr_k[0].IN1
addr_k[1] => addr_k[1].IN1
addr_k[2] => addr_k[2].IN1
addr_k[3] => addr_k[3].IN1
addr_k[4] => addr_k[4].IN1
addr_k[5] => addr_k[5].IN1
addr_k[6] => addr_k[6].IN1
addr_k[7] => addr_k[7].IN1
addr_k[8] => addr_k[8].IN1
addr_k[9] => addr_k[9].IN1
addr_k[10] => addr_k[10].IN1
addr_k[11] => addr_k[11].IN1
bits_EB[0] => bits_EB[0].IN1
bits_EB[1] => bits_EB[1].IN1
bits_EB[2] => bits_EB[2].IN1
en_write => en_write_final.DATAIN
addr_RAM[0] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[1] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[2] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[3] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[4] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[5] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[6] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[7] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[8] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[9] <= addr_translate_RAM:translate_write_RAM.addr_RAM
addr_RAM[10] <= addr_translate_RAM:translate_write_RAM.addr_RAM
en_write_final <= en_write.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|addr_translate:addr|addr_translate_w:translate_w|addr_translate_RAM:translate_write_RAM
addr_soft[0] => LessThan0.IN24
addr_soft[0] => addr_RAM[0].DATAIN
addr_soft[1] => LessThan0.IN23
addr_soft[1] => addr_RAM[1].DATAIN
addr_soft[2] => LessThan0.IN22
addr_soft[2] => addr_RAM[2].DATAIN
addr_soft[3] => LessThan0.IN21
addr_soft[3] => addr_RAM[3].DATAIN
addr_soft[4] => LessThan0.IN20
addr_soft[4] => addr_RAM[4].DATAIN
addr_soft[5] => LessThan0.IN19
addr_soft[5] => addr_RAM[5].DATAIN
addr_soft[6] => LessThan0.IN18
addr_soft[6] => addr_RAM[6].DATAIN
addr_soft[7] => LessThan0.IN17
addr_soft[7] => addr_RAM[7].DATAIN
addr_soft[8] => LessThan0.IN16
addr_soft[8] => Add0.IN3
addr_soft[8] => addr_RAM.DATAB
addr_soft[9] => LessThan0.IN15
addr_soft[9] => Add0.IN2
addr_soft[9] => addr_RAM.DATAB
addr_soft[10] => LessThan0.IN14
addr_soft[10] => Add0.IN1
addr_soft[10] => addr_RAM.DATAB
addr_soft[11] => LessThan0.IN13
bits_EB[0] => offset_bank[8].DATAA
bits_EB[1] => offset_bank[9].DATAA
bits_EB[2] => offset_bank[9].OUTPUTSELECT
bits_EB[2] => offset_bank[8].OUTPUTSELECT
bits_EB[2] => Add0.IN4
addr_RAM[0] <= addr_soft[0].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[1] <= addr_soft[1].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[2] <= addr_soft[2].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[3] <= addr_soft[3].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[4] <= addr_soft[4].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[5] <= addr_soft[5].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[6] <= addr_soft[6].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[7] <= addr_soft[7].DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[8] <= addr_RAM.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[9] <= addr_RAM.DB_MAX_OUTPUT_PORT_TYPE
addr_RAM[10] <= addr_RAM.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Core:core|stall_logic:stl
ctrl_D.in_ROM => ~NO_FANOUT~
ctrl_D.FB[0] => ~NO_FANOUT~
ctrl_D.FB[1] => ~NO_FANOUT~
ctrl_D.FB[2] => ~NO_FANOUT~
ctrl_D.EB[0] => ~NO_FANOUT~
ctrl_D.EB[1] => ~NO_FANOUT~
ctrl_D.EB[2] => ~NO_FANOUT~
ctrl_D.halt => ~NO_FANOUT~
ctrl_D.index => ~NO_FANOUT~
ctrl_D.pc[0] => ~NO_FANOUT~
ctrl_D.pc[1] => ~NO_FANOUT~
ctrl_D.pc[2] => ~NO_FANOUT~
ctrl_D.pc[3] => ~NO_FANOUT~
ctrl_D.pc[4] => ~NO_FANOUT~
ctrl_D.pc[5] => ~NO_FANOUT~
ctrl_D.pc[6] => ~NO_FANOUT~
ctrl_D.pc[7] => ~NO_FANOUT~
ctrl_D.pc[8] => ~NO_FANOUT~
ctrl_D.pc[9] => ~NO_FANOUT~
ctrl_D.pc[10] => ~NO_FANOUT~
ctrl_D.pc[11] => ~NO_FANOUT~
ctrl_D.pc[12] => ~NO_FANOUT~
ctrl_D.pc[13] => ~NO_FANOUT~
ctrl_D.pc[14] => ~NO_FANOUT~
ctrl_D.K[0] => Equal4.IN11
ctrl_D.K[0] => Equal5.IN11
ctrl_D.K[1] => Equal4.IN10
ctrl_D.K[1] => Equal5.IN10
ctrl_D.K[2] => Equal4.IN9
ctrl_D.K[2] => Equal5.IN9
ctrl_D.K[3] => Equal4.IN8
ctrl_D.K[3] => Equal5.IN8
ctrl_D.K[4] => Equal4.IN7
ctrl_D.K[4] => Equal5.IN7
ctrl_D.K[5] => Equal4.IN6
ctrl_D.K[5] => Equal5.IN6
ctrl_D.K[6] => Equal4.IN5
ctrl_D.K[6] => Equal5.IN5
ctrl_D.K[7] => Equal4.IN4
ctrl_D.K[7] => Equal5.IN4
ctrl_D.K[8] => Equal4.IN3
ctrl_D.K[8] => Equal5.IN3
ctrl_D.K[9] => Equal4.IN2
ctrl_D.K[9] => Equal5.IN2
ctrl_D.K[10] => Equal4.IN1
ctrl_D.K[10] => Equal5.IN1
ctrl_D.K[11] => Equal4.IN0
ctrl_D.K[11] => Equal5.IN0
ctrl_D.IO_write_en => ~NO_FANOUT~
ctrl_D.IO_reg_sel[0] => ~NO_FANOUT~
ctrl_D.IO_reg_sel[1] => ~NO_FANOUT~
ctrl_D.IO_reg_sel[2] => ~NO_FANOUT~
ctrl_D.IO_reg_sel[3] => ~NO_FANOUT~
ctrl_D.RAM_write_en => ~NO_FANOUT~
ctrl_D.rd => ~NO_FANOUT~
ctrl_D.branch[0] => ~NO_FANOUT~
ctrl_D.branch[1] => ~NO_FANOUT~
ctrl_D.alu_src2[0] => ~NO_FANOUT~
ctrl_D.alu_src2[1] => ~NO_FANOUT~
ctrl_D.alu_src1[0] => ~NO_FANOUT~
ctrl_D.alu_src1[1] => ~NO_FANOUT~
ctrl_D.rs2_sel[0] => Equal1.IN3
ctrl_D.rs2_sel[0] => Equal3.IN3
ctrl_D.rs2_sel[1] => Equal1.IN2
ctrl_D.rs2_sel[1] => Equal3.IN2
ctrl_D.rs2_sel[2] => Equal1.IN1
ctrl_D.rs2_sel[2] => Equal3.IN1
ctrl_D.rs2_sel[3] => Equal1.IN0
ctrl_D.rs2_sel[3] => Equal3.IN0
ctrl_D.rs1_sel[0] => Equal0.IN3
ctrl_D.rs1_sel[0] => Equal2.IN3
ctrl_D.rs1_sel[1] => Equal0.IN2
ctrl_D.rs1_sel[1] => Equal2.IN2
ctrl_D.rs1_sel[2] => Equal0.IN1
ctrl_D.rs1_sel[2] => Equal2.IN1
ctrl_D.rs1_sel[3] => Equal0.IN0
ctrl_D.rs1_sel[3] => Equal2.IN0
ctrl_D.wr2_en => ~NO_FANOUT~
ctrl_D.wr1_en => ~NO_FANOUT~
ctrl_D.wr2_sel[0] => ~NO_FANOUT~
ctrl_D.wr2_sel[1] => ~NO_FANOUT~
ctrl_D.wr2_sel[2] => ~NO_FANOUT~
ctrl_D.wr2_sel[3] => ~NO_FANOUT~
ctrl_D.wr1_sel[0] => ~NO_FANOUT~
ctrl_D.wr1_sel[1] => ~NO_FANOUT~
ctrl_D.wr1_sel[2] => ~NO_FANOUT~
ctrl_D.wr1_sel[3] => ~NO_FANOUT~
ctrl_D.data_read_en => ~NO_FANOUT~
ctrl_D.alu_op[0] => ~NO_FANOUT~
ctrl_D.alu_op[1] => ~NO_FANOUT~
ctrl_D.alu_op[2] => ~NO_FANOUT~
ctrl_D.alu_op[3] => ~NO_FANOUT~
ctrl_E.in_ROM => ~NO_FANOUT~
ctrl_E.FB[0] => ~NO_FANOUT~
ctrl_E.FB[1] => ~NO_FANOUT~
ctrl_E.FB[2] => ~NO_FANOUT~
ctrl_E.EB[0] => ~NO_FANOUT~
ctrl_E.EB[1] => ~NO_FANOUT~
ctrl_E.EB[2] => ~NO_FANOUT~
ctrl_E.halt => ~NO_FANOUT~
ctrl_E.index => ~NO_FANOUT~
ctrl_E.pc[0] => ~NO_FANOUT~
ctrl_E.pc[1] => ~NO_FANOUT~
ctrl_E.pc[2] => ~NO_FANOUT~
ctrl_E.pc[3] => ~NO_FANOUT~
ctrl_E.pc[4] => ~NO_FANOUT~
ctrl_E.pc[5] => ~NO_FANOUT~
ctrl_E.pc[6] => ~NO_FANOUT~
ctrl_E.pc[7] => ~NO_FANOUT~
ctrl_E.pc[8] => ~NO_FANOUT~
ctrl_E.pc[9] => ~NO_FANOUT~
ctrl_E.pc[10] => ~NO_FANOUT~
ctrl_E.pc[11] => ~NO_FANOUT~
ctrl_E.pc[12] => ~NO_FANOUT~
ctrl_E.pc[13] => ~NO_FANOUT~
ctrl_E.pc[14] => ~NO_FANOUT~
ctrl_E.K[0] => Equal4.IN23
ctrl_E.K[1] => Equal4.IN22
ctrl_E.K[2] => Equal4.IN21
ctrl_E.K[3] => Equal4.IN20
ctrl_E.K[4] => Equal4.IN19
ctrl_E.K[5] => Equal4.IN18
ctrl_E.K[6] => Equal4.IN17
ctrl_E.K[7] => Equal4.IN16
ctrl_E.K[8] => Equal4.IN15
ctrl_E.K[9] => Equal4.IN14
ctrl_E.K[10] => Equal4.IN13
ctrl_E.K[11] => Equal4.IN12
ctrl_E.IO_write_en => always1.IN0
ctrl_E.IO_reg_sel[0] => ~NO_FANOUT~
ctrl_E.IO_reg_sel[1] => ~NO_FANOUT~
ctrl_E.IO_reg_sel[2] => ~NO_FANOUT~
ctrl_E.IO_reg_sel[3] => ~NO_FANOUT~
ctrl_E.RAM_write_en => always1.IN1
ctrl_E.rd => ~NO_FANOUT~
ctrl_E.branch[0] => ~NO_FANOUT~
ctrl_E.branch[1] => ~NO_FANOUT~
ctrl_E.alu_src2[0] => ~NO_FANOUT~
ctrl_E.alu_src2[1] => ~NO_FANOUT~
ctrl_E.alu_src1[0] => ~NO_FANOUT~
ctrl_E.alu_src1[1] => ~NO_FANOUT~
ctrl_E.rs2_sel[0] => ~NO_FANOUT~
ctrl_E.rs2_sel[1] => ~NO_FANOUT~
ctrl_E.rs2_sel[2] => ~NO_FANOUT~
ctrl_E.rs2_sel[3] => ~NO_FANOUT~
ctrl_E.rs1_sel[0] => ~NO_FANOUT~
ctrl_E.rs1_sel[1] => ~NO_FANOUT~
ctrl_E.rs1_sel[2] => ~NO_FANOUT~
ctrl_E.rs1_sel[3] => ~NO_FANOUT~
ctrl_E.wr2_en => always1.IN1
ctrl_E.wr1_en => always1.IN1
ctrl_E.wr2_sel[0] => Equal2.IN7
ctrl_E.wr2_sel[0] => Equal3.IN7
ctrl_E.wr2_sel[1] => Equal2.IN6
ctrl_E.wr2_sel[1] => Equal3.IN6
ctrl_E.wr2_sel[2] => Equal2.IN5
ctrl_E.wr2_sel[2] => Equal3.IN5
ctrl_E.wr2_sel[3] => Equal2.IN4
ctrl_E.wr2_sel[3] => Equal3.IN4
ctrl_E.wr1_sel[0] => Equal0.IN7
ctrl_E.wr1_sel[0] => Equal1.IN7
ctrl_E.wr1_sel[1] => Equal0.IN6
ctrl_E.wr1_sel[1] => Equal1.IN6
ctrl_E.wr1_sel[2] => Equal0.IN5
ctrl_E.wr1_sel[2] => Equal1.IN5
ctrl_E.wr1_sel[3] => Equal0.IN4
ctrl_E.wr1_sel[3] => Equal1.IN4
ctrl_E.data_read_en => ~NO_FANOUT~
ctrl_E.alu_op[0] => ~NO_FANOUT~
ctrl_E.alu_op[1] => ~NO_FANOUT~
ctrl_E.alu_op[2] => ~NO_FANOUT~
ctrl_E.alu_op[3] => ~NO_FANOUT~
ctrl_W.in_ROM => ~NO_FANOUT~
ctrl_W.FB[0] => ~NO_FANOUT~
ctrl_W.FB[1] => ~NO_FANOUT~
ctrl_W.FB[2] => ~NO_FANOUT~
ctrl_W.EB[0] => ~NO_FANOUT~
ctrl_W.EB[1] => ~NO_FANOUT~
ctrl_W.EB[2] => ~NO_FANOUT~
ctrl_W.halt => ~NO_FANOUT~
ctrl_W.index => ~NO_FANOUT~
ctrl_W.pc[0] => ~NO_FANOUT~
ctrl_W.pc[1] => ~NO_FANOUT~
ctrl_W.pc[2] => ~NO_FANOUT~
ctrl_W.pc[3] => ~NO_FANOUT~
ctrl_W.pc[4] => ~NO_FANOUT~
ctrl_W.pc[5] => ~NO_FANOUT~
ctrl_W.pc[6] => ~NO_FANOUT~
ctrl_W.pc[7] => ~NO_FANOUT~
ctrl_W.pc[8] => ~NO_FANOUT~
ctrl_W.pc[9] => ~NO_FANOUT~
ctrl_W.pc[10] => ~NO_FANOUT~
ctrl_W.pc[11] => ~NO_FANOUT~
ctrl_W.pc[12] => ~NO_FANOUT~
ctrl_W.pc[13] => ~NO_FANOUT~
ctrl_W.pc[14] => ~NO_FANOUT~
ctrl_W.K[0] => Equal5.IN23
ctrl_W.K[1] => Equal5.IN22
ctrl_W.K[2] => Equal5.IN21
ctrl_W.K[3] => Equal5.IN20
ctrl_W.K[4] => Equal5.IN19
ctrl_W.K[5] => Equal5.IN18
ctrl_W.K[6] => Equal5.IN17
ctrl_W.K[7] => Equal5.IN16
ctrl_W.K[8] => Equal5.IN15
ctrl_W.K[9] => Equal5.IN14
ctrl_W.K[10] => Equal5.IN13
ctrl_W.K[11] => Equal5.IN12
ctrl_W.IO_write_en => always1.IN0
ctrl_W.IO_reg_sel[0] => ~NO_FANOUT~
ctrl_W.IO_reg_sel[1] => ~NO_FANOUT~
ctrl_W.IO_reg_sel[2] => ~NO_FANOUT~
ctrl_W.IO_reg_sel[3] => ~NO_FANOUT~
ctrl_W.RAM_write_en => always1.IN1
ctrl_W.rd => ~NO_FANOUT~
ctrl_W.branch[0] => ~NO_FANOUT~
ctrl_W.branch[1] => ~NO_FANOUT~
ctrl_W.alu_src2[0] => ~NO_FANOUT~
ctrl_W.alu_src2[1] => ~NO_FANOUT~
ctrl_W.alu_src1[0] => ~NO_FANOUT~
ctrl_W.alu_src1[1] => ~NO_FANOUT~
ctrl_W.rs2_sel[0] => ~NO_FANOUT~
ctrl_W.rs2_sel[1] => ~NO_FANOUT~
ctrl_W.rs2_sel[2] => ~NO_FANOUT~
ctrl_W.rs2_sel[3] => ~NO_FANOUT~
ctrl_W.rs1_sel[0] => ~NO_FANOUT~
ctrl_W.rs1_sel[1] => ~NO_FANOUT~
ctrl_W.rs1_sel[2] => ~NO_FANOUT~
ctrl_W.rs1_sel[3] => ~NO_FANOUT~
ctrl_W.wr2_en => ~NO_FANOUT~
ctrl_W.wr1_en => ~NO_FANOUT~
ctrl_W.wr2_sel[0] => ~NO_FANOUT~
ctrl_W.wr2_sel[1] => ~NO_FANOUT~
ctrl_W.wr2_sel[2] => ~NO_FANOUT~
ctrl_W.wr2_sel[3] => ~NO_FANOUT~
ctrl_W.wr1_sel[0] => ~NO_FANOUT~
ctrl_W.wr1_sel[1] => ~NO_FANOUT~
ctrl_W.wr1_sel[2] => ~NO_FANOUT~
ctrl_W.wr1_sel[3] => ~NO_FANOUT~
ctrl_W.data_read_en => ~NO_FANOUT~
ctrl_W.alu_op[0] => ~NO_FANOUT~
ctrl_W.alu_op[1] => ~NO_FANOUT~
ctrl_W.alu_op[2] => ~NO_FANOUT~
ctrl_W.alu_op[3] => ~NO_FANOUT~
branch_E => flush.DATAIN
branch_E => always1.IN1
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
flush <= branch_E.DB_MAX_OUTPUT_PORT_TYPE


