m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vALU
Z0 !s110 1736383769
!i10b 1
!s100 V6aDmA<]CiFX_F58koXXc0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ic3naU6GkIBB0OffSZMOH33
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV
w1723858093
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALU.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALU.v
!i122 67
L0 1 49
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1736383769.000000
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALU.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@a@l@u
vALUControl
R0
!i10b 1
!s100 E5W6nm?ch8B3?BeQ@lLP30
R1
IMndgV89]^l122gMD=ZO2?2
R2
R3
w1723393108
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALUControl.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALUControl.v
!i122 68
L0 1 55
R4
r1
!s85 0
31
R5
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALUControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/ALUControl.v|
!i113 1
R6
R7
n@a@l@u@control
vCLA
!s110 1736384576
!i10b 1
!s100 dTL:JnL`7icKl^<>h_BKO0
R1
I6U@7b5:b7nNMabnQ`AQa21
R2
R3
w1736384554
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/CLA.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/CLA.v
!i122 76
Z8 L0 2 30
R4
r1
!s85 0
31
!s108 1736384576.000000
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/CLA.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/CLA.v|
!i113 1
R6
R7
n@c@l@a
vClock
R0
!i10b 1
!s100 <B^lEak?eCeNWEI4>h;>50
R1
IF;czmXS_1LWLhCJ4JQ5kN2
R2
R3
w1723256691
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/clock.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/clock.v
!i122 66
L0 2 25
R4
r1
!s85 0
31
R5
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/clock.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/clock.v|
!i113 1
R6
R7
n@clock
vControl
Z9 !s110 1723393268
!i10b 1
!s100 Be;AMHYO>oNP6zcdI<A8G3
R1
IFaOKSlG?JQ2IF2DQK4=FC0
R2
R3
w1723392677
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Control.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Control.v
!i122 61
L0 1 61
R4
r1
!s85 0
31
Z10 !s108 1723393268.000000
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Control.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Control.v|
!i113 1
R6
R7
n@control
vDecode
R0
!i10b 1
!s100 _olGkd[EELJYFhR6EcWbF2
R1
I<=<j9Fb0KOYSn2NhfjJhK3
R2
R3
w1723392720
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Decode.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Decode.v
!i122 69
L0 2 52
R4
r1
!s85 0
31
R5
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Decode.v|
!i113 1
R6
R7
n@decode
vProcessor
R9
!i10b 1
!s100 ]Oa;LUnO9Q1Bhc5HQ_]No1
R1
IKS7540e>SC@CJ@8gaoE4I3
R2
R3
w1723392342
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Processor.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Processor.v
!i122 63
L0 1 70
R4
r1
!s85 0
31
R10
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/Processor.v|
!i113 1
R6
R7
n@processor
vREG32
!s110 1736383771
!i10b 1
!s100 j4lMo];nTE0W470G=0M_B3
R1
I]7i8;[g;k6V<1De7N<gf?1
R2
R3
w1723260150
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/REG32.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/REG32.v
!i122 70
L0 1 22
R4
r1
!s85 0
31
Z11 !s108 1736383771.000000
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/REG32.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/REG32.v|
!i113 1
R6
R7
n@r@e@g32
vRegFile
!s110 1736383772
!i10b 1
!s100 APSVV@dYUaNOm]j`U5<Xf3
R1
IjbC^4j_RMg8<SU7zo]OE[0
R2
R3
w1723392560
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/RegFile.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/RegFile.v
!i122 71
L0 1 209
R4
r1
!s85 0
31
R11
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/RegFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/RegFile.v|
!i113 1
R6
R7
n@reg@file
vsim_CLA
!s110 1736385018
!i10b 1
!s100 5f=;7al6ohPh6c;:gAi`I3
R1
IFDh_`jkORG^z4f[OGUBA00
R2
R3
w1736384957
8C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/sim_CLA.v
FC:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/sim_CLA.v
!i122 78
R8
R4
r1
!s85 0
31
!s108 1736385018.000000
!s107 C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/sim_CLA.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Jacob/Documents/GitHub/Hazwell/RISCV/simulation/sim_CLA.v|
!i113 1
R6
R7
nsim_@c@l@a
