POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,OR,SAHF,TEST,ADC,LOCK,LOCK,MOVSXD,PUSH,TEST,ADC,ADC,LOCK,ADC,LOCK,INT1,ADC,IN,ADC,LOCK,ADC,ADC,ADC,LOCK,ADC,LOCK,ADC,LOCK,ADC,LOCK,MOVSXD,TEST,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,CMPSB,CMPSB,ADD,ADD,ADD,ADD,LOOPNZ,ADD,OR,DB,OR,MOV,ADD,JLE,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,OR,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,FIADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADC,ADD,RCR,ADD,PUSH,INT1,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SUB,ADD,AND,ADD,DB,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CWDE,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,ADC,ADD,MOV,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,DB,JZ,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,DB,DB,JZ,ADD,AND,ADD,ADD,ADD,ADD,MOV,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,DB,ADD,ADD,ADD,RET,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SHR,JAE,MOVSXD,ADD,ADD,ADD,ADC,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,AND,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD