

================================================================
== Vitis HLS Report for 'matrix_mult_3x3'
================================================================
* Date:           Fri Dec 12 20:49:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trabalho2SD
* Solution:       solucao (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcau25p-sfvb784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.673 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      160|  1.600 us|  1.600 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- linha_loop       |      159|      159|        53|          -|          -|     3|        no|
        | + coluna_loop     |       51|       51|        17|          -|          -|     3|        no|
        |  ++ produto_loop  |       15|       15|         5|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     101|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      85|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      46|     186|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      600|  1200|  282000|  141000|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U1  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_157_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln34_fu_183_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln38_fu_237_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln40_1_fu_221_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln40_fu_197_p2    |         +|   0|  0|  12|           4|           4|
    |add_ln43_fu_167_p2    |         +|   0|  0|  12|           4|           4|
    |sub_ln40_1_fu_215_p2  |         -|   0|  0|   7|           4|           4|
    |sub_ln40_fu_145_p2    |         -|   0|  0|  12|           4|           4|
    |icmp_ln32_fu_151_p2   |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln34_fu_177_p2   |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln38_fu_231_p2   |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 101|          32|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  49|          9|    1|          9|
    |i_fu_48       |   9|          2|    2|          4|
    |j_reg_90      |   9|          2|    2|          4|
    |k_reg_101     |   9|          2|    2|          4|
    |soma_reg_112  |   9|          2|   16|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         |  85|         17|   23|         53|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |R_addr_reg_285     |   4|   0|    4|          0|
    |add_ln32_reg_275   |   2|   0|    2|          0|
    |add_ln34_reg_293   |   2|   0|    2|          0|
    |add_ln38_reg_311   |   2|   0|    2|          0|
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i_fu_48            |   2|   0|    2|          0|
    |j_reg_90           |   2|   0|    2|          0|
    |k_reg_101          |   2|   0|    2|          0|
    |soma_reg_112       |  16|   0|   16|          0|
    |sub_ln40_reg_266   |   4|   0|    4|          0|
    |zext_ln43_reg_280  |   2|   0|    4|          2|
    +-------------------+----+----+-----+-----------+
    |Total              |  46|   0|   48|          2|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|A_address0  |  out|    4|   ap_memory|                A|         array|
|A_ce0       |  out|    1|   ap_memory|                A|         array|
|A_q0        |   in|    8|   ap_memory|                A|         array|
|B_address0  |  out|    4|   ap_memory|                B|         array|
|B_ce0       |  out|    1|   ap_memory|                B|         array|
|B_q0        |   in|    8|   ap_memory|                B|         array|
|R_address0  |  out|    4|   ap_memory|                R|         array|
|R_ce0       |  out|    1|   ap_memory|                R|         array|
|R_we0       |  out|    1|   ap_memory|                R|         array|
|R_d0        |  out|   16|   ap_memory|                R|         array|
+------------+-----+-----+------------+-----------------+--------------+

