/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [25:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  reg [8:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_19z ? celloutsig_0_17z[2] : celloutsig_0_4z;
  assign celloutsig_0_15z = celloutsig_0_6z[0] ? celloutsig_0_14z[3] : celloutsig_0_3z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] & celloutsig_1_0z[3]);
  assign celloutsig_0_1z = ~(in_data[21] & celloutsig_0_0z[2]);
  assign celloutsig_1_16z = ~(celloutsig_1_4z[8] | celloutsig_1_4z[4]);
  assign celloutsig_0_39z = ~celloutsig_0_35z;
  assign celloutsig_0_8z = ~celloutsig_0_3z;
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_0z[1]) & (celloutsig_0_0z[3] | celloutsig_0_0z[5]));
  assign celloutsig_1_15z = ~((in_data[130] | celloutsig_1_4z[5]) & (in_data[134] | celloutsig_1_11z));
  assign celloutsig_0_27z = celloutsig_0_16z[9] | ~(celloutsig_0_25z);
  assign celloutsig_0_25z = celloutsig_0_24z | celloutsig_0_20z;
  assign celloutsig_0_28z = celloutsig_0_7z | celloutsig_0_20z;
  assign celloutsig_1_4z = { celloutsig_1_0z[2:1], celloutsig_1_0z } + { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_11z[5:2], celloutsig_0_7z } + celloutsig_0_0z[6:2];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_1z } / { 1'h1, in_data[165:160] };
  assign celloutsig_0_6z = { celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, in_data[48:46] };
  assign celloutsig_1_3z = { celloutsig_1_0z[5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[128:115], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_6z } > { celloutsig_1_6z[4:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[133:130] > { celloutsig_1_1z[5], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_9z = celloutsig_0_5z[8:4] > in_data[35:31];
  assign celloutsig_0_35z = { celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_10z } && { celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_3z = { in_data[65:63], celloutsig_0_2z, celloutsig_0_0z } && { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_38z = ! { celloutsig_0_29z[7], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_37z, celloutsig_0_14z };
  assign celloutsig_0_7z = ! { in_data[27:25], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z } < { in_data[24:23], celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_5z[4] & ~(celloutsig_0_11z[5]);
  assign celloutsig_0_19z = celloutsig_0_16z[2] & ~(celloutsig_0_1z);
  assign celloutsig_0_20z = celloutsig_0_19z & ~(celloutsig_0_4z);
  assign celloutsig_0_31z = celloutsig_0_30z & ~(celloutsig_0_7z);
  assign celloutsig_0_0z = in_data[47:38] % { 1'h1, in_data[24:16] };
  assign celloutsig_1_1z = in_data[176:171] % { 1'h1, in_data[103:99] };
  assign celloutsig_1_0z = - in_data[114:108];
  assign celloutsig_0_43z = & { celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z[6:3] };
  assign celloutsig_1_19z = | { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_2z = | { celloutsig_0_0z[9:3], celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_12z[2] & celloutsig_0_6z[1];
  assign celloutsig_0_30z = celloutsig_0_20z & celloutsig_0_17z[2];
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z } << celloutsig_0_0z[8:3];
  assign celloutsig_0_12z = { celloutsig_0_6z[3], celloutsig_0_2z, celloutsig_0_4z } << celloutsig_0_6z[2:0];
  assign celloutsig_0_16z = { celloutsig_0_0z[8:0], celloutsig_0_15z } << { in_data[29:21], celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_12z >> { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_1_6z = in_data[115:101] <<< { in_data[177], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_29z = in_data[68:43] <<< { celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_26z };
  assign celloutsig_0_42z = { celloutsig_0_22z[3:2], celloutsig_0_27z, celloutsig_0_39z } ^ { celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { in_data[19:16], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_22z = celloutsig_0_16z[9:6];
  always_latch
    if (!clkin_data[64]) celloutsig_0_26z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_12z[1:0], celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_1_8z = ~((celloutsig_1_1z[5] & celloutsig_1_4z[3]) | (celloutsig_1_7z[1] & celloutsig_1_7z[3]));
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_4z[0]) | (celloutsig_1_11z & celloutsig_1_0z[4]));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
