# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nn_rd_mems.srcs/sim_1/imports/P3/rd_mems_tb.vhd" \

# Do not sort compile order
nosort
