

================================================================
== Vitis HLS Report for 'radiation_injector'
================================================================
* Date:           Thu Feb 26 20:53:06 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        radiation_injector
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       87|  0.370 us|  0.870 us|   38|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    343|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    1808|   1618|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    489|    -|
|Register         |        -|    -|     479|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    2287|   2450|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |control_r_s_axi_U              |control_r_s_axi             |        0|   0|  100|  168|    0|
    |control_s_axi_U                |control_s_axi               |        0|   0|  150|  232|    0|
    |gmem_m_axi_U                   |gmem_m_axi                  |        2|   0|  770|  742|    0|
    |urem_32ns_11ns_32_36_seq_1_U1  |urem_32ns_11ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    |urem_32ns_32ns_32_36_seq_1_U2  |urem_32ns_32ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        2|   0| 1808| 1618|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_338_p2     |         +|   0|  0|  64|          64|          64|
    |ap_block_state88       |       and|   0|  0|   1|           1|           1|
    |icmp_ln29_fu_182_p2    |      icmp|   0|  0|  32|          32|           1|
    |icmp_ln38_fu_302_p2    |      icmp|   0|  0|  32|          32|          32|
    |select_ln29_fu_188_p3  |    select|   0|  0|  32|           1|          16|
    |shl_ln45_fu_366_p2     |       shl|   0|  0|  84|           1|          32|
    |grp_fu_311_p0          |       xor|   0|  0|  32|          32|          32|
    |xor_ln35_1_fu_238_p2   |       xor|   0|  0|   1|           1|           1|
    |xor_ln35_2_fu_232_p2   |       xor|   0|  0|   1|           1|           1|
    |xor_ln35_fu_268_p2     |       xor|   0|  0|  32|          32|          32|
    |xor_ln45_fu_372_p2     |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 343|         229|         244|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  435|         89|    1|         89|
    |gmem_blk_n_AR       |    9|          2|    1|          2|
    |gmem_blk_n_AW       |    9|          2|    1|          2|
    |gmem_blk_n_B        |    9|          2|    1|          2|
    |gmem_blk_n_R        |    9|          2|    1|          2|
    |gmem_blk_n_W        |    9|          2|    1|          2|
    |lfsr_loc_0_reg_164  |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  489|        101|   38|        163|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  88|   0|   88|          0|
    |bit_pos_reg_423          |   5|   0|    5|          0|
    |current_val_reg_437      |  32|   0|   32|          0|
    |gmem_addr_reg_428        |  64|   0|   64|          0|
    |icmp_ln38_reg_414        |   1|   0|    1|          0|
    |initialized              |   1|   0|    1|          0|
    |intensity_read_reg_382   |  32|   0|   32|          0|
    |lfsr                     |  32|   0|   32|          0|
    |lfsr_loc_0_reg_164       |  32|   0|   32|          0|
    |or_ln_reg_408            |  32|   0|   32|          0|
    |range_size_read_reg_387  |  32|   0|   32|          0|
    |seed_read_reg_377        |  32|   0|   32|          0|
    |weight_mem_read_reg_392  |  64|   0|   64|          0|
    |xor_ln45_reg_442         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 479|   0|  479|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|             control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|             control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|             control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|             control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|             control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|             control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|             control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    5|       s_axi|           control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|           control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|           control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    5|       s_axi|           control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|           control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|           control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|           control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|           control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  radiation_injector|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|                gmem|       pointer|
+-------------------------+-----+-----+------------+--------------------+--------------+

