Quartus II 32-bit
Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
13
1143
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|sparc|sparc.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|modgen|multlib.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|modgen|leaves.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|defmst.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|apbctrl.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|ahbctrl.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|dma2ahb_pkg.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|dma2ahb.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|ahbmst.vhd
grlib
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|netcomp.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|inferred|memory_inferred.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|inferred|ddr_inferred.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|inferred|mul_inferred.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|inferred|ddr_phy_inferred.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|inferred|ddrphy_datapath.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|clkgen_altera_mf.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|tap_altera_mf.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|apll.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|aclkout.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|actrlout.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|adqsout.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|adqout.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|admout.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|adqin.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|ddr_phy_cycloneiii.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|cycloneiii_clkgen.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allclkgen.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allddr.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmul.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|alltap.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkgen.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkmux.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkand.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|ddr_ireg.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|ddr_oreg.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|ddrphy.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram64.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_dp.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncfifo.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|regfile_3p.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|tap.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|techbuf.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|nandtree.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkpad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkpad_ds.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|inpad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|inpad_ds.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|iodpad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|iopad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|iopad_ds.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|lvds_combo.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|odpad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad_ds.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|toutpad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|skew_outpad.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|grspwc_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|grspwc2_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|grlfpw_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|grfpw_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|leon4_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|mul_61x61.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|cpu_disas_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|grusbhc_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|ringosc.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|ssrctrl_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|grpci2_phy_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|system_monitor.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|grgates.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|inpad_ddr.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad_ddr.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|iopad_ddr.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram128bw.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram256bw.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram128.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram156bw.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|techmult.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|spictrl_net.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|scanreg.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncrambw.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2pbw.vhd
techmap
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|comp|ethcomp.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_pkg.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|eth_rstgen.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|eth_edcl_ahb_mst.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|eth_ahb_mst.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_tx.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_rx.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|grethc.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|wrapper|greth_gen.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|wrapper|greth_gbit_gen.vhd
eth
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|occomp|occomp.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|i2c|i2c_master_bit_ctrl.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|i2c|i2c_master_byte_ctrl.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|i2c|i2coc.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|spi|simple_spi_top.v
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|ud_cnt.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|ro_cnt.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|atahost_dma_fifo.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|atahost_dma_actrl.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|atahost_dma_tctrl.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|atahost_pio_tctrl.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|atahost_pio_actrl.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|atahost_controller.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|atahost_pio_controller.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ata|ocidec2_controller.vhd
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
opencores
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|mul32.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|div32.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|memctrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|sdctrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|sdctrl64.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|sdmctrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|srctrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libproc3.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|cachemem.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_icache.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_dcache.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_acache.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutlbcam.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmulrue.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmulru.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutlb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutw.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_cache.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|cpu_disasx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|iu3.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|grfpwx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mfpwx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|grlfpwx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|tbufmem.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|dsu3x.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|dsu3.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|proc3.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3s.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3cg.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|irqmp.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|grfpwxsh.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|grfpushwx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3sh.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|rstgen.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|gptimer.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahbram.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahbdpram.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahbtrace.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahbtrace_mb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahbtrace_mmb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|grgpio.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahbstat.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|logan.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|apbps2.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|charrom_package.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|charrom.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|apbvga.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|svgactrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|wild.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|wild2ahb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|grsysmon.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|gracectrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|grgpreg.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahbmst2.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|ahb_mst_iface.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|grgprbank.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|net|net.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|uart.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|libdcom.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|apbuart.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|dcom.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|dcom_uart.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|ahbuart.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|jtag.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|libjtagcom.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|jtagcom.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|ahbjtag.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|ahbjtag_bsd.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|bscanregs.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|bscanregsbd.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|ethernet_mac.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|greth.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|greth_mb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|greth_gbit.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|greth_gbit_mb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|grethm.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|usb|grusb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrphy_wrap.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrsp16a.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrsp32a.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrsp64a.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrspa.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddr2spa.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddr2buf.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddr2spax.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddr2spax_ahb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddr2spax_ddr.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|ata.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|ata_inf.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|atahost_amba_slave.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|atahost_ahbmst.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|ocidec2_amba_slave.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|atactrl_nodma.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|atactrl_dma.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ata|atactrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2c.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2cmst.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2cmst_gen.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2cslv.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2c2ahbx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2c2ahb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2c2ahb_apb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spimctrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spictrlx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spictrl.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi2ahbx.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi2ahb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi2ahb_apb.vhd
gaisler
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|esa|memoryctrl|memoryctrl.vhd
esa
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|esa|memoryctrl|mctrl.vhd
esa
-- End VHDL Libraries --
# entity
clkpad
# storage
db|leon3mp.(1).cnf
db|leon3mp.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkpad.vhd
7f4850e486d1b7f8d9e96f39595a1b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
arch
0
PARAMETER_SIGNED_DEC
USR
hf
0
PARAMETER_SIGNED_DEC
USR
filter
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
clkpad:clk_pad
}
# macro_sequence

# end
# entity
clkgen
# storage
db|leon3mp.(2).cnf
db|leon3mp.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkgen.vhd
39fcf00127c398d5956c43de31d611e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
clk_mul
5
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
sdramen
1
PARAMETER_SIGNED_DEC
USR
noclkfb
1
PARAMETER_SIGNED_DEC
USR
pcien
0
PARAMETER_SIGNED_DEC
USR
pcidll
0
PARAMETER_SIGNED_DEC
USR
pcisysclk
0
PARAMETER_SIGNED_DEC
USR
freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
clksel
0
PARAMETER_SIGNED_DEC
USR
clk_odiv
1
PARAMETER_SIGNED_DEC
USR
clkb_odiv
0
PARAMETER_SIGNED_DEC
USR
clkc_odiv
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allclkgen.vhd
507a7c5d31426d7063982ae43066b39e
}
# hierarchies {
clkgen:clkgen0
}
# macro_sequence

# end
# entity
clkgen_cycloneiii
# storage
db|leon3mp.(3).cnf
db|leon3mp.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|cycloneiii_clkgen.vhd
e8d38a46dda58ec102ac3267d216d7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_mul
5
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
sdramen
1
PARAMETER_SIGNED_DEC
USR
sdinvclk
1
PARAMETER_SIGNED_DEC
USR
pcien
0
PARAMETER_SIGNED_DEC
USR
pcidll
0
PARAMETER_SIGNED_DEC
USR
pcisysclk
0
PARAMETER_SIGNED_DEC
USR
freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
tech
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# macro_sequence

# end
# entity
cyclone3_pll
# storage
db|leon3mp.(4).cnf
db|leon3mp.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|cycloneiii_clkgen.vhd
e8d38a46dda58ec102ac3267d216d7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_mul
5
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
clk_freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
sdramen
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# hierarchies {
clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll
}
# macro_sequence

# end
# entity
altpll
# storage
db|leon3mp.(5).cnf
db|leon3mp.(5).cnf
# case_insensitive
# source_file
altpll.tdf
4d9bec6956a7f763a23acc59b9185e90
7
# user_parameter {
OPERATION_MODE
ZERO_DELAY_BUFFER
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
10
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
5
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
5
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATAOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKLOSS
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBIN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PLLENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKSWITCH
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ARESET
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PFDENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANACLR
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANREAD
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANWRITE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_9m31
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
clkena5
-1
1
clkena4
-1
1
clkena3
-1
1
clkena2
-1
1
clkena1
-1
2
clkena0
-1
2
}
# include_file {
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0
}
# macro_sequence

# end
# entity
altpll_9m31
# storage
db|leon3mp.(6).cnf
db|leon3mp.(6).cnf
# case_insensitive
# source_file
db|altpll_9m31.tdf
5ac8d40564fb1a91c1f48ee46f0eecc
7
# used_port {
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
}
# hierarchies {
clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v|cyclone3_pll:sdclk_pll|altpll:\sden:altpll0|altpll_9m31:auto_generated
}
# macro_sequence

# end
# entity
outpad
# storage
db|leon3mp.(7).cnf
db|leon3mp.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad.vhd
23e5be9aec84b5ce7926fbe23c3df380
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
1
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
24
PARAMETER_SIGNED_DEC
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
outpad:ssrclk_pad
}
# macro_sequence

# end
# entity
rstgen
# storage
db|leon3mp.(8).cnf
db|leon3mp.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|rstgen.vhd
e17d1a21d942b6551779fde63496f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
acthigh
0
PARAMETER_SIGNED_DEC
USR
syncrst
0
PARAMETER_SIGNED_DEC
USR
scanen
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
rstgen:rst0
}
# macro_sequence

# end
# entity
ahbctrl
# storage
db|leon3mp.(9).cnf
db|leon3mp.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|ahbctrl.vhd
6213cbaae65aca724abcfcc7e79578
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
defmast
0
PARAMETER_SIGNED_DEC
USR
split
0
PARAMETER_SIGNED_DEC
USR
rrobin
1
PARAMETER_SIGNED_DEC
USR
timeout
0
PARAMETER_SIGNED_DEC
USR
ioaddr
4095
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
cfgaddr
4080
PARAMETER_SIGNED_DEC
USR
cfgmask
4080
PARAMETER_SIGNED_DEC
USR
nahbm
4
PARAMETER_SIGNED_DEC
USR
nahbs
8
PARAMETER_SIGNED_DEC
USR
ioen
1
PARAMETER_SIGNED_DEC
USR
disirq
0
PARAMETER_SIGNED_DEC
USR
fixbrst
0
PARAMETER_SIGNED_DEC
USR
debug
2
PARAMETER_SIGNED_DEC
USR
fpnpen
0
PARAMETER_SIGNED_DEC
USR
icheck
1
PARAMETER_SIGNED_DEC
USR
devid
0
PARAMETER_SIGNED_DEC
USR
enbusmon
0
PARAMETER_SIGNED_DEC
USR
assertwarn
0
PARAMETER_SIGNED_DEC
USR
asserterr
0
PARAMETER_SIGNED_DEC
USR
hmstdisable
0
PARAMETER_SIGNED_DEC
USR
hslvdisable
0
PARAMETER_SIGNED_DEC
USR
arbdisable
0
PARAMETER_SIGNED_DEC
USR
mprio
0
PARAMETER_SIGNED_DEC
USR
mcheck
1
PARAMETER_SIGNED_DEC
USR
ccheck
1
PARAMETER_SIGNED_DEC
USR
acdm
0
PARAMETER_SIGNED_DEC
USR
index
0
PARAMETER_SIGNED_DEC
USR
ahbtrace
0
PARAMETER_SIGNED_DEC
USR
hwdebug
0
PARAMETER_SIGNED_DEC
USR
fourgslv
0
PARAMETER_SIGNED_DEC
USR
 constraint(msto)
15 downto 0
PARAMETER_STRING
USR
 constraint(slvo)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# macro_sequence

# end
# entity
leon3s
# storage
db|leon3mp.(10).cnf
db|leon3mp.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3s.vhd
fc916ecba86531958de14b02e918eff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
fabtech
27
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
nwindows
8
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
fpu
0
PARAMETER_SIGNED_DEC
USR
v8
2
PARAMETER_SIGNED_DEC
USR
cp
0
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
pclow
2
PARAMETER_SIGNED_DEC
USR
notag
0
PARAMETER_SIGNED_DEC
USR
nwp
2
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
1
PARAMETER_SIGNED_DEC
USR
isets
2
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
4
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
1
PARAMETER_SIGNED_DEC
USR
dsets
2
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
1
PARAMETER_SIGNED_DEC
USR
lddel
1
PARAMETER_SIGNED_DEC
USR
disas
0
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
pwd
0
PARAMETER_SIGNED_DEC
USR
svt
0
PARAMETER_SIGNED_DEC
USR
rstaddr
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
bp
1
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libproc3.vhd
67477222f96b41c60a41b955bc7bb8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0
}
# macro_sequence

# end
# entity
proc3
# storage
db|leon3mp.(11).cnf
db|leon3mp.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|proc3.vhd
1deba57ca6a8ef61e949dc17ca7db5b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
fabtech
27
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
nwindows
8
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
fpu
0
PARAMETER_SIGNED_DEC
USR
v8
2
PARAMETER_SIGNED_DEC
USR
cp
0
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
pclow
2
PARAMETER_SIGNED_DEC
USR
notag
0
PARAMETER_SIGNED_DEC
USR
nwp
2
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
1
PARAMETER_SIGNED_DEC
USR
isets
2
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
4
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
1
PARAMETER_SIGNED_DEC
USR
dsets
2
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
1
PARAMETER_SIGNED_DEC
USR
lddel
1
PARAMETER_SIGNED_DEC
USR
disas
0
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
pwd
0
PARAMETER_SIGNED_DEC
USR
svt
0
PARAMETER_SIGNED_DEC
USR
rstaddr
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
bp
1
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0
}
# macro_sequence

# end
# entity
iu3
# storage
db|leon3mp.(12).cnf
db|leon3mp.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|iu3.vhd
d4fbe2563b8c4805189cd1e12581eb6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nwin
8
PARAMETER_SIGNED_DEC
USR
isets
2
PARAMETER_SIGNED_DEC
USR
dsets
2
PARAMETER_SIGNED_DEC
USR
fpu
0
PARAMETER_SIGNED_DEC
USR
v8
2
PARAMETER_SIGNED_DEC
USR
cp
0
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
nwp
2
PARAMETER_SIGNED_DEC
USR
pclow
2
PARAMETER_SIGNED_DEC
USR
notag
0
PARAMETER_SIGNED_DEC
USR
index
0
PARAMETER_SIGNED_DEC
USR
lddel
1
PARAMETER_SIGNED_DEC
USR
irfwt
1
PARAMETER_SIGNED_DEC
USR
disas
0
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
pwd
0
PARAMETER_SIGNED_DEC
USR
svt
0
PARAMETER_SIGNED_DEC
USR
rstaddr
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
fabtech
27
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
bp
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|sparc|sparc.vhd
f2cd1a182fc06d2a72ee7a156b943edd
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0
}
# macro_sequence

# end
# entity
mul32
# storage
db|leon3mp.(13).cnf
db|leon3mp.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|mul32.vhd
4c792e20979fa6283e888f4e84917b5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
multype
0
PARAMETER_SIGNED_DEC
USR
pipe
1
PARAMETER_SIGNED_DEC
USR
mac
0
PARAMETER_SIGNED_DEC
USR
arch
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|modgen|multlib.vhd
685e230e5b5bef5cdea87f456f5b027
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0
}
# macro_sequence

# end
# entity
techmult
# storage
db|leon3mp.(14).cnf
db|leon3mp.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|techmult.vhd
d349e0b1291dd99568caf075f82da785
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
arch
0
PARAMETER_SIGNED_DEC
USR
a_width
17
PARAMETER_SIGNED_DEC
USR
b_width
17
PARAMETER_SIGNED_DEC
USR
num_stages
2
PARAMETER_SIGNED_DEC
USR
stall_mode
1
PARAMETER_SIGNED_DEC
USR
 constraint(a)
16 downto 0
PARAMETER_STRING
USR
 constraint(b)
16 downto 0
PARAMETER_STRING
USR
 constraint(product)
33 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmul.vhd
f6c47495b9a8133888304eec757e626c
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|modgen|multlib.vhd
685e230e5b5bef5cdea87f456f5b027
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616
}
# macro_sequence

# end
# entity
gen_mult_pipe
# storage
db|leon3mp.(15).cnf
db|leon3mp.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|inferred|mul_inferred.vhd
958f9b73b266c402c5ee117596cc72e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
a_width
17
PARAMETER_SIGNED_DEC
USR
b_width
17
PARAMETER_SIGNED_DEC
USR
num_stages
2
PARAMETER_SIGNED_DEC
USR
stall_mode
1
PARAMETER_SIGNED_DEC
USR
 constraint(a)
16 downto 0
PARAMETER_STRING
USR
 constraint(b)
16 downto 0
PARAMETER_STRING
USR
 constraint(product)
33 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|techmult:\xm1616:m1616|gen_mult_pipe:\pipe2:arch0:dwm
}
# macro_sequence

# end
# entity
div32
# storage
db|leon3mp.(16).cnf
db|leon3mp.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|div32.vhd
fe2b1e3c7aadea1070149fc5764542aa
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|div32:\mgen:div0
}
# macro_sequence

# end
# entity
mmu_cache
# storage
db|leon3mp.(17).cnf
db|leon3mp.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_cache.vhd
5148ecc9742319376f3df45ebee078e1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
dsu
1
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
1
PARAMETER_SIGNED_DEC
USR
isets
2
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
4
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
1
PARAMETER_SIGNED_DEC
USR
dsets
2
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
1
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu
}
# macro_sequence

# end
# entity
mmu_icache
# storage
db|leon3mp.(18).cnf
db|leon3mp.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_icache.vhd
99d3622ce4da83ee1bd875f564487955
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
1
PARAMETER_SIGNED_DEC
USR
isets
2
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
4
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
lram
0
PARAMETER_SIGNED_DEC
USR
lramsize
1
PARAMETER_SIGNED_DEC
USR
lramstart
142
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0
}
# macro_sequence

# end
# entity
mmu_dcache
# storage
db|leon3mp.(19).cnf
db|leon3mp.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_dcache.vhd
ebe32fa13b7cf084c7163dae50ccafdc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
dsu
1
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
1
PARAMETER_SIGNED_DEC
USR
dsets
2
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
dlramstart
143
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramstart
142
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
smp
0
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|sparc|sparc.vhd
f2cd1a182fc06d2a72ee7a156b943edd
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_dcache:dcache0
}
# macro_sequence

# end
# entity
mmu_acache
# storage
db|leon3mp.(20).cnf
db|leon3mp.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu_acache.vhd
5269587cf49c1542915c3454a992c0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
cached
0
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(ahbso)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_acache:a0
}
# macro_sequence

# end
# entity
mmu
# storage
db|leon3mp.(21).cnf
db|leon3mp.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmu.vhd
85b27f6a98efe5698c7ea2121cab4a6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
itlbnum
8
PARAMETER_SIGNED_DEC
USR
dtlbnum
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
1
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0
}
# macro_sequence

# end
# entity
mmutlb
# storage
db|leon3mp.(22).cnf
db|leon3mp.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutlb.vhd
e0c7bc971ff9c170b6523feed57ae3ec
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
tlb_type
0
PARAMETER_SIGNED_DEC
USR
tlb_rep
1
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0
}
# macro_sequence

# end
# entity
mmutlbcam
# storage
db|leon3mp.(23).cnf
db|leon3mp.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutlbcam.vhd
f85fda4d8f6caa18bd643b521753375e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tlb_type
0
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:7:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:6:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:5:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:4:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:3:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:2:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:1:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|mmutlbcam:\tlbcam0:0:tag0
}
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(24).cnf
db|leon3mp.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram.vhd
605264c3632c4f8338087214dd6ed23
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
3
PARAMETER_SIGNED_DEC
USR
dbits
30
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
29 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram
}
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(25).cnf
db|leon3mp.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
3
PARAMETER_SIGNED_DEC
USR
dbits
30
PARAMETER_SIGNED_DEC
USR
 constraint(address)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
29 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(26).cnf
db|leon3mp.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
3
PARAMETER_SIGNED_DEC
USR
dbits
30
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
29 downto 0
PARAMETER_STRING
USR
 constraint(address2)
2 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
29 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
29 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(27).cnf
db|leon3mp.(27).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
30
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
30
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
3
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_q6r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_q6r
# storage
db|leon3mp.(28).cnf
db|leon3mp.(28).cnf
# case_insensitive
# source_file
db|altsyncram_q6r.tdf
6fce77588072dbae7cc54cf16fb4a8c
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:itlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|syncram:dataram|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q6r:auto_generated
}
# macro_sequence

# end
# entity
mmutlb
# storage
db|leon3mp.(29).cnf
db|leon3mp.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutlb.vhd
e0c7bc971ff9c170b6523feed57ae3ec
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
entries
8
PARAMETER_SIGNED_DEC
USR
tlb_type
2
PARAMETER_SIGNED_DEC
USR
tlb_rep
1
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0
}
# macro_sequence

# end
# entity
mmutlbcam
# storage
db|leon3mp.(30).cnf
db|leon3mp.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutlbcam.vhd
f85fda4d8f6caa18bd643b521753375e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tlb_type
2
PARAMETER_SIGNED_DEC
USR
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:7:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:6:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:5:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:4:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:3:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:2:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:1:tag0
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutlb:\tlbsplit0:dtlb0|mmutlbcam:\tlbcam0:0:tag0
}
# macro_sequence

# end
# entity
mmutw
# storage
db|leon3mp.(31).cnf
db|leon3mp.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmutw.vhd
147e7fee37fb06662a5246d61c7f52
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mmupgsz
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libmmu.vhd
f7b67b197bff199ed89eb0cbd434ec3d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu:\mmugen:m0|mmutw:tw0
}
# macro_sequence

# end
# entity
regfile_3p
# storage
db|leon3mp.(32).cnf
db|leon3mp.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|regfile_3p.vhd
88b42c43ef4129f6a58ea32be84a5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
wrfst
1
PARAMETER_SIGNED_DEC
USR
numregs
136
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(waddr)
7 downto 0
PARAMETER_STRING
USR
 constraint(wdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(raddr1)
7 downto 0
PARAMETER_STRING
USR
 constraint(rdata1)
31 downto 0
PARAMETER_STRING
USR
 constraint(raddr2)
7 downto 0
PARAMETER_STRING
USR
 constraint(rdata2)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0
}
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(33).cnf
db|leon3mp.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
eb14456340bfca5c592975c0d086015
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
0
PARAMETER_SIGNED_DEC
USR
wrfst
1
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
words
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(34).cnf
db|leon3mp.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(35).cnf
db|leon3mp.(35).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_87r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_87r
# storage
db|leon3mp.(36).cnf
db|leon3mp.(36).cnf
# case_insensitive
# source_file
db|altsyncram_87r.tdf
bedef469dbe42e24ac2e20e69691f6c4
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated
leon3s:\l3:cpu:0:u0|regfile_3p:rf0|syncram_2p:\s1:dp:x1|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_87r:auto_generated
}
# macro_sequence

# end
# entity
cachemem
# storage
db|leon3mp.(37).cnf
db|leon3mp.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|cachemem.vhd
38abfad3f0638dccd965afc7d6636aff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
icen
1
PARAMETER_SIGNED_DEC
USR
irepl
1
PARAMETER_SIGNED_DEC
USR
isets
2
PARAMETER_SIGNED_DEC
USR
ilinesize
8
PARAMETER_SIGNED_DEC
USR
isetsize
4
PARAMETER_SIGNED_DEC
USR
isetlock
0
PARAMETER_SIGNED_DEC
USR
dcen
1
PARAMETER_SIGNED_DEC
USR
drepl
1
PARAMETER_SIGNED_DEC
USR
dsets
2
PARAMETER_SIGNED_DEC
USR
dlinesize
4
PARAMETER_SIGNED_DEC
USR
dsetsize
4
PARAMETER_SIGNED_DEC
USR
dsetlock
0
PARAMETER_SIGNED_DEC
USR
dsnoop
1
PARAMETER_SIGNED_DEC
USR
ilram
0
PARAMETER_SIGNED_DEC
USR
ilramsize
1
PARAMETER_SIGNED_DEC
USR
dlram
0
PARAMETER_SIGNED_DEC
USR
dlramsize
1
PARAMETER_SIGNED_DEC
USR
mmuen
1
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libiu.vhd
2e1e261cc176ab4d0e92ae374172942
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|libcache.vhd
a75ff95380725d83ffe4afe595f3f33e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuconfig.vhd
a1a420ba2289f2a6b47ae49094dfbc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|arith|arith.vhd
91c51146ae95d8f3646621ba50c841ea
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|mmuiface.vhd
e17c4478edc4e1c24d3cf1b199e8f6fa
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0
}
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(38).cnf
db|leon3mp.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram.vhd
605264c3632c4f8338087214dd6ed23
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
37
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
36 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
36 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0
}
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(39).cnf
db|leon3mp.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
37
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
36 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
36 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(40).cnf
db|leon3mp.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
37
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
36 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
36 downto 0
PARAMETER_STRING
USR
 constraint(address2)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
36 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
36 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(41).cnf
db|leon3mp.(41).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
37
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
37
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_g7r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a36
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b36
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_g7r
# storage
db|leon3mp.(42).cnf
db|leon3mp.(42).cnf
# case_insensitive
# source_file
db|altsyncram_g7r.tdf
453af2de4d3bec2c221f1484b834dccb
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a36
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b36
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:itags0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_g7r:auto_generated
}
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(43).cnf
db|leon3mp.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram.vhd
605264c3632c4f8338087214dd6ed23
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0
}
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(44).cnf
db|leon3mp.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(45).cnf
db|leon3mp.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
10
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
9 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(46).cnf
db|leon3mp.(46).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_q9r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_q9r
# storage
db|leon3mp.(47).cnf
db|leon3mp.(47).cnf
# case_insensitive
# source_file
db|altsyncram_q9r.tdf
93bb94f25443bd2e613d950f9e5b7c
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:0:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:1:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:0:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\dme:dd0:1:ddata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_q9r:auto_generated
}
# macro_sequence

# end
# entity
syncram_dp
# storage
db|leon3mp.(48).cnf
db|leon3mp.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_dp.vhd
1361e8c0e8b92cbbb071b9f76abff94c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
33
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
32 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
32 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
32 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
32 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(49).cnf
db|leon3mp.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
33
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
32 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
32 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
32 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
32 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(50).cnf
db|leon3mp.(50).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
33
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
33
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_a7r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_a7r
# storage
db|leon3mp.(51).cnf
db|leon3mp.(51).cnf
# case_insensitive
# source_file
db|altsyncram_a7r.tdf
6095c133ca67169f576327d7cc86c734
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:0:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated
leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram_dp:\dme:dtags1:dt1:dt0:1:dtags0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_a7r:auto_generated
}
# macro_sequence

# end
# entity
tbufmem
# storage
db|leon3mp.(52).cnf
db|leon3mp.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|tbufmem.vhd
f15be1bd7b1847fe15cab48a2b735db
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
tbuf
2
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0
}
# macro_sequence

# end
# entity
syncram64
# storage
db|leon3mp.(53).cnf
db|leon3mp.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram64.vhd
411d31455158b16964a84176ec168d1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
7
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
63 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
63 downto 0
PARAMETER_STRING
USR
 constraint(enable)
1 downto 0
PARAMETER_STRING
USR
 constraint(write)
1 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0
}
# macro_sequence

# end
# entity
syncram
# storage
db|leon3mp.(54).cnf
db|leon3mp.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram.vhd
605264c3632c4f8338087214dd6ed23
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1
}
# macro_sequence

# end
# entity
altera_syncram
# storage
db|leon3mp.(55).cnf
db|leon3mp.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(56).cnf
db|leon3mp.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(57).cnf
db|leon3mp.(57).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_67r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_67r
# storage
db|leon3mp.(58).cnf
db|leon3mp.(58).cnf
# case_insensitive
# source_file
db|altsyncram_67r.tdf
d4c83563958dde56cb16895821263f30
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
leon3s:\l3:cpu:0:u0|tbufmem:\tbmem_gen:tbmem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:0:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
dsu3:\l3:dsugen:dsu0|dsu3x:x0|tbufmem:\tb0:mem0|syncram64:\mem0:1:ram0|syncram:\nos64:x1|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_67r:auto_generated
}
# macro_sequence

# end
# entity
outpad
# storage
db|leon3mp.(59).cnf
db|leon3mp.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad.vhd
23e5be9aec84b5ce7926fbe23c3df380
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
outpad:\l3:errorn_pad
outpad:\l3:dsugen:dsuact_pad
outpadv:\mgpads:addr_pad|outpad:\v:24:x0
outpadv:\mgpads:addr_pad|outpad:\v:23:x0
outpadv:\mgpads:addr_pad|outpad:\v:22:x0
outpadv:\mgpads:addr_pad|outpad:\v:21:x0
outpadv:\mgpads:addr_pad|outpad:\v:20:x0
outpadv:\mgpads:addr_pad|outpad:\v:19:x0
outpadv:\mgpads:addr_pad|outpad:\v:18:x0
outpadv:\mgpads:addr_pad|outpad:\v:17:x0
outpadv:\mgpads:addr_pad|outpad:\v:16:x0
outpadv:\mgpads:addr_pad|outpad:\v:15:x0
outpadv:\mgpads:addr_pad|outpad:\v:14:x0
outpadv:\mgpads:addr_pad|outpad:\v:13:x0
outpadv:\mgpads:addr_pad|outpad:\v:12:x0
outpadv:\mgpads:addr_pad|outpad:\v:11:x0
outpadv:\mgpads:addr_pad|outpad:\v:10:x0
outpadv:\mgpads:addr_pad|outpad:\v:9:x0
outpadv:\mgpads:addr_pad|outpad:\v:8:x0
outpadv:\mgpads:addr_pad|outpad:\v:7:x0
outpadv:\mgpads:addr_pad|outpad:\v:6:x0
outpadv:\mgpads:addr_pad|outpad:\v:5:x0
outpadv:\mgpads:addr_pad|outpad:\v:4:x0
outpadv:\mgpads:addr_pad|outpad:\v:3:x0
outpadv:\mgpads:addr_pad|outpad:\v:2:x0
outpadv:\mgpads:addr_pad|outpad:\v:1:x0
outpadv:\mgpads:addr_pad|outpad:\v:0:x0
outpad:\mgpads:roms_pad
outpad:\mgpads:oen_pad
outpad:\mgpads:wri_pad
outpad:\mgpads:ssram_adscn_pad
outpad:\mgpads:ssrams_pad
outpad:\mgpads:ssram_oen_pad
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:3:x0
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:2:x0
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:1:x0
outpadv:\mgpads:ssram_rwen_pad|outpad:\v:0:x0
outpad:\mgpads:ssram_wri_pad
outpad:\i2cm:i2c_scl_pad
outpad:\spic:slvsel_pad
outpad:\lcd:lcd_vert_sync_pad
outpad:\lcd:lcd_horiz_sync_pad
outpadv:\lcd:lcd_video_out_pad|outpad:\v:7:x0
outpadv:\lcd:lcd_video_out_pad|outpad:\v:6:x0
outpadv:\lcd:lcd_video_out_pad|outpad:\v:5:x0
outpadv:\lcd:lcd_video_out_pad|outpad:\v:4:x0
outpadv:\lcd:lcd_video_out_pad|outpad:\v:3:x0
outpadv:\lcd:lcd_video_out_pad|outpad:\v:2:x0
outpadv:\lcd:lcd_video_out_pad|outpad:\v:1:x0
outpadv:\lcd:lcd_video_out_pad|outpad:\v:0:x0
outpad:\lcd:lcd_video_clock_pad
outpad:lcd_den_pad
outpad:lcd_reset_pad
outpad:\touch3wire:adc_mosi_pad
outpad:\touch3wire:lcd_adc_dclk_pad
outpad:hc_adc_cs_n_pad
outpad:hc_scen_pad
}
# macro_sequence

# end
# entity
dsu3
# storage
db|leon3mp.(60).cnf
db|leon3mp.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|dsu3.vhd
4c85fd6abbf112dab973b7873d5434c1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
2
PARAMETER_SIGNED_DEC
USR
haddr
2304
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ncpu
1
PARAMETER_SIGNED_DEC
USR
tbits
30
PARAMETER_SIGNED_DEC
USR
tech
27
PARAMETER_SIGNED_DEC
USR
irq
0
PARAMETER_SIGNED_DEC
USR
kbytes
2
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(dbgi)
0 to 0
PARAMETER_STRING
USR
 constraint(dbgo)
0 to 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
}
# hierarchies {
dsu3:\l3:dsugen:dsu0
}
# macro_sequence

# end
# entity
dsu3x
# storage
db|leon3mp.(61).cnf
db|leon3mp.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|dsu3x.vhd
449d21b40aa75ff4cf01cedab6c3a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
2
PARAMETER_SIGNED_DEC
USR
haddr
2304
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ncpu
1
PARAMETER_SIGNED_DEC
USR
tbits
30
PARAMETER_SIGNED_DEC
USR
tech
27
PARAMETER_SIGNED_DEC
USR
irq
0
PARAMETER_SIGNED_DEC
USR
kbytes
2
PARAMETER_SIGNED_DEC
USR
clk2x
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
 constraint(dbgi)
0 to 0
PARAMETER_STRING
USR
 constraint(dbgo)
0 to 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
}
# hierarchies {
dsu3:\l3:dsugen:dsu0|dsu3x:x0
}
# macro_sequence

# end
# entity
inpad
# storage
db|leon3mp.(62).cnf
db|leon3mp.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|inpad.vhd
259d8e70247ae230995e9276cf0ba4e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
filter
0
PARAMETER_SIGNED_DEC
USR
strength
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
inpad:\l3:dsugen:dsubre_pad
inpad:\touch3wire:adc_miso_pad
}
# macro_sequence

# end
# entity
ahbjtag
# storage
db|leon3mp.(63).cnf
db|leon3mp.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|ahbjtag.vhd
26a45b75917ade56d28bca15e50ed3
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
hindex
1
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
idcode
9
PARAMETER_SIGNED_DEC
USR
manf
804
PARAMETER_SIGNED_DEC
USR
part
0
PARAMETER_SIGNED_DEC
USR
ver
0
PARAMETER_SIGNED_DEC
USR
ainst
2
PARAMETER_SIGNED_DEC
USR
dinst
3
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(tapo_inst)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|jtag.vhd
c3d0ceffd28b652136d4585d8767644
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|libjtagcom.vhd
8f40614c9a67dd87161541ac54e641bf
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0
}
# macro_sequence

# end
# entity
ahbmst
# storage
db|leon3mp.(64).cnf
db|leon3mp.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|ahbmst.vhd
9878fe45cbe73334b1c3db4ab48ba729
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
1
PARAMETER_SIGNED_DEC
USR
hirq
0
PARAMETER_SIGNED_DEC
USR
venid
1
PARAMETER_SIGNED_DEC
USR
devid
28
PARAMETER_SIGNED_DEC
USR
version
1
PARAMETER_SIGNED_DEC
USR
chprot
3
PARAMETER_SIGNED_DEC
USR
incaddr
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|ahbmst:ahbmst0
}
# macro_sequence

# end
# entity
tap
# storage
db|leon3mp.(65).cnf
db|leon3mp.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|tap.vhd
fe5d138cd6ec913a60296eef4b957574
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
irlen
6
PARAMETER_SIGNED_DEC
USR
idcode
9
PARAMETER_SIGNED_DEC
USR
manf
804
PARAMETER_SIGNED_DEC
USR
part
0
PARAMETER_SIGNED_DEC
USR
ver
0
PARAMETER_SIGNED_DEC
USR
trsten
1
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(tapo_inst)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|alltap.vhd
acd56c936a4e1d569b16f6d58334c55b
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0
}
# macro_sequence

# end
# entity
altera_tap
# storage
db|leon3mp.(66).cnf
db|leon3mp.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|tap_altera_mf.vhd
b1c8cbc3dff5381964ebac326e07358
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(tapo_inst)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0
}
# macro_sequence

# end
# entity
sld_virtual_jtag
# storage
db|leon3mp.(67).cnf
db|leon3mp.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag.v
915843628ca43f89c23ecd0e21ac1c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_auto_instance_index
NO
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_ir_width
8
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
DEF
sld_sim_action
UNUSED
PARAMETER_STRING
DEF
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
DEF
lpm_type
sld_virtual_jtag
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
adb3d15f8a28f5fe132c9e2922b88f4d
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0
}
# macro_sequence

# end
# entity
sld_virtual_jtag_basic
# storage
db|leon3mp.(68).cnf
db|leon3mp.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
1beb3931397392de8e365662209b4788
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
110
PARAMETER_SIGNED_DEC
USR
sld_type_id
8
PARAMETER_SIGNED_DEC
USR
sld_version
0
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
NO
PARAMETER_STRING
USR
sld_ir_width
8
PARAMETER_SIGNED_DEC
USR
sld_sim_n_scan
0
PARAMETER_SIGNED_DEC
USR
sld_sim_action
UNUSED
PARAMETER_STRING
DEF
sld_sim_total_length
0
PARAMETER_SIGNED_DEC
USR
lpm_type
sld_virtual_jtag_basic
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
adb3d15f8a28f5fe132c9e2922b88f4d
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
}
# macro_sequence

# end
# entity
sld_virtual_jtag_impl
# storage
db|leon3mp.(69).cnf
db|leon3mp.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sld_virtual_jtag_basic.v
1beb3931397392de8e365662209b4788
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sld_mfg_id
110
PARAMETER_SIGNED_DEC
USR
sld_type_id
8
PARAMETER_SIGNED_DEC
USR
sld_version
0
PARAMETER_SIGNED_DEC
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
sld_auto_instance_index
NO
PARAMETER_STRING
USR
sld_ir_width
8
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4222464
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
adb3d15f8a28f5fe132c9e2922b88f4d
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|tap:tap0|altera_tap:\alt:u0|sld_virtual_jtag:u0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
}
# macro_sequence
MASK_8_BITS255INST_BIT_INDEX0MASK_11_BITS2047MFG_BIT_INDEX8MASK_8_BITS255TYPE_BIT_INDEX19MASK_5_BITS31VERION_BIT_INDEX27
# end
# entity
jtagcom
# storage
db|leon3mp.(70).cnf
db|leon3mp.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|jtagcom.vhd
5078ee2fb5874f4c89dbdd66132a33
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
isel
0
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
ainst
2
PARAMETER_SIGNED_DEC
USR
dinst
3
PARAMETER_SIGNED_DEC
USR
reread
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|libjtagcom.vhd
8f40614c9a67dd87161541ac54e641bf
}
# hierarchies {
ahbjtag:\ahbjtaggen0:ahbjtag0|jtagcom:jtagcom0
}
# macro_sequence

# end
# entity
mctrl
# storage
db|leon3mp.(71).cnf
db|leon3mp.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|esa|memoryctrl|mctrl.vhd
ea31db5bb55c9f7d4bcb11fb4b7745bd
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
0
PARAMETER_SIGNED_DEC
USR
pindex
0
PARAMETER_SIGNED_DEC
USR
romaddr
0
PARAMETER_SIGNED_DEC
USR
rommask
3584
PARAMETER_SIGNED_DEC
USR
ioaddr
512
PARAMETER_SIGNED_DEC
USR
iomask
3584
PARAMETER_SIGNED_DEC
USR
ramaddr
2560
PARAMETER_SIGNED_DEC
USR
rammask
3840
PARAMETER_SIGNED_DEC
USR
paddr
0
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
wprot
0
PARAMETER_SIGNED_DEC
USR
invclk
0
PARAMETER_SIGNED_DEC
USR
fast
0
PARAMETER_SIGNED_DEC
USR
romasel
28
PARAMETER_SIGNED_DEC
USR
sdrasel
29
PARAMETER_SIGNED_DEC
USR
srbanks
1
PARAMETER_SIGNED_DEC
USR
ram8
0
PARAMETER_SIGNED_DEC
USR
ram16
1
PARAMETER_SIGNED_DEC
USR
sden
0
PARAMETER_SIGNED_DEC
USR
sepbus
0
PARAMETER_SIGNED_DEC
USR
sdbits
32
PARAMETER_SIGNED_DEC
USR
sdlsb
2
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
syncrst
0
PARAMETER_SIGNED_DEC
USR
pageburst
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|memctrl.vhd
f7112e9b31f6b230b0bc12e5d96119
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|esa|memoryctrl|memoryctrl.vhd
c26dda56f1677acbe4def50723cfa23
}
# hierarchies {
mctrl:\mg2:sr1
}
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(72).cnf
db|leon3mp.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad.vhd
23e5be9aec84b5ce7926fbe23c3df380
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
25
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
24 downto 0
PARAMETER_STRING
USR
 constraint(i)
24 downto 0
PARAMETER_STRING
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
outpadv:\mgpads:addr_pad
}
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(73).cnf
db|leon3mp.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad.vhd
23e5be9aec84b5ce7926fbe23c3df380
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
4
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
3 downto 0
PARAMETER_STRING
USR
 constraint(i)
3 downto 0
PARAMETER_STRING
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
outpadv:\mgpads:ssram_rwen_pad
}
# macro_sequence

# end
# entity
iopadvv
# storage
db|leon3mp.(74).cnf
db|leon3mp.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|iopad.vhd
f98e8ee208ee09d9bb0875e2a9d225
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
32
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
31 downto 0
PARAMETER_STRING
USR
 constraint(i)
31 downto 0
PARAMETER_STRING
USR
 constraint(en)
31 downto 0
PARAMETER_STRING
USR
 constraint(o)
31 downto 0
PARAMETER_STRING
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
iopadvv:\mgpads:data_pad
}
# macro_sequence

# end
# entity
iopad
# storage
db|leon3mp.(75).cnf
db|leon3mp.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|iopad.vhd
f98e8ee208ee09d9bb0875e2a9d225
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
filter
0
PARAMETER_SIGNED_DEC
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# hierarchies {
iopadvv:\mgpads:data_pad|iopad:\v:31:x0
iopadvv:\mgpads:data_pad|iopad:\v:30:x0
iopadvv:\mgpads:data_pad|iopad:\v:29:x0
iopadvv:\mgpads:data_pad|iopad:\v:28:x0
iopadvv:\mgpads:data_pad|iopad:\v:27:x0
iopadvv:\mgpads:data_pad|iopad:\v:26:x0
iopadvv:\mgpads:data_pad|iopad:\v:25:x0
iopadvv:\mgpads:data_pad|iopad:\v:24:x0
iopadvv:\mgpads:data_pad|iopad:\v:23:x0
iopadvv:\mgpads:data_pad|iopad:\v:22:x0
iopadvv:\mgpads:data_pad|iopad:\v:21:x0
iopadvv:\mgpads:data_pad|iopad:\v:20:x0
iopadvv:\mgpads:data_pad|iopad:\v:19:x0
iopadvv:\mgpads:data_pad|iopad:\v:18:x0
iopadvv:\mgpads:data_pad|iopad:\v:17:x0
iopadvv:\mgpads:data_pad|iopad:\v:16:x0
iopadvv:\mgpads:data_pad|iopad:\v:15:x0
iopadvv:\mgpads:data_pad|iopad:\v:14:x0
iopadvv:\mgpads:data_pad|iopad:\v:13:x0
iopadvv:\mgpads:data_pad|iopad:\v:12:x0
iopadvv:\mgpads:data_pad|iopad:\v:11:x0
iopadvv:\mgpads:data_pad|iopad:\v:10:x0
iopadvv:\mgpads:data_pad|iopad:\v:9:x0
iopadvv:\mgpads:data_pad|iopad:\v:8:x0
iopadvv:\mgpads:data_pad|iopad:\v:7:x0
iopadvv:\mgpads:data_pad|iopad:\v:6:x0
iopadvv:\mgpads:data_pad|iopad:\v:5:x0
iopadvv:\mgpads:data_pad|iopad:\v:4:x0
iopadvv:\mgpads:data_pad|iopad:\v:3:x0
iopadvv:\mgpads:data_pad|iopad:\v:2:x0
iopadvv:\mgpads:data_pad|iopad:\v:1:x0
iopadvv:\mgpads:data_pad|iopad:\v:0:x0
iopad:ps2clk_pad
iopad:ps2data_pad
iopad:\i2cm:i2c_sda_pad
iopad:\spic:miso_pad
iopad:\spic:mosi_pad
iopad:\spic:sck_pad
iopad:\touch3wire:hcd_sda_pad
}
# macro_sequence

# end
# entity
ddrspa
# storage
db|leon3mp.(76).cnf
db|leon3mp.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrspa.vhd
1c1af1c38712dff7327885402e82ade8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
fabtech
27
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
rskew
2500
PARAMETER_SIGNED_DEC
USR
hindex
3
PARAMETER_SIGNED_DEC
USR
haddr
1024
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ioaddr
1
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
mhz
50
PARAMETER_SIGNED_DEC
USR
clkmul
20
PARAMETER_SIGNED_DEC
USR
clkdiv
10
PARAMETER_SIGNED_DEC
USR
col
9
PARAMETER_SIGNED_DEC
USR
mbyte
8
PARAMETER_SIGNED_DEC
USR
rstdel
200
PARAMETER_SIGNED_DEC
USR
pwron
1
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
ddrbits
16
PARAMETER_SIGNED_DEC
USR
ahbfreq
50
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
confapi
0
PARAMETER_SIGNED_DEC
USR
conf0
0
PARAMETER_SIGNED_DEC
USR
conf1
0
PARAMETER_SIGNED_DEC
USR
regoutput
1
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|memctrl.vhd
f7112e9b31f6b230b0bc12e5d96119
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0
}
# macro_sequence

# end
# entity
ddrphy_wrap
# storage
db|leon3mp.(77).cnf
db|leon3mp.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrphy_wrap.vhd
ea4a637a9ca44d2db3b979a8d38fe28f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
mhz
50
PARAMETER_SIGNED_DEC
USR
rstdelay
200
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
clk_mul
20
PARAMETER_SIGNED_DEC
USR
clk_div
10
PARAMETER_SIGNED_DEC
USR
rskew
2500
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|memctrl.vhd
f7112e9b31f6b230b0bc12e5d96119
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0
}
# macro_sequence

# end
# entity
ddrphy
# storage
db|leon3mp.(78).cnf
db|leon3mp.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|ddrphy.vhd
3ea4e9587fee1672770b3af5665bc47
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
mhz
50
PARAMETER_SIGNED_DEC
USR
rstdelay
200
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
clk_mul
20
PARAMETER_SIGNED_DEC
USR
clk_div
10
PARAMETER_SIGNED_DEC
USR
rskew
2500
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
 constraint(addr)
13 downto 0
PARAMETER_STRING
USR
 constraint(ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(dqin)
31 downto 0
PARAMETER_STRING
USR
 constraint(dqout)
31 downto 0
PARAMETER_STRING
USR
 constraint(dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(csn)
1 downto 0
PARAMETER_STRING
USR
 constraint(cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ck)
2 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allddr.vhd
7315ed5657ae8b89dd1d86bb4574ccc
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0
}
# macro_sequence

# end
# entity
cycloneiii_ddr_phy
# storage
db|leon3mp.(79).cnf
db|leon3mp.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|ddr_phy_cycloneiii.vhd
5121fe9d76a0e4f27da50bca752fb7f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mhz
50
PARAMETER_SIGNED_DEC
USR
rstdelay
200
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
clk_mul
20
PARAMETER_SIGNED_DEC
USR
clk_div
10
PARAMETER_SIGNED_DEC
USR
rskew
2500
PARAMETER_SIGNED_DEC
USR
 constraint(ddr_clk)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_clkb)
2 downto 0
PARAMETER_STRING
USR
 constraint(ddr_cke)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_csb)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dm)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dqs)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ad)
13 downto 0
PARAMETER_STRING
USR
 constraint(ddr_ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddr_dq)
15 downto 0
PARAMETER_STRING
USR
 constraint(addr)
13 downto 0
PARAMETER_STRING
USR
 constraint(ba)
1 downto 0
PARAMETER_STRING
USR
 constraint(dqin)
31 downto 0
PARAMETER_STRING
USR
 constraint(dqout)
31 downto 0
PARAMETER_STRING
USR
 constraint(dm)
3 downto 0
PARAMETER_STRING
USR
 constraint(csn)
1 downto 0
PARAMETER_STRING
USR
 constraint(cke)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0
}
# macro_sequence

# end
# entity
apll
# storage
db|leon3mp.(80).cnf
db|leon3mp.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|apll.vhd
da167052bd437165d8a7fb170bac65
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
freq
50
PARAMETER_SIGNED_DEC
USR
mult
20
PARAMETER_SIGNED_DEC
USR
div
10
PARAMETER_SIGNED_DEC
USR
rskew
2500
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0
}
# macro_sequence

# end
# entity
altpll
# storage
db|leon3mp.(81).cnf
db|leon3mp.(81).cnf
# case_insensitive
# source_file
altpll.tdf
4d9bec6956a7f763a23acc59b9185e90
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
Fast
PARAMETER_UNKNOWN
USR
LPM_HINT
CBX_MODULE_PREFIX=apll
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
ON
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK3_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
20
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK3_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
10
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
2500
PARAMETER_UNKNOWN
USR
CLK3_PHASE_SHIFT
7500
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
5000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
2500
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
apll_altpll
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
3
PARAMETER_SIGNED_DEC
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
scanclk
-1
3
phaseupdown
-1
3
phasestep
-1
3
phasedone
-1
3
phasecounterselect2
-1
3
phasecounterselect1
-1
3
phasecounterselect0
-1
3
locked
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
inclk1
-1
1
}
# include_file {
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component
}
# macro_sequence

# end
# entity
apll_altpll
# storage
db|leon3mp.(82).cnf
db|leon3mp.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|apll_altpll.v
fb98143eb516f9060d8a4f7d1d588bf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
adb3d15f8a28f5fe132c9e2922b88f4d
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
apll_altpll_dyn_phase_le
# storage
db|leon3mp.(83).cnf
db|leon3mp.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|apll_altpll.v
fb98143eb516f9060d8a4f7d1d588bf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
adb3d15f8a28f5fe132c9e2922b88f4d
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le:altpll_dyn_phase_le2
}
# macro_sequence

# end
# entity
apll_altpll_dyn_phase_le1
# storage
db|leon3mp.(84).cnf
db|leon3mp.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|apll_altpll.v
fb98143eb516f9060d8a4f7d1d588bf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
adb3d15f8a28f5fe132c9e2922b88f4d
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le1:altpll_dyn_phase_le4
}
# macro_sequence

# end
# entity
apll_altpll_dyn_phase_le12
# storage
db|leon3mp.(85).cnf
db|leon3mp.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|apll_altpll.v
fb98143eb516f9060d8a4f7d1d588bf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|ac97|ac97_top.v
adb3d15f8a28f5fe132c9e2922b88f4d
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|apll:pll0|altpll:altpll_component|apll_altpll:auto_generated|apll_altpll_dyn_phase_le12:altpll_dyn_phase_le5
}
# macro_sequence

# end
# entity
aclkout
# storage
db|leon3mp.(86).cnf
db|leon3mp.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|aclkout.vhd
bbdddb0706093124f95ab45d898c545
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|aclkout:\ddrclocks:0:ddrclk_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|aclkout:\ddrclocks:1:ddrclk_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|aclkout:\ddrclocks:2:ddrclk_pad
}
# macro_sequence

# end
# entity
actrlout
# storage
db|leon3mp.(87).cnf
db|leon3mp.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|actrlout.vhd
a80c619c83f206a8b9a9ac0e52e69
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
power_up
high
PARAMETER_STRING
USR
 constraint(power_up)
1 to 4
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_csn_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:1:ddr_csn_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_rasn_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_casn_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:ddr_wen_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:0:ddr_ba_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\bagen:1:ddr_ba_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:0:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:1:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:2:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:3:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:4:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:5:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:6:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:7:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:8:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:9:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:10:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:11:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:12:ddr_ad_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\dagen:13:ddr_ad_pad
}
# macro_sequence

# end
# entity
actrlout
# storage
db|leon3mp.(88).cnf
db|leon3mp.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|actrlout.vhd
a80c619c83f206a8b9a9ac0e52e69
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
power_up
low
PARAMETER_STRING
USR
 constraint(power_up)
1 to 3
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:0:ddr_cke_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|actrlout:\ddrbanks:1:ddr_cke_pad
}
# macro_sequence

# end
# entity
adqsout
# storage
db|leon3mp.(89).cnf
db|leon3mp.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|adqsout.vhd
7552eb1f57254972d8586285d438ed8
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:0:dqs_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqsout:\dqsgen:1:dqs_out_pad
}
# macro_sequence

# end
# entity
admout
# storage
db|leon3mp.(90).cnf
db|leon3mp.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|admout.vhd
67e82945a3f0cb70143baf5831562448
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|admout:\dmgen:0:ddr_dm_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|admout:\dmgen:1:ddr_dm_pad
}
# macro_sequence

# end
# entity
adqin
# storage
db|leon3mp.(91).cnf
db|leon3mp.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|adqin.vhd
2ef7e3783fa7816b5405d5ab9eb2879
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad
}
# macro_sequence

# end
# entity
altddio_in
# storage
db|leon3mp.(92).cnf
db|leon3mp.(92).cnf
# case_insensitive
# source_file
altddio_in.tdf
7838f3a3ffff96394a691841cf1d3ea
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
1
PARAMETER_SIGNED_DEC
USR
POWER_UP_HIGH
off
PARAMETER_UNKNOWN
USR
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
INVERT_INPUT_CLOCKS
off
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
ddio_in_vff
PARAMETER_UNKNOWN
USR
}
# used_port {
inclock
-1
3
dataout_l0
-1
3
dataout_h0
-1
3
datain0
-1
3
}
# include_file {
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
cyclone_ddio.inc
c329e6be394e97acfa5ea438e9abd6
stratix_ddio.inc
af3f2ea6e1d6d7735ae08ecf6981c85f
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component
}
# macro_sequence

# end
# entity
ddio_in_vff
# storage
db|leon3mp.(93).cnf
db|leon3mp.(93).cnf
# case_insensitive
# source_file
db|ddio_in_vff.tdf
77f2dec182abd13a84a49934f2e6f3
7
# used_port {
inclock
-1
3
dataout_l0
-1
3
dataout_h0
-1
3
datain0
-1
3
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:0:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:1:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:2:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:3:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:4:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:5:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:6:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:7:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:8:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:9:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:10:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:11:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:12:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:13:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:14:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqin:\ddgen:15:dq_in_pad|altddio_in:altddio_in_component|ddio_in_vff:auto_generated
}
# macro_sequence

# end
# entity
adqout
# storage
db|leon3mp.(94).cnf
db|leon3mp.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|alt|adqout.vhd
31d06f9514d6301d3ef3a2168081d89a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:0:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:1:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:2:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:3:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:4:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:5:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:6:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:7:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:8:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:9:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:10:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:11:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:12:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:13:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:14:dq_out_pad
ddrspa:\ddrsp0:ddrc0|ddrphy_wrap:ddr_phy0|ddrphy:ddr_phy0|cycloneiii_ddr_phy:\cyc3:ddr_phy0|adqout:\ddgen:15:dq_out_pad
}
# macro_sequence

# end
# entity
ddrsp16a
# storage
db|leon3mp.(95).cnf
db|leon3mp.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|ddr|ddrsp16a.vhd
c1eb91844a7941964c28941af0ec793a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
memtech
27
PARAMETER_SIGNED_DEC
USR
hindex
3
PARAMETER_SIGNED_DEC
USR
haddr
1024
PARAMETER_SIGNED_DEC
USR
hmask
3840
PARAMETER_SIGNED_DEC
USR
ioaddr
1
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
mhz
100
PARAMETER_SIGNED_DEC
USR
col
9
PARAMETER_SIGNED_DEC
USR
mbyte
8
PARAMETER_SIGNED_DEC
USR
fast
0
PARAMETER_SIGNED_DEC
USR
pwron
1
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
mobile
0
PARAMETER_SIGNED_DEC
USR
confapi
0
PARAMETER_SIGNED_DEC
USR
conf0
0
PARAMETER_SIGNED_DEC
USR
conf1
0
PARAMETER_SIGNED_DEC
USR
regoutput
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|memctrl.vhd
f7112e9b31f6b230b0bc12e5d96119
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc
}
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(96).cnf
db|leon3mp.(96).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
eb14456340bfca5c592975c0d086015
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
6
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
1
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
words
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
5 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
5 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(97).cnf
db|leon3mp.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
6
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
5 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
5 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(98).cnf
db|leon3mp.(98).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_47r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_47r
# storage
db|leon3mp.(99).cnf
db|leon3mp.(99).cnf
# case_insensitive
# source_file
db|altsyncram_47r.tdf
95fe6dc4d22371cfe9d92899851c817
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:read_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated
ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|syncram_2p:write_buff|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_47r:auto_generated
}
# macro_sequence

# end
# entity
apbctrl
# storage
db|leon3mp.(100).cnf
db|leon3mp.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|apbctrl.vhd
82e72cd3595ad416ebc8947b37f8ea
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
1
PARAMETER_SIGNED_DEC
USR
haddr
2048
PARAMETER_SIGNED_DEC
USR
hmask
4095
PARAMETER_SIGNED_DEC
USR
nslaves
16
PARAMETER_SIGNED_DEC
USR
debug
2
PARAMETER_SIGNED_DEC
USR
icheck
1
PARAMETER_SIGNED_DEC
USR
enbusmon
0
PARAMETER_SIGNED_DEC
USR
asserterr
0
PARAMETER_SIGNED_DEC
USR
assertwarn
0
PARAMETER_SIGNED_DEC
USR
pslvdisable
0
PARAMETER_SIGNED_DEC
USR
mcheck
1
PARAMETER_SIGNED_DEC
USR
ccheck
1
PARAMETER_SIGNED_DEC
USR
 constraint(apbo)
0 to 15
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
apbctrl:apb0
}
# macro_sequence

# end
# entity
apbuart
# storage
db|leon3mp.(101).cnf
db|leon3mp.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|apbuart.vhd
8026f2b179eb61d5bd0c73e29fff3ef
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
1
PARAMETER_SIGNED_DEC
USR
paddr
1
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
console
0
PARAMETER_SIGNED_DEC
USR
pirq
2
PARAMETER_SIGNED_DEC
USR
parity
1
PARAMETER_SIGNED_DEC
USR
flow
1
PARAMETER_SIGNED_DEC
USR
fifosize
8
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
sbits
12
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|uart.vhd
f7cd1cccc80482ea7ad38c8d4c61e2c
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
apbuart:\ua1:uart1
}
# macro_sequence

# end
# entity
irqmp
# storage
db|leon3mp.(102).cnf
db|leon3mp.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|irqmp.vhd
91743aa7c630fe3fd932b5748cddbfd3
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
2
PARAMETER_SIGNED_DEC
USR
paddr
2
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
ncpu
1
PARAMETER_SIGNED_DEC
USR
eirq
0
PARAMETER_SIGNED_DEC
USR
 constraint(irqi)
0 to 0
PARAMETER_STRING
USR
 constraint(irqo)
0 to 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
}
# hierarchies {
irqmp:\irqctrl:irqctrl0
}
# macro_sequence

# end
# entity
gptimer
# storage
db|leon3mp.(103).cnf
db|leon3mp.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|gptimer.vhd
2563e860fe82a4a29b6131d84e2e15d1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
3
PARAMETER_SIGNED_DEC
USR
paddr
3
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
8
PARAMETER_SIGNED_DEC
USR
sepirq
1
PARAMETER_SIGNED_DEC
USR
sbits
8
PARAMETER_SIGNED_DEC
USR
ntimers
2
PARAMETER_SIGNED_DEC
USR
nbits
32
PARAMETER_SIGNED_DEC
USR
wdog
0
PARAMETER_SIGNED_DEC
USR
ewdogen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
gptimer:\gpt:timer0
}
# macro_sequence

# end
# entity
grgpio
# storage
db|leon3mp.(104).cnf
db|leon3mp.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|grgpio.vhd
fcf37dec15c4d370f7957d4eccbd7d66
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
5
PARAMETER_SIGNED_DEC
USR
paddr
5
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
imask
0
PARAMETER_SIGNED_DEC
USR
nbits
5
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
syncrst
0
PARAMETER_SIGNED_DEC
USR
bypass
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
bpdir
0
PARAMETER_SIGNED_DEC
USR
pirq
0
PARAMETER_SIGNED_DEC
USR
irqgen
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
grgpio:\gpio0:grgpio0
}
# macro_sequence

# end
# entity
apbps2
# storage
db|leon3mp.(105).cnf
db|leon3mp.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|apbps2.vhd
5cef336ccc5054351112addb5997f319
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
6
PARAMETER_SIGNED_DEC
USR
paddr
6
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
6
PARAMETER_SIGNED_DEC
USR
fkhz
50000
PARAMETER_SIGNED_DEC
USR
fixed
0
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
apbps2:\ps2:ps20
}
# macro_sequence

# end
# entity
i2cmst
# storage
db|leon3mp.(106).cnf
db|leon3mp.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2cmst.vhd
e8ccdefb6772a93fa15c820f69eb8b2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
8
PARAMETER_SIGNED_DEC
USR
paddr
8
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
11
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
filter
4
PARAMETER_SIGNED_DEC
USR
dynfilt
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2c.vhd
b6b2dc6ce58ca7b595ecc3e623ba1a0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|i2c|i2coc.vhd
cc1f6b43b473881aa9d214e723ce7a
}
# hierarchies {
i2cmst:\i2cm:i2c0
}
# macro_sequence

# end
# entity
i2c_master_byte_ctrl
# storage
db|leon3mp.(107).cnf
db|leon3mp.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|i2c|i2c_master_byte_ctrl.vhd
b08c79423f47a0b6acfb5b3c1c13a0b2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
filter
4
PARAMETER_SIGNED_DEC
USR
dynfilt
0
PARAMETER_SIGNED_DEC
USR
 constraint(clk_cnt)
15 downto 0
PARAMETER_STRING
USR
 constraint(din)
7 downto 0
PARAMETER_STRING
USR
 constraint(filt)
0 downto 0
PARAMETER_STRING
USR
 constraint(dout)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl
}
# macro_sequence

# end
# entity
i2c_master_bit_ctrl
# storage
db|leon3mp.(108).cnf
db|leon3mp.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|opencores|i2c|i2c_master_bit_ctrl.vhd
406c1fd771e3fcd6ddf7818f3209e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
filter
4
PARAMETER_SIGNED_DEC
USR
dynfilt
0
PARAMETER_SIGNED_DEC
USR
 constraint(clk_cnt)
15 downto 0
PARAMETER_STRING
USR
 constraint(cmd)
3 downto 0
PARAMETER_STRING
USR
 constraint(filt)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
i2cmst:\i2cm:i2c0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl
}
# macro_sequence

# end
# entity
spictrl
# storage
db|leon3mp.(109).cnf
db|leon3mp.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spictrl.vhd
9d35861a942dd55c3881e912a0795aca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
9
PARAMETER_SIGNED_DEC
USR
paddr
9
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
9
PARAMETER_SIGNED_DEC
USR
fdepth
2
PARAMETER_SIGNED_DEC
USR
slvselen
1
PARAMETER_SIGNED_DEC
USR
slvselsz
1
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
odmode
1
PARAMETER_SIGNED_DEC
USR
automode
0
PARAMETER_SIGNED_DEC
USR
acntbits
32
PARAMETER_SIGNED_DEC
USR
aslvsel
0
PARAMETER_SIGNED_DEC
USR
twen
1
PARAMETER_SIGNED_DEC
USR
maxwlen
0
PARAMETER_SIGNED_DEC
USR
netlist
0
PARAMETER_SIGNED_DEC
USR
syncram
0
PARAMETER_SIGNED_DEC
USR
memtech
0
PARAMETER_SIGNED_DEC
USR
ft
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(slvsel)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi.vhd
bbd6fee8ca1a7c64b372d1533bfd45b7
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|netcomp.vhd
df30b312ee783a96d336591db6606f2
}
# hierarchies {
spictrl:\spic:spi1
}
# macro_sequence

# end
# entity
spictrlx
# storage
db|leon3mp.(110).cnf
db|leon3mp.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spictrlx.vhd
5e4256cc6866d4681f66545fc11ebd4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
rev
5
PARAMETER_SIGNED_DEC
USR
fdepth
2
PARAMETER_SIGNED_DEC
USR
slvselen
1
PARAMETER_SIGNED_DEC
USR
slvselsz
1
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
odmode
1
PARAMETER_SIGNED_DEC
USR
automode
0
PARAMETER_SIGNED_DEC
USR
acntbits
32
PARAMETER_SIGNED_DEC
USR
aslvsel
0
PARAMETER_SIGNED_DEC
USR
twen
1
PARAMETER_SIGNED_DEC
USR
maxwlen
0
PARAMETER_SIGNED_DEC
USR
syncram
0
PARAMETER_SIGNED_DEC
USR
memtech
0
PARAMETER_SIGNED_DEC
USR
ft
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(apbi_paddr)
31 downto 0
PARAMETER_STRING
USR
 constraint(apbi_pwdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(apbo_prdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(slvsel)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi.vhd
bbd6fee8ca1a7c64b372d1533bfd45b7
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
spictrl:\spic:spi1|spictrlx:\ctrl_rtl:rtlc
}
# macro_sequence

# end
# entity
svgactrl
# storage
db|leon3mp.(111).cnf
db|leon3mp.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|svgactrl.vhd
6ea65b7d7ae9e5e2101eceb1e6ee16
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
length
384
PARAMETER_SIGNED_DEC
USR
part
128
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
pindex
13
PARAMETER_SIGNED_DEC
USR
paddr
13
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
hindex
2
PARAMETER_SIGNED_DEC
USR
hirq
0
PARAMETER_SIGNED_DEC
USR
clk0
40000
PARAMETER_SIGNED_DEC
USR
clk1
25000
PARAMETER_SIGNED_DEC
USR
clk2
0
PARAMETER_SIGNED_DEC
USR
clk3
0
PARAMETER_SIGNED_DEC
USR
burstlen
4
PARAMETER_SIGNED_DEC
USR
ahbaccsz
32
PARAMETER_SIGNED_DEC
USR
asyncrst
0
PARAMETER_SIGNED_DEC
USR
 constraint(clk_sel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(112).cnf
db|leon3mp.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
eb14456340bfca5c592975c0d086015
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
9
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
1
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
words
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
8 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
8 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:ram0
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(113).cnf
db|leon3mp.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
9
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
8 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
31 downto 0
PARAMETER_STRING
USR
 constraint(address2)
8 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
31 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(114).cnf
db|leon3mp.(114).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_b7r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_b7r
# storage
db|leon3mp.(115).cnf
db|leon3mp.(115).cnf
# case_insensitive
# source_file
db|altsyncram_b7r.tdf
da19cf8cc2ec3da9c4bffe9124e2374
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:ram0|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_b7r:auto_generated
}
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(116).cnf
db|leon3mp.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
eb14456340bfca5c592975c0d086015
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
24
PARAMETER_SIGNED_DEC
USR
sepclk
1
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
words
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
23 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain)
23 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:clutram
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(117).cnf
db|leon3mp.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
8
PARAMETER_SIGNED_DEC
USR
dbits
24
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
23 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
23 downto 0
PARAMETER_STRING
USR
 constraint(address2)
7 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
23 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
23 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(118).cnf
db|leon3mp.(118).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
24
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c7r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0
}
# macro_sequence

# end
# entity
altsyncram_c7r
# storage
db|leon3mp.(119).cnf
db|leon3mp.(119).cnf
# case_insensitive
# source_file
db|altsyncram_c7r.tdf
f676d23fa4c6585db87692614dc95e6
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
svgactrl:\lcd:lcd0|syncram_2p:clutram|altera_syncram_dp:\alt:x0|altsyncram:u0|altsyncram_c7r:auto_generated
}
# macro_sequence

# end
# entity
ahbmst
# storage
db|leon3mp.(120).cnf
db|leon3mp.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|ahbmst.vhd
9878fe45cbe73334b1c3db4ab48ba729
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
2
PARAMETER_SIGNED_DEC
USR
hirq
0
PARAMETER_SIGNED_DEC
USR
venid
1
PARAMETER_SIGNED_DEC
USR
devid
99
PARAMETER_SIGNED_DEC
USR
version
0
PARAMETER_SIGNED_DEC
USR
chprot
3
PARAMETER_SIGNED_DEC
USR
incaddr
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# hierarchies {
svgactrl:\lcd:lcd0|ahbmst:ahb_master
}
# macro_sequence

# end
# entity
serializer
# storage
db|leon3mp.(121).cnf
db|leon3mp.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
serializer.vhd
a7d87f2d1890428b152216fa8046ce6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
length
8
PARAMETER_SIGNED_DEC
USR
 constraint(ivec0)
7 downto 0
PARAMETER_STRING
USR
 constraint(ivec1)
7 downto 0
PARAMETER_STRING
USR
 constraint(ivec2)
7 downto 0
PARAMETER_STRING
USR
 constraint(ovec)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
serializer:\lcd:lcdser0
}
# macro_sequence

# end
# entity
altera_eek_clkgen
# storage
db|leon3mp.(122).cnf
db|leon3mp.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
altera_eek_clkgen.vhd
83808a20d792a264b7a7106f1b68b927
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk0_mul
1
PARAMETER_SIGNED_DEC
USR
clk0_div
2
PARAMETER_SIGNED_DEC
USR
clk1_mul
4
PARAMETER_SIGNED_DEC
USR
clk1_div
5
PARAMETER_SIGNED_DEC
USR
clk_freq
50000
PARAMETER_SIGNED_DEC
USR
 constraint(clksel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# macro_sequence

# end
# entity
altpll
# storage
db|leon3mp.(123).cnf
db|leon3mp.(123).cnf
# case_insensitive
# source_file
altpll.tdf
4d9bec6956a7f763a23acc59b9185e90
7
# user_parameter {
OPERATION_MODE
NO_COMPENSATION
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
12
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
4
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
3
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
5
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATAOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKLOSS
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBIN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PLLENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKSWITCH
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ARESET
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PFDENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANACLR
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANREAD
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANWRITE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_8p61
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
clkena5
-1
1
clkena4
-1
1
clkena3
-1
2
clkena2
-1
2
clkena1
-1
2
clkena0
-1
2
}
# include_file {
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# macro_sequence

# end
# entity
altpll_8p61
# storage
db|leon3mp.(124).cnf
db|leon3mp.(124).cnf
# case_insensitive
# source_file
db|altpll_8p61.tdf
5ed3a7229c24dd883b7b194e82c0ac64
7
# used_port {
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
}
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(125).cnf
db|leon3mp.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad.vhd
23e5be9aec84b5ce7926fbe23c3df380
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
10
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
9 downto 0
PARAMETER_STRING
USR
 constraint(i)
9 downto 0
PARAMETER_STRING
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# macro_sequence

# end
# entity
grethm
# storage
db|leon3mp.(126).cnf
db|leon3mp.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|grethm.vhd
c6b32dcd1e5011247ba589b7a3e0d36e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
3
PARAMETER_SIGNED_DEC
USR
pindex
10
PARAMETER_SIGNED_DEC
USR
paddr
10
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
10
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
ifg_gap
24
PARAMETER_SIGNED_DEC
USR
attempt_limit
16
PARAMETER_SIGNED_DEC
USR
backoff_limit
10
PARAMETER_SIGNED_DEC
USR
slot_time
128
PARAMETER_SIGNED_DEC
USR
mdcscaler
50
PARAMETER_SIGNED_DEC
USR
enable_mdio
1
PARAMETER_SIGNED_DEC
USR
fifosize
64
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
edcl
1
PARAMETER_SIGNED_DEC
USR
edclbufsz
2
PARAMETER_SIGNED_DEC
USR
burstlength
32
PARAMETER_SIGNED_DEC
USR
macaddrh
131072
PARAMETER_SIGNED_DEC
USR
macaddrl
17
PARAMETER_SIGNED_DEC
USR
ipaddrh
49320
PARAMETER_SIGNED_DEC
USR
ipaddrl
57
PARAMETER_SIGNED_DEC
USR
phyrstadr
1
PARAMETER_SIGNED_DEC
USR
rmii
0
PARAMETER_SIGNED_DEC
USR
sim
0
PARAMETER_SIGNED_DEC
USR
giga
0
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
scanen
0
PARAMETER_SIGNED_DEC
USR
ft
0
PARAMETER_SIGNED_DEC
USR
edclft
0
PARAMETER_SIGNED_DEC
USR
mdint_pol
0
PARAMETER_SIGNED_DEC
USR
enable_mdint
0
PARAMETER_SIGNED_DEC
USR
multicast
0
PARAMETER_SIGNED_DEC
USR
ramdebug
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|net|net.vhd
e75819b4482d9f89e1bace6c2b4325
}
# macro_sequence

# end
# entity
greth
# storage
db|leon3mp.(127).cnf
db|leon3mp.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|greth.vhd
d940e987d56e25014b8ce7394383842
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
hindex
3
PARAMETER_SIGNED_DEC
USR
pindex
10
PARAMETER_SIGNED_DEC
USR
paddr
10
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
10
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
ifg_gap
24
PARAMETER_SIGNED_DEC
USR
attempt_limit
16
PARAMETER_SIGNED_DEC
USR
backoff_limit
10
PARAMETER_SIGNED_DEC
USR
slot_time
128
PARAMETER_SIGNED_DEC
USR
mdcscaler
50
PARAMETER_SIGNED_DEC
USR
enable_mdio
1
PARAMETER_SIGNED_DEC
USR
fifosize
64
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
edcl
1
PARAMETER_SIGNED_DEC
USR
edclbufsz
2
PARAMETER_SIGNED_DEC
USR
macaddrh
131072
PARAMETER_SIGNED_DEC
USR
macaddrl
17
PARAMETER_SIGNED_DEC
USR
ipaddrh
49320
PARAMETER_SIGNED_DEC
USR
ipaddrl
57
PARAMETER_SIGNED_DEC
USR
phyrstadr
1
PARAMETER_SIGNED_DEC
USR
rmii
0
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
scanen
0
PARAMETER_SIGNED_DEC
USR
ft
0
PARAMETER_SIGNED_DEC
USR
edclft
0
PARAMETER_SIGNED_DEC
USR
mdint_pol
0
PARAMETER_SIGNED_DEC
USR
enable_mdint
0
PARAMETER_SIGNED_DEC
USR
multicast
0
PARAMETER_SIGNED_DEC
USR
ramdebug
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|comp|ethcomp.vhd
f5d58f8814606a5fac9fd21aaa76386
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|greth|ethernet_mac.vhd
99d43e701e0254628ba64565fa8733
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|net|net.vhd
e75819b4482d9f89e1bace6c2b4325
}
# macro_sequence

# end
# entity
grethc
# storage
db|leon3mp.(128).cnf
db|leon3mp.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|grethc.vhd
d73efca379a487f53cc729462b7ad5c6
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ifg_gap
24
PARAMETER_SIGNED_DEC
USR
attempt_limit
16
PARAMETER_SIGNED_DEC
USR
backoff_limit
10
PARAMETER_SIGNED_DEC
USR
mdcscaler
50
PARAMETER_SIGNED_DEC
USR
enable_mdio
1
PARAMETER_SIGNED_DEC
USR
fifosize
64
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
edcl
1
PARAMETER_SIGNED_DEC
USR
edclbufsz
2
PARAMETER_SIGNED_DEC
USR
macaddrh
131072
PARAMETER_SIGNED_DEC
USR
macaddrl
17
PARAMETER_SIGNED_DEC
USR
ipaddrh
49320
PARAMETER_SIGNED_DEC
USR
ipaddrl
57
PARAMETER_SIGNED_DEC
USR
phyrstadr
1
PARAMETER_SIGNED_DEC
USR
rmii
0
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
scanen
0
PARAMETER_SIGNED_DEC
USR
mdint_pol
0
PARAMETER_SIGNED_DEC
USR
enable_mdint
0
PARAMETER_SIGNED_DEC
USR
multicast
0
PARAMETER_SIGNED_DEC
USR
edclsepahbg
0
PARAMETER_SIGNED_DEC
USR
ramdebug
0
PARAMETER_SIGNED_DEC
USR
 constraint(hresp)
1 downto 0
PARAMETER_STRING
USR
 constraint(hrdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(htrans)
1 downto 0
PARAMETER_STRING
USR
 constraint(haddr)
31 downto 0
PARAMETER_STRING
USR
 constraint(hsize)
2 downto 0
PARAMETER_STRING
USR
 constraint(hburst)
2 downto 0
PARAMETER_STRING
USR
 constraint(hprot)
3 downto 0
PARAMETER_STRING
USR
 constraint(hwdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(ehresp)
1 downto 0
PARAMETER_STRING
USR
 constraint(ehrdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(ehtrans)
1 downto 0
PARAMETER_STRING
USR
 constraint(ehaddr)
31 downto 0
PARAMETER_STRING
USR
 constraint(ehsize)
2 downto 0
PARAMETER_STRING
USR
 constraint(ehburst)
2 downto 0
PARAMETER_STRING
USR
 constraint(ehprot)
3 downto 0
PARAMETER_STRING
USR
 constraint(ehwdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(paddr)
31 downto 0
PARAMETER_STRING
USR
 constraint(pwdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(prdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(rxraddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(rxwdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(rxwaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(rxrdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(txraddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(txwdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(txwaddress)
10 downto 0
PARAMETER_STRING
USR
 constraint(txrdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(eraddress)
15 downto 0
PARAMETER_STRING
USR
 constraint(ewaddressm)
15 downto 0
PARAMETER_STRING
USR
 constraint(ewaddressl)
15 downto 0
PARAMETER_STRING
USR
 constraint(ewdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(erdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(rxd)
3 downto 0
PARAMETER_STRING
USR
 constraint(phyrstaddr)
4 downto 0
PARAMETER_STRING
USR
 constraint(txd)
3 downto 0
PARAMETER_STRING
USR
 constraint(edcladdr)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_pkg.vhd
367287a4a383376ed79a21b35712f958
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# macro_sequence

# end
# entity
greth_tx
# storage
db|leon3mp.(129).cnf
db|leon3mp.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_tx.vhd
edc5706af5939019a45bcca678434a77
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ifg_gap
24
PARAMETER_SIGNED_DEC
USR
attempt_limit
16
PARAMETER_SIGNED_DEC
USR
backoff_limit
10
PARAMETER_SIGNED_DEC
USR
nsync
1
PARAMETER_SIGNED_DEC
USR
rmii
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_pkg.vhd
367287a4a383376ed79a21b35712f958
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# macro_sequence

# end
# entity
eth_rstgen
# storage
db|leon3mp.(130).cnf
db|leon3mp.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|eth_rstgen.vhd
dfddcc96b92448a369a58d8a3b2ff
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
acthigh
0
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
greth_rx
# storage
db|leon3mp.(131).cnf
db|leon3mp.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_rx.vhd
decd403a97805265ef58a62d634bbf2
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nsync
1
PARAMETER_SIGNED_DEC
USR
rmii
0
PARAMETER_SIGNED_DEC
USR
multicast
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_pkg.vhd
367287a4a383376ed79a21b35712f958
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# macro_sequence

# end
# entity
eth_ahb_mst
# storage
db|leon3mp.(132).cnf
db|leon3mp.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|eth_ahb_mst.vhd
e84abba249cb2941e439688df902071
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|eth|core|greth_pkg.vhd
367287a4a383376ed79a21b35712f958
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(133).cnf
db|leon3mp.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
eb14456340bfca5c592975c0d086015
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
7
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
0
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
words
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
6 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
6 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(134).cnf
db|leon3mp.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
eb14456340bfca5c592975c0d086015
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
6
PARAMETER_SIGNED_DEC
USR
dbits
32
PARAMETER_SIGNED_DEC
USR
sepclk
0
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
words
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
5 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
31 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
5 downto 0
PARAMETER_STRING
USR
 constraint(datain)
31 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# macro_sequence

# end
# entity
syncram_2p
# storage
db|leon3mp.(135).cnf
db|leon3mp.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|syncram_2p.vhd
eb14456340bfca5c592975c0d086015
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
abits
9
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
sepclk
0
PARAMETER_SIGNED_DEC
USR
wrfst
0
PARAMETER_SIGNED_DEC
USR
testen
0
PARAMETER_SIGNED_DEC
USR
words
0
PARAMETER_SIGNED_DEC
USR
 constraint(raddress)
8 downto 0
PARAMETER_STRING
USR
 constraint(dataout)
15 downto 0
PARAMETER_STRING
USR
 constraint(waddress)
8 downto 0
PARAMETER_STRING
USR
 constraint(datain)
15 downto 0
PARAMETER_STRING
USR
 constraint(testin)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allmem.vhd
cf27ec635dbc756daafd87e9669490
}
# macro_sequence

# end
# entity
altera_syncram_dp
# storage
db|leon3mp.(136).cnf
db|leon3mp.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|altera_mf|memory_altera_mf.vhd
cef6ad7338b8eb7771aa6d77a0c9f7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
abits
9
PARAMETER_SIGNED_DEC
USR
dbits
16
PARAMETER_SIGNED_DEC
USR
 constraint(address1)
8 downto 0
PARAMETER_STRING
USR
 constraint(datain1)
15 downto 0
PARAMETER_STRING
USR
 constraint(dataout1)
15 downto 0
PARAMETER_STRING
USR
 constraint(address2)
8 downto 0
PARAMETER_STRING
USR
 constraint(datain2)
15 downto 0
PARAMETER_STRING
USR
 constraint(dataout2)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|leon3mp.(137).cnf
db|leon3mp.(137).cnf
# case_insensitive
# source_file
altsyncram.tdf
538496a4115dde9fdbec5842c7fada6
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
DEF
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_e7r
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
altram.inc
e66a83eccf6717bed97c99d891ad085
lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
}
# macro_sequence

# end
# entity
altsyncram_e7r
# storage
db|leon3mp.(138).cnf
db|leon3mp.(138).cnf
# case_insensitive
# source_file
db|altsyncram_e7r.tdf
f456d793bce4c26c6f73da92b6f09c9
7
# used_port {
wren_b
-1
3
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
clkpad
# storage
db|leon3mp.(139).cnf
db|leon3mp.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|clkpad.vhd
7f4850e486d1b7f8d9e96f39595a1b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
arch
2
PARAMETER_SIGNED_DEC
USR
hf
0
PARAMETER_SIGNED_DEC
USR
filter
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# macro_sequence

# end
# entity
inpadv
# storage
db|leon3mp.(140).cnf
db|leon3mp.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|inpad.vhd
259d8e70247ae230995e9276cf0ba4e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
width
4
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
3 downto 0
PARAMETER_STRING
USR
 constraint(o)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|leon3mp.(141).cnf
db|leon3mp.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
8613708a34ae65477c5d3696439e7db
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone III
PARAMETER_UNKNOWN
USR
n_nodes
1
PARAMETER_UNKNOWN
USR
n_sel_bits
1
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
00000000010000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|leon3mp.(142).cnf
db|leon3mp.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
8613708a34ae65477c5d3696439e7db
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|leon3mp.(143).cnf
db|leon3mp.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
b212a5f24a474155799362fb3efe652
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
64
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
63 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|leon3mp.(144).cnf
db|leon3mp.(144).cnf
# case_insensitive
# source_file
lpm_mult.tdf
209f414ff35b578c59ad9139e36fb
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
17
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
17
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
34
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
34
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_v4t
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# include_file {
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
multcore.inc
13b7e8bee916e23c5f79837e9c670
altshift.inc
70fa13aee7d6d160ef20b2de32813a
lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
}
# macro_sequence

# end
# entity
mult_v4t
# storage
db|leon3mp.(145).cnf
db|leon3mp.(145).cnf
# case_insensitive
# source_file
db|mult_v4t.tdf
6ccf6f5c8de344d27cf76ddd6da726
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
clkgen_cycloneiii
# storage
db|leon3mp.(146).cnf
db|leon3mp.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|cycloneiii_clkgen.vhd
e8d38a46dda58ec102ac3267d216d7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_mul
5
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
sdramen
1
PARAMETER_SIGNED_DEC
USR
sdinvclk
1
PARAMETER_SIGNED_DEC
USR
pcien
0
PARAMETER_SIGNED_DEC
USR
pcidll
0
PARAMETER_SIGNED_DEC
USR
pcisysclk
0
PARAMETER_SIGNED_DEC
USR
freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
tech
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# macro_sequence

# end
# entity
ahbctrl
# storage
db|leon3mp.(147).cnf
db|leon3mp.(147).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|ahbctrl.vhd
6213cbaae65aca724abcfcc7e79578
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
defmast
0
PARAMETER_SIGNED_DEC
USR
split
0
PARAMETER_SIGNED_DEC
USR
rrobin
1
PARAMETER_SIGNED_DEC
USR
timeout
0
PARAMETER_SIGNED_DEC
USR
ioaddr
4095
PARAMETER_SIGNED_DEC
USR
iomask
4095
PARAMETER_SIGNED_DEC
USR
cfgaddr
4080
PARAMETER_SIGNED_DEC
USR
cfgmask
4080
PARAMETER_SIGNED_DEC
USR
nahbm
3
PARAMETER_SIGNED_DEC
USR
nahbs
8
PARAMETER_SIGNED_DEC
USR
ioen
1
PARAMETER_SIGNED_DEC
USR
disirq
0
PARAMETER_SIGNED_DEC
USR
fixbrst
0
PARAMETER_SIGNED_DEC
USR
debug
2
PARAMETER_SIGNED_DEC
USR
fpnpen
0
PARAMETER_SIGNED_DEC
USR
icheck
1
PARAMETER_SIGNED_DEC
USR
devid
0
PARAMETER_SIGNED_DEC
USR
enbusmon
0
PARAMETER_SIGNED_DEC
USR
assertwarn
0
PARAMETER_SIGNED_DEC
USR
asserterr
0
PARAMETER_SIGNED_DEC
USR
hmstdisable
0
PARAMETER_SIGNED_DEC
USR
hslvdisable
0
PARAMETER_SIGNED_DEC
USR
arbdisable
0
PARAMETER_SIGNED_DEC
USR
mprio
0
PARAMETER_SIGNED_DEC
USR
mcheck
1
PARAMETER_SIGNED_DEC
USR
ccheck
1
PARAMETER_SIGNED_DEC
USR
acdm
0
PARAMETER_SIGNED_DEC
USR
index
0
PARAMETER_SIGNED_DEC
USR
ahbtrace
0
PARAMETER_SIGNED_DEC
USR
hwdebug
0
PARAMETER_SIGNED_DEC
USR
fourgslv
0
PARAMETER_SIGNED_DEC
USR
 constraint(msto)
15 downto 0
PARAMETER_STRING
USR
 constraint(slvo)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
}
# hierarchies {
ahbctrl:ahb0
}
# macro_sequence

# end
# entity
svgactrl
# storage
db|leon3mp.(148).cnf
db|leon3mp.(148).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|svgactrl.vhd
6ea65b7d7ae9e5e2101eceb1e6ee16
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
length
384
PARAMETER_SIGNED_DEC
USR
part
128
PARAMETER_SIGNED_DEC
USR
memtech
27
PARAMETER_SIGNED_DEC
USR
pindex
11
PARAMETER_SIGNED_DEC
USR
paddr
11
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
hindex
2
PARAMETER_SIGNED_DEC
USR
hirq
0
PARAMETER_SIGNED_DEC
USR
clk0
30120
PARAMETER_SIGNED_DEC
USR
clk1
0
PARAMETER_SIGNED_DEC
USR
clk2
0
PARAMETER_SIGNED_DEC
USR
clk3
0
PARAMETER_SIGNED_DEC
USR
burstlen
4
PARAMETER_SIGNED_DEC
USR
ahbaccsz
32
PARAMETER_SIGNED_DEC
USR
asyncrst
0
PARAMETER_SIGNED_DEC
USR
 constraint(clk_sel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# hierarchies {
svgactrl:\lcd:lcd0
}
# macro_sequence

# end
# entity
altera_eek_clkgen
# storage
db|leon3mp.(149).cnf
db|leon3mp.(149).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
altera_eek_clkgen.vhd
83808a20d792a264b7a7106f1b68b927
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk0_mul
166
PARAMETER_SIGNED_DEC
USR
clk0_div
250
PARAMETER_SIGNED_DEC
USR
clk1_mul
9
PARAMETER_SIGNED_DEC
USR
clk1_div
50
PARAMETER_SIGNED_DEC
USR
clk_freq
50000
PARAMETER_SIGNED_DEC
USR
 constraint(clksel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# hierarchies {
altera_eek_clkgen:\lcd:lcdclkgen
}
# macro_sequence

# end
# entity
altpll
# storage
db|leon3mp.(150).cnf
db|leon3mp.(150).cnf
# case_insensitive
# source_file
altpll.tdf
4d9bec6956a7f763a23acc59b9185e90
7
# user_parameter {
OPERATION_MODE
NO_COMPENSATION
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
LPM_HINT
UNUSED
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK1
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
27
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
9
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
498
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
166
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
50
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
50
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
250
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
250
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK4
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK5
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATAOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKLOSS
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_INCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBIN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PLLENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKSWITCH
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ARESET
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PFDENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLK
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANACLR
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANREAD
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANWRITE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CONFIGUPDATE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASESTEP
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEUPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANCLKENA
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASECOUNTERSELECT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
altpll_r971
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
5
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone III
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
clkena5
-1
1
clkena4
-1
1
clkena3
-1
2
clkena2
-1
2
clkena1
-1
2
clkena0
-1
2
}
# include_file {
stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
aglobal111.inc
fab467cd59c56f887ebc21ce2f686f52
stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0
}
# macro_sequence

# end
# entity
altpll_r971
# storage
db|leon3mp.(151).cnf
db|leon3mp.(151).cnf
# case_insensitive
# source_file
db|altpll_r971.tdf
50b16255e033cb2e23a9762ba318f434
7
# used_port {
locked
-1
3
inclk1
-1
3
inclk0
-1
3
clk4
-1
3
clk3
-1
3
clk2
-1
3
clk1
-1
3
clk0
-1
3
}
# hierarchies {
altera_eek_clkgen:\lcd:lcdclkgen|altpll:altpll0|altpll_r971:auto_generated
}
# macro_sequence

# end
# entity
outpadv
# storage
db|leon3mp.(152).cnf
db|leon3mp.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|outpad.vhd
23e5be9aec84b5ce7926fbe23c3df380
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
tech
27
PARAMETER_SIGNED_DEC
USR
level
0
PARAMETER_SIGNED_DEC
USR
slew
0
PARAMETER_SIGNED_DEC
USR
voltage
3
PARAMETER_SIGNED_DEC
USR
strength
12
PARAMETER_SIGNED_DEC
USR
width
8
PARAMETER_SIGNED_DEC
USR
 constraint(pad)
7 downto 0
PARAMETER_STRING
USR
 constraint(i)
7 downto 0
PARAMETER_STRING
USR
 constraint(cfgi)
19 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|maps|allpads.vhd
2fec25fe82a8db8447119b8a6e25e
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# hierarchies {
outpadv:\lcd:lcd_video_out_pad
}
# macro_sequence

# end
# entity
spictrl
# storage
db|leon3mp.(153).cnf
db|leon3mp.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spictrl.vhd
9d35861a942dd55c3881e912a0795aca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pindex
12
PARAMETER_SIGNED_DEC
USR
paddr
12
PARAMETER_SIGNED_DEC
USR
pmask
4095
PARAMETER_SIGNED_DEC
USR
pirq
12
PARAMETER_SIGNED_DEC
USR
fdepth
2
PARAMETER_SIGNED_DEC
USR
slvselen
1
PARAMETER_SIGNED_DEC
USR
slvselsz
2
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
odmode
0
PARAMETER_SIGNED_DEC
USR
automode
0
PARAMETER_SIGNED_DEC
USR
acntbits
32
PARAMETER_SIGNED_DEC
USR
aslvsel
0
PARAMETER_SIGNED_DEC
USR
twen
1
PARAMETER_SIGNED_DEC
USR
maxwlen
0
PARAMETER_SIGNED_DEC
USR
netlist
0
PARAMETER_SIGNED_DEC
USR
syncram
0
PARAMETER_SIGNED_DEC
USR
memtech
0
PARAMETER_SIGNED_DEC
USR
ft
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(slvsel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|netcomp.vhd
df30b312ee783a96d336591db6606f2
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi.vhd
bbd6fee8ca1a7c64b372d1533bfd45b7
}
# hierarchies {
spictrl:\touch3wire:touch3spi1
}
# macro_sequence

# end
# entity
spictrlx
# storage
db|leon3mp.(154).cnf
db|leon3mp.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spictrlx.vhd
5e4256cc6866d4681f66545fc11ebd4
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
rev
5
PARAMETER_SIGNED_DEC
USR
fdepth
2
PARAMETER_SIGNED_DEC
USR
slvselen
1
PARAMETER_SIGNED_DEC
USR
slvselsz
2
PARAMETER_SIGNED_DEC
USR
oepol
0
PARAMETER_SIGNED_DEC
USR
odmode
0
PARAMETER_SIGNED_DEC
USR
automode
0
PARAMETER_SIGNED_DEC
USR
acntbits
32
PARAMETER_SIGNED_DEC
USR
aslvsel
0
PARAMETER_SIGNED_DEC
USR
twen
1
PARAMETER_SIGNED_DEC
USR
maxwlen
0
PARAMETER_SIGNED_DEC
USR
syncram
0
PARAMETER_SIGNED_DEC
USR
memtech
0
PARAMETER_SIGNED_DEC
USR
ft
0
PARAMETER_SIGNED_DEC
USR
scantest
0
PARAMETER_SIGNED_DEC
USR
 constraint(apbi_paddr)
31 downto 0
PARAMETER_STRING
USR
 constraint(apbi_pwdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(apbo_prdata)
31 downto 0
PARAMETER_STRING
USR
 constraint(slvsel)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi.vhd
bbd6fee8ca1a7c64b372d1533bfd45b7
}
# hierarchies {
spictrl:\touch3wire:touch3spi1|spictrlx:\ctrl_rtl:rtlc
}
# macro_sequence

# end
# entity
clkgen_cycloneiii
# storage
db|leon3mp.(155).cnf
db|leon3mp.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|cycloneiii_clkgen.vhd
e8d38a46dda58ec102ac3267d216d7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_mul
5
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
sdramen
1
PARAMETER_SIGNED_DEC
USR
sdinvclk
1
PARAMETER_SIGNED_DEC
USR
pcien
0
PARAMETER_SIGNED_DEC
USR
pcidll
0
PARAMETER_SIGNED_DEC
USR
pcisysclk
0
PARAMETER_SIGNED_DEC
USR
freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
tech
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# macro_sequence

# end
# entity
leon3mp
# storage
db|leon3mp.(0).cnf
db|leon3mp.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
leon3mp.vhd
5d627c42982a6f8654a94ffaa1791b21
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
fabtech
27
PARAMETER_SIGNED_DEC
DEF
memtech
27
PARAMETER_SIGNED_DEC
DEF
padtech
27
PARAMETER_SIGNED_DEC
DEF
clktech
27
PARAMETER_SIGNED_DEC
DEF
ncpu
1
PARAMETER_SIGNED_DEC
DEF
disas
0
PARAMETER_SIGNED_DEC
DEF
dbguart
0
PARAMETER_SIGNED_DEC
DEF
pclow
2
PARAMETER_SIGNED_DEC
DEF
freq
50000
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
config.vhd
8539f5bc6f1c4d825a291e8fc1b6b7c3
ahbrom.vhd
8cafcee1ab69e2fa1ba23b83e3ea7440
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|leon3|leon3.vhd
2137b8625d837b9d459a469b14055f8
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|net|net.vhd
e75819b4482d9f89e1bace6c2b4325
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|spi|spi.vhd
bbd6fee8ca1a7c64b372d1533bfd45b7
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|memctrl|memctrl.vhd
f7112e9b31f6b230b0bc12e5d96119
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|version.vhd
4e699f318d8cabacf283a28724d5871a
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|i2c|i2c.vhd
b6b2dc6ce58ca7b595ecc3e623ba1a0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|amba.vhd
54b4583dd58e367bf8ce3145167dac7d
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|uart|uart.vhd
f7cd1cccc80482ea7ad38c8d4c61e2c
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|misc|misc.vhd
d9836dea7b1ee9f91a79822e8f9bc70
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|stdlib.vhd
a53354799618593d5d1e582574ddab4
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|gaisler|jtag|jtag.vhd
c3d0ceffd28b652136d4585d8767644
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|esa|memoryctrl|memoryctrl.vhd
c26dda56f1677acbe4def50723cfa23
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|stdlib|config.vhd
59bd63724d8099db5d4da24b3813eac0
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|grlib|amba|devices.vhd
77244aa3b1dbdf246e69511689249ff8
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
clkgen_cycloneiii
# storage
db|leon3mp.(156).cnf
db|leon3mp.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|cycloneiii|cycloneiii_clkgen.vhd
e8d38a46dda58ec102ac3267d216d7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
clk_mul
5
PARAMETER_SIGNED_DEC
USR
clk_div
5
PARAMETER_SIGNED_DEC
USR
sdramen
1
PARAMETER_SIGNED_DEC
USR
sdinvclk
1
PARAMETER_SIGNED_DEC
USR
pcien
0
PARAMETER_SIGNED_DEC
USR
pcidll
0
PARAMETER_SIGNED_DEC
USR
pcisysclk
0
PARAMETER_SIGNED_DEC
USR
freq
50000
PARAMETER_SIGNED_DEC
USR
clk2xen
0
PARAMETER_SIGNED_DEC
USR
tech
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
|home|inouema|work|LEON|grlib|grlib-gpl-1.1.0-b4113|lib|techmap|gencomp|gencomp.vhd
50fcc0949fb66c3bdbaab169983689
}
# hierarchies {
clkgen:clkgen0|clkgen_cycloneiii:\cyc3:v
}
# macro_sequence

# end
# complete
