// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _boxfilter210_HH_
#define _boxfilter210_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "net_holes_detectiIfE.h"
#include "boxfilter200205_ibkb.h"

namespace ap_rtl {

struct boxfilter210 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > b_V_V_dout;
    sc_in< sc_logic > b_V_V_empty_n;
    sc_out< sc_logic > b_V_V_read;
    sc_out< sc_lv<32> > mean_B_V_V_din;
    sc_in< sc_logic > mean_B_V_V_full_n;
    sc_out< sc_logic > mean_B_V_V_write;


    // Module declarations
    boxfilter210(sc_module_name name);
    SC_HAS_PROCESS(boxfilter210);

    ~boxfilter210();

    sc_trace_file* mVcdFile;

    boxfilter200205_ibkb* imCum_val_0_V_U;
    boxfilter200205_ibkb* imCum_val_1_V_U;
    boxfilter200205_ibkb* imCum_val_2_V_U;
    boxfilter200205_ibkb* imCum_val_3_V_U;
    boxfilter200205_ibkb* imCum_val_4_V_U;
    boxfilter200205_ibkb* imCum_val_5_V_U;
    boxfilter200205_ibkb* imCum_val_6_V_U;
    boxfilter200205_ibkb* imCum_val_7_V_U;
    boxfilter200205_ibkb* imCum_val_8_V_U;
    boxfilter200205_ibkb* imCum_val_9_V_U;
    boxfilter200205_ibkb* imCum_val_10_V_U;
    boxfilter200205_ibkb* imCum_val_11_V_U;
    boxfilter200205_ibkb* imCum_val_12_V_U;
    boxfilter200205_ibkb* imCum_val_13_V_U;
    boxfilter200205_ibkb* imCum_val_14_V_U;
    boxfilter200205_ibkb* imCum_val_15_V_U;
    boxfilter200205_ibkb* imCum_val_16_V_U;
    boxfilter200205_ibkb* imCum_val_17_V_U;
    boxfilter200205_ibkb* imCum_val_18_V_U;
    boxfilter200205_ibkb* imCum_val_19_V_U;
    boxfilter200205_ibkb* imCum_val_20_V_U;
    boxfilter200205_ibkb* imCum_val_21_V_U;
    boxfilter200205_ibkb* imCum_val_22_V_U;
    boxfilter200205_ibkb* imCum_val_23_V_U;
    boxfilter200205_ibkb* imCum_val_24_V_U;
    boxfilter200205_ibkb* imCum_val_25_V_U;
    boxfilter200205_ibkb* imCum_val_26_V_U;
    boxfilter200205_ibkb* imCum_val_27_V_U;
    boxfilter200205_ibkb* imCum_val_28_V_U;
    boxfilter200205_ibkb* imCum_val_29_V_U;
    boxfilter200205_ibkb* imCum_val_30_V_U;
    boxfilter200205_ibkb* imCum_val_31_V_U;
    boxfilter200205_ibkb* imCum_val_32_V_U;
    net_holes_detectiIfE<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* net_holes_detectiIfE_U56;
    net_holes_detectiIfE<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* net_holes_detectiIfE_U57;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > b_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > select_ln1598_1_reg_1491;
    sc_signal< sc_lv<1> > select_ln1598_2_reg_1495;
    sc_signal< sc_logic > mean_B_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > select_ln1598_1_reg_1491_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln1598_6_reg_1513;
    sc_signal< sc_lv<1> > select_ln1598_6_reg_1513_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln1598_4_reg_1505;
    sc_signal< sc_lv<1> > select_ln1598_4_reg_1505_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln1598_5_reg_1509;
    sc_signal< sc_lv<1> > select_ln1598_5_reg_1509_pp0_iter1_reg;
    sc_signal< sc_lv<18> > indvar_flatten_reg_837;
    sc_signal< sc_lv<9> > i_op_assign_reg_848;
    sc_signal< sc_lv<9> > y_0_i_reg_859;
    sc_signal< sc_lv<1> > icmp_ln109_fu_939_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op240_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_predicate_op300_write_state4;
    sc_signal< bool > ap_predicate_op304_write_state4;
    sc_signal< bool > ap_predicate_op309_write_state4;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > add_ln109_fu_945_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<9> > select_ln1598_fu_963_p3;
    sc_signal< sc_lv<9> > select_ln1598_reg_1485;
    sc_signal< sc_lv<1> > select_ln1598_1_fu_977_p3;
    sc_signal< sc_lv<1> > select_ln1598_2_fu_991_p3;
    sc_signal< sc_lv<1> > select_ln1598_3_fu_1005_p3;
    sc_signal< sc_lv<1> > select_ln1598_3_reg_1500;
    sc_signal< sc_lv<1> > select_ln1598_4_fu_1041_p3;
    sc_signal< sc_lv<1> > select_ln1598_5_fu_1061_p3;
    sc_signal< sc_lv<1> > select_ln1598_6_fu_1075_p3;
    sc_signal< sc_lv<9> > select_ln109_fu_1083_p3;
    sc_signal< sc_lv<9> > imCum_val_0_V_addr_1_reg_1522;
    sc_signal< sc_lv<9> > imCum_val_1_V_addr_reg_1528;
    sc_signal< sc_lv<9> > imCum_val_2_V_addr_reg_1534;
    sc_signal< sc_lv<9> > imCum_val_3_V_addr_reg_1540;
    sc_signal< sc_lv<9> > imCum_val_4_V_addr_reg_1546;
    sc_signal< sc_lv<9> > imCum_val_5_V_addr_reg_1552;
    sc_signal< sc_lv<9> > imCum_val_6_V_addr_reg_1558;
    sc_signal< sc_lv<9> > imCum_val_7_V_addr_reg_1564;
    sc_signal< sc_lv<9> > imCum_val_8_V_addr_reg_1570;
    sc_signal< sc_lv<9> > imCum_val_9_V_addr_reg_1576;
    sc_signal< sc_lv<9> > imCum_val_10_V_addr_reg_1582;
    sc_signal< sc_lv<9> > imCum_val_11_V_addr_reg_1588;
    sc_signal< sc_lv<9> > imCum_val_12_V_addr_reg_1594;
    sc_signal< sc_lv<9> > imCum_val_13_V_addr_reg_1600;
    sc_signal< sc_lv<9> > imCum_val_14_V_addr_reg_1606;
    sc_signal< sc_lv<9> > imCum_val_15_V_addr_reg_1612;
    sc_signal< sc_lv<9> > imCum_val_16_V_addr_reg_1618;
    sc_signal< sc_lv<9> > imCum_val_17_V_addr_reg_1624;
    sc_signal< sc_lv<9> > imCum_val_18_V_addr_reg_1630;
    sc_signal< sc_lv<9> > imCum_val_19_V_addr_reg_1636;
    sc_signal< sc_lv<9> > imCum_val_20_V_addr_reg_1642;
    sc_signal< sc_lv<9> > imCum_val_21_V_addr_reg_1648;
    sc_signal< sc_lv<9> > imCum_val_22_V_addr_reg_1654;
    sc_signal< sc_lv<9> > imCum_val_23_V_addr_reg_1660;
    sc_signal< sc_lv<9> > imCum_val_24_V_addr_reg_1666;
    sc_signal< sc_lv<9> > imCum_val_25_V_addr_reg_1672;
    sc_signal< sc_lv<9> > imCum_val_26_V_addr_reg_1678;
    sc_signal< sc_lv<9> > imCum_val_27_V_addr_reg_1684;
    sc_signal< sc_lv<9> > imCum_val_28_V_addr_reg_1690;
    sc_signal< sc_lv<9> > imCum_val_29_V_addr_reg_1696;
    sc_signal< sc_lv<9> > imCum_val_30_V_addr_reg_1702;
    sc_signal< sc_lv<9> > imCum_val_31_V_addr_reg_1708;
    sc_signal< sc_lv<9> > imCum_val_32_V_addr_reg_1714;
    sc_signal< sc_lv<6> > trunc_ln203_6_fu_1131_p1;
    sc_signal< sc_lv<6> > trunc_ln203_6_reg_1720;
    sc_signal< sc_lv<9> > y_fu_1135_p2;
    sc_signal< sc_lv<32> > temp4_V_fu_1148_p35;
    sc_signal< sc_lv<32> > temp4_V_reg_1730;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<9> > imCum_val_0_V_address0;
    sc_signal< sc_logic > imCum_val_0_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_0_V_q0;
    sc_signal< sc_lv<9> > imCum_val_0_V_address1;
    sc_signal< sc_logic > imCum_val_0_V_ce1;
    sc_signal< sc_logic > imCum_val_0_V_we1;
    sc_signal< sc_lv<32> > imCum_val_0_V_d1;
    sc_signal< sc_lv<9> > imCum_val_1_V_address0;
    sc_signal< sc_logic > imCum_val_1_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_1_V_q0;
    sc_signal< sc_logic > imCum_val_1_V_ce1;
    sc_signal< sc_logic > imCum_val_1_V_we1;
    sc_signal< sc_lv<9> > imCum_val_2_V_address0;
    sc_signal< sc_logic > imCum_val_2_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_2_V_q0;
    sc_signal< sc_logic > imCum_val_2_V_ce1;
    sc_signal< sc_logic > imCum_val_2_V_we1;
    sc_signal< sc_lv<9> > imCum_val_3_V_address0;
    sc_signal< sc_logic > imCum_val_3_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_3_V_q0;
    sc_signal< sc_logic > imCum_val_3_V_ce1;
    sc_signal< sc_logic > imCum_val_3_V_we1;
    sc_signal< sc_lv<9> > imCum_val_4_V_address0;
    sc_signal< sc_logic > imCum_val_4_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_4_V_q0;
    sc_signal< sc_logic > imCum_val_4_V_ce1;
    sc_signal< sc_logic > imCum_val_4_V_we1;
    sc_signal< sc_lv<9> > imCum_val_5_V_address0;
    sc_signal< sc_logic > imCum_val_5_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_5_V_q0;
    sc_signal< sc_logic > imCum_val_5_V_ce1;
    sc_signal< sc_logic > imCum_val_5_V_we1;
    sc_signal< sc_lv<9> > imCum_val_6_V_address0;
    sc_signal< sc_logic > imCum_val_6_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_6_V_q0;
    sc_signal< sc_logic > imCum_val_6_V_ce1;
    sc_signal< sc_logic > imCum_val_6_V_we1;
    sc_signal< sc_lv<9> > imCum_val_7_V_address0;
    sc_signal< sc_logic > imCum_val_7_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_7_V_q0;
    sc_signal< sc_logic > imCum_val_7_V_ce1;
    sc_signal< sc_logic > imCum_val_7_V_we1;
    sc_signal< sc_lv<9> > imCum_val_8_V_address0;
    sc_signal< sc_logic > imCum_val_8_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_8_V_q0;
    sc_signal< sc_logic > imCum_val_8_V_ce1;
    sc_signal< sc_logic > imCum_val_8_V_we1;
    sc_signal< sc_lv<9> > imCum_val_9_V_address0;
    sc_signal< sc_logic > imCum_val_9_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_9_V_q0;
    sc_signal< sc_logic > imCum_val_9_V_ce1;
    sc_signal< sc_logic > imCum_val_9_V_we1;
    sc_signal< sc_lv<9> > imCum_val_10_V_address0;
    sc_signal< sc_logic > imCum_val_10_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_10_V_q0;
    sc_signal< sc_logic > imCum_val_10_V_ce1;
    sc_signal< sc_logic > imCum_val_10_V_we1;
    sc_signal< sc_lv<9> > imCum_val_11_V_address0;
    sc_signal< sc_logic > imCum_val_11_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_11_V_q0;
    sc_signal< sc_logic > imCum_val_11_V_ce1;
    sc_signal< sc_logic > imCum_val_11_V_we1;
    sc_signal< sc_lv<9> > imCum_val_12_V_address0;
    sc_signal< sc_logic > imCum_val_12_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_12_V_q0;
    sc_signal< sc_logic > imCum_val_12_V_ce1;
    sc_signal< sc_logic > imCum_val_12_V_we1;
    sc_signal< sc_lv<9> > imCum_val_13_V_address0;
    sc_signal< sc_logic > imCum_val_13_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_13_V_q0;
    sc_signal< sc_logic > imCum_val_13_V_ce1;
    sc_signal< sc_logic > imCum_val_13_V_we1;
    sc_signal< sc_lv<9> > imCum_val_14_V_address0;
    sc_signal< sc_logic > imCum_val_14_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_14_V_q0;
    sc_signal< sc_logic > imCum_val_14_V_ce1;
    sc_signal< sc_logic > imCum_val_14_V_we1;
    sc_signal< sc_lv<9> > imCum_val_15_V_address0;
    sc_signal< sc_logic > imCum_val_15_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_15_V_q0;
    sc_signal< sc_logic > imCum_val_15_V_ce1;
    sc_signal< sc_logic > imCum_val_15_V_we1;
    sc_signal< sc_lv<9> > imCum_val_16_V_address0;
    sc_signal< sc_logic > imCum_val_16_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_16_V_q0;
    sc_signal< sc_logic > imCum_val_16_V_ce1;
    sc_signal< sc_logic > imCum_val_16_V_we1;
    sc_signal< sc_lv<9> > imCum_val_17_V_address0;
    sc_signal< sc_logic > imCum_val_17_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_17_V_q0;
    sc_signal< sc_logic > imCum_val_17_V_ce1;
    sc_signal< sc_logic > imCum_val_17_V_we1;
    sc_signal< sc_lv<9> > imCum_val_18_V_address0;
    sc_signal< sc_logic > imCum_val_18_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_18_V_q0;
    sc_signal< sc_logic > imCum_val_18_V_ce1;
    sc_signal< sc_logic > imCum_val_18_V_we1;
    sc_signal< sc_lv<9> > imCum_val_19_V_address0;
    sc_signal< sc_logic > imCum_val_19_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_19_V_q0;
    sc_signal< sc_logic > imCum_val_19_V_ce1;
    sc_signal< sc_logic > imCum_val_19_V_we1;
    sc_signal< sc_lv<9> > imCum_val_20_V_address0;
    sc_signal< sc_logic > imCum_val_20_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_20_V_q0;
    sc_signal< sc_logic > imCum_val_20_V_ce1;
    sc_signal< sc_logic > imCum_val_20_V_we1;
    sc_signal< sc_lv<9> > imCum_val_21_V_address0;
    sc_signal< sc_logic > imCum_val_21_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_21_V_q0;
    sc_signal< sc_logic > imCum_val_21_V_ce1;
    sc_signal< sc_logic > imCum_val_21_V_we1;
    sc_signal< sc_lv<9> > imCum_val_22_V_address0;
    sc_signal< sc_logic > imCum_val_22_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_22_V_q0;
    sc_signal< sc_logic > imCum_val_22_V_ce1;
    sc_signal< sc_logic > imCum_val_22_V_we1;
    sc_signal< sc_lv<9> > imCum_val_23_V_address0;
    sc_signal< sc_logic > imCum_val_23_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_23_V_q0;
    sc_signal< sc_logic > imCum_val_23_V_ce1;
    sc_signal< sc_logic > imCum_val_23_V_we1;
    sc_signal< sc_lv<9> > imCum_val_24_V_address0;
    sc_signal< sc_logic > imCum_val_24_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_24_V_q0;
    sc_signal< sc_logic > imCum_val_24_V_ce1;
    sc_signal< sc_logic > imCum_val_24_V_we1;
    sc_signal< sc_lv<9> > imCum_val_25_V_address0;
    sc_signal< sc_logic > imCum_val_25_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_25_V_q0;
    sc_signal< sc_logic > imCum_val_25_V_ce1;
    sc_signal< sc_logic > imCum_val_25_V_we1;
    sc_signal< sc_lv<9> > imCum_val_26_V_address0;
    sc_signal< sc_logic > imCum_val_26_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_26_V_q0;
    sc_signal< sc_logic > imCum_val_26_V_ce1;
    sc_signal< sc_logic > imCum_val_26_V_we1;
    sc_signal< sc_lv<9> > imCum_val_27_V_address0;
    sc_signal< sc_logic > imCum_val_27_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_27_V_q0;
    sc_signal< sc_logic > imCum_val_27_V_ce1;
    sc_signal< sc_logic > imCum_val_27_V_we1;
    sc_signal< sc_lv<9> > imCum_val_28_V_address0;
    sc_signal< sc_logic > imCum_val_28_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_28_V_q0;
    sc_signal< sc_logic > imCum_val_28_V_ce1;
    sc_signal< sc_logic > imCum_val_28_V_we1;
    sc_signal< sc_lv<9> > imCum_val_29_V_address0;
    sc_signal< sc_logic > imCum_val_29_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_29_V_q0;
    sc_signal< sc_logic > imCum_val_29_V_ce1;
    sc_signal< sc_logic > imCum_val_29_V_we1;
    sc_signal< sc_lv<9> > imCum_val_30_V_address0;
    sc_signal< sc_logic > imCum_val_30_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_30_V_q0;
    sc_signal< sc_logic > imCum_val_30_V_ce1;
    sc_signal< sc_logic > imCum_val_30_V_we1;
    sc_signal< sc_lv<9> > imCum_val_31_V_address0;
    sc_signal< sc_logic > imCum_val_31_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_31_V_q0;
    sc_signal< sc_logic > imCum_val_31_V_ce1;
    sc_signal< sc_logic > imCum_val_31_V_we1;
    sc_signal< sc_lv<9> > imCum_val_32_V_address0;
    sc_signal< sc_logic > imCum_val_32_V_ce0;
    sc_signal< sc_lv<32> > imCum_val_32_V_q0;
    sc_signal< sc_logic > imCum_val_32_V_ce1;
    sc_signal< sc_logic > imCum_val_32_V_we1;
    sc_signal< sc_lv<64> > zext_ln120_fu_1094_p1;
    sc_signal< sc_lv<64> > zext_ln116_fu_1429_p1;
    sc_signal< sc_lv<32> > i_op_assign_2_fu_140;
    sc_signal< sc_lv<32> > myx_1_fu_1416_p3;
    sc_signal< sc_lv<1> > icmp_ln146_fu_1358_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_i_op_assign_2_load_1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_144;
    sc_signal< sc_lv<32> > temp3_V_fu_1306_p2;
    sc_signal< sc_lv<32> > i_op_assign_1_fu_148;
    sc_signal< sc_lv<32> > myx1_2_fu_1388_p3;
    sc_signal< sc_lv<32> > p_Val2_36_fu_152;
    sc_signal< sc_lv<32> > temp_V_fu_1220_p35;
    sc_signal< sc_lv<32> > temp_V_1_fu_1299_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > temp1_V_fu_1433_p2;
    sc_signal< sc_lv<32> > temp6_V_fu_1439_p2;
    sc_signal< sc_lv<5> > tmp_fu_905_p4;
    sc_signal< sc_lv<1> > icmp_ln136_fu_921_p2;
    sc_signal< sc_lv<1> > icmp_ln122_fu_893_p2;
    sc_signal< sc_lv<1> > icmp_ln891_1_fu_915_p2;
    sc_signal< sc_lv<1> > icmp_ln110_fu_957_p2;
    sc_signal< sc_lv<9> > x_fu_951_p2;
    sc_signal< sc_lv<1> > icmp_ln113_1_fu_971_p2;
    sc_signal< sc_lv<1> > icmp_ln113_fu_887_p2;
    sc_signal< sc_lv<1> > icmp_ln122_1_fu_985_p2;
    sc_signal< sc_lv<1> > icmp_ln891_2_fu_999_p2;
    sc_signal< sc_lv<1> > icmp_ln891_fu_899_p2;
    sc_signal< sc_lv<5> > tmp_31_fu_1013_p4;
    sc_signal< sc_lv<1> > icmp_ln136_1_fu_1029_p2;
    sc_signal< sc_lv<1> > and_ln136_1_fu_1035_p2;
    sc_signal< sc_lv<1> > and_ln136_fu_927_p2;
    sc_signal< sc_lv<1> > icmp_ln140_fu_1049_p2;
    sc_signal< sc_lv<1> > icmp_ln140_1_fu_1055_p2;
    sc_signal< sc_lv<1> > icmp_ln891_3_fu_1023_p2;
    sc_signal< sc_lv<1> > or_ln133_1_fu_1069_p2;
    sc_signal< sc_lv<1> > or_ln133_fu_933_p2;
    sc_signal< sc_lv<6> > temp4_V_fu_1148_p34;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1368_p2;
    sc_signal< sc_lv<32> > myx1_fu_1374_p2;
    sc_signal< sc_lv<1> > and_ln146_fu_1363_p2;
    sc_signal< sc_lv<32> > myx1_1_fu_1380_p3;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_1404_p2;
    sc_signal< sc_lv<32> > myx_fu_1410_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_674;
    sc_signal< bool > ap_condition_46;
    sc_signal< bool > ap_condition_632;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<9> ap_const_lv9_10E;
    static const sc_lv<9> ap_const_lv9_21;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_20;
    static const sc_lv<18> ap_const_lv18_21840;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_1E0;
    static const sc_lv<9> ap_const_lv9_10D;
    static const sc_lv<9> ap_const_lv9_1DF;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln109_fu_945_p2();
    void thread_and_ln136_1_fu_1035_p2();
    void thread_and_ln136_fu_927_p2();
    void thread_and_ln146_fu_1363_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_46();
    void thread_ap_condition_632();
    void thread_ap_condition_674();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_predicate_op240_read_state3();
    void thread_ap_predicate_op300_write_state4();
    void thread_ap_predicate_op304_write_state4();
    void thread_ap_predicate_op309_write_state4();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_i_op_assign_2_load_1();
    void thread_b_V_V_blk_n();
    void thread_b_V_V_read();
    void thread_icmp_ln109_fu_939_p2();
    void thread_icmp_ln110_fu_957_p2();
    void thread_icmp_ln113_1_fu_971_p2();
    void thread_icmp_ln113_fu_887_p2();
    void thread_icmp_ln122_1_fu_985_p2();
    void thread_icmp_ln122_fu_893_p2();
    void thread_icmp_ln136_1_fu_1029_p2();
    void thread_icmp_ln136_fu_921_p2();
    void thread_icmp_ln140_1_fu_1055_p2();
    void thread_icmp_ln140_fu_1049_p2();
    void thread_icmp_ln146_fu_1358_p2();
    void thread_icmp_ln879_1_fu_1404_p2();
    void thread_icmp_ln879_fu_1368_p2();
    void thread_icmp_ln891_1_fu_915_p2();
    void thread_icmp_ln891_2_fu_999_p2();
    void thread_icmp_ln891_3_fu_1023_p2();
    void thread_icmp_ln891_fu_899_p2();
    void thread_imCum_val_0_V_address0();
    void thread_imCum_val_0_V_address1();
    void thread_imCum_val_0_V_ce0();
    void thread_imCum_val_0_V_ce1();
    void thread_imCum_val_0_V_d1();
    void thread_imCum_val_0_V_we1();
    void thread_imCum_val_10_V_address0();
    void thread_imCum_val_10_V_ce0();
    void thread_imCum_val_10_V_ce1();
    void thread_imCum_val_10_V_we1();
    void thread_imCum_val_11_V_address0();
    void thread_imCum_val_11_V_ce0();
    void thread_imCum_val_11_V_ce1();
    void thread_imCum_val_11_V_we1();
    void thread_imCum_val_12_V_address0();
    void thread_imCum_val_12_V_ce0();
    void thread_imCum_val_12_V_ce1();
    void thread_imCum_val_12_V_we1();
    void thread_imCum_val_13_V_address0();
    void thread_imCum_val_13_V_ce0();
    void thread_imCum_val_13_V_ce1();
    void thread_imCum_val_13_V_we1();
    void thread_imCum_val_14_V_address0();
    void thread_imCum_val_14_V_ce0();
    void thread_imCum_val_14_V_ce1();
    void thread_imCum_val_14_V_we1();
    void thread_imCum_val_15_V_address0();
    void thread_imCum_val_15_V_ce0();
    void thread_imCum_val_15_V_ce1();
    void thread_imCum_val_15_V_we1();
    void thread_imCum_val_16_V_address0();
    void thread_imCum_val_16_V_ce0();
    void thread_imCum_val_16_V_ce1();
    void thread_imCum_val_16_V_we1();
    void thread_imCum_val_17_V_address0();
    void thread_imCum_val_17_V_ce0();
    void thread_imCum_val_17_V_ce1();
    void thread_imCum_val_17_V_we1();
    void thread_imCum_val_18_V_address0();
    void thread_imCum_val_18_V_ce0();
    void thread_imCum_val_18_V_ce1();
    void thread_imCum_val_18_V_we1();
    void thread_imCum_val_19_V_address0();
    void thread_imCum_val_19_V_ce0();
    void thread_imCum_val_19_V_ce1();
    void thread_imCum_val_19_V_we1();
    void thread_imCum_val_1_V_address0();
    void thread_imCum_val_1_V_ce0();
    void thread_imCum_val_1_V_ce1();
    void thread_imCum_val_1_V_we1();
    void thread_imCum_val_20_V_address0();
    void thread_imCum_val_20_V_ce0();
    void thread_imCum_val_20_V_ce1();
    void thread_imCum_val_20_V_we1();
    void thread_imCum_val_21_V_address0();
    void thread_imCum_val_21_V_ce0();
    void thread_imCum_val_21_V_ce1();
    void thread_imCum_val_21_V_we1();
    void thread_imCum_val_22_V_address0();
    void thread_imCum_val_22_V_ce0();
    void thread_imCum_val_22_V_ce1();
    void thread_imCum_val_22_V_we1();
    void thread_imCum_val_23_V_address0();
    void thread_imCum_val_23_V_ce0();
    void thread_imCum_val_23_V_ce1();
    void thread_imCum_val_23_V_we1();
    void thread_imCum_val_24_V_address0();
    void thread_imCum_val_24_V_ce0();
    void thread_imCum_val_24_V_ce1();
    void thread_imCum_val_24_V_we1();
    void thread_imCum_val_25_V_address0();
    void thread_imCum_val_25_V_ce0();
    void thread_imCum_val_25_V_ce1();
    void thread_imCum_val_25_V_we1();
    void thread_imCum_val_26_V_address0();
    void thread_imCum_val_26_V_ce0();
    void thread_imCum_val_26_V_ce1();
    void thread_imCum_val_26_V_we1();
    void thread_imCum_val_27_V_address0();
    void thread_imCum_val_27_V_ce0();
    void thread_imCum_val_27_V_ce1();
    void thread_imCum_val_27_V_we1();
    void thread_imCum_val_28_V_address0();
    void thread_imCum_val_28_V_ce0();
    void thread_imCum_val_28_V_ce1();
    void thread_imCum_val_28_V_we1();
    void thread_imCum_val_29_V_address0();
    void thread_imCum_val_29_V_ce0();
    void thread_imCum_val_29_V_ce1();
    void thread_imCum_val_29_V_we1();
    void thread_imCum_val_2_V_address0();
    void thread_imCum_val_2_V_ce0();
    void thread_imCum_val_2_V_ce1();
    void thread_imCum_val_2_V_we1();
    void thread_imCum_val_30_V_address0();
    void thread_imCum_val_30_V_ce0();
    void thread_imCum_val_30_V_ce1();
    void thread_imCum_val_30_V_we1();
    void thread_imCum_val_31_V_address0();
    void thread_imCum_val_31_V_ce0();
    void thread_imCum_val_31_V_ce1();
    void thread_imCum_val_31_V_we1();
    void thread_imCum_val_32_V_address0();
    void thread_imCum_val_32_V_ce0();
    void thread_imCum_val_32_V_ce1();
    void thread_imCum_val_32_V_we1();
    void thread_imCum_val_3_V_address0();
    void thread_imCum_val_3_V_ce0();
    void thread_imCum_val_3_V_ce1();
    void thread_imCum_val_3_V_we1();
    void thread_imCum_val_4_V_address0();
    void thread_imCum_val_4_V_ce0();
    void thread_imCum_val_4_V_ce1();
    void thread_imCum_val_4_V_we1();
    void thread_imCum_val_5_V_address0();
    void thread_imCum_val_5_V_ce0();
    void thread_imCum_val_5_V_ce1();
    void thread_imCum_val_5_V_we1();
    void thread_imCum_val_6_V_address0();
    void thread_imCum_val_6_V_ce0();
    void thread_imCum_val_6_V_ce1();
    void thread_imCum_val_6_V_we1();
    void thread_imCum_val_7_V_address0();
    void thread_imCum_val_7_V_ce0();
    void thread_imCum_val_7_V_ce1();
    void thread_imCum_val_7_V_we1();
    void thread_imCum_val_8_V_address0();
    void thread_imCum_val_8_V_ce0();
    void thread_imCum_val_8_V_ce1();
    void thread_imCum_val_8_V_we1();
    void thread_imCum_val_9_V_address0();
    void thread_imCum_val_9_V_ce0();
    void thread_imCum_val_9_V_ce1();
    void thread_imCum_val_9_V_we1();
    void thread_mean_B_V_V_blk_n();
    void thread_mean_B_V_V_din();
    void thread_mean_B_V_V_write();
    void thread_myx1_1_fu_1380_p3();
    void thread_myx1_2_fu_1388_p3();
    void thread_myx1_fu_1374_p2();
    void thread_myx_1_fu_1416_p3();
    void thread_myx_fu_1410_p2();
    void thread_or_ln133_1_fu_1069_p2();
    void thread_or_ln133_fu_933_p2();
    void thread_select_ln109_fu_1083_p3();
    void thread_select_ln1598_1_fu_977_p3();
    void thread_select_ln1598_2_fu_991_p3();
    void thread_select_ln1598_3_fu_1005_p3();
    void thread_select_ln1598_4_fu_1041_p3();
    void thread_select_ln1598_5_fu_1061_p3();
    void thread_select_ln1598_6_fu_1075_p3();
    void thread_select_ln1598_fu_963_p3();
    void thread_temp1_V_fu_1433_p2();
    void thread_temp3_V_fu_1306_p2();
    void thread_temp4_V_fu_1148_p34();
    void thread_temp6_V_fu_1439_p2();
    void thread_temp_V_1_fu_1299_p3();
    void thread_tmp_31_fu_1013_p4();
    void thread_tmp_fu_905_p4();
    void thread_trunc_ln203_6_fu_1131_p1();
    void thread_x_fu_951_p2();
    void thread_y_fu_1135_p2();
    void thread_zext_ln116_fu_1429_p1();
    void thread_zext_ln120_fu_1094_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
