INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-71-generic) on Tue Apr 04 20:00:55 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul'
INFO: [HLS 200-10] Opening project '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul'.
INFO: [HLS 200-10] Adding design file 'matrixmul.h' to the project
INFO: [HLS 200-10] Adding design file 'matrixmul.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'matrixmul_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_2b'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10765 ; free virtual = 15378
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10765 ; free virtual = 15378
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10763 ; free virtual = 15377
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10763 ; free virtual = 15377
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matrixmul.cpp:63) in function 'matrixmul' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matrixmul.cpp:71) in function 'matrixmul' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matrixmul.cpp:76) in function 'matrixmul' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matrixmul.cpp:81) in function 'matrixmul' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matrixmul.cpp:56) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matrixmul.cpp:57) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.0' (matrixmul.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.1' (matrixmul.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.2' (matrixmul.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.3' (matrixmul.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a' (matrixmul.cpp:48) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'b_copy.0' (matrixmul.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.1' (matrixmul.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.2' (matrixmul.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.3' (matrixmul.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matrixmul.cpp:63:35) to (matrixmul.cpp:63:29) in function 'matrixmul'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:48)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10744 ; free virtual = 15357
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matrixmul.cpp:62:15) in function 'matrixmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10751 ; free virtual = 15365
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)
   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a_1' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:77) on array 'a_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:77) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 58.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 59.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mux_42_32_1' to 'matrixmul_mux_42_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_6' to 'matrixmul_mul_32scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matrixmul_urem_4ns_4ns_4_8' to 'matrixmul_urem_4ndEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32scud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mux_42_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matrixmul_urem_4ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 60.560 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32scud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_urem_4ndEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10740 ; free virtual = 15356
INFO: [SYSC 207-301] Generating SystemC RTL for matrixmul.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-112] Total elapsed time: 5.08 seconds; peak allocated memory: 60.560 MB.
