/**************************************************
 *           HDMI CEC uboot code                  *
 *                                                *
 **************************************************/
#ifdef CONFIG_CEC_WAKEUP
#include <cec_tx_reg.h>
#ifndef NULL
#define NULL ((void *)0)
#endif
#define CEC_DBG_PRINT
#ifdef CEC_DBG_PRINT
    #define cec_dbg_print(s,v) {f_serial_puts(s);serial_put_hex(v,8);}
    #define cec_dbg_prints(s)  {f_serial_puts(s);wait_uart_empty();}
#else
    #define cec_dbg_print(s,v)
    #define cec_dbg_prints(s)
#endif

#ifdef CONFIG_NO_32K_XTAL

static void gpiox_10_pin_mux_mask(void){
    //GPIOX_10 pin mux masked expect PWM_E
    writel(readl(P_PERIPHS_PIN_MUX_3) & (~(1<<22)), P_PERIPHS_PIN_MUX_3 ); //0x202f bit[22]: XTAL_32K_OUT
    writel(readl(P_PERIPHS_PIN_MUX_3) & (~(1<< 8)), P_PERIPHS_PIN_MUX_3 ); //0x202f bit[ 8]: Tsin_D0_B
    writel(readl(P_PERIPHS_PIN_MUX_4) & (~(1<<23)), P_PERIPHS_PIN_MUX_4 ); //0x2030 bit[23]: SPI_MOSI
    writel(readl(P_PERIPHS_PIN_MUX_6) & (~(1<<17)), P_PERIPHS_PIN_MUX_6 ); //0x2032 bit[17]: UART_CTS_B
    writel(readl(P_PERIPHS_PIN_MUX_7) & (~(1<<31)), P_PERIPHS_PIN_MUX_7 ); //0x2033 bit[31]: PWM_VS
    writel(readl(P_PERIPHS_PIN_MUX_9) |   (1<<19) , P_PERIPHS_PIN_MUX_9 ); //0x2035 bit[19]: PWM_E
}

static void pwm_e_config(void){
    //PWM E config
    writel(0x25ff25fe, P_PWM_PWM_E ); //0x21b0 bit[31:16]: PWM_E_HIGH counter
                                      //0x21b0 bit[15: 0]: PWM_E_LOW counter
    writel(readl(P_PWM_MISC_REG_EF) |   ( 0x1<<15), P_PWM_MISC_REG_EF ); //0x21b2 bit[15]   : PWM_E_CLK_EN
    writel(readl(P_PWM_MISC_REG_EF) & (~(0x3f<<8)), P_PWM_MISC_REG_EF ); //0x21b2 bit[14: 8]: PWM_E_CLK_DIV
    writel(readl(P_PWM_MISC_REG_EF) |   ( 0x2<<4 ), P_PWM_MISC_REG_EF ); //0x21b2 bit[5 : 4]: PWM_E_CLK_SEL :0x2 sleect fclk_div4:637.5M
    writel(readl(P_PWM_MISC_REG_EF) |   ( 0x1<<0 ), P_PWM_MISC_REG_EF ); //0x21b2 bit[0]    : PWM_E_EN
}

void pwm_out_rtc_32k(void){
    gpiox_10_pin_mux_mask(); //enable PWM_E pin mux
    pwm_e_config();  //PWM E config
    //cec_dbg_prints("Set PWM_E out put RTC 32K!\n");
}

#endif

struct cec_tx_msg_t {
    unsigned char buf[16];
    unsigned char retry;
    unsigned char len;
};

#define CEX_TX_MSG_BUF_NUM      8
#define CEC_TX_MSG_BUF_MASK     (CEX_TX_MSG_BUF_NUM - 1)

struct cec_tx_msg {
    struct cec_tx_msg_t msg[CEX_TX_MSG_BUF_NUM];
    unsigned int send_idx;
    unsigned int queue_idx;
};

struct cec_tx_msg cec_tx_msgs = {};


int cec_strlen(char *p)
{
    int i=0;
    while (*p++)
        i++;
    return i;
}

void *cec_memcpy(void *memto, const void *memfrom, unsigned int size)
{
    if ((memto == NULL) || (memfrom == NULL))
        return NULL;
    char *tempfrom = (char *)memfrom;
    char *tempto = (char *)memto;
    while (size -- > 0)
        *tempto++ = *tempfrom++;
    return memto;
}

#define waiting_aocec_free() \
        do {\
            unsigned long cnt = 0;\
            while (readl(P_AO_CEC_RW_REG) & (1<<23))\
            {\
                if (5000 == cnt++)\
                {\
                    break;\
                }\
            }\
        } while(0)

unsigned long cec_rd_reg(unsigned long addr)
{
    unsigned long data32;
    waiting_aocec_free();
    data32  = 0;
    data32 |= 0     << 16;  // [16]     cec_reg_wr
    data32 |= 0     << 8;   // [15:8]   cec_reg_wrdata
    data32 |= addr  << 0;   // [7:0]    cec_reg_addr
    writel(data32, P_AO_CEC_RW_REG);
    waiting_aocec_free();
    data32 = ((readl(P_AO_CEC_RW_REG)) >> 24) & 0xff;
    return (data32);
} /* cec_rd_reg */

void cec_wr_reg (unsigned long addr, unsigned long data)
{
    unsigned long data32;
    waiting_aocec_free();
    data32  = 0;
    data32 |= 1     << 16;  // [16]     cec_reg_wr
    data32 |= data  << 8;   // [15:8]   cec_reg_wrdata
    data32 |= addr  << 0;   // [7:0]    cec_reg_addr
    writel(data32, P_AO_CEC_RW_REG);
} /* aocec_wr_only_reg */

void cec_off(void)
{
    writel(0x0, P_AO_CEC_GEN_CNTL);//[2:1] cntl_clk: 0=Disable clk (Power-off mode); 1=Enable gated clock (Normal mode); 2=Enable free-run clk (Debug mode).
}

void cec_power_on(void)
{
    /*Enable GPIOD_5*/
    //writel((readl(CBUS_REG_ADDR(PREG_PAD_GPIO2_O)) | (1<<21)), CBUS_REG_ADDR(PREG_PAD_GPIO2_O));
    //writel((readl(CBUS_REG_ADDR(PREG_PAD_GPIO2_EN_N)) & (~(1<<21))), CBUS_REG_ADDR(PREG_PAD_GPIO2_EN_N));

    /*Enable cts_hdmi_sys_clk*/
    //writel(((readl(CBUS_REG_ADDR(HHI_HDMI_CLK_CNTL)) & (~((0x7<<9) | 0x7f))) | (1<<8)), CBUS_REG_ADDR(HHI_HDMI_CLK_CNTL));
}

void cec_rx_read_pos_plus(void)
{
    (cec_msg.rx_read_pos == cec_msg.rx_buf_size - 1) ? (cec_msg.rx_read_pos = 0) : (cec_msg.rx_read_pos++);
    //cec_dbg_print("++cec_msg.rx_read_pos:0x", cec_msg.rx_read_pos);
}

void cec_arbit_bit_time_set(unsigned bit_set, unsigned time_set){//11bit:bit[10:0]
    switch (bit_set) {
    case 3:
        //3 bit
        cec_wr_reg(AO_CEC_TXTIME_4BIT_BIT7_0, time_set & 0xff);
        cec_wr_reg(AO_CEC_TXTIME_4BIT_BIT10_8, (time_set >> 8) & 0x7);
        break;
        //5 bit
    case 5:
        cec_wr_reg(AO_CEC_TXTIME_2BIT_BIT7_0, time_set & 0xff);
        cec_wr_reg(AO_CEC_TXTIME_2BIT_BIT10_8, (time_set >> 8) & 0x7);
        //7 bit
    case 7:
        cec_wr_reg(AO_CEC_TXTIME_17MS_BIT7_0, time_set & 0xff);
        cec_wr_reg(AO_CEC_TXTIME_17MS_BIT10_8, (time_set >> 8) & 0x7);
        break;
    default:
        break;
    }
}

void cec_hw_buf_clear()
{
    cec_wr_reg(CEC_RX_MSG_CMD, RX_DISABLE);
    cec_wr_reg(CEC_TX_MSG_CMD, TX_ABORT);
    cec_wr_reg(CEC_RX_CLEAR_BUF, 1);
    cec_wr_reg(CEC_TX_CLEAR_BUF, 1);
    udelay__(100);
    cec_wr_reg(CEC_RX_CLEAR_BUF, 0);
    cec_wr_reg(CEC_TX_CLEAR_BUF, 0);
    udelay__(100);
    cec_wr_reg(CEC_RX_MSG_CMD, RX_NO_OP);
    cec_wr_reg(CEC_TX_MSG_CMD, TX_NO_OP);
}

void remote_cec_hw_reset(void)
{
#ifdef CONFIG_N200C_AOCEC_CRYSTAL_24M
    //pwm_out_rtc_32k();  //enable RTC 32k
#endif
    cec_dbg_prints("hw reset\n");
    writel(readl(P_AO_RTI_PIN_MUX_REG) & (~(1<<14)), P_AO_RTI_PIN_MUX_REG);       // bit[14]: AO_PWM_C pinmux                  //0xc8100014
    writel(readl(P_AO_RTI_PULL_UP_REG) & (~(1<<12)), P_AO_RTI_PULL_UP_REG);       // bit[12]: disable AO_12 internal pull-up   //0xc810002c
    writel(readl(P_AO_RTI_PIN_MUX_REG) | (1<<17), P_AO_RTI_PIN_MUX_REG);          // bit[17]: AO_CEC pinmux                    //0xc8100014
    //unsigned long data32;
    // Assert SW reset AO_CEC
    //data32  = 0;
    //data32 |= 0 << 1;   // [2:1]    cntl_clk: 0=Disable clk (Power-off mode); 1=Enable gated clock (Normal mode); 2=Enable free-run clk (Debug mode).
    //data32 |= 1 << 0;   // [0]      sw_reset: 1=Reset
    writel(0x1, P_AO_CEC_GEN_CNTL);
    // Enable gated clock (Normal mode).
    writel(readl(P_AO_CEC_GEN_CNTL) | (1<<1), P_AO_CEC_GEN_CNTL);
    udelay__(100);
    // Release SW reset
    writel(readl(P_AO_CEC_GEN_CNTL) & ~(1<<0), P_AO_CEC_GEN_CNTL);

    // Enable all AO_CEC interrupt sources
    //writel(readl(P_AO_CEC_GEN_CNTL) | 0x6, P_AO_CEC_GEN_CNTL);
    //cec_wr_reg(CEC_CLOCK_DIV_H, 0x00 );
    //cec_wr_reg(CEC_CLOCK_DIV_L, 0x02 );
//    cec_wr_reg(CEC_LOGICAL_ADDR0, (0x1 << 4) | (cec_msg.log_addr & 0xf));
//    cec_rd_reg(CEC_LOGICAL_ADDR0);

    //Cec arbitration 3/5/7 bit time set.
    cec_arbit_bit_time_set(3, 0x118);
    cec_arbit_bit_time_set(5, 0x000);
    cec_arbit_bit_time_set(7, 0x2aa);
}

unsigned char remote_cec_ll_rx(void)
{
    int i;
    unsigned char rx_msg_length = cec_rd_reg(CEC_RX_MSG_LENGTH) + 1;

    cec_dbg_print("cec rx:", cec_msg.log_addr);
    for (i = 0; i < rx_msg_length; i++) {
        cec_msg.buf[cec_msg.rx_write_pos].msg[i] = cec_rd_reg(CEC_RX_MSG_0_HEADER +i);
        cec_dbg_print(" ", cec_msg.buf[cec_msg.rx_write_pos].msg[i]);
    }
    cec_dbg_prints("\n");

    //cec_dbg_print("rx op:0x",cec_msg.buf[cec_msg.rx_write_pos].msg[1]);

    //cec_wr_reg(CEC_RX_MSG_CMD,  RX_ACK_CURRENT);
    //cec_wr_reg(CEC_RX_MSG_CMD,  RX_NO_OP);

    //remote_cec_hw_reset();
    return 0;
}
void cec_buf_clear(void)
{
    int i;

    for (i = 0; i < 16; i++)
        cec_msg.buf[cec_msg.rx_read_pos].msg[i] = 0;
}

void cec_tx_buf_init(void)
{
    int i, j;
    for (j = 0; j < CEX_TX_MSG_BUF_NUM; j++) {
        for (i = 0; i < 16; i++) {
            cec_tx_msgs.msg[j].buf[i] = 0;
        }
        cec_tx_msgs.msg[j].retry = 0;
        cec_tx_msgs.msg[j].len = 0;
    }
}

int cec_queue_tx_msg(unsigned char *msg, unsigned char len)
{
    int s_idx, q_idx;

    s_idx = cec_tx_msgs.send_idx;
    q_idx = cec_tx_msgs.queue_idx;
    if (((q_idx + 1) & CEC_TX_MSG_BUF_MASK) == s_idx) {
        cec_dbg_prints("tx buffer full, abort msg\n");
        cec_reset_addr();
        return -1;
    }
    if (len && msg) {
        cec_memcpy(cec_tx_msgs.msg[q_idx].buf, msg, len);
        cec_tx_msgs.msg[q_idx].len = len;
        cec_tx_msgs.queue_idx = (q_idx + 1) & CEC_TX_MSG_BUF_MASK;
    }
}

int cec_triggle_tx(unsigned char *msg, unsigned char len)
{
    int i;

    if ((TX_IDLE == cec_rd_reg(CEC_TX_MSG_STATUS)) || (TX_DONE == cec_rd_reg(CEC_TX_MSG_STATUS))) {
        //writel(P_AO_DEBUG_REG0, (readl(P_AO_DEBUG_REG0) | (1 << 4)));
        cec_dbg_print("cec tx:", cec_msg.log_addr);
        for (i = 0; i < len; i++) {
            cec_wr_reg(CEC_TX_MSG_0_HEADER + i, msg[i]);
            cec_dbg_print(" ", msg[i]);
        }
        cec_dbg_prints("\n");
        //cec_dbg_print("tx op:0x", msg[1]);
        cec_wr_reg(CEC_TX_MSG_LENGTH, len-1);
        cec_wr_reg(CEC_TX_MSG_CMD, TX_REQ_CURRENT);//TX_REQ_NEXT
        return 0;
    }
    return -1;
}

int remote_cec_ll_tx(unsigned char *msg, unsigned char len)
{
    int s_idx, q_idx;

    cec_queue_tx_msg(msg, len);
    cec_triggle_tx(msg, len);

    return 0;
}

int ping_cec_ll_tx(unsigned char *msg, unsigned char len)
{
    int i;
    int ret = 0;
    unsigned int n = 300;
    unsigned int reg;

    ret = cec_rd_reg(CEC_RX_MSG_STATUS);
    cec_dbg_print("rx stat:", ret);
    ret = cec_rd_reg(CEC_TX_MSG_STATUS);
    cec_dbg_print(", tx stat:", ret);
    cec_dbg_prints("\n");

    while (cec_rd_reg(CEC_TX_MSG_STATUS) == TX_BUSY) {
        /*
         * waiting tx to idle if it is busy, other device may in tx state
         */
    }
    if (cec_rd_reg(CEC_TX_MSG_STATUS) == TX_ERROR)
        cec_wr_reg(CEC_TX_MSG_CMD, TX_NO_OP);

    for (i = 0; i < len; i++) {
        cec_wr_reg(CEC_TX_MSG_0_HEADER + i, msg[i]);
    }
    cec_wr_reg(CEC_TX_MSG_LENGTH, len-1);
    cec_wr_reg(CEC_TX_MSG_CMD, TX_REQ_CURRENT);//TX_REQ_NEXT
    ret = cec_rd_reg(CEC_RX_MSG_STATUS);
    cec_dbg_print("rx stat:", ret);
    ret = cec_rd_reg(CEC_TX_MSG_STATUS);
    cec_dbg_print(", tx stat:", ret);
    cec_dbg_prints("\n");

    while (1) {
        reg = cec_rd_reg(CEC_TX_MSG_STATUS);
        if ( reg == TX_DONE ) {
            ret = TX_DONE;
            cec_wr_reg(CEC_TX_MSG_CMD, TX_NO_OP);
            cec_dbg_prints("ping_cec_ll_tx:TX_DONE\n")
            break;
        }

        if (reg == TX_ERROR) {
            ret = TX_ERROR;
            cec_wr_reg(CEC_TX_MSG_CMD, TX_NO_OP);
            cec_dbg_prints("ping_cec_ll_tx:TX_ERROR\n")
            break;
        }
        if (!(n--)) {
            cec_dbg_prints("ping_cec_ll_tx:TX_BUSY\n")
            ret = TX_BUSY;
          //cec_wr_reg(CEC_TX_MSG_CMD, TX_ABORT);
            cec_wr_reg(CEC_TX_MSG_CMD, TX_NO_OP);
            break;
        }
        if (reg != TX_BUSY) {
            break;
        }
        udelay__(50);
    }

    return ret;
}

void cec_imageview_on(void)
{
    unsigned char msg[2];

    msg[0] = ((cec_msg.log_addr & 0xf) << 4)| CEC_TV_ADDR;
    msg[1] = CEC_OC_IMAGE_VIEW_ON;

    ping_cec_ll_tx(msg, 2);
}

void cec_report_physical_address(void)
{
    unsigned char msg[5];
    unsigned char phy_addr_ab = (readl(P_AO_DEBUG_REG1) >> 8) & 0xff;
    unsigned char phy_addr_cd = readl(P_AO_DEBUG_REG1) & 0xff;

    msg[0] = ((cec_msg.log_addr & 0xf) << 4)| CEC_BROADCAST_ADDR;
    msg[1] = CEC_OC_REPORT_PHYSICAL_ADDRESS;
    msg[2] = phy_addr_ab;
    msg[3] = phy_addr_cd;
    msg[4] = CEC_PLAYBACK_DEVICE_TYPE;

    remote_cec_ll_tx(msg, 5);
}

void cec_report_device_power_status(void)
{
    unsigned char msg[3];

    msg[0] = ((cec_msg.log_addr & 0xf) << 4)| CEC_TV_ADDR;
    msg[1] = CEC_OC_REPORT_POWER_STATUS;
    msg[2] = cec_msg.power_status;

    remote_cec_ll_tx(msg, 3);
}

void cec_set_stream_path(void)
{
//    unsigned char msg[4];

    unsigned char phy_addr_ab = (readl(P_AO_DEBUG_REG1) >> 8) & 0xff;
    unsigned char phy_addr_cd = readl(P_AO_DEBUG_REG1) & 0xff;

    if ((hdmi_cec_func_config >> CEC_FUNC_MASK) & 0x1) {
        if ((hdmi_cec_func_config >> AUTO_POWER_ON_MASK) & 0x1) {
            //cec_imageview_on();
            if ((phy_addr_ab == cec_msg.buf[cec_msg.rx_read_pos].msg[2]) && (phy_addr_cd == cec_msg.buf[cec_msg.rx_read_pos].msg[3]) )  {
                cec_msg.cec_power = 0x1;
            }
        }
    }
}

void cec_device_vendor_id(void)
{
    unsigned char msg[5];

    //00-00-00   (hex) There is no init,need usrer set.
    msg[0] = ((cec_msg.log_addr & 0xf) << 4)| CEC_BROADCAST_ADDR;
    msg[1] = CEC_OC_DEVICE_VENDOR_ID;
    msg[2] = 0x00;
    msg[3] = 0x00;
    msg[4] = 0x00;

    remote_cec_ll_tx(msg, 5);
}

void cec_feature_abort(void)
{
    if (cec_msg.buf[cec_msg.rx_read_pos].msg[1] != 0xf) {
        unsigned char msg[4];

        msg[0] = ((cec_msg.log_addr & 0xf) << 4) | CEC_TV_ADDR;
        msg[1] = CEC_OC_FEATURE_ABORT;
        msg[2] = cec_msg.buf[cec_msg.rx_read_pos].msg[1];
        msg[3] = CEC_UNRECONIZED_OPCODE;

        remote_cec_ll_tx(msg, 4);
    }
}

void cec_menu_status_smp(int menu_status)
{
    unsigned char msg[3];

    msg[0] = ((cec_msg.log_addr & 0xf) << 4)| CEC_TV_ADDR;
    msg[1] = CEC_OC_MENU_STATUS;
    msg[2] = menu_status;

    remote_cec_ll_tx(msg, 3);
}

void cec_inactive_source(void)
{
    unsigned char msg[4];
    unsigned char phy_addr_ab = (readl(P_AO_DEBUG_REG1) >> 8) & 0xff;
    unsigned char phy_addr_cd = readl(P_AO_DEBUG_REG1) & 0xff;

    msg[0] = ((cec_msg.log_addr & 0xf) << 4) | CEC_TV_ADDR;
    msg[1] = CEC_OC_INACTIVE_SOURCE;
    msg[2] = phy_addr_ab;
    msg[3] = phy_addr_cd;

    remote_cec_ll_tx(msg, 4);
}

void cec_set_standby(void)
{
    unsigned char msg[2];
    msg[0] = ((cec_msg.log_addr & 0xf) << 4) | CEC_BROADCAST_ADDR;
    msg[1] = CEC_OC_STANDBY;

    remote_cec_ll_tx(msg, 2);
}

void cec_give_deck_status(void)
{
    unsigned char msg[3];

    msg[0] = ((cec_msg.log_addr & 0xf) << 4) | CEC_TV_ADDR;
    msg[1] = CEC_OC_DECK_STATUS;
    msg[2] = 0x1a;

    remote_cec_ll_tx(msg, 3);
}

void cec_set_osd_name(void)
{
    unsigned char msg[16];
    unsigned char osd_len = cec_strlen(CEC_OSD_NAME);

    msg[0] = ((cec_msg.log_addr & 0xf) << 4) | CEC_TV_ADDR;
    msg[1] = CEC_OC_SET_OSD_NAME;
    cec_memcpy(&msg[2], CEC_OSD_NAME, osd_len);

    remote_cec_ll_tx(msg, osd_len + 2);
}

void cec_get_version(void)
{
    unsigned char dest_log_addr = cec_msg.log_addr & 0xf;
    unsigned char msg[3];

    if (0xf != dest_log_addr) {
        msg[0] = ((cec_msg.log_addr & 0xf) << 4) | CEC_TV_ADDR;
        msg[1] = CEC_OC_CEC_VERSION;
        msg[2] = CEC_VERSION_14A;
        remote_cec_ll_tx(msg, 3);
    }
}

unsigned int cec_handle_message(void)
{
    unsigned char    opcode;

    opcode = cec_msg.buf[cec_msg.rx_read_pos].msg[1];

    if ((hdmi_cec_func_config>>CEC_FUNC_MASK) & 0x1) {
        switch (opcode) {
        case CEC_OC_GET_CEC_VERSION:
            cec_get_version();
            break;
        case CEC_OC_GIVE_DECK_STATUS:
            cec_give_deck_status();
            break;
        case CEC_OC_GIVE_PHYSICAL_ADDRESS:
            cec_report_physical_address();
            break;
        case CEC_OC_GIVE_DEVICE_VENDOR_ID:
            cec_device_vendor_id();
            break;
        case CEC_OC_GIVE_OSD_NAME:
            cec_set_osd_name();
            break;
        case CEC_OC_SET_STREAM_PATH:
            cec_set_stream_path();
            break;
        case CEC_OC_GIVE_DEVICE_POWER_STATUS:
            cec_report_device_power_status();
            break;
        case CEC_OC_USER_CONTROL_PRESSED:
            if (((hdmi_cec_func_config>>CEC_FUNC_MASK) & 0x1) && ((hdmi_cec_func_config>>AUTO_POWER_ON_MASK) & 0x1) &&
                ((0x40 == cec_msg.buf[cec_msg.rx_read_pos].msg[2]) || (0x6d == cec_msg.buf[cec_msg.rx_read_pos].msg[2])
                || (0x09 == cec_msg.buf[cec_msg.rx_read_pos].msg[2]) ))
                cec_msg.cec_power = 0x1;
            //cec_dbg_print("key:0x", cec_msg.rx_read_pos);
            break;
        case CEC_OC_MENU_REQUEST:
            cec_menu_status_smp(DEVICE_MENU_INACTIVE);
            break;
        default:
            break;
        }
    }
    cec_rx_read_pos_plus();
    return 0;
}

void cec_reset_addr(void)
{
    remote_cec_hw_reset();
    cec_wr_reg(CEC_LOGICAL_ADDR0, 0);
    cec_hw_buf_clear();
    cec_wr_reg(CEC_LOGICAL_ADDR0, cec_msg.log_addr);
    udelay__(100);
    cec_wr_reg(CEC_LOGICAL_ADDR0, (0x1 << 4) | cec_msg.log_addr);
}

unsigned int cec_handler(void)
{
    unsigned char s_idx, q_idx;
    static int busy_count = 0;
    if (0xf == cec_rd_reg(CEC_RX_NUM_MSG)) {
        cec_wr_reg(CEC_RX_CLEAR_BUF, 0x1);
        cec_wr_reg(CEC_RX_CLEAR_BUF, 0x0);
        cec_wr_reg(CEC_RX_MSG_CMD,  RX_ACK_CURRENT);
        cec_wr_reg(CEC_RX_MSG_CMD, RX_NO_OP);
        cec_dbg_prints("error:hw_buf overflow\n");
    }

    switch (cec_rd_reg(CEC_RX_MSG_STATUS)) {
    case RX_DONE:
        if (1 == cec_rd_reg(CEC_RX_NUM_MSG)) {
            remote_cec_ll_rx();
            if ((cec_msg.log_addr == (0xf & cec_msg.buf[cec_msg.rx_write_pos].msg[0])) && (0x44 == cec_msg.buf[cec_msg.rx_write_pos].msg[1])
            && ((0x40 == cec_msg.buf[cec_msg.rx_write_pos].msg[2]) || (0x6d == cec_msg.buf[cec_msg.rx_write_pos].msg[2])))
            {
                cec_msg.cec_power = 0x1;
                //goto out;
            }
            (cec_msg.rx_write_pos == cec_msg.rx_buf_size - 1) ? (cec_msg.rx_write_pos = 0) : (cec_msg.rx_write_pos++);
        }
        cec_wr_reg(CEC_RX_MSG_CMD,  RX_ACK_CURRENT);
        cec_wr_reg(CEC_RX_MSG_CMD, RX_NO_OP);
        cec_dbg_prints("RX_DONE\n");
        break;
    case RX_ERROR:
        cec_dbg_prints("RX_ERROR\n");
        if (TX_ERROR == cec_rd_reg(CEC_TX_MSG_STATUS)) {
            cec_dbg_prints("TX_ERROR\n");
            cec_reset_addr();
        } else {
            cec_dbg_prints("TX_other\n");
            cec_wr_reg(CEC_RX_MSG_CMD,  RX_ACK_CURRENT);
            cec_wr_reg(CEC_RX_MSG_CMD, RX_NO_OP);
        }
        break;
    default:
        break;
    }

  //cec_dbg_print("tx_send_idx:", cec_tx_msgs.send_idx);
  //cec_dbg_print(" queue_idx:", cec_tx_msgs.queue_idx);
  //f_serial_puts("\n");
    switch (cec_rd_reg(CEC_TX_MSG_STATUS)) {
    case TX_DONE:
        cec_wr_reg(CEC_TX_MSG_CMD, TX_NO_OP);
        cec_dbg_prints("@TX_DONE\n");
        cec_tx_msgs.send_idx = (cec_tx_msgs.send_idx + 1) & CEC_TX_MSG_BUF_MASK;
        s_idx = cec_tx_msgs.send_idx;
        if (cec_tx_msgs.send_idx != cec_tx_msgs.queue_idx) {
            cec_triggle_tx(cec_tx_msgs.msg[s_idx].buf,
                           cec_tx_msgs.msg[s_idx].len);
        } else {
            cec_dbg_prints("@TX_FINISHED\n");
        }
        busy_count = 0;
        break;

    case TX_ERROR:
        cec_dbg_prints("@TX_ERROR\n");
        if (RX_ERROR == cec_rd_reg(CEC_RX_MSG_STATUS)) {
            cec_dbg_prints("@RX_ERROR\n");
            cec_reset_addr();
        } else {
            cec_wr_reg(CEC_TX_MSG_CMD, TX_NO_OP);
            s_idx = cec_tx_msgs.send_idx;
            if (cec_tx_msgs.msg[s_idx].retry < 5) {
                cec_tx_msgs.msg[s_idx].retry++;
                cec_triggle_tx(cec_tx_msgs.msg[s_idx].buf,
                               cec_tx_msgs.msg[s_idx].len);
            } else {
                cec_dbg_prints("TX retry too much, abort msg\n");
                cec_tx_msgs.send_idx = (cec_tx_msgs.send_idx + 1) & CEC_TX_MSG_BUF_MASK;
            }
        }
        //writel(P_AO_DEBUG_REG0, (readl(P_AO_DEBUG_REG0) & ~(1 << 4)));
        busy_count = 0;
        break;

     case TX_IDLE:
      //cec_dbg_prints("@TX_IDLE\n");
        s_idx = cec_tx_msgs.send_idx;
        if (cec_tx_msgs.send_idx != cec_tx_msgs.queue_idx) {    // triggle tx if idle
            cec_triggle_tx(cec_tx_msgs.msg[s_idx].buf,
                           cec_tx_msgs.msg[s_idx].len);
        }
        busy_count = 0;
        break;

    case TX_BUSY:
        busy_count++;
        if (busy_count >= 2000) {
            f_serial_puts("busy too long, reset hw\n");
            cec_reset_addr();
            busy_count = 0;
        }
        break;

     default:
        break;
    }
    if (cec_msg.rx_read_pos != cec_msg.rx_write_pos) {
        cec_handle_message();
    }

    return 0;
}

void cec_node_init(void)
{
    static int i = 0;
    static unsigned int retry = 0;
    static int regist_devs = 0;
    static enum _cec_log_dev_addr_e *probe = NULL;

    int tx_stat;
    unsigned char msg[1];
    unsigned int kern_log_addr = (readl(P_AO_DEBUG_REG1) >> 16) & 0xf;
    enum _cec_log_dev_addr_e player_dev[3][3] =
        {{CEC_PLAYBACK_DEVICE_1_ADDR, CEC_PLAYBACK_DEVICE_2_ADDR, CEC_PLAYBACK_DEVICE_3_ADDR},
         {CEC_PLAYBACK_DEVICE_2_ADDR, CEC_PLAYBACK_DEVICE_3_ADDR, CEC_PLAYBACK_DEVICE_1_ADDR},
         {CEC_PLAYBACK_DEVICE_3_ADDR, CEC_PLAYBACK_DEVICE_1_ADDR, CEC_PLAYBACK_DEVICE_2_ADDR}};

    if (retry >= 12) {  // retry all device addr
        cec_msg.log_addr = 0x0f;
        f_serial_puts("failed on retried all possible address\n");
        return ;
    }
    if (probe == NULL) {
        cec_msg.rx_read_pos = 0;
        cec_msg.rx_write_pos = 0;
        cec_msg.rx_buf_size = 16;

        cec_msg.power_status = 1;
        cec_msg.len = 0;
        cec_msg.cec_power = 0;
        cec_msg.test = 0x0;
        cec_tx_msgs.send_idx = 0;
        cec_tx_msgs.queue_idx = 0;
        cec_tx_buf_init();
        cec_buf_clear();
        cec_wr_reg(CEC_LOGICAL_ADDR0, 0);
        cec_hw_buf_clear();
        cec_wr_reg(CEC_LOGICAL_ADDR0, 0xf);
        udelay__(100);
        cec_wr_reg(CEC_LOGICAL_ADDR0, (0x1 << 4) | 0xf);
        /*
         * use kernel cec logic address to detect which logic address is the
         * started one to allocate.
         */
        cec_dbg_print("kern log_addr:0x", kern_log_addr);
        f_serial_puts("\n");
        for (i = 0; i < 3; i++) {
            if (kern_log_addr == player_dev[i][0]) {
                probe = player_dev[i];
                break;
            }
        }
        if (probe == NULL) {
            probe = player_dev[0];
        }
        i = 0;
    }

    msg[0] = (probe[i]<<4) | probe[i];
    tx_stat = ping_cec_ll_tx(msg, 1);
    if (tx_stat == TX_BUSY) {   // can't get cec bus
        retry++;
        remote_cec_hw_reset();
        if (!(retry & 0x03)) {
            cec_dbg_print("retry too much, log_addr:0x", probe[i]);
            f_serial_puts("\n");
        } else {
            i -= 1;
        }
    } else if (tx_stat == TX_ERROR) {
        cec_wr_reg(CEC_LOGICAL_ADDR0, 0);
        cec_hw_buf_clear();
        cec_wr_reg(CEC_LOGICAL_ADDR0, probe[i]);
        udelay__(100);
        cec_wr_reg(CEC_LOGICAL_ADDR0, (0x1 << 4) | probe[i]);
        cec_msg.log_addr = probe[i];
        cec_dbg_print("Set cec log_addr:0x", cec_msg.log_addr);
        cec_dbg_print(", ADDR0:", cec_rd_reg(CEC_LOGICAL_ADDR0));
        f_serial_puts("\n");
        return ;
    } else if (tx_stat == TX_DONE) {
        cec_dbg_print("sombody takes cec log_addr:0x", probe[i]);
        f_serial_puts("\n");
        regist_devs |= (1 << i);
        retry += (4 - (retry & 0x03));
        if (regist_devs == 0x07) {
            // No avilable logical address
            cec_msg.log_addr = 0x0f;
            cec_wr_reg(CEC_LOGICAL_ADDR0, (0x1 << 4) | 0xf);
            f_serial_puts("CEC allocate logic address failed\n");
        }
    }
    i++;
    if (i == 3) {
        i = 0;
    }
}

#endif
