$date
	Fri Dec 18 19:02:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testmod $end
$var wire 3 ! ct [2:0] $end
$var reg 1 " c $end
$var reg 1 # r $end
$scope module countbeh $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5
b0 !
b0 $
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
0#
#105
b1 !
b1 $
1"
#110
0"
#115
b10 !
b10 $
1"
#120
0"
#125
b11 !
b11 $
1"
#130
0"
#135
b100 !
b100 $
1"
#140
0"
#145
b101 !
b101 $
1"
#150
0"
#155
b110 !
b110 $
1"
#160
0"
#165
b111 !
b111 $
1"
#170
0"
#175
b0 !
b0 $
1"
#180
0"
#185
b1 !
b1 $
1"
#190
0"
#195
b10 !
b10 $
1"
#200
0"
#205
b11 !
b11 $
1"
#210
0"
#215
b100 !
b100 $
1"
#220
0"
#225
b101 !
b101 $
1"
#230
0"
#235
b110 !
b110 $
1"
#240
0"
#245
b111 !
b111 $
1"
#250
0"
#255
b0 !
b0 $
1"
#260
0"
#265
b1 !
b1 $
1"
#270
0"
#275
b10 !
b10 $
1"
#280
0"
#285
b11 !
b11 $
1"
#290
0"
#295
b100 !
b100 $
1"
#300
0"
