

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt'
================================================================
* Date:           Sat Dec 10 11:47:21 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt   |        ?|        ?|       203|          -|          -|     ?|        no|
        | + VITIS_LOOP_183_1  |       24|       24|         3|          -|          -|     8|        no|
        | + VITIS_LOOP_183_1  |       24|       24|         3|          -|          -|     8|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 20 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 19 
17 --> 18 
18 --> 16 
19 --> 9 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%offset = alloca i32 1"   --->   Operation 24 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext"   --->   Operation 25 'read' 'ciphertext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext"   --->   Operation 26 'read' 'plaintext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext_length"   --->   Operation 27 'read' 'plaintext_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%nonce_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %nonce"   --->   Operation 28 'read' 'nonce_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%key_read = read i128 @_ssdm_op_Read.s_axilite.i128, i128 %key"   --->   Operation 29 'read' 'key_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_round_key_V = alloca i64 1" [hw-impl/src/pynqrypt.cpp:135]   --->   Operation 30 'alloca' 'p_round_key_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pynqrypt_round_keys_V = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 31 'alloca' 'pynqrypt_round_keys_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 96, i32 127"   --->   Operation 32 'partselect' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 0" [hw-impl/src/pynqrypt.cpp:137]   --->   Operation 33 'getelementptr' 'p_round_key_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln137 = store i32 %tmp7, i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:137]   --->   Operation 34 'store' 'store_ln137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 64, i32 95"   --->   Operation 35 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 1" [hw-impl/src/pynqrypt.cpp:138]   --->   Operation 36 'getelementptr' 'p_round_key_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %tmp_s, i6 %p_round_key_V_addr_1" [hw-impl/src/pynqrypt.cpp:138]   --->   Operation 37 'store' 'store_ln138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 32, i32 63"   --->   Operation 38 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %key_read"   --->   Operation 39 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 40 'partselect' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 41 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 35" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 42 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %ciphertext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 43 'partselect' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln18 = store i60 0, i60 %offset" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 44 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 2" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 45 'getelementptr' 'p_round_key_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln139 = store i32 %tmp_1, i6 %p_round_key_V_addr_2" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 46 'store' 'store_ln139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 3" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 47 'getelementptr' 'p_round_key_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln140 = store i32 %trunc_ln628, i6 %p_round_key_V_addr_3" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 48 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i60 %trunc_ln18_1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 49 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln18" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 57 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 59 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [hw-impl/src/pynqrypt_hls.cpp:3]   --->   Operation 61 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 1024, void @empty_5, void @empty_11, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %key"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %nonce"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_15, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %plaintext_length"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i60 %trunc_ln18_2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 79 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln18_1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 80 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 81 'writereq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 82 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.81>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%i_6 = load i60 %offset" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 83 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (2.81ns)   --->   "%icmp_ln18 = icmp_eq  i60 %i_6, i60 %trunc_ln18_3" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 84 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 85 [1/1] (3.41ns)   --->   "%i_3 = add i60 %i_6, i60 1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 85 'add' 'i_3' <Predicate = true> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.i.split, void %_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 86 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (7.30ns)   --->   "%block_V = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 87 'read' 'block_V' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 88 'writeresp' 'empty_33' <Predicate = (icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 89 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln183 = br void %for.inc.i.i5" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 90 'br' 'br_ln183' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 3.92>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %block_V, void %for.inc.i.split, i128 %p_Result_s, void %for.inc.i.i5.split"   --->   Operation 91 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %for.inc.i.split, i4 %i_2, void %for.inc.i.i5.split"   --->   Operation 92 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln183 = icmp_eq  i4 %i, i4 8" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 93 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 94 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i, i4 1" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 95 'add' 'i_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %for.inc.i.i5.split, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 96 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i4 %i" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 97 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln184, i3 0" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i6 %shl_ln"   --->   Operation 99 'zext' 'zext_ln628' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.97ns)   --->   "%xor_ln185 = xor i7 %zext_ln628, i7 127" [hw-impl/src/pynqrypt.cpp:185]   --->   Operation 100 'xor' 'xor_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (1.82ns)   --->   "%sub_ln185 = sub i7 120, i7 %zext_ln628" [hw-impl/src/pynqrypt.cpp:185]   --->   Operation 101 'sub' 'sub_ln185' <Predicate = (!icmp_ln183)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%offword_V = trunc i60 %i_6" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 102 'trunc' 'offword_V' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %nonce_read, i32 %offword_V"   --->   Operation 103 'bitconcatenate' 'p_Result_6' <Predicate = (icmp_ln183)> <Delay = 0.00>
ST_12 : Operation 104 [2/2] (2.62ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %pynqrypt_round_keys_V, i128 %p_Result_6, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 104 'call' 'block_nonce_V_1' <Predicate = (icmp_ln183)> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 105 [1/1] (1.48ns)   --->   "%icmp_ln628 = icmp_ugt  i7 %sub_ln185, i7 %xor_ln185"   --->   Operation 105 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%tmp = partselect i128 @llvm.part.select.i128, i128 %p_Val2_s, i32 127, i32 0"   --->   Operation 106 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (1.87ns)   --->   "%sub_ln628 = sub i7 %sub_ln185, i7 %xor_ln185"   --->   Operation 107 'sub' 'sub_ln628' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%or_ln628 = or i6 7, i6 %shl_ln"   --->   Operation 108 'or' 'or_ln628' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln628"   --->   Operation 109 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (1.87ns)   --->   "%sub_ln628_1 = sub i7 %xor_ln185, i7 %sub_ln185"   --->   Operation 110 'sub' 'sub_ln628_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_2)   --->   "%select_ln628 = select i1 %icmp_ln628, i7 %sub_ln628, i7 %sub_ln628_1"   --->   Operation 111 'select' 'select_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%select_ln628_1 = select i1 %icmp_ln628, i128 %tmp, i128 %p_Val2_s"   --->   Operation 112 'select' 'select_ln628_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%select_ln628_2 = select i1 %icmp_ln628, i7 %tmp_2, i7 %sub_ln185"   --->   Operation 113 'select' 'select_ln628_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_2)   --->   "%xor_ln628 = xor i7 %select_ln628, i7 127"   --->   Operation 114 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%zext_ln628_2 = zext i7 %select_ln628_2"   --->   Operation 115 'zext' 'zext_ln628_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_2)   --->   "%zext_ln628_3 = zext i7 %xor_ln628"   --->   Operation 116 'zext' 'zext_ln628_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln628_1 = lshr i128 %select_ln628_1, i128 %zext_ln628_2"   --->   Operation 117 'lshr' 'lshr_ln628_1' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (3.04ns) (out node of the LUT)   --->   "%lshr_ln628_2 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_3"   --->   Operation 118 'lshr' 'lshr_ln628_2' <Predicate = true> <Delay = 3.04> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (1.48ns)   --->   "%icmp_ln368 = icmp_ugt  i7 %sub_ln185, i7 %xor_ln185"   --->   Operation 119 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%select_ln368 = select i1 %icmp_ln368, i7 %sub_ln185, i7 %xor_ln185"   --->   Operation 120 'select' 'select_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%select_ln368_1 = select i1 %icmp_ln368, i7 %xor_ln185, i7 %sub_ln185"   --->   Operation 121 'select' 'select_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%xor_ln368_1 = xor i7 %select_ln368, i7 127"   --->   Operation 122 'xor' 'xor_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln368_3 = zext i7 %select_ln368_1"   --->   Operation 123 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln368_4 = zext i7 %xor_ln368_1"   --->   Operation 124 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%shl_ln368_3 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln368_3"   --->   Operation 125 'shl' 'shl_ln368_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%lshr_ln368 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln368_4"   --->   Operation 126 'lshr' 'lshr_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln368_1 = and i128 %shl_ln368_3, i128 %lshr_ln368"   --->   Operation 127 'and' 'and_ln368_1' <Predicate = true> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.81>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 128 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%zext_ln628_1 = zext i6 %shl_ln"   --->   Operation 129 'zext' 'zext_ln628_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%lshr_ln628 = lshr i128 %p_Val2_s, i128 %zext_ln628_1"   --->   Operation 130 'lshr' 'lshr_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%temp_V = trunc i128 %lshr_ln628"   --->   Operation 131 'trunc' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%p_Result_4 = and i128 %lshr_ln628_1, i128 %lshr_ln628_2"   --->   Operation 132 'and' 'p_Result_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%trunc_ln368 = trunc i128 %p_Result_4"   --->   Operation 133 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i6 %shl_ln"   --->   Operation 134 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%shl_ln368 = shl i128 255, i128 %zext_ln368"   --->   Operation 135 'shl' 'shl_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%xor_ln368 = xor i128 %shl_ln368, i128 340282366920938463463374607431768211455"   --->   Operation 136 'xor' 'xor_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%and_ln368 = and i128 %p_Val2_s, i128 %xor_ln368"   --->   Operation 137 'and' 'and_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%zext_ln368_1 = zext i8 %trunc_ln368"   --->   Operation 138 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%shl_ln368_1 = shl i128 %zext_ln368_1, i128 %zext_ln368"   --->   Operation 139 'shl' 'shl_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%p_Result_5 = or i128 %and_ln368, i128 %shl_ln368_1"   --->   Operation 140 'or' 'p_Result_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%zext_ln186 = zext i8 %temp_V"   --->   Operation 141 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%or_ln368 = or i6 7, i6 %shl_ln"   --->   Operation 142 'or' 'or_ln368' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln368"   --->   Operation 143 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%select_ln368_2 = select i1 %icmp_ln368, i7 %tmp_4, i7 %sub_ln185"   --->   Operation 144 'select' 'select_ln368_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_2)   --->   "%zext_ln368_2 = zext i7 %select_ln368_2"   --->   Operation 145 'zext' 'zext_ln368_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (4.89ns) (out node of the LUT)   --->   "%shl_ln368_2 = shl i128 %zext_ln186, i128 %zext_ln368_2"   --->   Operation 146 'shl' 'shl_ln368_2' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_5 = partselect i128 @llvm.part.select.i128, i128 %shl_ln368_2, i32 127, i32 0"   --->   Operation 147 'partselect' 'tmp_5' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln368_3 = select i1 %icmp_ln368, i128 %tmp_5, i128 %shl_ln368_2"   --->   Operation 148 'select' 'select_ln368_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_2)   --->   "%xor_ln368_2 = xor i128 %and_ln368_1, i128 340282366920938463463374607431768211455"   --->   Operation 149 'xor' 'xor_ln368_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (3.25ns) (out node of the LUT)   --->   "%and_ln368_2 = and i128 %p_Result_5, i128 %xor_ln368_2"   --->   Operation 150 'and' 'and_ln368_2' <Predicate = true> <Delay = 3.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln368_3 = and i128 %select_ln368_3, i128 %and_ln368_1"   --->   Operation 151 'and' 'and_ln368_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_s = or i128 %and_ln368_2, i128 %and_ln368_3"   --->   Operation 152 'or' 'p_Result_s' <Predicate = true> <Delay = 1.92> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln183 = br void %for.inc.i.i5" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 153 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>

State 15 <SV = 12> <Delay = 5.32>
ST_15 : Operation 154 [1/2] (4.28ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %pynqrypt_round_keys_V, i128 %p_Result_6, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 154 'call' 'block_nonce_V_1' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 155 [1/1] (1.03ns)   --->   "%block_V_2 = xor i128 %block_nonce_V_1, i128 %p_Val2_s"   --->   Operation 155 'xor' 'block_V_2' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (1.58ns)   --->   "%br_ln183 = br void %for.inc.i15.i" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 156 'br' 'br_ln183' <Predicate = true> <Delay = 1.58>

State 16 <SV = 13> <Delay = 2.89>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i128 %block_V_2, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i, i128 %p_Result_3, void %for.inc.i15.i.split"   --->   Operation 157 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%i_4 = phi i4 0, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i, i4 %i_5, void %for.inc.i15.i.split"   --->   Operation 158 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (1.30ns)   --->   "%icmp_ln183_1 = icmp_eq  i4 %i_4, i4 8" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 159 'icmp' 'icmp_ln183_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 160 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i_4, i4 1" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 161 'add' 'i_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183_1, void %for.inc.i15.i.split, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit16.i" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 162 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i4 %i_4" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 163 'trunc' 'trunc_ln184_1' <Predicate = (!icmp_ln183_1)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln184_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln184_1, i3 0" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 164 'bitconcatenate' 'shl_ln184_1' <Predicate = (!icmp_ln183_1)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln628_4 = zext i6 %shl_ln184_1"   --->   Operation 165 'zext' 'zext_ln628_4' <Predicate = (!icmp_ln183_1)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.97ns)   --->   "%xor_ln185_1 = xor i7 %zext_ln628_4, i7 127" [hw-impl/src/pynqrypt.cpp:185]   --->   Operation 166 'xor' 'xor_ln185_1' <Predicate = (!icmp_ln183_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (1.82ns)   --->   "%sub_ln185_1 = sub i7 120, i7 %zext_ln628_4" [hw-impl/src/pynqrypt.cpp:185]   --->   Operation 167 'sub' 'sub_ln185_1' <Predicate = (!icmp_ln183_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln18 = store i60 %i_3, i60 %offset" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 168 'store' 'store_ln18' <Predicate = (icmp_ln183_1)> <Delay = 1.58>

State 17 <SV = 14> <Delay = 6.38>
ST_17 : Operation 169 [1/1] (1.48ns)   --->   "%icmp_ln628_1 = icmp_ugt  i7 %sub_ln185_1, i7 %xor_ln185_1"   --->   Operation 169 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%tmp_6 = partselect i128 @llvm.part.select.i128, i128 %p_Val2_2, i32 127, i32 0"   --->   Operation 170 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (1.87ns)   --->   "%sub_ln628_2 = sub i7 %sub_ln185_1, i7 %xor_ln185_1"   --->   Operation 171 'sub' 'sub_ln628_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%or_ln628_1 = or i6 7, i6 %shl_ln184_1"   --->   Operation 172 'or' 'or_ln628_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln628_1"   --->   Operation 173 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (1.87ns)   --->   "%sub_ln628_3 = sub i7 %xor_ln185_1, i7 %sub_ln185_1"   --->   Operation 174 'sub' 'sub_ln628_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_5)   --->   "%select_ln628_3 = select i1 %icmp_ln628_1, i7 %sub_ln628_2, i7 %sub_ln628_3"   --->   Operation 175 'select' 'select_ln628_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%select_ln628_4 = select i1 %icmp_ln628_1, i128 %tmp_6, i128 %p_Val2_2"   --->   Operation 176 'select' 'select_ln628_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%select_ln628_5 = select i1 %icmp_ln628_1, i7 %tmp_7, i7 %sub_ln185_1"   --->   Operation 177 'select' 'select_ln628_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_5)   --->   "%xor_ln628_1 = xor i7 %select_ln628_3, i7 127"   --->   Operation 178 'xor' 'xor_ln628_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%zext_ln628_6 = zext i7 %select_ln628_5"   --->   Operation 179 'zext' 'zext_ln628_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_5)   --->   "%zext_ln628_7 = zext i7 %xor_ln628_1"   --->   Operation 180 'zext' 'zext_ln628_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln628_4 = lshr i128 %select_ln628_4, i128 %zext_ln628_6"   --->   Operation 181 'lshr' 'lshr_ln628_4' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (3.04ns) (out node of the LUT)   --->   "%lshr_ln628_5 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_7"   --->   Operation 182 'lshr' 'lshr_ln628_5' <Predicate = true> <Delay = 3.04> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (1.48ns)   --->   "%icmp_ln368_1 = icmp_ugt  i7 %sub_ln185_1, i7 %xor_ln185_1"   --->   Operation 183 'icmp' 'icmp_ln368_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_5)   --->   "%select_ln368_4 = select i1 %icmp_ln368_1, i7 %sub_ln185_1, i7 %xor_ln185_1"   --->   Operation 184 'select' 'select_ln368_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_5)   --->   "%select_ln368_5 = select i1 %icmp_ln368_1, i7 %xor_ln185_1, i7 %sub_ln185_1"   --->   Operation 185 'select' 'select_ln368_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_5)   --->   "%xor_ln368_4 = xor i7 %select_ln368_4, i7 127"   --->   Operation 186 'xor' 'xor_ln368_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_5)   --->   "%zext_ln368_8 = zext i7 %select_ln368_5"   --->   Operation 187 'zext' 'zext_ln368_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_5)   --->   "%zext_ln368_9 = zext i7 %xor_ln368_4"   --->   Operation 188 'zext' 'zext_ln368_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_5)   --->   "%shl_ln368_7 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln368_8"   --->   Operation 189 'shl' 'shl_ln368_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_5)   --->   "%lshr_ln368_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln368_9"   --->   Operation 190 'lshr' 'lshr_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln368_5 = and i128 %shl_ln368_7, i128 %lshr_ln368_1"   --->   Operation 191 'and' 'and_ln368_5' <Predicate = true> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.81>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 192 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%zext_ln628_5 = zext i6 %shl_ln184_1"   --->   Operation 193 'zext' 'zext_ln628_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%lshr_ln628_3 = lshr i128 %p_Val2_2, i128 %zext_ln628_5"   --->   Operation 194 'lshr' 'lshr_ln628_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%temp_V_1 = trunc i128 %lshr_ln628_3"   --->   Operation 195 'trunc' 'temp_V_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%p_Result_7 = and i128 %lshr_ln628_4, i128 %lshr_ln628_5"   --->   Operation 196 'and' 'p_Result_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%trunc_ln368_1 = trunc i128 %p_Result_7"   --->   Operation 197 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i6 %shl_ln184_1"   --->   Operation 198 'zext' 'zext_ln368_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%shl_ln368_4 = shl i128 255, i128 %zext_ln368_5"   --->   Operation 199 'shl' 'shl_ln368_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%xor_ln368_3 = xor i128 %shl_ln368_4, i128 340282366920938463463374607431768211455"   --->   Operation 200 'xor' 'xor_ln368_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%and_ln368_4 = and i128 %p_Val2_2, i128 %xor_ln368_3"   --->   Operation 201 'and' 'and_ln368_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%zext_ln368_6 = zext i8 %trunc_ln368_1"   --->   Operation 202 'zext' 'zext_ln368_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%shl_ln368_5 = shl i128 %zext_ln368_6, i128 %zext_ln368_5"   --->   Operation 203 'shl' 'shl_ln368_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%p_Result_8 = or i128 %and_ln368_4, i128 %shl_ln368_5"   --->   Operation 204 'or' 'p_Result_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%zext_ln186_4 = zext i8 %temp_V_1"   --->   Operation 205 'zext' 'zext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%or_ln368_3 = or i6 7, i6 %shl_ln184_1"   --->   Operation 206 'or' 'or_ln368_3' <Predicate = (icmp_ln368_1)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln368_3"   --->   Operation 207 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln368_1)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%select_ln368_6 = select i1 %icmp_ln368_1, i7 %tmp_9, i7 %sub_ln185_1"   --->   Operation 208 'select' 'select_ln368_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368_6)   --->   "%zext_ln368_7 = zext i7 %select_ln368_6"   --->   Operation 209 'zext' 'zext_ln368_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (4.89ns) (out node of the LUT)   --->   "%shl_ln368_6 = shl i128 %zext_ln186_4, i128 %zext_ln368_7"   --->   Operation 210 'shl' 'shl_ln368_6' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_10 = partselect i128 @llvm.part.select.i128, i128 %shl_ln368_6, i32 127, i32 0"   --->   Operation 211 'partselect' 'tmp_10' <Predicate = (icmp_ln368_1)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%select_ln368_7 = select i1 %icmp_ln368_1, i128 %tmp_10, i128 %shl_ln368_6"   --->   Operation 212 'select' 'select_ln368_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_6)   --->   "%xor_ln368_5 = xor i128 %and_ln368_5, i128 340282366920938463463374607431768211455"   --->   Operation 213 'xor' 'xor_ln368_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (3.25ns) (out node of the LUT)   --->   "%and_ln368_6 = and i128 %p_Result_8, i128 %xor_ln368_5"   --->   Operation 214 'and' 'and_ln368_6' <Predicate = true> <Delay = 3.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln368_7 = and i128 %select_ln368_7, i128 %and_ln368_5"   --->   Operation 215 'and' 'and_ln368_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_3 = or i128 %and_ln368_6, i128 %and_ln368_7"   --->   Operation 216 'or' 'p_Result_3' <Predicate = true> <Delay = 1.92> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln183 = br void %for.inc.i15.i" [hw-impl/src/pynqrypt.cpp:183]   --->   Operation 217 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 7.30>
ST_19 : Operation 218 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr_1, i128 %p_Val2_2, i16 65535" [hw-impl/src/pynqrypt.cpp:29]   --->   Operation 218 'write' 'write_ln29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 219 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 20 <SV = 10> <Delay = 7.30>
ST_20 : Operation 220 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 220 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 7.30>
ST_21 : Operation 221 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 221 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 12> <Delay = 7.30>
ST_22 : Operation 222 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 222 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 13> <Delay = 7.30>
ST_23 : Operation 223 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 223 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 224 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.25ns
The critical path consists of the following:
	s_axi read operation ('key_read') on port 'key' [33]  (1 ns)
	'store' operation ('store_ln137', hw-impl/src/pynqrypt.cpp:137) of variable 'tmp7' on array '_round_key.V', hw-impl/src/pynqrypt.cpp:135 [38]  (3.25 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', hw-impl/src/pynqrypt.cpp:18) [53]  (0 ns)
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [55]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [55]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [55]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [55]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [55]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [55]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [55]  (7.3 ns)

 <State 9>: 2.82ns
The critical path consists of the following:
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:35) on local variable 'offset' [63]  (0 ns)
	'icmp' operation ('icmp_ln18', hw-impl/src/pynqrypt.cpp:18) [64]  (2.82 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', hw-impl/src/pynqrypt_hls.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt_hls.cpp:23) [206]  (7.3 ns)

 <State 11>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('block.V', hw-impl/src/pynqrypt.cpp:20) ('__Result__') [72]  (1.59 ns)

 <State 12>: 3.92ns
The critical path consists of the following:
	'call' operation ('block_nonce.V', hw-impl/src/pynqrypt.cpp:24) to 'aes_encrypt_block' [136]  (2.62 ns)
	blocking operation 1.3 ns on control path)

 <State 13>: 6.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln628') [88]  (1.49 ns)
	'select' operation ('select_ln628_1') [95]  (0 ns)
	'lshr' operation ('lshr_ln628_1') [100]  (4.89 ns)

 <State 14>: 6.82ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln628') [84]  (0 ns)
	'shl' operation ('shl_ln368_2') [122]  (4.89 ns)
	'select' operation ('select_ln368_3') [124]  (0 ns)
	'and' operation ('and_ln368_3') [130]  (0 ns)
	'or' operation ('__Result__') [131]  (1.92 ns)

 <State 15>: 5.32ns
The critical path consists of the following:
	'call' operation ('block_nonce.V', hw-impl/src/pynqrypt.cpp:24) to 'aes_encrypt_block' [136]  (4.29 ns)
	'xor' operation ('block.V') [137]  (1.03 ns)

 <State 16>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hw-impl/src/pynqrypt.cpp:183) [141]  (0 ns)
	'sub' operation ('sub_ln185_1', hw-impl/src/pynqrypt.cpp:185) [155]  (1.83 ns)
	blocking operation 1.06 ns on control path)

 <State 17>: 6.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln628_1') [156]  (1.49 ns)
	'select' operation ('select_ln628_4') [163]  (0 ns)
	'lshr' operation ('lshr_ln628_4') [168]  (4.89 ns)

 <State 18>: 6.82ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln628_3') [152]  (0 ns)
	'shl' operation ('shl_ln368_6') [190]  (4.89 ns)
	'select' operation ('select_ln368_7') [192]  (0 ns)
	'and' operation ('and_ln368_7') [198]  (0 ns)
	'or' operation ('__Result__') [199]  (1.92 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln29', hw-impl/src/pynqrypt.cpp:29) on port 'gmem' (hw-impl/src/pynqrypt.cpp:29) [202]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', hw-impl/src/pynqrypt_hls.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt_hls.cpp:23) [206]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', hw-impl/src/pynqrypt_hls.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt_hls.cpp:23) [206]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', hw-impl/src/pynqrypt_hls.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt_hls.cpp:23) [206]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_33', hw-impl/src/pynqrypt_hls.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt_hls.cpp:23) [206]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
