
Panel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005148  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08005200  08005200  00006200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052e0  080052e0  00007014  2**0
                  CONTENTS
  4 .ARM          00000000  080052e0  080052e0  00007014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080052e0  080052e0  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080052e0  080052e0  000062e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052e8  080052e8  000062e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080052ec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000574  20000014  08005300  00007014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000588  08005300  00007588  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001350f  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002634  00000000  00000000  0001a54b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  0001cb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b08  00000000  00000000  0001d968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017635  00000000  00000000  0001e470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011791  00000000  00000000  00035aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d073  00000000  00000000  00047236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d42a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032d0  00000000  00000000  000d42ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  000d75bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000014 	.word	0x20000014
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080051e8 	.word	0x080051e8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000018 	.word	0x20000018
 80000fc:	080051e8 	.word	0x080051e8

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <__aeabi_cfrcmple>:
 8000218:	4684      	mov	ip, r0
 800021a:	0008      	movs	r0, r1
 800021c:	4661      	mov	r1, ip
 800021e:	e7ff      	b.n	8000220 <__aeabi_cfcmpeq>

08000220 <__aeabi_cfcmpeq>:
 8000220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000222:	f000 f8ab 	bl	800037c <__lesf2>
 8000226:	2800      	cmp	r0, #0
 8000228:	d401      	bmi.n	800022e <__aeabi_cfcmpeq+0xe>
 800022a:	2100      	movs	r1, #0
 800022c:	42c8      	cmn	r0, r1
 800022e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000230 <__aeabi_fcmpeq>:
 8000230:	b510      	push	{r4, lr}
 8000232:	f000 f82b 	bl	800028c <__eqsf2>
 8000236:	4240      	negs	r0, r0
 8000238:	3001      	adds	r0, #1
 800023a:	bd10      	pop	{r4, pc}

0800023c <__aeabi_fcmplt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 f89d 	bl	800037c <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	db01      	blt.n	800024a <__aeabi_fcmplt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			@ (mov r8, r8)

08000250 <__aeabi_fcmple>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 f893 	bl	800037c <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	dd01      	ble.n	800025e <__aeabi_fcmple+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			@ (mov r8, r8)

08000264 <__aeabi_fcmpgt>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 f839 	bl	80002dc <__gesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dc01      	bgt.n	8000272 <__aeabi_fcmpgt+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			@ (mov r8, r8)

08000278 <__aeabi_fcmpge>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 f82f 	bl	80002dc <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	da01      	bge.n	8000286 <__aeabi_fcmpge+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			@ (mov r8, r8)

0800028c <__eqsf2>:
 800028c:	b570      	push	{r4, r5, r6, lr}
 800028e:	0042      	lsls	r2, r0, #1
 8000290:	024e      	lsls	r6, r1, #9
 8000292:	004c      	lsls	r4, r1, #1
 8000294:	0245      	lsls	r5, r0, #9
 8000296:	0a6d      	lsrs	r5, r5, #9
 8000298:	0e12      	lsrs	r2, r2, #24
 800029a:	0fc3      	lsrs	r3, r0, #31
 800029c:	0a76      	lsrs	r6, r6, #9
 800029e:	0e24      	lsrs	r4, r4, #24
 80002a0:	0fc9      	lsrs	r1, r1, #31
 80002a2:	2aff      	cmp	r2, #255	@ 0xff
 80002a4:	d010      	beq.n	80002c8 <__eqsf2+0x3c>
 80002a6:	2cff      	cmp	r4, #255	@ 0xff
 80002a8:	d00c      	beq.n	80002c4 <__eqsf2+0x38>
 80002aa:	2001      	movs	r0, #1
 80002ac:	42a2      	cmp	r2, r4
 80002ae:	d10a      	bne.n	80002c6 <__eqsf2+0x3a>
 80002b0:	42b5      	cmp	r5, r6
 80002b2:	d108      	bne.n	80002c6 <__eqsf2+0x3a>
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d00f      	beq.n	80002d8 <__eqsf2+0x4c>
 80002b8:	2a00      	cmp	r2, #0
 80002ba:	d104      	bne.n	80002c6 <__eqsf2+0x3a>
 80002bc:	0028      	movs	r0, r5
 80002be:	1e43      	subs	r3, r0, #1
 80002c0:	4198      	sbcs	r0, r3
 80002c2:	e000      	b.n	80002c6 <__eqsf2+0x3a>
 80002c4:	2001      	movs	r0, #1
 80002c6:	bd70      	pop	{r4, r5, r6, pc}
 80002c8:	2001      	movs	r0, #1
 80002ca:	2cff      	cmp	r4, #255	@ 0xff
 80002cc:	d1fb      	bne.n	80002c6 <__eqsf2+0x3a>
 80002ce:	4335      	orrs	r5, r6
 80002d0:	d1f9      	bne.n	80002c6 <__eqsf2+0x3a>
 80002d2:	404b      	eors	r3, r1
 80002d4:	0018      	movs	r0, r3
 80002d6:	e7f6      	b.n	80002c6 <__eqsf2+0x3a>
 80002d8:	2000      	movs	r0, #0
 80002da:	e7f4      	b.n	80002c6 <__eqsf2+0x3a>

080002dc <__gesf2>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	0042      	lsls	r2, r0, #1
 80002e0:	0244      	lsls	r4, r0, #9
 80002e2:	024d      	lsls	r5, r1, #9
 80002e4:	0fc3      	lsrs	r3, r0, #31
 80002e6:	0048      	lsls	r0, r1, #1
 80002e8:	0a64      	lsrs	r4, r4, #9
 80002ea:	0e12      	lsrs	r2, r2, #24
 80002ec:	0a6d      	lsrs	r5, r5, #9
 80002ee:	0e00      	lsrs	r0, r0, #24
 80002f0:	0fc9      	lsrs	r1, r1, #31
 80002f2:	2aff      	cmp	r2, #255	@ 0xff
 80002f4:	d019      	beq.n	800032a <__gesf2+0x4e>
 80002f6:	28ff      	cmp	r0, #255	@ 0xff
 80002f8:	d00b      	beq.n	8000312 <__gesf2+0x36>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d11e      	bne.n	800033c <__gesf2+0x60>
 80002fe:	2800      	cmp	r0, #0
 8000300:	d10b      	bne.n	800031a <__gesf2+0x3e>
 8000302:	2d00      	cmp	r5, #0
 8000304:	d027      	beq.n	8000356 <__gesf2+0x7a>
 8000306:	2c00      	cmp	r4, #0
 8000308:	d134      	bne.n	8000374 <__gesf2+0x98>
 800030a:	2900      	cmp	r1, #0
 800030c:	d02f      	beq.n	800036e <__gesf2+0x92>
 800030e:	0008      	movs	r0, r1
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	2d00      	cmp	r5, #0
 8000314:	d128      	bne.n	8000368 <__gesf2+0x8c>
 8000316:	2a00      	cmp	r2, #0
 8000318:	d101      	bne.n	800031e <__gesf2+0x42>
 800031a:	2c00      	cmp	r4, #0
 800031c:	d0f5      	beq.n	800030a <__gesf2+0x2e>
 800031e:	428b      	cmp	r3, r1
 8000320:	d107      	bne.n	8000332 <__gesf2+0x56>
 8000322:	2b00      	cmp	r3, #0
 8000324:	d023      	beq.n	800036e <__gesf2+0x92>
 8000326:	0018      	movs	r0, r3
 8000328:	e7f2      	b.n	8000310 <__gesf2+0x34>
 800032a:	2c00      	cmp	r4, #0
 800032c:	d11c      	bne.n	8000368 <__gesf2+0x8c>
 800032e:	28ff      	cmp	r0, #255	@ 0xff
 8000330:	d014      	beq.n	800035c <__gesf2+0x80>
 8000332:	1e58      	subs	r0, r3, #1
 8000334:	2302      	movs	r3, #2
 8000336:	4018      	ands	r0, r3
 8000338:	3801      	subs	r0, #1
 800033a:	e7e9      	b.n	8000310 <__gesf2+0x34>
 800033c:	2800      	cmp	r0, #0
 800033e:	d0f8      	beq.n	8000332 <__gesf2+0x56>
 8000340:	428b      	cmp	r3, r1
 8000342:	d1f6      	bne.n	8000332 <__gesf2+0x56>
 8000344:	4282      	cmp	r2, r0
 8000346:	dcf4      	bgt.n	8000332 <__gesf2+0x56>
 8000348:	dbeb      	blt.n	8000322 <__gesf2+0x46>
 800034a:	42ac      	cmp	r4, r5
 800034c:	d8f1      	bhi.n	8000332 <__gesf2+0x56>
 800034e:	2000      	movs	r0, #0
 8000350:	42ac      	cmp	r4, r5
 8000352:	d2dd      	bcs.n	8000310 <__gesf2+0x34>
 8000354:	e7e5      	b.n	8000322 <__gesf2+0x46>
 8000356:	2c00      	cmp	r4, #0
 8000358:	d0da      	beq.n	8000310 <__gesf2+0x34>
 800035a:	e7ea      	b.n	8000332 <__gesf2+0x56>
 800035c:	2d00      	cmp	r5, #0
 800035e:	d103      	bne.n	8000368 <__gesf2+0x8c>
 8000360:	428b      	cmp	r3, r1
 8000362:	d1e6      	bne.n	8000332 <__gesf2+0x56>
 8000364:	2000      	movs	r0, #0
 8000366:	e7d3      	b.n	8000310 <__gesf2+0x34>
 8000368:	2002      	movs	r0, #2
 800036a:	4240      	negs	r0, r0
 800036c:	e7d0      	b.n	8000310 <__gesf2+0x34>
 800036e:	2001      	movs	r0, #1
 8000370:	4240      	negs	r0, r0
 8000372:	e7cd      	b.n	8000310 <__gesf2+0x34>
 8000374:	428b      	cmp	r3, r1
 8000376:	d0e8      	beq.n	800034a <__gesf2+0x6e>
 8000378:	e7db      	b.n	8000332 <__gesf2+0x56>
 800037a:	46c0      	nop			@ (mov r8, r8)

0800037c <__lesf2>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	0042      	lsls	r2, r0, #1
 8000380:	0244      	lsls	r4, r0, #9
 8000382:	024d      	lsls	r5, r1, #9
 8000384:	0fc3      	lsrs	r3, r0, #31
 8000386:	0048      	lsls	r0, r1, #1
 8000388:	0a64      	lsrs	r4, r4, #9
 800038a:	0e12      	lsrs	r2, r2, #24
 800038c:	0a6d      	lsrs	r5, r5, #9
 800038e:	0e00      	lsrs	r0, r0, #24
 8000390:	0fc9      	lsrs	r1, r1, #31
 8000392:	2aff      	cmp	r2, #255	@ 0xff
 8000394:	d01a      	beq.n	80003cc <__lesf2+0x50>
 8000396:	28ff      	cmp	r0, #255	@ 0xff
 8000398:	d00e      	beq.n	80003b8 <__lesf2+0x3c>
 800039a:	2a00      	cmp	r2, #0
 800039c:	d11e      	bne.n	80003dc <__lesf2+0x60>
 800039e:	2800      	cmp	r0, #0
 80003a0:	d10e      	bne.n	80003c0 <__lesf2+0x44>
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d02a      	beq.n	80003fc <__lesf2+0x80>
 80003a6:	2c00      	cmp	r4, #0
 80003a8:	d00c      	beq.n	80003c4 <__lesf2+0x48>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d01d      	beq.n	80003ea <__lesf2+0x6e>
 80003ae:	1e58      	subs	r0, r3, #1
 80003b0:	2302      	movs	r3, #2
 80003b2:	4018      	ands	r0, r3
 80003b4:	3801      	subs	r0, #1
 80003b6:	e010      	b.n	80003da <__lesf2+0x5e>
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d10d      	bne.n	80003d8 <__lesf2+0x5c>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	d120      	bne.n	8000402 <__lesf2+0x86>
 80003c0:	2c00      	cmp	r4, #0
 80003c2:	d11e      	bne.n	8000402 <__lesf2+0x86>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d023      	beq.n	8000410 <__lesf2+0x94>
 80003c8:	0008      	movs	r0, r1
 80003ca:	e006      	b.n	80003da <__lesf2+0x5e>
 80003cc:	2c00      	cmp	r4, #0
 80003ce:	d103      	bne.n	80003d8 <__lesf2+0x5c>
 80003d0:	28ff      	cmp	r0, #255	@ 0xff
 80003d2:	d1ec      	bne.n	80003ae <__lesf2+0x32>
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d017      	beq.n	8000408 <__lesf2+0x8c>
 80003d8:	2002      	movs	r0, #2
 80003da:	bd30      	pop	{r4, r5, pc}
 80003dc:	2800      	cmp	r0, #0
 80003de:	d0e6      	beq.n	80003ae <__lesf2+0x32>
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d1e4      	bne.n	80003ae <__lesf2+0x32>
 80003e4:	4282      	cmp	r2, r0
 80003e6:	dce2      	bgt.n	80003ae <__lesf2+0x32>
 80003e8:	db04      	blt.n	80003f4 <__lesf2+0x78>
 80003ea:	42ac      	cmp	r4, r5
 80003ec:	d8df      	bhi.n	80003ae <__lesf2+0x32>
 80003ee:	2000      	movs	r0, #0
 80003f0:	42ac      	cmp	r4, r5
 80003f2:	d2f2      	bcs.n	80003da <__lesf2+0x5e>
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d00b      	beq.n	8000410 <__lesf2+0x94>
 80003f8:	0018      	movs	r0, r3
 80003fa:	e7ee      	b.n	80003da <__lesf2+0x5e>
 80003fc:	2c00      	cmp	r4, #0
 80003fe:	d0ec      	beq.n	80003da <__lesf2+0x5e>
 8000400:	e7d5      	b.n	80003ae <__lesf2+0x32>
 8000402:	428b      	cmp	r3, r1
 8000404:	d1d3      	bne.n	80003ae <__lesf2+0x32>
 8000406:	e7f5      	b.n	80003f4 <__lesf2+0x78>
 8000408:	2000      	movs	r0, #0
 800040a:	428b      	cmp	r3, r1
 800040c:	d0e5      	beq.n	80003da <__lesf2+0x5e>
 800040e:	e7ce      	b.n	80003ae <__lesf2+0x32>
 8000410:	2001      	movs	r0, #1
 8000412:	4240      	negs	r0, r0
 8000414:	e7e1      	b.n	80003da <__lesf2+0x5e>
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_i2f>:
 8000418:	b570      	push	{r4, r5, r6, lr}
 800041a:	2800      	cmp	r0, #0
 800041c:	d013      	beq.n	8000446 <__aeabi_i2f+0x2e>
 800041e:	17c3      	asrs	r3, r0, #31
 8000420:	18c5      	adds	r5, r0, r3
 8000422:	405d      	eors	r5, r3
 8000424:	0fc4      	lsrs	r4, r0, #31
 8000426:	0028      	movs	r0, r5
 8000428:	f000 f842 	bl	80004b0 <__clzsi2>
 800042c:	239e      	movs	r3, #158	@ 0x9e
 800042e:	0001      	movs	r1, r0
 8000430:	1a1b      	subs	r3, r3, r0
 8000432:	2b96      	cmp	r3, #150	@ 0x96
 8000434:	dc0f      	bgt.n	8000456 <__aeabi_i2f+0x3e>
 8000436:	2808      	cmp	r0, #8
 8000438:	d034      	beq.n	80004a4 <__aeabi_i2f+0x8c>
 800043a:	3908      	subs	r1, #8
 800043c:	408d      	lsls	r5, r1
 800043e:	026d      	lsls	r5, r5, #9
 8000440:	0a6d      	lsrs	r5, r5, #9
 8000442:	b2d8      	uxtb	r0, r3
 8000444:	e002      	b.n	800044c <__aeabi_i2f+0x34>
 8000446:	2400      	movs	r4, #0
 8000448:	2000      	movs	r0, #0
 800044a:	2500      	movs	r5, #0
 800044c:	05c0      	lsls	r0, r0, #23
 800044e:	4328      	orrs	r0, r5
 8000450:	07e4      	lsls	r4, r4, #31
 8000452:	4320      	orrs	r0, r4
 8000454:	bd70      	pop	{r4, r5, r6, pc}
 8000456:	2b99      	cmp	r3, #153	@ 0x99
 8000458:	dc16      	bgt.n	8000488 <__aeabi_i2f+0x70>
 800045a:	1f42      	subs	r2, r0, #5
 800045c:	2805      	cmp	r0, #5
 800045e:	d000      	beq.n	8000462 <__aeabi_i2f+0x4a>
 8000460:	4095      	lsls	r5, r2
 8000462:	002a      	movs	r2, r5
 8000464:	4811      	ldr	r0, [pc, #68]	@ (80004ac <__aeabi_i2f+0x94>)
 8000466:	4002      	ands	r2, r0
 8000468:	076e      	lsls	r6, r5, #29
 800046a:	d009      	beq.n	8000480 <__aeabi_i2f+0x68>
 800046c:	260f      	movs	r6, #15
 800046e:	4035      	ands	r5, r6
 8000470:	2d04      	cmp	r5, #4
 8000472:	d005      	beq.n	8000480 <__aeabi_i2f+0x68>
 8000474:	3204      	adds	r2, #4
 8000476:	0155      	lsls	r5, r2, #5
 8000478:	d502      	bpl.n	8000480 <__aeabi_i2f+0x68>
 800047a:	239f      	movs	r3, #159	@ 0x9f
 800047c:	4002      	ands	r2, r0
 800047e:	1a5b      	subs	r3, r3, r1
 8000480:	0192      	lsls	r2, r2, #6
 8000482:	0a55      	lsrs	r5, r2, #9
 8000484:	b2d8      	uxtb	r0, r3
 8000486:	e7e1      	b.n	800044c <__aeabi_i2f+0x34>
 8000488:	2205      	movs	r2, #5
 800048a:	1a12      	subs	r2, r2, r0
 800048c:	0028      	movs	r0, r5
 800048e:	40d0      	lsrs	r0, r2
 8000490:	0002      	movs	r2, r0
 8000492:	0008      	movs	r0, r1
 8000494:	301b      	adds	r0, #27
 8000496:	4085      	lsls	r5, r0
 8000498:	0028      	movs	r0, r5
 800049a:	1e45      	subs	r5, r0, #1
 800049c:	41a8      	sbcs	r0, r5
 800049e:	4302      	orrs	r2, r0
 80004a0:	0015      	movs	r5, r2
 80004a2:	e7de      	b.n	8000462 <__aeabi_i2f+0x4a>
 80004a4:	026d      	lsls	r5, r5, #9
 80004a6:	2096      	movs	r0, #150	@ 0x96
 80004a8:	0a6d      	lsrs	r5, r5, #9
 80004aa:	e7cf      	b.n	800044c <__aeabi_i2f+0x34>
 80004ac:	fbffffff 	.word	0xfbffffff

080004b0 <__clzsi2>:
 80004b0:	211c      	movs	r1, #28
 80004b2:	2301      	movs	r3, #1
 80004b4:	041b      	lsls	r3, r3, #16
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d301      	bcc.n	80004be <__clzsi2+0xe>
 80004ba:	0c00      	lsrs	r0, r0, #16
 80004bc:	3910      	subs	r1, #16
 80004be:	0a1b      	lsrs	r3, r3, #8
 80004c0:	4298      	cmp	r0, r3
 80004c2:	d301      	bcc.n	80004c8 <__clzsi2+0x18>
 80004c4:	0a00      	lsrs	r0, r0, #8
 80004c6:	3908      	subs	r1, #8
 80004c8:	091b      	lsrs	r3, r3, #4
 80004ca:	4298      	cmp	r0, r3
 80004cc:	d301      	bcc.n	80004d2 <__clzsi2+0x22>
 80004ce:	0900      	lsrs	r0, r0, #4
 80004d0:	3904      	subs	r1, #4
 80004d2:	a202      	add	r2, pc, #8	@ (adr r2, 80004dc <__clzsi2+0x2c>)
 80004d4:	5c10      	ldrb	r0, [r2, r0]
 80004d6:	1840      	adds	r0, r0, r1
 80004d8:	4770      	bx	lr
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	02020304 	.word	0x02020304
 80004e0:	01010101 	.word	0x01010101
	...

080004ec <_ZN3LEDC1EP6WS2812>:
#include "led.h"

LED::LED(WS2812* neopixel){
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	6039      	str	r1, [r7, #0]
    NEOPIXEL = neopixel;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	683a      	ldr	r2, [r7, #0]
 80004fa:	601a      	str	r2, [r3, #0]
}
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	0018      	movs	r0, r3
 8000500:	46bd      	mov	sp, r7
 8000502:	b002      	add	sp, #8
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
	Neopixel.do_forwardRewrite();
 8000510:	4b03      	ldr	r3, [pc, #12]	@ (8000520 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 8000512:	0018      	movs	r0, r3
 8000514:	f001 f8e2 	bl	80016dc <_ZN6WS281217do_forwardRewriteEv>
}
 8000518:	46c0      	nop			@ (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	b002      	add	sp, #8
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200001c8 	.word	0x200001c8

08000524 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	Neopixel.do_backRewrite();
 800052c:	4b03      	ldr	r3, [pc, #12]	@ (800053c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800052e:	0018      	movs	r0, r3
 8000530:	f001 f97e 	bl	8001830 <_ZN6WS281214do_backRewriteEv>
}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b002      	add	sp, #8
 800053a:	bd80      	pop	{r7, pc}
 800053c:	200001c8 	.word	0x200001c8

08000540 <_Z6readIDv>:

uint8_t readID(){
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
	uint8_t ID = 0;
 8000546:	1dfb      	adds	r3, r7, #7
 8000548:	2200      	movs	r2, #0
 800054a:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin)==1){
 800054c:	2380      	movs	r3, #128	@ 0x80
 800054e:	015a      	lsls	r2, r3, #5
 8000550:	23a0      	movs	r3, #160	@ 0xa0
 8000552:	05db      	lsls	r3, r3, #23
 8000554:	0011      	movs	r1, r2
 8000556:	0018      	movs	r0, r3
 8000558:	f001 fff6 	bl	8002548 <HAL_GPIO_ReadPin>
 800055c:	0003      	movs	r3, r0
 800055e:	3b01      	subs	r3, #1
 8000560:	425a      	negs	r2, r3
 8000562:	4153      	adcs	r3, r2
 8000564:	b2db      	uxtb	r3, r3
 8000566:	2b00      	cmp	r3, #0
 8000568:	d004      	beq.n	8000574 <_Z6readIDv+0x34>
		ID+=1;
 800056a:	1dfb      	adds	r3, r7, #7
 800056c:	1dfa      	adds	r2, r7, #7
 800056e:	7812      	ldrb	r2, [r2, #0]
 8000570:	3201      	adds	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin)==1){
 8000574:	4b1c      	ldr	r3, [pc, #112]	@ (80005e8 <_Z6readIDv+0xa8>)
 8000576:	2108      	movs	r1, #8
 8000578:	0018      	movs	r0, r3
 800057a:	f001 ffe5 	bl	8002548 <HAL_GPIO_ReadPin>
 800057e:	0003      	movs	r3, r0
 8000580:	3b01      	subs	r3, #1
 8000582:	425a      	negs	r2, r3
 8000584:	4153      	adcs	r3, r2
 8000586:	b2db      	uxtb	r3, r3
 8000588:	2b00      	cmp	r3, #0
 800058a:	d004      	beq.n	8000596 <_Z6readIDv+0x56>
		ID+=2;
 800058c:	1dfb      	adds	r3, r7, #7
 800058e:	1dfa      	adds	r2, r7, #7
 8000590:	7812      	ldrb	r2, [r2, #0]
 8000592:	3202      	adds	r2, #2
 8000594:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin)==1){
 8000596:	4b14      	ldr	r3, [pc, #80]	@ (80005e8 <_Z6readIDv+0xa8>)
 8000598:	2110      	movs	r1, #16
 800059a:	0018      	movs	r0, r3
 800059c:	f001 ffd4 	bl	8002548 <HAL_GPIO_ReadPin>
 80005a0:	0003      	movs	r3, r0
 80005a2:	3b01      	subs	r3, #1
 80005a4:	425a      	negs	r2, r3
 80005a6:	4153      	adcs	r3, r2
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d004      	beq.n	80005b8 <_Z6readIDv+0x78>
		ID+=4;
 80005ae:	1dfb      	adds	r3, r7, #7
 80005b0:	1dfa      	adds	r2, r7, #7
 80005b2:	7812      	ldrb	r2, [r2, #0]
 80005b4:	3204      	adds	r2, #4
 80005b6:	701a      	strb	r2, [r3, #0]
	}
	//養生5番はここを消す。ハード故障。
//	if(HAL_GPIO_ReadPin(SW4_GPIO_Port, SW4_Pin)==1){
//		ID+=8;
//	}
	if(HAL_GPIO_ReadPin(SW5_GPIO_Port, SW5_Pin)==1){
 80005b8:	4b0b      	ldr	r3, [pc, #44]	@ (80005e8 <_Z6readIDv+0xa8>)
 80005ba:	2140      	movs	r1, #64	@ 0x40
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 ffc3 	bl	8002548 <HAL_GPIO_ReadPin>
 80005c2:	0003      	movs	r3, r0
 80005c4:	3b01      	subs	r3, #1
 80005c6:	425a      	negs	r2, r3
 80005c8:	4153      	adcs	r3, r2
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d004      	beq.n	80005da <_Z6readIDv+0x9a>
		ID+=16;
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	1dfa      	adds	r2, r7, #7
 80005d4:	7812      	ldrb	r2, [r2, #0]
 80005d6:	3210      	adds	r2, #16
 80005d8:	701a      	strb	r2, [r3, #0]
	}
	return ID;
 80005da:	1dfb      	adds	r3, r7, #7
 80005dc:	781b      	ldrb	r3, [r3, #0]
}
 80005de:	0018      	movs	r0, r3
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b002      	add	sp, #8
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	50000400 	.word	0x50000400

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ee:	b097      	sub	sp, #92	@ 0x5c
 80005f0:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f001 fa01 	bl	80019f8 <HAL_Init>

  /* USER CODE BEGIN Init */
  for(uint8_t i=0; i<64; i++){
 80005f6:	2337      	movs	r3, #55	@ 0x37
 80005f8:	18fb      	adds	r3, r7, r3
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	e00a      	b.n	8000616 <main+0x2a>
	  rxBuf[i] = 255;
 8000600:	2037      	movs	r0, #55	@ 0x37
 8000602:	183b      	adds	r3, r7, r0
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	4a95      	ldr	r2, [pc, #596]	@ (800085c <main+0x270>)
 8000608:	21ff      	movs	r1, #255	@ 0xff
 800060a:	54d1      	strb	r1, [r2, r3]
  for(uint8_t i=0; i<64; i++){
 800060c:	183b      	adds	r3, r7, r0
 800060e:	781a      	ldrb	r2, [r3, #0]
 8000610:	183b      	adds	r3, r7, r0
 8000612:	3201      	adds	r2, #1
 8000614:	701a      	strb	r2, [r3, #0]
 8000616:	2337      	movs	r3, #55	@ 0x37
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b3f      	cmp	r3, #63	@ 0x3f
 800061e:	d9ef      	bls.n	8000600 <main+0x14>
  }

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000620:	f000 fa36 	bl	8000a90 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000624:	f000 fb80 	bl	8000d28 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000628:	f000 fb58 	bl	8000cdc <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800062c:	f000 fb1e 	bl	8000c6c <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8000630:	f000 fa8a 	bl	8000b48 <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart2, rxBuf, 64);
 8000634:	4989      	ldr	r1, [pc, #548]	@ (800085c <main+0x270>)
 8000636:	4b8a      	ldr	r3, [pc, #552]	@ (8000860 <main+0x274>)
 8000638:	2240      	movs	r2, #64	@ 0x40
 800063a:	0018      	movs	r0, r3
 800063c:	f003 ffae 	bl	800459c <HAL_UART_Receive_DMA>
  HAL_Delay(1);
 8000640:	2001      	movs	r0, #1
 8000642:	f001 fa5f 	bl	8001b04 <HAL_Delay>

  // Start Motion
  Neopixel.clear();
 8000646:	4b87      	ldr	r3, [pc, #540]	@ (8000864 <main+0x278>)
 8000648:	0018      	movs	r0, r3
 800064a:	f000 ff39 	bl	80014c0 <_ZN6WS28125clearEv>
  for(uint16_t nnn=0; nnn<256; nnn++){
 800064e:	2334      	movs	r3, #52	@ 0x34
 8000650:	18fb      	adds	r3, r7, r3
 8000652:	2200      	movs	r2, #0
 8000654:	801a      	strh	r2, [r3, #0]
 8000656:	e00f      	b.n	8000678 <main+0x8c>
	  Neopixel.set_hsv(nnn, 100, 100, 2);
 8000658:	2434      	movs	r4, #52	@ 0x34
 800065a:	193b      	adds	r3, r7, r4
 800065c:	881b      	ldrh	r3, [r3, #0]
 800065e:	b2d9      	uxtb	r1, r3
 8000660:	4880      	ldr	r0, [pc, #512]	@ (8000864 <main+0x278>)
 8000662:	2302      	movs	r3, #2
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2364      	movs	r3, #100	@ 0x64
 8000668:	2264      	movs	r2, #100	@ 0x64
 800066a:	f000 ff59 	bl	8001520 <_ZN6WS28127set_hsvEhiii>
  for(uint16_t nnn=0; nnn<256; nnn++){
 800066e:	193b      	adds	r3, r7, r4
 8000670:	881a      	ldrh	r2, [r3, #0]
 8000672:	193b      	adds	r3, r7, r4
 8000674:	3201      	adds	r2, #1
 8000676:	801a      	strh	r2, [r3, #0]
 8000678:	2334      	movs	r3, #52	@ 0x34
 800067a:	18fb      	adds	r3, r7, r3
 800067c:	881b      	ldrh	r3, [r3, #0]
 800067e:	2bff      	cmp	r3, #255	@ 0xff
 8000680:	d9ea      	bls.n	8000658 <main+0x6c>
  }
  Neopixel.show();
 8000682:	4b78      	ldr	r3, [pc, #480]	@ (8000864 <main+0x278>)
 8000684:	0018      	movs	r0, r3
 8000686:	f000 fe93 	bl	80013b0 <_ZN6WS28124showEv>
  HAL_Delay(1000);
 800068a:	23fa      	movs	r3, #250	@ 0xfa
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	0018      	movs	r0, r3
 8000690:	f001 fa38 	bl	8001b04 <HAL_Delay>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000694:	4b74      	ldr	r3, [pc, #464]	@ (8000868 <main+0x27c>)
 8000696:	2104      	movs	r1, #4
 8000698:	0018      	movs	r0, r3
 800069a:	f001 ff8f 	bl	80025bc <HAL_GPIO_TogglePin>

	readBuf(&huart2, rxBuf, 64, Data, 12, 0, &p_wrtptA, &p_rdptA, &stop_counterA, &error_counterA, 30);
 800069e:	4a73      	ldr	r2, [pc, #460]	@ (800086c <main+0x280>)
 80006a0:	496e      	ldr	r1, [pc, #440]	@ (800085c <main+0x270>)
 80006a2:	486f      	ldr	r0, [pc, #444]	@ (8000860 <main+0x274>)
 80006a4:	231e      	movs	r3, #30
 80006a6:	9306      	str	r3, [sp, #24]
 80006a8:	4b71      	ldr	r3, [pc, #452]	@ (8000870 <main+0x284>)
 80006aa:	9305      	str	r3, [sp, #20]
 80006ac:	4b71      	ldr	r3, [pc, #452]	@ (8000874 <main+0x288>)
 80006ae:	9304      	str	r3, [sp, #16]
 80006b0:	4b71      	ldr	r3, [pc, #452]	@ (8000878 <main+0x28c>)
 80006b2:	9303      	str	r3, [sp, #12]
 80006b4:	4b71      	ldr	r3, [pc, #452]	@ (800087c <main+0x290>)
 80006b6:	9302      	str	r3, [sp, #8]
 80006b8:	2300      	movs	r3, #0
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	230c      	movs	r3, #12
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	0013      	movs	r3, r2
 80006c2:	2240      	movs	r2, #64	@ 0x40
 80006c4:	f000 fba0 	bl	8000e08 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>
	myid = readID();
 80006c8:	f7ff ff3a 	bl	8000540 <_Z6readIDv>
 80006cc:	0003      	movs	r3, r0
 80006ce:	b25a      	sxtb	r2, r3
 80006d0:	4b6b      	ldr	r3, [pc, #428]	@ (8000880 <main+0x294>)
 80006d2:	701a      	strb	r2, [r3, #0]

	circle_x = Data[0]-100;
 80006d4:	4b65      	ldr	r3, [pc, #404]	@ (800086c <main+0x280>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	3b64      	subs	r3, #100	@ 0x64
 80006da:	b29b      	uxth	r3, r3
 80006dc:	b21a      	sxth	r2, r3
 80006de:	4b69      	ldr	r3, [pc, #420]	@ (8000884 <main+0x298>)
 80006e0:	801a      	strh	r2, [r3, #0]
	circle_z = Data[1]-100;
 80006e2:	4b62      	ldr	r3, [pc, #392]	@ (800086c <main+0x280>)
 80006e4:	785b      	ldrb	r3, [r3, #1]
 80006e6:	3b64      	subs	r3, #100	@ 0x64
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	b21a      	sxth	r2, r3
 80006ec:	4b66      	ldr	r3, [pc, #408]	@ (8000888 <main+0x29c>)
 80006ee:	801a      	strh	r2, [r3, #0]
	circle_r = Data[2];
 80006f0:	4b5e      	ldr	r3, [pc, #376]	@ (800086c <main+0x280>)
 80006f2:	789a      	ldrb	r2, [r3, #2]
 80006f4:	4b65      	ldr	r3, [pc, #404]	@ (800088c <main+0x2a0>)
 80006f6:	701a      	strb	r2, [r3, #0]
	circle_h = Data[3];
 80006f8:	4b5c      	ldr	r3, [pc, #368]	@ (800086c <main+0x280>)
 80006fa:	78da      	ldrb	r2, [r3, #3]
 80006fc:	4b64      	ldr	r3, [pc, #400]	@ (8000890 <main+0x2a4>)
 80006fe:	701a      	strb	r2, [r3, #0]
	circle_s = Data[4];
 8000700:	4b5a      	ldr	r3, [pc, #360]	@ (800086c <main+0x280>)
 8000702:	791a      	ldrb	r2, [r3, #4]
 8000704:	4b63      	ldr	r3, [pc, #396]	@ (8000894 <main+0x2a8>)
 8000706:	701a      	strb	r2, [r3, #0]
	circle_v = Data[5];
 8000708:	4b58      	ldr	r3, [pc, #352]	@ (800086c <main+0x280>)
 800070a:	795a      	ldrb	r2, [r3, #5]
 800070c:	4b62      	ldr	r3, [pc, #392]	@ (8000898 <main+0x2ac>)
 800070e:	701a      	strb	r2, [r3, #0]
	back_h = Data[6];
 8000710:	4b56      	ldr	r3, [pc, #344]	@ (800086c <main+0x280>)
 8000712:	799a      	ldrb	r2, [r3, #6]
 8000714:	4b61      	ldr	r3, [pc, #388]	@ (800089c <main+0x2b0>)
 8000716:	701a      	strb	r2, [r3, #0]
	back_s = Data[7];
 8000718:	4b54      	ldr	r3, [pc, #336]	@ (800086c <main+0x280>)
 800071a:	79da      	ldrb	r2, [r3, #7]
 800071c:	4b60      	ldr	r3, [pc, #384]	@ (80008a0 <main+0x2b4>)
 800071e:	701a      	strb	r2, [r3, #0]
	back_v = Data[8];
 8000720:	4b52      	ldr	r3, [pc, #328]	@ (800086c <main+0x280>)
 8000722:	7a1a      	ldrb	r2, [r3, #8]
 8000724:	4b5f      	ldr	r3, [pc, #380]	@ (80008a4 <main+0x2b8>)
 8000726:	701a      	strb	r2, [r3, #0]
	square_h = Data[9];
 8000728:	4b50      	ldr	r3, [pc, #320]	@ (800086c <main+0x280>)
 800072a:	7a5a      	ldrb	r2, [r3, #9]
 800072c:	4b5e      	ldr	r3, [pc, #376]	@ (80008a8 <main+0x2bc>)
 800072e:	701a      	strb	r2, [r3, #0]
	square_s = Data[10];
 8000730:	4b4e      	ldr	r3, [pc, #312]	@ (800086c <main+0x280>)
 8000732:	7a9a      	ldrb	r2, [r3, #10]
 8000734:	4b5d      	ldr	r3, [pc, #372]	@ (80008ac <main+0x2c0>)
 8000736:	701a      	strb	r2, [r3, #0]
	square_v = Data[11];
 8000738:	4b4c      	ldr	r3, [pc, #304]	@ (800086c <main+0x280>)
 800073a:	7ada      	ldrb	r2, [r3, #11]
 800073c:	4b5c      	ldr	r3, [pc, #368]	@ (80008b0 <main+0x2c4>)
 800073e:	701a      	strb	r2, [r3, #0]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  Neopixel.clear();
 8000740:	4b48      	ldr	r3, [pc, #288]	@ (8000864 <main+0x278>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 febc 	bl	80014c0 <_ZN6WS28125clearEv>

	  //----------------------------------------------
	  uint16_t PANEL_START_X = 0;
 8000748:	2132      	movs	r1, #50	@ 0x32
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2200      	movs	r2, #0
 800074e:	801a      	strh	r2, [r3, #0]
	  uint16_t PANEL_START_Z = 0;
 8000750:	2030      	movs	r0, #48	@ 0x30
 8000752:	183b      	adds	r3, r7, r0
 8000754:	2200      	movs	r2, #0
 8000756:	801a      	strh	r2, [r3, #0]

	  if	 (myid==0){PANEL_START_X = 0; PANEL_START_Z = 0;}
 8000758:	4b49      	ldr	r3, [pc, #292]	@ (8000880 <main+0x294>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	b25b      	sxtb	r3, r3
 800075e:	2b00      	cmp	r3, #0
 8000760:	d106      	bne.n	8000770 <main+0x184>
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2200      	movs	r2, #0
 8000766:	801a      	strh	r2, [r3, #0]
 8000768:	183b      	adds	r3, r7, r0
 800076a:	2200      	movs	r2, #0
 800076c:	801a      	strh	r2, [r3, #0]
 800076e:	e06e      	b.n	800084e <main+0x262>
	  else if(myid==1){PANEL_START_X = 0; PANEL_START_Z = 16;}
 8000770:	4b43      	ldr	r3, [pc, #268]	@ (8000880 <main+0x294>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	b25b      	sxtb	r3, r3
 8000776:	2b01      	cmp	r3, #1
 8000778:	d108      	bne.n	800078c <main+0x1a0>
 800077a:	2332      	movs	r3, #50	@ 0x32
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	2200      	movs	r2, #0
 8000780:	801a      	strh	r2, [r3, #0]
 8000782:	2330      	movs	r3, #48	@ 0x30
 8000784:	18fb      	adds	r3, r7, r3
 8000786:	2210      	movs	r2, #16
 8000788:	801a      	strh	r2, [r3, #0]
 800078a:	e060      	b.n	800084e <main+0x262>
	  else if(myid==2){PANEL_START_X = 0; PANEL_START_Z = 32;}
 800078c:	4b3c      	ldr	r3, [pc, #240]	@ (8000880 <main+0x294>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	b25b      	sxtb	r3, r3
 8000792:	2b02      	cmp	r3, #2
 8000794:	d108      	bne.n	80007a8 <main+0x1bc>
 8000796:	2332      	movs	r3, #50	@ 0x32
 8000798:	18fb      	adds	r3, r7, r3
 800079a:	2200      	movs	r2, #0
 800079c:	801a      	strh	r2, [r3, #0]
 800079e:	2330      	movs	r3, #48	@ 0x30
 80007a0:	18fb      	adds	r3, r7, r3
 80007a2:	2220      	movs	r2, #32
 80007a4:	801a      	strh	r2, [r3, #0]
 80007a6:	e052      	b.n	800084e <main+0x262>

	  else if(myid==3){PANEL_START_X = 16; PANEL_START_Z = 0;}
 80007a8:	4b35      	ldr	r3, [pc, #212]	@ (8000880 <main+0x294>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b25b      	sxtb	r3, r3
 80007ae:	2b03      	cmp	r3, #3
 80007b0:	d108      	bne.n	80007c4 <main+0x1d8>
 80007b2:	2332      	movs	r3, #50	@ 0x32
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	2210      	movs	r2, #16
 80007b8:	801a      	strh	r2, [r3, #0]
 80007ba:	2330      	movs	r3, #48	@ 0x30
 80007bc:	18fb      	adds	r3, r7, r3
 80007be:	2200      	movs	r2, #0
 80007c0:	801a      	strh	r2, [r3, #0]
 80007c2:	e044      	b.n	800084e <main+0x262>
	  else if(myid==4){PANEL_START_X = 16; PANEL_START_Z = 16;}
 80007c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000880 <main+0x294>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	b25b      	sxtb	r3, r3
 80007ca:	2b04      	cmp	r3, #4
 80007cc:	d108      	bne.n	80007e0 <main+0x1f4>
 80007ce:	2332      	movs	r3, #50	@ 0x32
 80007d0:	18fb      	adds	r3, r7, r3
 80007d2:	2210      	movs	r2, #16
 80007d4:	801a      	strh	r2, [r3, #0]
 80007d6:	2330      	movs	r3, #48	@ 0x30
 80007d8:	18fb      	adds	r3, r7, r3
 80007da:	2210      	movs	r2, #16
 80007dc:	801a      	strh	r2, [r3, #0]
 80007de:	e036      	b.n	800084e <main+0x262>
	  else if(myid==5){PANEL_START_X = 16; PANEL_START_Z = 32;}
 80007e0:	4b27      	ldr	r3, [pc, #156]	@ (8000880 <main+0x294>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	2b05      	cmp	r3, #5
 80007e8:	d108      	bne.n	80007fc <main+0x210>
 80007ea:	2332      	movs	r3, #50	@ 0x32
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	2210      	movs	r2, #16
 80007f0:	801a      	strh	r2, [r3, #0]
 80007f2:	2330      	movs	r3, #48	@ 0x30
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	2220      	movs	r2, #32
 80007f8:	801a      	strh	r2, [r3, #0]
 80007fa:	e028      	b.n	800084e <main+0x262>

	  else if(myid==6){PANEL_START_X = 32; PANEL_START_Z = 0;}
 80007fc:	4b20      	ldr	r3, [pc, #128]	@ (8000880 <main+0x294>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	b25b      	sxtb	r3, r3
 8000802:	2b06      	cmp	r3, #6
 8000804:	d108      	bne.n	8000818 <main+0x22c>
 8000806:	2332      	movs	r3, #50	@ 0x32
 8000808:	18fb      	adds	r3, r7, r3
 800080a:	2220      	movs	r2, #32
 800080c:	801a      	strh	r2, [r3, #0]
 800080e:	2330      	movs	r3, #48	@ 0x30
 8000810:	18fb      	adds	r3, r7, r3
 8000812:	2200      	movs	r2, #0
 8000814:	801a      	strh	r2, [r3, #0]
 8000816:	e01a      	b.n	800084e <main+0x262>
	  else if(myid==7){PANEL_START_X = 32; PANEL_START_Z = 16;}
 8000818:	4b19      	ldr	r3, [pc, #100]	@ (8000880 <main+0x294>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	b25b      	sxtb	r3, r3
 800081e:	2b07      	cmp	r3, #7
 8000820:	d108      	bne.n	8000834 <main+0x248>
 8000822:	2332      	movs	r3, #50	@ 0x32
 8000824:	18fb      	adds	r3, r7, r3
 8000826:	2220      	movs	r2, #32
 8000828:	801a      	strh	r2, [r3, #0]
 800082a:	2330      	movs	r3, #48	@ 0x30
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	2210      	movs	r2, #16
 8000830:	801a      	strh	r2, [r3, #0]
 8000832:	e00c      	b.n	800084e <main+0x262>
	  else if(myid==8){PANEL_START_X = 32; PANEL_START_Z = 32;}
 8000834:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <main+0x294>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	b25b      	sxtb	r3, r3
 800083a:	2b08      	cmp	r3, #8
 800083c:	d107      	bne.n	800084e <main+0x262>
 800083e:	2332      	movs	r3, #50	@ 0x32
 8000840:	18fb      	adds	r3, r7, r3
 8000842:	2220      	movs	r2, #32
 8000844:	801a      	strh	r2, [r3, #0]
 8000846:	2330      	movs	r3, #48	@ 0x30
 8000848:	18fb      	adds	r3, r7, r3
 800084a:	2220      	movs	r2, #32
 800084c:	801a      	strh	r2, [r3, #0]

//	  void LED::show(int travel_x, int circle_x, int circle_z, int circle_r, int hue, int hue_of_back){
//	      NEOPIXEL->clear();
	  for(int px=0; px<16; px++){
 800084e:	2300      	movs	r3, #0
 8000850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000852:	e0f9      	b.n	8000a48 <main+0x45c>
		  for(int pz=0; pz<16; pz++){
 8000854:	2300      	movs	r3, #0
 8000856:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000858:	e0ef      	b.n	8000a3a <main+0x44e>
 800085a:	46c0      	nop			@ (mov r8, r8)
 800085c:	2000052c 	.word	0x2000052c
 8000860:	200000d8 	.word	0x200000d8
 8000864:	200001c8 	.word	0x200001c8
 8000868:	50000400 	.word	0x50000400
 800086c:	2000056c 	.word	0x2000056c
 8000870:	20000528 	.word	0x20000528
 8000874:	20000526 	.word	0x20000526
 8000878:	20000525 	.word	0x20000525
 800087c:	20000524 	.word	0x20000524
 8000880:	20000578 	.word	0x20000578
 8000884:	2000057a 	.word	0x2000057a
 8000888:	2000057c 	.word	0x2000057c
 800088c:	2000057e 	.word	0x2000057e
 8000890:	2000057f 	.word	0x2000057f
 8000894:	20000000 	.word	0x20000000
 8000898:	20000001 	.word	0x20000001
 800089c:	20000580 	.word	0x20000580
 80008a0:	20000002 	.word	0x20000002
 80008a4:	20000003 	.word	0x20000003
 80008a8:	20000581 	.word	0x20000581
 80008ac:	20000004 	.word	0x20000004
 80008b0:	20000005 	.word	0x20000005
			  int x = px + PANEL_START_X;
 80008b4:	2332      	movs	r3, #50	@ 0x32
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	881b      	ldrh	r3, [r3, #0]
 80008ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80008bc:	18d3      	adds	r3, r2, r3
 80008be:	617b      	str	r3, [r7, #20]
			  int z = pz + PANEL_START_Z;
 80008c0:	2330      	movs	r3, #48	@ 0x30
 80008c2:	18fb      	adds	r3, r7, r3
 80008c4:	881b      	ldrh	r3, [r3, #0]
 80008c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80008c8:	18d3      	adds	r3, r2, r3
 80008ca:	613b      	str	r3, [r7, #16]

			  //BACK_GROUND
			  int hue=back_h;
 80008cc:	4b63      	ldr	r3, [pc, #396]	@ (8000a5c <main+0x470>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
			  int sat=back_s;
 80008d2:	4b63      	ldr	r3, [pc, #396]	@ (8000a60 <main+0x474>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	623b      	str	r3, [r7, #32]
			  int val=back_v;
 80008d8:	4b62      	ldr	r3, [pc, #392]	@ (8000a64 <main+0x478>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	61fb      	str	r3, [r7, #28]

			  //square
			  if((x==0 || x==1)||(x==46 || x==47)){
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d008      	beq.n	80008f6 <main+0x30a>
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	d005      	beq.n	80008f6 <main+0x30a>
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80008ee:	d002      	beq.n	80008f6 <main+0x30a>
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	2b2f      	cmp	r3, #47	@ 0x2f
 80008f4:	d108      	bne.n	8000908 <main+0x31c>
					hue = square_h; sat = square_s; val = square_v;
 80008f6:	4b5c      	ldr	r3, [pc, #368]	@ (8000a68 <main+0x47c>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80008fc:	4b5b      	ldr	r3, [pc, #364]	@ (8000a6c <main+0x480>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	623b      	str	r3, [r7, #32]
 8000902:	4b5b      	ldr	r3, [pc, #364]	@ (8000a70 <main+0x484>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	61fb      	str	r3, [r7, #28]
			  }
			  if((z==0 || z==1)||(z==46 || z==47)){
 8000908:	693b      	ldr	r3, [r7, #16]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d008      	beq.n	8000920 <main+0x334>
 800090e:	693b      	ldr	r3, [r7, #16]
 8000910:	2b01      	cmp	r3, #1
 8000912:	d005      	beq.n	8000920 <main+0x334>
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	2b2e      	cmp	r3, #46	@ 0x2e
 8000918:	d002      	beq.n	8000920 <main+0x334>
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	2b2f      	cmp	r3, #47	@ 0x2f
 800091e:	d108      	bne.n	8000932 <main+0x346>
			  		hue = square_h; sat = square_s; val = square_v;
 8000920:	4b51      	ldr	r3, [pc, #324]	@ (8000a68 <main+0x47c>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	627b      	str	r3, [r7, #36]	@ 0x24
 8000926:	4b51      	ldr	r3, [pc, #324]	@ (8000a6c <main+0x480>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	623b      	str	r3, [r7, #32]
 800092c:	4b50      	ldr	r3, [pc, #320]	@ (8000a70 <main+0x484>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	61fb      	str	r3, [r7, #28]
			  }

			  //CIRCLE
			  int8_t cx = 47-circle_x;
 8000932:	4b50      	ldr	r3, [pc, #320]	@ (8000a74 <main+0x488>)
 8000934:	2200      	movs	r2, #0
 8000936:	5e9b      	ldrsh	r3, [r3, r2]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	222f      	movs	r2, #47	@ 0x2f
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	b2da      	uxtb	r2, r3
 8000940:	210f      	movs	r1, #15
 8000942:	187b      	adds	r3, r7, r1
 8000944:	701a      	strb	r2, [r3, #0]
			  int8_t cz = circle_z;
 8000946:	4b4c      	ldr	r3, [pc, #304]	@ (8000a78 <main+0x48c>)
 8000948:	2200      	movs	r2, #0
 800094a:	5e9a      	ldrsh	r2, [r3, r2]
 800094c:	240e      	movs	r4, #14
 800094e:	193b      	adds	r3, r7, r4
 8000950:	701a      	strb	r2, [r3, #0]
			  uint8_t cr = circle_r;
 8000952:	250d      	movs	r5, #13
 8000954:	197b      	adds	r3, r7, r5
 8000956:	4a49      	ldr	r2, [pc, #292]	@ (8000a7c <main+0x490>)
 8000958:	7812      	ldrb	r2, [r2, #0]
 800095a:	701a      	strb	r2, [r3, #0]
			  uint8_t myx = x;
 800095c:	260c      	movs	r6, #12
 800095e:	19bb      	adds	r3, r7, r6
 8000960:	697a      	ldr	r2, [r7, #20]
 8000962:	701a      	strb	r2, [r3, #0]
			  uint8_t myz = z;
 8000964:	200b      	movs	r0, #11
 8000966:	183b      	adds	r3, r7, r0
 8000968:	693a      	ldr	r2, [r7, #16]
 800096a:	701a      	strb	r2, [r3, #0]
			  float distance = (myx-cx)*(myx-cx)+(myz-cz)*(myz-cz);
 800096c:	19bb      	adds	r3, r7, r6
 800096e:	781a      	ldrb	r2, [r3, #0]
 8000970:	0008      	movs	r0, r1
 8000972:	187b      	adds	r3, r7, r1
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	b25b      	sxtb	r3, r3
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	19ba      	adds	r2, r7, r6
 800097c:	7811      	ldrb	r1, [r2, #0]
 800097e:	183a      	adds	r2, r7, r0
 8000980:	7812      	ldrb	r2, [r2, #0]
 8000982:	b252      	sxtb	r2, r2
 8000984:	1a8a      	subs	r2, r1, r2
 8000986:	435a      	muls	r2, r3
 8000988:	200b      	movs	r0, #11
 800098a:	183b      	adds	r3, r7, r0
 800098c:	7819      	ldrb	r1, [r3, #0]
 800098e:	193b      	adds	r3, r7, r4
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b25b      	sxtb	r3, r3
 8000994:	1acb      	subs	r3, r1, r3
 8000996:	1839      	adds	r1, r7, r0
 8000998:	7808      	ldrb	r0, [r1, #0]
 800099a:	1939      	adds	r1, r7, r4
 800099c:	7809      	ldrb	r1, [r1, #0]
 800099e:	b249      	sxtb	r1, r1
 80009a0:	1a41      	subs	r1, r0, r1
 80009a2:	434b      	muls	r3, r1
 80009a4:	18d3      	adds	r3, r2, r3
 80009a6:	0018      	movs	r0, r3
 80009a8:	f7ff fd36 	bl	8000418 <__aeabi_i2f>
 80009ac:	1c03      	adds	r3, r0, #0
 80009ae:	607b      	str	r3, [r7, #4]
			  if(cr*cr>=distance){
 80009b0:	197b      	adds	r3, r7, r5
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	197a      	adds	r2, r7, r5
 80009b6:	7812      	ldrb	r2, [r2, #0]
 80009b8:	4353      	muls	r3, r2
 80009ba:	0018      	movs	r0, r3
 80009bc:	f7ff fd2c 	bl	8000418 <__aeabi_i2f>
 80009c0:	1c03      	adds	r3, r0, #0
 80009c2:	1c19      	adds	r1, r3, #0
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff fc43 	bl	8000250 <__aeabi_fcmple>
 80009ca:	1e03      	subs	r3, r0, #0
 80009cc:	d008      	beq.n	80009e0 <main+0x3f4>
				hue = circle_h; sat = circle_s; val = circle_v;
 80009ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000a80 <main+0x494>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80009d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a84 <main+0x498>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	623b      	str	r3, [r7, #32]
 80009da:	4b2b      	ldr	r3, [pc, #172]	@ (8000a88 <main+0x49c>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	61fb      	str	r3, [r7, #28]
			  }

			  //SET
			  uint16_t pixel_num = 0;
 80009e0:	201a      	movs	r0, #26
 80009e2:	183b      	adds	r3, r7, r0
 80009e4:	2200      	movs	r2, #0
 80009e6:	801a      	strh	r2, [r3, #0]
			  if(pz%2 == 0){
 80009e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009ea:	2201      	movs	r2, #1
 80009ec:	4013      	ands	r3, r2
 80009ee:	d109      	bne.n	8000a04 <main+0x418>
				   pixel_num = pz*16 + px;
 80009f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	011b      	lsls	r3, r3, #4
 80009f6:	b299      	uxth	r1, r3
 80009f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	183b      	adds	r3, r7, r0
 80009fe:	188a      	adds	r2, r1, r2
 8000a00:	801a      	strh	r2, [r3, #0]
 8000a02:	e00b      	b.n	8000a1c <main+0x430>
			  }else{
				  pixel_num = pz*16 + 15 - px;
 8000a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	011b      	lsls	r3, r3, #4
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	1ad3      	subs	r3, r2, r3
 8000a12:	b29a      	uxth	r2, r3
 8000a14:	231a      	movs	r3, #26
 8000a16:	18fb      	adds	r3, r7, r3
 8000a18:	320f      	adds	r2, #15
 8000a1a:	801a      	strh	r2, [r3, #0]
			  }
			  Neopixel.set_hsv(pixel_num, hue, sat, val);
 8000a1c:	231a      	movs	r3, #26
 8000a1e:	18fb      	adds	r3, r7, r3
 8000a20:	881b      	ldrh	r3, [r3, #0]
 8000a22:	b2d9      	uxtb	r1, r3
 8000a24:	6a3c      	ldr	r4, [r7, #32]
 8000a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a28:	4818      	ldr	r0, [pc, #96]	@ (8000a8c <main+0x4a0>)
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	0023      	movs	r3, r4
 8000a30:	f000 fd76 	bl	8001520 <_ZN6WS28127set_hsvEhiii>
		  for(int pz=0; pz<16; pz++){
 8000a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a36:	3301      	adds	r3, #1
 8000a38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a3c:	2b0f      	cmp	r3, #15
 8000a3e:	dc00      	bgt.n	8000a42 <main+0x456>
 8000a40:	e738      	b.n	80008b4 <main+0x2c8>
	  for(int px=0; px<16; px++){
 8000a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a44:	3301      	adds	r3, #1
 8000a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a4a:	2b0f      	cmp	r3, #15
 8000a4c:	dc00      	bgt.n	8000a50 <main+0x464>
 8000a4e:	e701      	b.n	8000854 <main+0x268>
		  }
	  }
	  Neopixel.show();
 8000a50:	4b0e      	ldr	r3, [pc, #56]	@ (8000a8c <main+0x4a0>)
 8000a52:	0018      	movs	r0, r3
 8000a54:	f000 fcac 	bl	80013b0 <_ZN6WS28124showEv>
  }
 8000a58:	e61c      	b.n	8000694 <main+0xa8>
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	20000580 	.word	0x20000580
 8000a60:	20000002 	.word	0x20000002
 8000a64:	20000003 	.word	0x20000003
 8000a68:	20000581 	.word	0x20000581
 8000a6c:	20000004 	.word	0x20000004
 8000a70:	20000005 	.word	0x20000005
 8000a74:	2000057a 	.word	0x2000057a
 8000a78:	2000057c 	.word	0x2000057c
 8000a7c:	2000057e 	.word	0x2000057e
 8000a80:	2000057f 	.word	0x2000057f
 8000a84:	20000000 	.word	0x20000000
 8000a88:	20000001 	.word	0x20000001
 8000a8c:	200001c8 	.word	0x200001c8

08000a90 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a90:	b590      	push	{r4, r7, lr}
 8000a92:	b093      	sub	sp, #76	@ 0x4c
 8000a94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a96:	2414      	movs	r4, #20
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	2334      	movs	r3, #52	@ 0x34
 8000a9e:	001a      	movs	r2, r3
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	f004 fb75 	bl	8005190 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	2310      	movs	r3, #16
 8000aac:	001a      	movs	r2, r3
 8000aae:	2100      	movs	r1, #0
 8000ab0:	f004 fb6e 	bl	8005190 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ab4:	2380      	movs	r3, #128	@ 0x80
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f001 fd9b 	bl	80025f4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	22a0      	movs	r2, #160	@ 0xa0
 8000ac8:	02d2      	lsls	r2, r2, #11
 8000aca:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000acc:	0021      	movs	r1, r4
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2203      	movs	r2, #3
 8000ad8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	2200      	movs	r2, #0
 8000ade:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2209      	movs	r2, #9
 8000ae4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2280      	movs	r2, #128	@ 0x80
 8000aea:	0292      	lsls	r2, r2, #10
 8000aec:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	2280      	movs	r2, #128	@ 0x80
 8000af2:	05d2      	lsls	r2, r2, #23
 8000af4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	0018      	movs	r0, r3
 8000afa:	f001 fdc7 	bl	800268c <HAL_RCC_OscConfig>
 8000afe:	0003      	movs	r3, r0
 8000b00:	1e5a      	subs	r2, r3, #1
 8000b02:	4193      	sbcs	r3, r2
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8000b0a:	f000 fa93 	bl	8001034 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2207      	movs	r2, #7
 8000b12:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	2202      	movs	r2, #2
 8000b18:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	2101      	movs	r1, #1
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f002 f8be 	bl	8002cac <HAL_RCC_ClockConfig>
 8000b30:	0003      	movs	r3, r0
 8000b32:	1e5a      	subs	r2, r3, #1
 8000b34:	4193      	sbcs	r3, r2
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <_Z18SystemClock_Configv+0xb0>
  {
    Error_Handler();
 8000b3c:	f000 fa7a 	bl	8001034 <Error_Handler>
  }
}
 8000b40:	46c0      	nop			@ (mov r8, r8)
 8000b42:	46bd      	mov	sp, r7
 8000b44:	b013      	add	sp, #76	@ 0x4c
 8000b46:	bd90      	pop	{r4, r7, pc}

08000b48 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08e      	sub	sp, #56	@ 0x38
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b4e:	2328      	movs	r3, #40	@ 0x28
 8000b50:	18fb      	adds	r3, r7, r3
 8000b52:	0018      	movs	r0, r3
 8000b54:	2310      	movs	r3, #16
 8000b56:	001a      	movs	r2, r3
 8000b58:	2100      	movs	r1, #0
 8000b5a:	f004 fb19 	bl	8005190 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b5e:	231c      	movs	r3, #28
 8000b60:	18fb      	adds	r3, r7, r3
 8000b62:	0018      	movs	r0, r3
 8000b64:	230c      	movs	r3, #12
 8000b66:	001a      	movs	r2, r3
 8000b68:	2100      	movs	r1, #0
 8000b6a:	f004 fb11 	bl	8005190 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b6e:	003b      	movs	r3, r7
 8000b70:	0018      	movs	r0, r3
 8000b72:	231c      	movs	r3, #28
 8000b74:	001a      	movs	r2, r3
 8000b76:	2100      	movs	r1, #0
 8000b78:	f004 fb0a 	bl	8005190 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b7c:	4b39      	ldr	r3, [pc, #228]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b7e:	4a3a      	ldr	r2, [pc, #232]	@ (8000c68 <_ZL12MX_TIM3_Initv+0x120>)
 8000b80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8000b82:	4b38      	ldr	r3, [pc, #224]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b84:	2203      	movs	r2, #3
 8000b86:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b88:	4b36      	ldr	r3, [pc, #216]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 8000b8e:	4b35      	ldr	r3, [pc, #212]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b90:	220e      	movs	r2, #14
 8000b92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b94:	4b33      	ldr	r3, [pc, #204]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9a:	4b32      	ldr	r3, [pc, #200]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ba0:	4b30      	ldr	r3, [pc, #192]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f002 fa2a 	bl	8002ffc <HAL_TIM_Base_Init>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	1e5a      	subs	r2, r3, #1
 8000bac:	4193      	sbcs	r3, r2
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 8000bb4:	f000 fa3e 	bl	8001034 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bb8:	2128      	movs	r1, #40	@ 0x28
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	2280      	movs	r2, #128	@ 0x80
 8000bbe:	0152      	lsls	r2, r2, #5
 8000bc0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bc2:	187a      	adds	r2, r7, r1
 8000bc4:	4b27      	ldr	r3, [pc, #156]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f002 fea7 	bl	800391c <HAL_TIM_ConfigClockSource>
 8000bce:	0003      	movs	r3, r0
 8000bd0:	1e5a      	subs	r2, r3, #1
 8000bd2:	4193      	sbcs	r3, r2
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 8000bda:	f000 fa2b 	bl	8001034 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000bde:	4b21      	ldr	r3, [pc, #132]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000be0:	0018      	movs	r0, r3
 8000be2:	f002 fa63 	bl	80030ac <HAL_TIM_PWM_Init>
 8000be6:	0003      	movs	r3, r0
 8000be8:	1e5a      	subs	r2, r3, #1
 8000bea:	4193      	sbcs	r3, r2
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 8000bf2:	f000 fa1f 	bl	8001034 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bf6:	211c      	movs	r1, #28
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bfe:	187b      	adds	r3, r7, r1
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c04:	187a      	adds	r2, r7, r1
 8000c06:	4b17      	ldr	r3, [pc, #92]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000c08:	0011      	movs	r1, r2
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f003 fc0e 	bl	800442c <HAL_TIMEx_MasterConfigSynchronization>
 8000c10:	0003      	movs	r3, r0
 8000c12:	1e5a      	subs	r2, r3, #1
 8000c14:	4193      	sbcs	r3, r2
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 8000c1c:	f000 fa0a 	bl	8001034 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c20:	003b      	movs	r3, r7
 8000c22:	2260      	movs	r2, #96	@ 0x60
 8000c24:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c26:	003b      	movs	r3, r7
 8000c28:	2200      	movs	r2, #0
 8000c2a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000c32:	003b      	movs	r3, r7
 8000c34:	2204      	movs	r2, #4
 8000c36:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c38:	0039      	movs	r1, r7
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000c3c:	2204      	movs	r2, #4
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f002 fd6c 	bl	800371c <HAL_TIM_PWM_ConfigChannel>
 8000c44:	0003      	movs	r3, r0
 8000c46:	1e5a      	subs	r2, r3, #1
 8000c48:	4193      	sbcs	r3, r2
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <_ZL12MX_TIM3_Initv+0x10c>
  {
    Error_Handler();
 8000c50:	f000 f9f0 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c54:	4b03      	ldr	r3, [pc, #12]	@ (8000c64 <_ZL12MX_TIM3_Initv+0x11c>)
 8000c56:	0018      	movs	r0, r3
 8000c58:	f000 fa94 	bl	8001184 <HAL_TIM_MspPostInit>

}
 8000c5c:	46c0      	nop			@ (mov r8, r8)
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b00e      	add	sp, #56	@ 0x38
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20000030 	.word	0x20000030
 8000c68:	40000400 	.word	0x40000400

08000c6c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c70:	4b18      	ldr	r3, [pc, #96]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c72:	4a19      	ldr	r2, [pc, #100]	@ (8000cd8 <_ZL19MX_USART2_UART_Initv+0x6c>)
 8000c74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c76:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c78:	22e1      	movs	r2, #225	@ 0xe1
 8000c7a:	0252      	lsls	r2, r2, #9
 8000c7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c7e:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c84:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c8a:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c90:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c92:	220c      	movs	r2, #12
 8000c94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c96:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cae:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cb4:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f003 fc1a 	bl	80044f0 <HAL_UART_Init>
 8000cbc:	0003      	movs	r3, r0
 8000cbe:	1e5a      	subs	r2, r3, #1
 8000cc0:	4193      	sbcs	r3, r2
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <_ZL19MX_USART2_UART_Initv+0x60>
  {
    Error_Handler();
 8000cc8:	f000 f9b4 	bl	8001034 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	200000d8 	.word	0x200000d8
 8000cd8:	40004400 	.word	0x40004400

08000cdc <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ce2:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <_ZL11MX_DMA_Initv+0x48>)
 8000ce4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <_ZL11MX_DMA_Initv+0x48>)
 8000ce8:	2101      	movs	r1, #1
 8000cea:	430a      	orrs	r2, r1
 8000cec:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cee:	4b0d      	ldr	r3, [pc, #52]	@ (8000d24 <_ZL11MX_DMA_Initv+0x48>)
 8000cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	2009      	movs	r0, #9
 8000d00:	f000 ffd0 	bl	8001ca4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d04:	2009      	movs	r0, #9
 8000d06:	f000 ffe2 	bl	8001cce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	200a      	movs	r0, #10
 8000d10:	f000 ffc8 	bl	8001ca4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000d14:	200a      	movs	r0, #10
 8000d16:	f000 ffda 	bl	8001cce <HAL_NVIC_EnableIRQ>

}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	b002      	add	sp, #8
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	40021000 	.word	0x40021000

08000d28 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d28:	b590      	push	{r4, r7, lr}
 8000d2a:	b089      	sub	sp, #36	@ 0x24
 8000d2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2e:	240c      	movs	r4, #12
 8000d30:	193b      	adds	r3, r7, r4
 8000d32:	0018      	movs	r0, r3
 8000d34:	2314      	movs	r3, #20
 8000d36:	001a      	movs	r2, r3
 8000d38:	2100      	movs	r1, #0
 8000d3a:	f004 fa29 	bl	8005190 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3e:	4b30      	ldr	r3, [pc, #192]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d42:	4b2f      	ldr	r3, [pc, #188]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d44:	2104      	movs	r1, #4
 8000d46:	430a      	orrs	r2, r1
 8000d48:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d4e:	2204      	movs	r2, #4
 8000d50:	4013      	ands	r3, r2
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d56:	4b2a      	ldr	r3, [pc, #168]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d5a:	4b29      	ldr	r3, [pc, #164]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d62:	4b27      	ldr	r3, [pc, #156]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d66:	2201      	movs	r2, #1
 8000d68:	4013      	ands	r3, r2
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6e:	4b24      	ldr	r3, [pc, #144]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d72:	4b23      	ldr	r3, [pc, #140]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d74:	2102      	movs	r1, #2
 8000d76:	430a      	orrs	r2, r1
 8000d78:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d7a:	4b21      	ldr	r3, [pc, #132]	@ (8000e00 <_ZL12MX_GPIO_Initv+0xd8>)
 8000d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d7e:	2202      	movs	r2, #2
 8000d80:	4013      	ands	r3, r2
 8000d82:	603b      	str	r3, [r7, #0]
 8000d84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d86:	4b1f      	ldr	r3, [pc, #124]	@ (8000e04 <_ZL12MX_GPIO_Initv+0xdc>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2104      	movs	r1, #4
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f001 fbf8 	bl	8002582 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	2204      	movs	r2, #4
 8000d96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d98:	193b      	adds	r3, r7, r4
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	193b      	adds	r3, r7, r4
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da4:	193b      	adds	r3, r7, r4
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	4a15      	ldr	r2, [pc, #84]	@ (8000e04 <_ZL12MX_GPIO_Initv+0xdc>)
 8000dae:	0019      	movs	r1, r3
 8000db0:	0010      	movs	r0, r2
 8000db2:	f001 fa65 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8000db6:	193b      	adds	r3, r7, r4
 8000db8:	2280      	movs	r2, #128	@ 0x80
 8000dba:	0152      	lsls	r2, r2, #5
 8000dbc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dbe:	193b      	adds	r3, r7, r4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	193b      	adds	r3, r7, r4
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000dca:	193a      	adds	r2, r7, r4
 8000dcc:	23a0      	movs	r3, #160	@ 0xa0
 8000dce:	05db      	lsls	r3, r3, #23
 8000dd0:	0011      	movs	r1, r2
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	f001 fa54 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW3_Pin SW4_Pin SW5_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin|SW4_Pin|SW5_Pin;
 8000dd8:	193b      	adds	r3, r7, r4
 8000dda:	2278      	movs	r2, #120	@ 0x78
 8000ddc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dde:	193b      	adds	r3, r7, r4
 8000de0:	2200      	movs	r2, #0
 8000de2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	193b      	adds	r3, r7, r4
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dea:	193b      	adds	r3, r7, r4
 8000dec:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <_ZL12MX_GPIO_Initv+0xdc>)
 8000dee:	0019      	movs	r1, r3
 8000df0:	0010      	movs	r0, r2
 8000df2:	f001 fa45 	bl	8002280 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b009      	add	sp, #36	@ 0x24
 8000dfc:	bd90      	pop	{r4, r7, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	40021000 	.word	0x40021000
 8000e04:	50000400 	.word	0x50000400

08000e08 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>:

/* USER CODE BEGIN 4 */

void readBuf(UART_HandleTypeDef* uart, uint8_t* buf, int buf_size, uint8_t* data, int data_size, uint8_t id, uint8_t* p_wrtpt, uint8_t* p_rdpt, uint16_t* stop_counter, uint16_t* error_counter, uint8_t go_back){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08c      	sub	sp, #48	@ 0x30
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	60b9      	str	r1, [r7, #8]
 8000e12:	607a      	str	r2, [r7, #4]
 8000e14:	603b      	str	r3, [r7, #0]
	int wrt_pt = uart->hdmarx->Instance->CNDTR;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	2280      	movs	r2, #128	@ 0x80
 8000e1a:	589b      	ldr	r3, [r3, r2]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	61bb      	str	r3, [r7, #24]
	wrt_pt= buf_size - wrt_pt;
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	61bb      	str	r3, [r7, #24]
	int rd_pt;

	if(wrt_pt != *p_rdpt){//wrtに追??��?��?付かれてな??��?��?
 8000e2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	001a      	movs	r2, r3
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d032      	beq.n	8000e9c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x94>
		if(buf[*p_rdpt] == 255){//p_rdptが書き換えられてな??��?��?=追??��?��?越されてな??��?��?
 8000e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	001a      	movs	r2, r3
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	189b      	adds	r3, r3, r2
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2bff      	cmp	r3, #255	@ 0xff
 8000e44:	d116      	bne.n	8000e74 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x6c>
			if(wrt_pt != *p_wrtpt){//wrt_ptが�???��?��んだ=受信した
 8000e46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	001a      	movs	r2, r3
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d006      	beq.n	8000e60 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x58>
//正常
				*stop_counter = 0;
 8000e52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e54:	2200      	movs	r2, #0
 8000e56:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8000e58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e5e:	e04b      	b.n	8000ef8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
			}else{//wrt_ptが�???��?��んでな??��?��?=受信してな??��?��?
//受信してな??��?��?
				(*stop_counter)++;
 8000e60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	3301      	adds	r3, #1
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e6a:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8000e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e72:	e041      	b.n	8000ef8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
			}
		}else{//p_rdptが書き換えられた=追??��?��?越された
//追??��?��?越された
			(*error_counter)++;
 8000e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	b29a      	uxth	r2, r3
 8000e7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e7e:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8000e80:	2350      	movs	r3, #80	@ 0x50
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8000e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	da32      	bge.n	8000ef8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
 8000e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	18d3      	adds	r3, r2, r3
 8000e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e9a:	e02d      	b.n	8000ef8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
		}
	}else{//wrtに追??��?��?付かれた,追??��?��?付い??��?��?
		int front_pt = wrt_pt + 1;
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(front_pt>buf_size-1){front_pt -= buf_size;}
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	dc03      	bgt.n	8000eb2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xaa>
 8000eaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(buf[front_pt] == 255){
 8000eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eb4:	68ba      	ldr	r2, [r7, #8]
 8000eb6:	18d3      	adds	r3, r2, r3
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	2bff      	cmp	r3, #255	@ 0xff
 8000ebc:	d109      	bne.n	8000ed2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xca>
//追??��?��?付い??��?��?
			(*stop_counter)++;
 8000ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ec0:	881b      	ldrh	r3, [r3, #0]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ec8:	801a      	strh	r2, [r3, #0]
			rd_pt = *p_rdpt;
 8000eca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ed0:	e012      	b.n	8000ef8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
		}else{
//追??��?��?付かれた
			(*error_counter)++;
 8000ed2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000edc:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8000ede:	2350      	movs	r3, #80	@ 0x50
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8000eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	da03      	bge.n	8000ef8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
 8000ef0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	18d3      	adds	r3, r2, r3
 8000ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
	}

	if(*stop_counter > 65500){*stop_counter = 65500;}
 8000ef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	4a4c      	ldr	r2, [pc, #304]	@ (8001030 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x228>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d903      	bls.n	8000f0a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x102>
 8000f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f04:	2224      	movs	r2, #36	@ 0x24
 8000f06:	4252      	negs	r2, r2
 8000f08:	801a      	strh	r2, [r3, #0]
	if(*error_counter > 65500){*error_counter = 65500;}
 8000f0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	4a48      	ldr	r2, [pc, #288]	@ (8001030 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x228>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d903      	bls.n	8000f1c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
 8000f14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f16:	2224      	movs	r2, #36	@ 0x24
 8000f18:	4252      	negs	r2, r2
 8000f1a:	801a      	strh	r2, [r3, #0]


	while(1){
		int dif_pt = wrt_pt - rd_pt;
 8000f1c:	69ba      	ldr	r2, [r7, #24]
 8000f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt < 0){dif_pt += buf_size;}
 8000f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	da03      	bge.n	8000f32 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x12a>
 8000f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	18d3      	adds	r3, r2, r3
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
		if(dif_pt <= go_back/2){break;}
 8000f32:	2350      	movs	r3, #80	@ 0x50
 8000f34:	18fb      	adds	r3, r7, r3
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	085b      	lsrs	r3, r3, #1
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	001a      	movs	r2, r3
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f40:	4293      	cmp	r3, r2
 8000f42:	dd67      	ble.n	8001014 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x20c>

		rd_pt++;
 8000f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f46:	3301      	adds	r3, #1
 8000f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if(rd_pt>buf_size-1){rd_pt -= buf_size;}
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	dc03      	bgt.n	8000f5a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x152>
 8000f52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if(buf[rd_pt] == 250+id){
 8000f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f5c:	68ba      	ldr	r2, [r7, #8]
 8000f5e:	18d3      	adds	r3, r2, r3
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	001a      	movs	r2, r3
 8000f64:	233c      	movs	r3, #60	@ 0x3c
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	33fa      	adds	r3, #250	@ 0xfa
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d14b      	bne.n	8001008 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x200>
			int goal_rdpt = rd_pt + data_size;//data_sizeに0はとれな??��?��?,25以上も??��?��???��?��?
 8000f70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f74:	18d3      	adds	r3, r2, r3
 8000f76:	617b      	str	r3, [r7, #20]

				if(goal_rdpt>buf_size-1){goal_rdpt -= buf_size;}
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	dc03      	bgt.n	8000f88 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x180>
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	617b      	str	r3, [r7, #20]
			int temp_rdpt = rd_pt;
 8000f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f8a:	623b      	str	r3, [r7, #32]

			buf[rd_pt] = 255;
 8000f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f8e:	68ba      	ldr	r2, [r7, #8]
 8000f90:	18d3      	adds	r3, r2, r3
 8000f92:	22ff      	movs	r2, #255	@ 0xff
 8000f94:	701a      	strb	r2, [r3, #0]

			for(int i=0; i<data_size; i++){
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
 8000f9a:	e01a      	b.n	8000fd2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1ca>
				temp_rdpt += 1;
 8000f9c:	6a3b      	ldr	r3, [r7, #32]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	623b      	str	r3, [r7, #32]
					if(temp_rdpt>buf_size-1){temp_rdpt -= buf_size;}
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	6a3b      	ldr	r3, [r7, #32]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	dc03      	bgt.n	8000fb2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1aa>
 8000faa:	6a3a      	ldr	r2, [r7, #32]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	623b      	str	r3, [r7, #32]

				data[i] = buf[temp_rdpt];
 8000fb2:	6a3b      	ldr	r3, [r7, #32]
 8000fb4:	68ba      	ldr	r2, [r7, #8]
 8000fb6:	18d2      	adds	r2, r2, r3
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	6839      	ldr	r1, [r7, #0]
 8000fbc:	18cb      	adds	r3, r1, r3
 8000fbe:	7812      	ldrb	r2, [r2, #0]
 8000fc0:	701a      	strb	r2, [r3, #0]
				buf[temp_rdpt] = 255;
 8000fc2:	6a3b      	ldr	r3, [r7, #32]
 8000fc4:	68ba      	ldr	r2, [r7, #8]
 8000fc6:	18d3      	adds	r3, r2, r3
 8000fc8:	22ff      	movs	r2, #255	@ 0xff
 8000fca:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<data_size; i++){
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	61fb      	str	r3, [r7, #28]
 8000fd2:	69fa      	ldr	r2, [r7, #28]
 8000fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	dbe0      	blt.n	8000f9c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x194>
			}

			rd_pt = temp_rdpt;
 8000fda:	6a3b      	ldr	r3, [r7, #32]
 8000fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

			dif_pt = wrt_pt - rd_pt;
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	627b      	str	r3, [r7, #36]	@ 0x24
				if(dif_pt < 0){dif_pt += buf_size;}
 8000fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	da03      	bge.n	8000ff4 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1ec>
 8000fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	18d3      	adds	r3, r2, r3
 8000ff2:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt >= buf_size/2){}
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	da00      	bge.n	8000ffc <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1f4>
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	105b      	asrs	r3, r3, #1
 8000ffe:	001a      	movs	r2, r3
 8001000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001002:	4293      	cmp	r3, r2
 8001004:	da8a      	bge.n	8000f1c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
			else{break;}
 8001006:	e006      	b.n	8001016 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x20e>
		}else{buf[rd_pt] = 255;}
 8001008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800100a:	68ba      	ldr	r2, [r7, #8]
 800100c:	18d3      	adds	r3, r2, r3
 800100e:	22ff      	movs	r2, #255	@ 0xff
 8001010:	701a      	strb	r2, [r3, #0]
	}
 8001012:	e783      	b.n	8000f1c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
		if(dif_pt <= go_back/2){break;}
 8001014:	46c0      	nop			@ (mov r8, r8)

	*p_rdpt = rd_pt;
 8001016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001018:	b2da      	uxtb	r2, r3
 800101a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800101c:	701a      	strb	r2, [r3, #0]
//	*p_wrtpt = buf_size - (uart->hdmarx->Instance->CNDTR);
	*p_wrtpt = wrt_pt;
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	b2da      	uxtb	r2, r3
 8001022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001024:	701a      	strb	r2, [r3, #0]
}
 8001026:	46c0      	nop			@ (mov r8, r8)
 8001028:	46bd      	mov	sp, r7
 800102a:	b00c      	add	sp, #48	@ 0x30
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			@ (mov r8, r8)
 8001030:	0000ffdc 	.word	0x0000ffdc

08001034 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001038:	b672      	cpsid	i
}
 800103a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800103c:	46c0      	nop			@ (mov r8, r8)
 800103e:	e7fd      	b.n	800103c <Error_Handler+0x8>

08001040 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d10f      	bne.n	8001070 <_Z41__static_initialization_and_destruction_0ii+0x30>
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	4a09      	ldr	r2, [pc, #36]	@ (8001078 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d10b      	bne.n	8001070 <_Z41__static_initialization_and_destruction_0ii+0x30>
WS2812 Neopixel(&htim3, TIM_CHANNEL_2, &hdma_tim3_ch2);
 8001058:	4b08      	ldr	r3, [pc, #32]	@ (800107c <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800105a:	4909      	ldr	r1, [pc, #36]	@ (8001080 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800105c:	4809      	ldr	r0, [pc, #36]	@ (8001084 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 800105e:	2204      	movs	r2, #4
 8001060:	f000 f980 	bl	8001364 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>
LED led(&Neopixel);
 8001064:	4a07      	ldr	r2, [pc, #28]	@ (8001084 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001066:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8001068:	0011      	movs	r1, r2
 800106a:	0018      	movs	r0, r3
 800106c:	f7ff fa3e 	bl	80004ec <_ZN3LEDC1EP6WS2812>
}
 8001070:	46c0      	nop			@ (mov r8, r8)
 8001072:	46bd      	mov	sp, r7
 8001074:	b002      	add	sp, #8
 8001076:	bd80      	pop	{r7, pc}
 8001078:	0000ffff 	.word	0x0000ffff
 800107c:	2000007c 	.word	0x2000007c
 8001080:	20000030 	.word	0x20000030
 8001084:	200001c8 	.word	0x200001c8
 8001088:	2000050c 	.word	0x2000050c

0800108c <_GLOBAL__sub_I_htim3>:
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
 8001090:	4b03      	ldr	r3, [pc, #12]	@ (80010a0 <_GLOBAL__sub_I_htim3+0x14>)
 8001092:	0019      	movs	r1, r3
 8001094:	2001      	movs	r0, #1
 8001096:	f7ff ffd3 	bl	8001040 <_Z41__static_initialization_and_destruction_0ii>
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	46c0      	nop			@ (mov r8, r8)
 80010a0:	0000ffff 	.word	0x0000ffff

080010a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <HAL_MspInit+0x44>)
 80010ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b0:	2101      	movs	r1, #1
 80010b2:	430a      	orrs	r2, r1
 80010b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80010b6:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ba:	2201      	movs	r2, #1
 80010bc:	4013      	ands	r3, r2
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010c6:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c8:	2180      	movs	r1, #128	@ 0x80
 80010ca:	0549      	lsls	r1, r1, #21
 80010cc:	430a      	orrs	r2, r1
 80010ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010d0:	4b05      	ldr	r3, [pc, #20]	@ (80010e8 <HAL_MspInit+0x44>)
 80010d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010d4:	2380      	movs	r3, #128	@ 0x80
 80010d6:	055b      	lsls	r3, r3, #21
 80010d8:	4013      	ands	r3, r2
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b002      	add	sp, #8
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	46c0      	nop			@ (mov r8, r8)
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001174 <HAL_TIM_Base_MspInit+0x88>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d136      	bne.n	800116c <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <HAL_TIM_Base_MspInit+0x8c>)
 8001100:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001102:	4b1d      	ldr	r3, [pc, #116]	@ (8001178 <HAL_TIM_Base_MspInit+0x8c>)
 8001104:	2102      	movs	r1, #2
 8001106:	430a      	orrs	r2, r1
 8001108:	63da      	str	r2, [r3, #60]	@ 0x3c
 800110a:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <HAL_TIM_Base_MspInit+0x8c>)
 800110c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800110e:	2202      	movs	r2, #2
 8001110:	4013      	ands	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Channel2;
 8001116:	4b19      	ldr	r3, [pc, #100]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001118:	4a19      	ldr	r2, [pc, #100]	@ (8001180 <HAL_TIM_Base_MspInit+0x94>)
 800111a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 800111c:	4b17      	ldr	r3, [pc, #92]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 800111e:	2221      	movs	r2, #33	@ 0x21
 8001120:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001122:	4b16      	ldr	r3, [pc, #88]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001124:	2210      	movs	r2, #16
 8001126:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001128:	4b14      	ldr	r3, [pc, #80]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800112e:	4b13      	ldr	r3, [pc, #76]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001130:	2280      	movs	r2, #128	@ 0x80
 8001132:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001134:	4b11      	ldr	r3, [pc, #68]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001136:	2280      	movs	r2, #128	@ 0x80
 8001138:	0092      	lsls	r2, r2, #2
 800113a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800113c:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 8001142:	4b0e      	ldr	r3, [pc, #56]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001144:	2220      	movs	r2, #32
 8001146:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001148:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 800114a:	22c0      	movs	r2, #192	@ 0xc0
 800114c:	0192      	lsls	r2, r2, #6
 800114e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8001150:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001152:	0018      	movs	r0, r3
 8001154:	f000 fdd8 	bl	8001d08 <HAL_DMA_Init>
 8001158:	1e03      	subs	r3, r0, #0
 800115a:	d001      	beq.n	8001160 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 800115c:	f7ff ff6a 	bl	8001034 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a06      	ldr	r2, [pc, #24]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001164:	629a      	str	r2, [r3, #40]	@ 0x28
 8001166:	4b05      	ldr	r3, [pc, #20]	@ (800117c <HAL_TIM_Base_MspInit+0x90>)
 8001168:	687a      	ldr	r2, [r7, #4]
 800116a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800116c:	46c0      	nop			@ (mov r8, r8)
 800116e:	46bd      	mov	sp, r7
 8001170:	b004      	add	sp, #16
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40000400 	.word	0x40000400
 8001178:	40021000 	.word	0x40021000
 800117c:	2000007c 	.word	0x2000007c
 8001180:	4002001c 	.word	0x4002001c

08001184 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b089      	sub	sp, #36	@ 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118c:	240c      	movs	r4, #12
 800118e:	193b      	adds	r3, r7, r4
 8001190:	0018      	movs	r0, r3
 8001192:	2314      	movs	r3, #20
 8001194:	001a      	movs	r2, r3
 8001196:	2100      	movs	r1, #0
 8001198:	f003 fffa 	bl	8005190 <memset>
  if(htim->Instance==TIM3)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a14      	ldr	r2, [pc, #80]	@ (80011f4 <HAL_TIM_MspPostInit+0x70>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d122      	bne.n	80011ec <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a6:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <HAL_TIM_MspPostInit+0x74>)
 80011a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011aa:	4b13      	ldr	r3, [pc, #76]	@ (80011f8 <HAL_TIM_MspPostInit+0x74>)
 80011ac:	2101      	movs	r1, #1
 80011ae:	430a      	orrs	r2, r1
 80011b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <HAL_TIM_MspPostInit+0x74>)
 80011b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011b6:	2201      	movs	r2, #1
 80011b8:	4013      	ands	r3, r2
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80011be:	0021      	movs	r1, r4
 80011c0:	187b      	adds	r3, r7, r1
 80011c2:	2280      	movs	r2, #128	@ 0x80
 80011c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	187b      	adds	r3, r7, r1
 80011c8:	2202      	movs	r2, #2
 80011ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	187b      	adds	r3, r7, r1
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	187b      	adds	r3, r7, r1
 80011d4:	2200      	movs	r2, #0
 80011d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80011d8:	187b      	adds	r3, r7, r1
 80011da:	2201      	movs	r2, #1
 80011dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011de:	187a      	adds	r2, r7, r1
 80011e0:	23a0      	movs	r3, #160	@ 0xa0
 80011e2:	05db      	lsls	r3, r3, #23
 80011e4:	0011      	movs	r1, r2
 80011e6:	0018      	movs	r0, r3
 80011e8:	f001 f84a 	bl	8002280 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80011ec:	46c0      	nop			@ (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b009      	add	sp, #36	@ 0x24
 80011f2:	bd90      	pop	{r4, r7, pc}
 80011f4:	40000400 	.word	0x40000400
 80011f8:	40021000 	.word	0x40021000

080011fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b08b      	sub	sp, #44	@ 0x2c
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	2414      	movs	r4, #20
 8001206:	193b      	adds	r3, r7, r4
 8001208:	0018      	movs	r0, r3
 800120a:	2314      	movs	r3, #20
 800120c:	001a      	movs	r2, r3
 800120e:	2100      	movs	r1, #0
 8001210:	f003 ffbe 	bl	8005190 <memset>
  if(huart->Instance==USART2)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a31      	ldr	r2, [pc, #196]	@ (80012e0 <HAL_UART_MspInit+0xe4>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d15b      	bne.n	80012d6 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800121e:	4b31      	ldr	r3, [pc, #196]	@ (80012e4 <HAL_UART_MspInit+0xe8>)
 8001220:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001222:	4b30      	ldr	r3, [pc, #192]	@ (80012e4 <HAL_UART_MspInit+0xe8>)
 8001224:	2180      	movs	r1, #128	@ 0x80
 8001226:	0289      	lsls	r1, r1, #10
 8001228:	430a      	orrs	r2, r1
 800122a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800122c:	4b2d      	ldr	r3, [pc, #180]	@ (80012e4 <HAL_UART_MspInit+0xe8>)
 800122e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	029b      	lsls	r3, r3, #10
 8001234:	4013      	ands	r3, r2
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	4b2a      	ldr	r3, [pc, #168]	@ (80012e4 <HAL_UART_MspInit+0xe8>)
 800123c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800123e:	4b29      	ldr	r3, [pc, #164]	@ (80012e4 <HAL_UART_MspInit+0xe8>)
 8001240:	2101      	movs	r1, #1
 8001242:	430a      	orrs	r2, r1
 8001244:	635a      	str	r2, [r3, #52]	@ 0x34
 8001246:	4b27      	ldr	r3, [pc, #156]	@ (80012e4 <HAL_UART_MspInit+0xe8>)
 8001248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800124a:	2201      	movs	r2, #1
 800124c:	4013      	ands	r3, r2
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001252:	0021      	movs	r1, r4
 8001254:	187b      	adds	r3, r7, r1
 8001256:	4a24      	ldr	r2, [pc, #144]	@ (80012e8 <HAL_UART_MspInit+0xec>)
 8001258:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	187b      	adds	r3, r7, r1
 800125c:	2202      	movs	r2, #2
 800125e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	187b      	adds	r3, r7, r1
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001266:	187b      	adds	r3, r7, r1
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800126c:	187b      	adds	r3, r7, r1
 800126e:	2201      	movs	r2, #1
 8001270:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001272:	187a      	adds	r2, r7, r1
 8001274:	23a0      	movs	r3, #160	@ 0xa0
 8001276:	05db      	lsls	r3, r3, #23
 8001278:	0011      	movs	r1, r2
 800127a:	0018      	movs	r0, r3
 800127c:	f001 f800 	bl	8002280 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8001280:	4b1a      	ldr	r3, [pc, #104]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 8001282:	4a1b      	ldr	r2, [pc, #108]	@ (80012f0 <HAL_UART_MspInit+0xf4>)
 8001284:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001286:	4b19      	ldr	r3, [pc, #100]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 8001288:	2234      	movs	r2, #52	@ 0x34
 800128a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800128c:	4b17      	ldr	r3, [pc, #92]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001292:	4b16      	ldr	r3, [pc, #88]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 8001294:	2200      	movs	r2, #0
 8001296:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 800129a:	2280      	movs	r2, #128	@ 0x80
 800129c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800129e:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012a4:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80012aa:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 80012ac:	2220      	movs	r2, #32
 80012ae:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80012b0:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 80012b2:	2280      	movs	r2, #128	@ 0x80
 80012b4:	0192      	lsls	r2, r2, #6
 80012b6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 80012ba:	0018      	movs	r0, r3
 80012bc:	f000 fd24 	bl	8001d08 <HAL_DMA_Init>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80012c4:	f7ff feb6 	bl	8001034 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2180      	movs	r1, #128	@ 0x80
 80012cc:	4a07      	ldr	r2, [pc, #28]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 80012ce:	505a      	str	r2, [r3, r1]
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <HAL_UART_MspInit+0xf0>)
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80012d6:	46c0      	nop			@ (mov r8, r8)
 80012d8:	46bd      	mov	sp, r7
 80012da:	b00b      	add	sp, #44	@ 0x2c
 80012dc:	bd90      	pop	{r4, r7, pc}
 80012de:	46c0      	nop			@ (mov r8, r8)
 80012e0:	40004400 	.word	0x40004400
 80012e4:	40021000 	.word	0x40021000
 80012e8:	00008004 	.word	0x00008004
 80012ec:	2000016c 	.word	0x2000016c
 80012f0:	40020008 	.word	0x40020008

080012f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012f8:	46c0      	nop			@ (mov r8, r8)
 80012fa:	e7fd      	b.n	80012f8 <NMI_Handler+0x4>

080012fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001300:	46c0      	nop			@ (mov r8, r8)
 8001302:	e7fd      	b.n	8001300 <HardFault_Handler+0x4>

08001304 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001308:	46c0      	nop			@ (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800131c:	f000 fbd6 	bl	8001acc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001320:	46c0      	nop			@ (mov r8, r8)
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800132c:	4b03      	ldr	r3, [pc, #12]	@ (800133c <DMA1_Channel1_IRQHandler+0x14>)
 800132e:	0018      	movs	r0, r3
 8001330:	f000 fe64 	bl	8001ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001334:	46c0      	nop			@ (mov r8, r8)
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	46c0      	nop			@ (mov r8, r8)
 800133c:	2000016c 	.word	0x2000016c

08001340 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8001344:	4b03      	ldr	r3, [pc, #12]	@ (8001354 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001346:	0018      	movs	r0, r3
 8001348:	f000 fe58 	bl	8001ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800134c:	46c0      	nop			@ (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	46c0      	nop			@ (mov r8, r8)
 8001354:	2000007c 	.word	0x2000007c

08001358 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800135c:	46c0      	nop			@ (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>:
 *      Author: famil
 */

#include "ws2812.h"

WS2812::WS2812(TIM_HandleTypeDef* htim, uint32_t tim_channel_x, DMA_HandleTypeDef* hdma){
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
 8001370:	603b      	str	r3, [r7, #0]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4a0d      	ldr	r2, [pc, #52]	@ (80013ac <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef+0x48>)
 8001376:	189b      	adds	r3, r3, r2
 8001378:	2230      	movs	r2, #48	@ 0x30
 800137a:	2100      	movs	r1, #0
 800137c:	0018      	movs	r0, r3
 800137e:	f003 ff07 	bl	8005190 <memset>
 8001382:	68fa      	ldr	r2, [r7, #12]
 8001384:	23d0      	movs	r3, #208	@ 0xd0
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	2100      	movs	r1, #0
 800138a:	50d1      	str	r1, [r2, r3]
    HTIM = htim;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	68ba      	ldr	r2, [r7, #8]
 8001390:	605a      	str	r2, [r3, #4]
    TIM_CHANNEL_X = tim_channel_x;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	b2da      	uxtb	r2, r3
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	701a      	strb	r2, [r3, #0]
    HDMA =hdma;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	609a      	str	r2, [r3, #8]
}
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	0018      	movs	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	b004      	add	sp, #16
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			@ (mov r8, r8)
 80013ac:	0000030f 	.word	0x0000030f

080013b0 <_ZN6WS28124showEv>:


void WS2812::show(){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
    if(wr_buf_p != 0 || HDMA->State != HAL_DMA_STATE_READY){
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	23d0      	movs	r3, #208	@ 0xd0
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	58d3      	ldr	r3, [r2, r3]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d106      	bne.n	80013d2 <_ZN6WS28124showEv+0x22>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2225      	movs	r2, #37	@ 0x25
 80013ca:	5c9b      	ldrb	r3, [r3, r2]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d001      	beq.n	80013d6 <_ZN6WS28124showEv+0x26>
 80013d2:	2301      	movs	r3, #1
 80013d4:	e000      	b.n	80013d8 <_ZN6WS28124showEv+0x28>
 80013d6:	2300      	movs	r3, #0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d025      	beq.n	8001428 <_ZN6WS28124showEv+0x78>
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	0019      	movs	r1, r3
 80013e6:	0010      	movs	r0, r2
 80013e8:	f002 f8ae 	bl	8003548 <HAL_TIM_PWM_Stop_DMA>
        wr_buf_p = 0;
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	23d0      	movs	r3, #208	@ 0xd0
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	2100      	movs	r1, #0
 80013f4:	50d1      	str	r1, [r2, r3]
        for(uint8_t i=0; i <48; i++){wr_buf[i] = 0;}
 80013f6:	230f      	movs	r3, #15
 80013f8:	18fb      	adds	r3, r7, r3
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
 80013fe:	e00d      	b.n	800141c <_ZN6WS28124showEv+0x6c>
 8001400:	200f      	movs	r0, #15
 8001402:	183b      	adds	r3, r7, r0
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	492c      	ldr	r1, [pc, #176]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 800140a:	18d3      	adds	r3, r2, r3
 800140c:	185b      	adds	r3, r3, r1
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
 8001412:	183b      	adds	r3, r7, r0
 8001414:	781a      	ldrb	r2, [r3, #0]
 8001416:	183b      	adds	r3, r7, r0
 8001418:	3201      	adds	r2, #1
 800141a:	701a      	strb	r2, [r3, #0]
 800141c:	230f      	movs	r3, #15
 800141e:	18fb      	adds	r3, r7, r3
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b2f      	cmp	r3, #47	@ 0x2f
 8001424:	d9ec      	bls.n	8001400 <_ZN6WS28124showEv+0x50>
        return;
 8001426:	e045      	b.n	80014b4 <_ZN6WS28124showEv+0x104>
    }
    for(uint_fast8_t i = 0; i < 8; i++){
 8001428:	2300      	movs	r3, #0
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	e031      	b.n	8001492 <_ZN6WS28124showEv+0xe2>
        wr_buf[i   ] = 0;
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	4922      	ldr	r1, [pc, #136]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	18d3      	adds	r3, r2, r3
 8001436:	185b      	adds	r3, r3, r1
 8001438:	2200      	movs	r2, #0
 800143a:	701a      	strb	r2, [r3, #0]
        wr_buf[i+ 8] = 0;
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	3308      	adds	r3, #8
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	491e      	ldr	r1, [pc, #120]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 8001444:	18d3      	adds	r3, r2, r3
 8001446:	185b      	adds	r3, r3, r1
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]
        wr_buf[i+16] = 0;
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	3310      	adds	r3, #16
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	491a      	ldr	r1, [pc, #104]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 8001454:	18d3      	adds	r3, r2, r3
 8001456:	185b      	adds	r3, r3, r1
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]

        wr_buf[i+24] = 0;
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	3318      	adds	r3, #24
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	4916      	ldr	r1, [pc, #88]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 8001464:	18d3      	adds	r3, r2, r3
 8001466:	185b      	adds	r3, r3, r1
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
        wr_buf[i+32] = 0;
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	3320      	adds	r3, #32
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4912      	ldr	r1, [pc, #72]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 8001474:	18d3      	adds	r3, r2, r3
 8001476:	185b      	adds	r3, r3, r1
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
        wr_buf[i+40] = 0;
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	3328      	adds	r3, #40	@ 0x28
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	490e      	ldr	r1, [pc, #56]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 8001484:	18d3      	adds	r3, r2, r3
 8001486:	185b      	adds	r3, r3, r1
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
    for(uint_fast8_t i = 0; i < 8; i++){
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	3301      	adds	r3, #1
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	2b07      	cmp	r3, #7
 8001496:	d9ca      	bls.n	800142e <_ZN6WS28124showEv+0x7e>
    }
    HAL_TIM_PWM_Start_DMA(HTIM, TIM_CHANNEL_X, (uint32_t *)wr_buf, 48);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6858      	ldr	r0, [r3, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	0019      	movs	r1, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a05      	ldr	r2, [pc, #20]	@ (80014bc <_ZN6WS28124showEv+0x10c>)
 80014a6:	189a      	adds	r2, r3, r2
 80014a8:	2330      	movs	r3, #48	@ 0x30
 80014aa:	f001 fe5f 	bl	800316c <HAL_TIM_PWM_Start_DMA>
    HAL_Delay(8);
 80014ae:	2008      	movs	r0, #8
 80014b0:	f000 fb28 	bl	8001b04 <HAL_Delay>
}
 80014b4:	46bd      	mov	sp, r7
 80014b6:	b004      	add	sp, #16
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	46c0      	nop			@ (mov r8, r8)
 80014bc:	0000030f 	.word	0x0000030f

080014c0 <_ZN6WS28125clearEv>:

void WS2812::clear(){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    for(int i=0; i<NUM_PIXELS; i++){
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	e01d      	b.n	800150a <_ZN6WS28125clearEv+0x4a>
        rgb_buf[i][0]=0;
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	0013      	movs	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	189b      	adds	r3, r3, r2
 80014d8:	18cb      	adds	r3, r1, r3
 80014da:	330c      	adds	r3, #12
 80014dc:	2200      	movs	r2, #0
 80014de:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][1]=0;
 80014e0:	6879      	ldr	r1, [r7, #4]
 80014e2:	68fa      	ldr	r2, [r7, #12]
 80014e4:	0013      	movs	r3, r2
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	189b      	adds	r3, r3, r2
 80014ea:	18cb      	adds	r3, r1, r3
 80014ec:	330d      	adds	r3, #13
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][2]=0;
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	0013      	movs	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	189b      	adds	r3, r3, r2
 80014fc:	18cb      	adds	r3, r1, r3
 80014fe:	330e      	adds	r3, #14
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<NUM_PIXELS; i++){
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	3301      	adds	r3, #1
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	2380      	movs	r3, #128	@ 0x80
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	429a      	cmp	r2, r3
 8001512:	dddc      	ble.n	80014ce <_ZN6WS28125clearEv+0xe>
    }
}
 8001514:	46c0      	nop			@ (mov r8, r8)
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	46bd      	mov	sp, r7
 800151a:	b004      	add	sp, #16
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <_ZN6WS28127set_hsvEhiii>:

void WS2812::set_hsv(uint8_t id, int h, int s, int v){
 8001520:	b5b0      	push	{r4, r5, r7, lr}
 8001522:	b08e      	sub	sp, #56	@ 0x38
 8001524:	af02      	add	r7, sp, #8
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	230b      	movs	r3, #11
 800152e:	18fb      	adds	r3, r7, r3
 8001530:	1c0a      	adds	r2, r1, #0
 8001532:	701a      	strb	r2, [r3, #0]
	int r,g,b;
	if (s == 0) {
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d106      	bne.n	8001548 <_ZN6WS28127set_hsvEhiii+0x28>
	    r = g = b = v;
 800153a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
 800153e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001540:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001544:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001546:	e077      	b.n	8001638 <_ZN6WS28127set_hsvEhiii+0x118>
	}else{
	    h = h * 6; // sector 0 to 5
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	0013      	movs	r3, r2
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	189b      	adds	r3, r3, r2
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	607b      	str	r3, [r7, #4]
	    int i = h / 256;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	da00      	bge.n	800155c <_ZN6WS28127set_hsvEhiii+0x3c>
 800155a:	33ff      	adds	r3, #255	@ 0xff
 800155c:	121b      	asrs	r3, r3, #8
 800155e:	623b      	str	r3, [r7, #32]
	    int f = h % 256;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a3f      	ldr	r2, [pc, #252]	@ (8001660 <_ZN6WS28127set_hsvEhiii+0x140>)
 8001564:	4013      	ands	r3, r2
 8001566:	d503      	bpl.n	8001570 <_ZN6WS28127set_hsvEhiii+0x50>
 8001568:	3b01      	subs	r3, #1
 800156a:	4a3e      	ldr	r2, [pc, #248]	@ (8001664 <_ZN6WS28127set_hsvEhiii+0x144>)
 800156c:	4313      	orrs	r3, r2
 800156e:	3301      	adds	r3, #1
 8001570:	61fb      	str	r3, [r7, #28]
	    int p = (v * (256 - s)) / 256;
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	2280      	movs	r2, #128	@ 0x80
 8001576:	0052      	lsls	r2, r2, #1
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800157c:	4353      	muls	r3, r2
 800157e:	2b00      	cmp	r3, #0
 8001580:	da00      	bge.n	8001584 <_ZN6WS28127set_hsvEhiii+0x64>
 8001582:	33ff      	adds	r3, #255	@ 0xff
 8001584:	121b      	asrs	r3, r3, #8
 8001586:	61bb      	str	r3, [r7, #24]
	    int q = (v * (256 - (s * f) / 256)) / 256;
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	69fa      	ldr	r2, [r7, #28]
 800158c:	4353      	muls	r3, r2
 800158e:	2b00      	cmp	r3, #0
 8001590:	da00      	bge.n	8001594 <_ZN6WS28127set_hsvEhiii+0x74>
 8001592:	33ff      	adds	r3, #255	@ 0xff
 8001594:	121b      	asrs	r3, r3, #8
 8001596:	425b      	negs	r3, r3
 8001598:	3301      	adds	r3, #1
 800159a:	33ff      	adds	r3, #255	@ 0xff
 800159c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800159e:	4353      	muls	r3, r2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	da00      	bge.n	80015a6 <_ZN6WS28127set_hsvEhiii+0x86>
 80015a4:	33ff      	adds	r3, #255	@ 0xff
 80015a6:	121b      	asrs	r3, r3, #8
 80015a8:	617b      	str	r3, [r7, #20]
	    int t = (v * (256 - (s * (256 - f)) / 256)) / 256;
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	2280      	movs	r2, #128	@ 0x80
 80015ae:	0052      	lsls	r2, r2, #1
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	4353      	muls	r3, r2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	da00      	bge.n	80015bc <_ZN6WS28127set_hsvEhiii+0x9c>
 80015ba:	33ff      	adds	r3, #255	@ 0xff
 80015bc:	121b      	asrs	r3, r3, #8
 80015be:	425b      	negs	r3, r3
 80015c0:	3301      	adds	r3, #1
 80015c2:	33ff      	adds	r3, #255	@ 0xff
 80015c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80015c6:	4353      	muls	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	da00      	bge.n	80015ce <_ZN6WS28127set_hsvEhiii+0xae>
 80015cc:	33ff      	adds	r3, #255	@ 0xff
 80015ce:	121b      	asrs	r3, r3, #8
 80015d0:	613b      	str	r3, [r7, #16]

	    switch (i) {
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	2b04      	cmp	r3, #4
 80015d6:	d828      	bhi.n	800162a <_ZN6WS28127set_hsvEhiii+0x10a>
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	009a      	lsls	r2, r3, #2
 80015dc:	4b22      	ldr	r3, [pc, #136]	@ (8001668 <_ZN6WS28127set_hsvEhiii+0x148>)
 80015de:	18d3      	adds	r3, r2, r3
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	469f      	mov	pc, r3
	        case 0: r = v; g = t; b = p; break;
 80015e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80015f0:	e022      	b.n	8001638 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 1: r = q; g = v; b = p; break;
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80015fe:	e01b      	b.n	8001638 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 2: r = p; g = v; b = t; break;
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001606:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24
 800160c:	e014      	b.n	8001638 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 3: r = p; g = q; b = v; break;
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001618:	627b      	str	r3, [r7, #36]	@ 0x24
 800161a:	e00d      	b.n	8001638 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 4: r = t; g = p; b = v; break;
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001624:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001626:	627b      	str	r3, [r7, #36]	@ 0x24
 8001628:	e006      	b.n	8001638 <_ZN6WS28127set_hsvEhiii+0x118>
	        default: r = v; g = p;b = q; break;
 800162a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800162c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
 8001636:	46c0      	nop			@ (mov r8, r8)
	    }
	}
	set_rgb(id, r, g, b);
 8001638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800163a:	b2dc      	uxtb	r4, r3
 800163c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800163e:	b2dd      	uxtb	r5, r3
 8001640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001642:	b2db      	uxtb	r3, r3
 8001644:	220b      	movs	r2, #11
 8001646:	18ba      	adds	r2, r7, r2
 8001648:	7811      	ldrb	r1, [r2, #0]
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	002b      	movs	r3, r5
 8001650:	0022      	movs	r2, r4
 8001652:	f000 f80b 	bl	800166c <_ZN6WS28127set_rgbEhhhh>

}
 8001656:	46c0      	nop			@ (mov r8, r8)
 8001658:	46bd      	mov	sp, r7
 800165a:	b00c      	add	sp, #48	@ 0x30
 800165c:	bdb0      	pop	{r4, r5, r7, pc}
 800165e:	46c0      	nop			@ (mov r8, r8)
 8001660:	800000ff 	.word	0x800000ff
 8001664:	ffffff00 	.word	0xffffff00
 8001668:	08005260 	.word	0x08005260

0800166c <_ZN6WS28127set_rgbEhhhh>:

void WS2812::set_rgb(uint8_t id, uint8_t r, uint8_t g,uint8_t b){
 800166c:	b590      	push	{r4, r7, lr}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	000c      	movs	r4, r1
 8001676:	0010      	movs	r0, r2
 8001678:	0019      	movs	r1, r3
 800167a:	1cfb      	adds	r3, r7, #3
 800167c:	1c22      	adds	r2, r4, #0
 800167e:	701a      	strb	r2, [r3, #0]
 8001680:	1cbb      	adds	r3, r7, #2
 8001682:	1c02      	adds	r2, r0, #0
 8001684:	701a      	strb	r2, [r3, #0]
 8001686:	1c7b      	adds	r3, r7, #1
 8001688:	1c0a      	adds	r2, r1, #0
 800168a:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][0]=r;
 800168c:	1cfb      	adds	r3, r7, #3
 800168e:	781a      	ldrb	r2, [r3, #0]
 8001690:	6879      	ldr	r1, [r7, #4]
 8001692:	0013      	movs	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	189b      	adds	r3, r3, r2
 8001698:	18cb      	adds	r3, r1, r3
 800169a:	330c      	adds	r3, #12
 800169c:	1cba      	adds	r2, r7, #2
 800169e:	7812      	ldrb	r2, [r2, #0]
 80016a0:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][1]=g;
 80016a2:	1cfb      	adds	r3, r7, #3
 80016a4:	781a      	ldrb	r2, [r3, #0]
 80016a6:	6879      	ldr	r1, [r7, #4]
 80016a8:	0013      	movs	r3, r2
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	189b      	adds	r3, r3, r2
 80016ae:	18cb      	adds	r3, r1, r3
 80016b0:	330d      	adds	r3, #13
 80016b2:	1c7a      	adds	r2, r7, #1
 80016b4:	7812      	ldrb	r2, [r2, #0]
 80016b6:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][2]=b;
 80016b8:	1cfb      	adds	r3, r7, #3
 80016ba:	781a      	ldrb	r2, [r3, #0]
 80016bc:	6879      	ldr	r1, [r7, #4]
 80016be:	0013      	movs	r3, r2
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	189b      	adds	r3, r3, r2
 80016c4:	18cb      	adds	r3, r1, r3
 80016c6:	330e      	adds	r3, #14
 80016c8:	001a      	movs	r2, r3
 80016ca:	2318      	movs	r3, #24
 80016cc:	18fb      	adds	r3, r7, r3
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	7013      	strb	r3, [r2, #0]
}
 80016d2:	46c0      	nop			@ (mov r8, r8)
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b003      	add	sp, #12
 80016d8:	bd90      	pop	{r4, r7, pc}
	...

080016dc <_ZN6WS281217do_forwardRewriteEv>:

void WS2812::do_forwardRewrite(){
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	23d0      	movs	r3, #208	@ 0xd0
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	58d2      	ldr	r2, [r2, r3]
 80016ec:	2380      	movs	r3, #128	@ 0x80
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d86e      	bhi.n	80017d2 <_ZN6WS281217do_forwardRewriteEv+0xf6>
        for(uint_fast8_t i = 0; i < 8; i++) {
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	e05e      	b.n	80017b8 <_ZN6WS281217do_forwardRewriteEv+0xdc>
            wr_buf[i     ] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	23d0      	movs	r3, #208	@ 0xd0
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	58d2      	ldr	r2, [r2, r3]
 8001702:	6879      	ldr	r1, [r7, #4]
 8001704:	0013      	movs	r3, r2
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	189b      	adds	r3, r3, r2
 800170a:	18cb      	adds	r3, r1, r3
 800170c:	330d      	adds	r3, #13
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	0019      	movs	r1, r3
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2207      	movs	r2, #7
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	4119      	asrs	r1, r3
 800171a:	000b      	movs	r3, r1
 800171c:	2201      	movs	r2, #1
 800171e:	4013      	ands	r3, r2
 8001720:	d001      	beq.n	8001726 <_ZN6WS281217do_forwardRewriteEv+0x4a>
 8001722:	200a      	movs	r0, #10
 8001724:	e000      	b.n	8001728 <_ZN6WS281217do_forwardRewriteEv+0x4c>
 8001726:	2005      	movs	r0, #5
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	4940      	ldr	r1, [pc, #256]	@ (800182c <_ZN6WS281217do_forwardRewriteEv+0x150>)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	18d3      	adds	r3, r2, r3
 8001730:	185b      	adds	r3, r3, r1
 8001732:	1c02      	adds	r2, r0, #0
 8001734:	701a      	strb	r2, [r3, #0]
            wr_buf[i +  8] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	23d0      	movs	r3, #208	@ 0xd0
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	58d2      	ldr	r2, [r2, r3]
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	0013      	movs	r3, r2
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	189b      	adds	r3, r3, r2
 8001746:	18cb      	adds	r3, r1, r3
 8001748:	330c      	adds	r3, #12
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	0019      	movs	r1, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2207      	movs	r2, #7
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	4119      	asrs	r1, r3
 8001756:	000b      	movs	r3, r1
 8001758:	2201      	movs	r2, #1
 800175a:	4013      	ands	r3, r2
 800175c:	d001      	beq.n	8001762 <_ZN6WS281217do_forwardRewriteEv+0x86>
 800175e:	200a      	movs	r0, #10
 8001760:	e000      	b.n	8001764 <_ZN6WS281217do_forwardRewriteEv+0x88>
 8001762:	2005      	movs	r0, #5
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	3308      	adds	r3, #8
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	4930      	ldr	r1, [pc, #192]	@ (800182c <_ZN6WS281217do_forwardRewriteEv+0x150>)
 800176c:	18d3      	adds	r3, r2, r3
 800176e:	185b      	adds	r3, r3, r1
 8001770:	1c02      	adds	r2, r0, #0
 8001772:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 16] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	23d0      	movs	r3, #208	@ 0xd0
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	58d2      	ldr	r2, [r2, r3]
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	0013      	movs	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	189b      	adds	r3, r3, r2
 8001784:	18cb      	adds	r3, r1, r3
 8001786:	330e      	adds	r3, #14
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	0019      	movs	r1, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2207      	movs	r2, #7
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	4119      	asrs	r1, r3
 8001794:	000b      	movs	r3, r1
 8001796:	2201      	movs	r2, #1
 8001798:	4013      	ands	r3, r2
 800179a:	d001      	beq.n	80017a0 <_ZN6WS281217do_forwardRewriteEv+0xc4>
 800179c:	200a      	movs	r0, #10
 800179e:	e000      	b.n	80017a2 <_ZN6WS281217do_forwardRewriteEv+0xc6>
 80017a0:	2005      	movs	r0, #5
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	3310      	adds	r3, #16
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	4920      	ldr	r1, [pc, #128]	@ (800182c <_ZN6WS281217do_forwardRewriteEv+0x150>)
 80017aa:	18d3      	adds	r3, r2, r3
 80017ac:	185b      	adds	r3, r3, r1
 80017ae:	1c02      	adds	r2, r0, #0
 80017b0:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; i++) {
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	3301      	adds	r3, #1
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2b07      	cmp	r3, #7
 80017bc:	d99d      	bls.n	80016fa <_ZN6WS281217do_forwardRewriteEv+0x1e>
        }
        wr_buf_p++;
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	23d0      	movs	r3, #208	@ 0xd0
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	58d3      	ldr	r3, [r2, r3]
 80017c6:	1c59      	adds	r1, r3, #1
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	23d0      	movs	r3, #208	@ 0xd0
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	50d1      	str	r1, [r2, r3]
    } else if (wr_buf_p < NUM_PIXELS + 2) {
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
        wr_buf_p++;
    }
}
 80017d0:	e028      	b.n	8001824 <_ZN6WS281217do_forwardRewriteEv+0x148>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	23d0      	movs	r3, #208	@ 0xd0
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	58d2      	ldr	r2, [r2, r3]
 80017da:	2381      	movs	r3, #129	@ 0x81
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	429a      	cmp	r2, r3
 80017e0:	d820      	bhi.n	8001824 <_ZN6WS281217do_forwardRewriteEv+0x148>
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
 80017e2:	230b      	movs	r3, #11
 80017e4:	18fb      	adds	r3, r7, r3
 80017e6:	2200      	movs	r2, #0
 80017e8:	701a      	strb	r2, [r3, #0]
 80017ea:	e00d      	b.n	8001808 <_ZN6WS281217do_forwardRewriteEv+0x12c>
 80017ec:	200b      	movs	r0, #11
 80017ee:	183b      	adds	r3, r7, r0
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	490d      	ldr	r1, [pc, #52]	@ (800182c <_ZN6WS281217do_forwardRewriteEv+0x150>)
 80017f6:	18d3      	adds	r3, r2, r3
 80017f8:	185b      	adds	r3, r3, r1
 80017fa:	2200      	movs	r2, #0
 80017fc:	701a      	strb	r2, [r3, #0]
 80017fe:	183b      	adds	r3, r7, r0
 8001800:	781a      	ldrb	r2, [r3, #0]
 8001802:	183b      	adds	r3, r7, r0
 8001804:	3201      	adds	r2, #1
 8001806:	701a      	strb	r2, [r3, #0]
 8001808:	230b      	movs	r3, #11
 800180a:	18fb      	adds	r3, r7, r3
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b17      	cmp	r3, #23
 8001810:	d9ec      	bls.n	80017ec <_ZN6WS281217do_forwardRewriteEv+0x110>
        wr_buf_p++;
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	23d0      	movs	r3, #208	@ 0xd0
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	58d3      	ldr	r3, [r2, r3]
 800181a:	1c59      	adds	r1, r3, #1
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	23d0      	movs	r3, #208	@ 0xd0
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	50d1      	str	r1, [r2, r3]
}
 8001824:	46c0      	nop			@ (mov r8, r8)
 8001826:	46bd      	mov	sp, r7
 8001828:	b004      	add	sp, #16
 800182a:	bd80      	pop	{r7, pc}
 800182c:	0000030f 	.word	0x0000030f

08001830 <_ZN6WS281214do_backRewriteEv>:

void WS2812::do_backRewrite(){
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	23d0      	movs	r3, #208	@ 0xd0
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	58d2      	ldr	r2, [r2, r3]
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	429a      	cmp	r2, r3
 8001846:	d86f      	bhi.n	8001928 <_ZN6WS281214do_backRewriteEv+0xf8>
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	e05f      	b.n	800190e <_ZN6WS281214do_backRewriteEv+0xde>
            wr_buf[i + 24] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	23d0      	movs	r3, #208	@ 0xd0
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	58d2      	ldr	r2, [r2, r3]
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	0013      	movs	r3, r2
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	189b      	adds	r3, r3, r2
 800185e:	18cb      	adds	r3, r1, r3
 8001860:	330d      	adds	r3, #13
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	0019      	movs	r1, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2207      	movs	r2, #7
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	4119      	asrs	r1, r3
 800186e:	000b      	movs	r3, r1
 8001870:	2201      	movs	r2, #1
 8001872:	4013      	ands	r3, r2
 8001874:	d001      	beq.n	800187a <_ZN6WS281214do_backRewriteEv+0x4a>
 8001876:	200a      	movs	r0, #10
 8001878:	e000      	b.n	800187c <_ZN6WS281214do_backRewriteEv+0x4c>
 800187a:	2005      	movs	r0, #5
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	3318      	adds	r3, #24
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	4947      	ldr	r1, [pc, #284]	@ (80019a0 <_ZN6WS281214do_backRewriteEv+0x170>)
 8001884:	18d3      	adds	r3, r2, r3
 8001886:	185b      	adds	r3, r3, r1
 8001888:	1c02      	adds	r2, r0, #0
 800188a:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 32] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	23d0      	movs	r3, #208	@ 0xd0
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	58d2      	ldr	r2, [r2, r3]
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	0013      	movs	r3, r2
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	189b      	adds	r3, r3, r2
 800189c:	18cb      	adds	r3, r1, r3
 800189e:	330c      	adds	r3, #12
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	0019      	movs	r1, r3
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2207      	movs	r2, #7
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	4119      	asrs	r1, r3
 80018ac:	000b      	movs	r3, r1
 80018ae:	2201      	movs	r2, #1
 80018b0:	4013      	ands	r3, r2
 80018b2:	d001      	beq.n	80018b8 <_ZN6WS281214do_backRewriteEv+0x88>
 80018b4:	200a      	movs	r0, #10
 80018b6:	e000      	b.n	80018ba <_ZN6WS281214do_backRewriteEv+0x8a>
 80018b8:	2005      	movs	r0, #5
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	3320      	adds	r3, #32
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	4937      	ldr	r1, [pc, #220]	@ (80019a0 <_ZN6WS281214do_backRewriteEv+0x170>)
 80018c2:	18d3      	adds	r3, r2, r3
 80018c4:	185b      	adds	r3, r3, r1
 80018c6:	1c02      	adds	r2, r0, #0
 80018c8:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 40] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	23d0      	movs	r3, #208	@ 0xd0
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	58d2      	ldr	r2, [r2, r3]
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	0013      	movs	r3, r2
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	189b      	adds	r3, r3, r2
 80018da:	18cb      	adds	r3, r1, r3
 80018dc:	330e      	adds	r3, #14
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	0019      	movs	r1, r3
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2207      	movs	r2, #7
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	4119      	asrs	r1, r3
 80018ea:	000b      	movs	r3, r1
 80018ec:	2201      	movs	r2, #1
 80018ee:	4013      	ands	r3, r2
 80018f0:	d001      	beq.n	80018f6 <_ZN6WS281214do_backRewriteEv+0xc6>
 80018f2:	200a      	movs	r0, #10
 80018f4:	e000      	b.n	80018f8 <_ZN6WS281214do_backRewriteEv+0xc8>
 80018f6:	2005      	movs	r0, #5
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	3328      	adds	r3, #40	@ 0x28
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	4928      	ldr	r1, [pc, #160]	@ (80019a0 <_ZN6WS281214do_backRewriteEv+0x170>)
 8001900:	18d3      	adds	r3, r2, r3
 8001902:	185b      	adds	r3, r3, r1
 8001904:	1c02      	adds	r2, r0, #0
 8001906:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	3301      	adds	r3, #1
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2b07      	cmp	r3, #7
 8001912:	d99c      	bls.n	800184e <_ZN6WS281214do_backRewriteEv+0x1e>
        }
        wr_buf_p++;
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	23d0      	movs	r3, #208	@ 0xd0
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	58d3      	ldr	r3, [r2, r3]
 800191c:	1c59      	adds	r1, r3, #1
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	23d0      	movs	r3, #208	@ 0xd0
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	50d1      	str	r1, [r2, r3]
        wr_buf_p++;
    } else {
        wr_buf_p = 0;
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
    }
}
 8001926:	e036      	b.n	8001996 <_ZN6WS281214do_backRewriteEv+0x166>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	23d0      	movs	r3, #208	@ 0xd0
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	58d2      	ldr	r2, [r2, r3]
 8001930:	2381      	movs	r3, #129	@ 0x81
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	429a      	cmp	r2, r3
 8001936:	d821      	bhi.n	800197c <_ZN6WS281214do_backRewriteEv+0x14c>
        for(uint8_t i = 24; i < 48; i++){ wr_buf[i] = 0;};
 8001938:	230b      	movs	r3, #11
 800193a:	18fb      	adds	r3, r7, r3
 800193c:	2218      	movs	r2, #24
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	e00d      	b.n	800195e <_ZN6WS281214do_backRewriteEv+0x12e>
 8001942:	200b      	movs	r0, #11
 8001944:	183b      	adds	r3, r7, r0
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	4915      	ldr	r1, [pc, #84]	@ (80019a0 <_ZN6WS281214do_backRewriteEv+0x170>)
 800194c:	18d3      	adds	r3, r2, r3
 800194e:	185b      	adds	r3, r3, r1
 8001950:	2200      	movs	r2, #0
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	183b      	adds	r3, r7, r0
 8001956:	781a      	ldrb	r2, [r3, #0]
 8001958:	183b      	adds	r3, r7, r0
 800195a:	3201      	adds	r2, #1
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	230b      	movs	r3, #11
 8001960:	18fb      	adds	r3, r7, r3
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b2f      	cmp	r3, #47	@ 0x2f
 8001966:	d9ec      	bls.n	8001942 <_ZN6WS281214do_backRewriteEv+0x112>
        wr_buf_p++;
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	23d0      	movs	r3, #208	@ 0xd0
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	58d3      	ldr	r3, [r2, r3]
 8001970:	1c59      	adds	r1, r3, #1
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	23d0      	movs	r3, #208	@ 0xd0
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	50d1      	str	r1, [r2, r3]
}
 800197a:	e00c      	b.n	8001996 <_ZN6WS281214do_backRewriteEv+0x166>
        wr_buf_p = 0;
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	23d0      	movs	r3, #208	@ 0xd0
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	2100      	movs	r1, #0
 8001984:	50d1      	str	r1, [r2, r3]
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	0019      	movs	r1, r3
 8001990:	0010      	movs	r0, r2
 8001992:	f001 fdd9 	bl	8003548 <HAL_TIM_PWM_Stop_DMA>
}
 8001996:	46c0      	nop			@ (mov r8, r8)
 8001998:	46bd      	mov	sp, r7
 800199a:	b004      	add	sp, #16
 800199c:	bd80      	pop	{r7, pc}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	0000030f 	.word	0x0000030f

080019a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019a4:	480d      	ldr	r0, [pc, #52]	@ (80019dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019a6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019a8:	f7ff fcd6 	bl	8001358 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019ac:	480c      	ldr	r0, [pc, #48]	@ (80019e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80019ae:	490d      	ldr	r1, [pc, #52]	@ (80019e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019b0:	4a0d      	ldr	r2, [pc, #52]	@ (80019e8 <LoopForever+0xe>)
  movs r3, #0
 80019b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b4:	e002      	b.n	80019bc <LoopCopyDataInit>

080019b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ba:	3304      	adds	r3, #4

080019bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c0:	d3f9      	bcc.n	80019b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c2:	4a0a      	ldr	r2, [pc, #40]	@ (80019ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80019c4:	4c0a      	ldr	r4, [pc, #40]	@ (80019f0 <LoopForever+0x16>)
  movs r3, #0
 80019c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c8:	e001      	b.n	80019ce <LoopFillZerobss>

080019ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019cc:	3204      	adds	r2, #4

080019ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d0:	d3fb      	bcc.n	80019ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80019d2:	f003 fbe5 	bl	80051a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80019d6:	f7fe fe09 	bl	80005ec <main>

080019da <LoopForever>:

LoopForever:
  b LoopForever
 80019da:	e7fe      	b.n	80019da <LoopForever>
  ldr   r0, =_estack
 80019dc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80019e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80019e8:	080052ec 	.word	0x080052ec
  ldr r2, =_sbss
 80019ec:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80019f0:	20000588 	.word	0x20000588

080019f4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019f4:	e7fe      	b.n	80019f4 <ADC1_IRQHandler>
	...

080019f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019fe:	1dfb      	adds	r3, r7, #7
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a04:	4b0b      	ldr	r3, [pc, #44]	@ (8001a34 <HAL_Init+0x3c>)
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4b0a      	ldr	r3, [pc, #40]	@ (8001a34 <HAL_Init+0x3c>)
 8001a0a:	2180      	movs	r1, #128	@ 0x80
 8001a0c:	0049      	lsls	r1, r1, #1
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a12:	2003      	movs	r0, #3
 8001a14:	f000 f810 	bl	8001a38 <HAL_InitTick>
 8001a18:	1e03      	subs	r3, r0, #0
 8001a1a:	d003      	beq.n	8001a24 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001a1c:	1dfb      	adds	r3, r7, #7
 8001a1e:	2201      	movs	r2, #1
 8001a20:	701a      	strb	r2, [r3, #0]
 8001a22:	e001      	b.n	8001a28 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001a24:	f7ff fb3e 	bl	80010a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a28:	1dfb      	adds	r3, r7, #7
 8001a2a:	781b      	ldrb	r3, [r3, #0]
}
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	b002      	add	sp, #8
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40022000 	.word	0x40022000

08001a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a40:	230f      	movs	r3, #15
 8001a42:	18fb      	adds	r3, r7, r3
 8001a44:	2200      	movs	r2, #0
 8001a46:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001a48:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac0 <HAL_InitTick+0x88>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d02b      	beq.n	8001aa8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001a50:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac4 <HAL_InitTick+0x8c>)
 8001a52:	681c      	ldr	r4, [r3, #0]
 8001a54:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac0 <HAL_InitTick+0x88>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	0019      	movs	r1, r3
 8001a5a:	23fa      	movs	r3, #250	@ 0xfa
 8001a5c:	0098      	lsls	r0, r3, #2
 8001a5e:	f7fe fb4f 	bl	8000100 <__udivsi3>
 8001a62:	0003      	movs	r3, r0
 8001a64:	0019      	movs	r1, r3
 8001a66:	0020      	movs	r0, r4
 8001a68:	f7fe fb4a 	bl	8000100 <__udivsi3>
 8001a6c:	0003      	movs	r3, r0
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f000 f93d 	bl	8001cee <HAL_SYSTICK_Config>
 8001a74:	1e03      	subs	r3, r0, #0
 8001a76:	d112      	bne.n	8001a9e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	d80a      	bhi.n	8001a94 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	2301      	movs	r3, #1
 8001a82:	425b      	negs	r3, r3
 8001a84:	2200      	movs	r2, #0
 8001a86:	0018      	movs	r0, r3
 8001a88:	f000 f90c 	bl	8001ca4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <HAL_InitTick+0x90>)
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	e00d      	b.n	8001ab0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001a94:	230f      	movs	r3, #15
 8001a96:	18fb      	adds	r3, r7, r3
 8001a98:	2201      	movs	r2, #1
 8001a9a:	701a      	strb	r2, [r3, #0]
 8001a9c:	e008      	b.n	8001ab0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a9e:	230f      	movs	r3, #15
 8001aa0:	18fb      	adds	r3, r7, r3
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	701a      	strb	r2, [r3, #0]
 8001aa6:	e003      	b.n	8001ab0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001aa8:	230f      	movs	r3, #15
 8001aaa:	18fb      	adds	r3, r7, r3
 8001aac:	2201      	movs	r2, #1
 8001aae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001ab0:	230f      	movs	r3, #15
 8001ab2:	18fb      	adds	r3, r7, r3
 8001ab4:	781b      	ldrb	r3, [r3, #0]
}
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b005      	add	sp, #20
 8001abc:	bd90      	pop	{r4, r7, pc}
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	20000010 	.word	0x20000010
 8001ac4:	20000008 	.word	0x20000008
 8001ac8:	2000000c 	.word	0x2000000c

08001acc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <HAL_IncTick+0x1c>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	001a      	movs	r2, r3
 8001ad6:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <HAL_IncTick+0x20>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	18d2      	adds	r2, r2, r3
 8001adc:	4b03      	ldr	r3, [pc, #12]	@ (8001aec <HAL_IncTick+0x20>)
 8001ade:	601a      	str	r2, [r3, #0]
}
 8001ae0:	46c0      	nop			@ (mov r8, r8)
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	46c0      	nop			@ (mov r8, r8)
 8001ae8:	20000010 	.word	0x20000010
 8001aec:	20000584 	.word	0x20000584

08001af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  return uwTick;
 8001af4:	4b02      	ldr	r3, [pc, #8]	@ (8001b00 <HAL_GetTick+0x10>)
 8001af6:	681b      	ldr	r3, [r3, #0]
}
 8001af8:	0018      	movs	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	46c0      	nop			@ (mov r8, r8)
 8001b00:	20000584 	.word	0x20000584

08001b04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b0c:	f7ff fff0 	bl	8001af0 <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	d005      	beq.n	8001b2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b48 <HAL_Delay+0x44>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	001a      	movs	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	189b      	adds	r3, r3, r2
 8001b28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b2a:	46c0      	nop			@ (mov r8, r8)
 8001b2c:	f7ff ffe0 	bl	8001af0 <HAL_GetTick>
 8001b30:	0002      	movs	r2, r0
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d8f7      	bhi.n	8001b2c <HAL_Delay+0x28>
  {
  }
}
 8001b3c:	46c0      	nop			@ (mov r8, r8)
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	46bd      	mov	sp, r7
 8001b42:	b004      	add	sp, #16
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	20000010 	.word	0x20000010

08001b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	0002      	movs	r2, r0
 8001b54:	1dfb      	adds	r3, r7, #7
 8001b56:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b58:	1dfb      	adds	r3, r7, #7
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b5e:	d809      	bhi.n	8001b74 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b60:	1dfb      	adds	r3, r7, #7
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	001a      	movs	r2, r3
 8001b66:	231f      	movs	r3, #31
 8001b68:	401a      	ands	r2, r3
 8001b6a:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <__NVIC_EnableIRQ+0x30>)
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	4091      	lsls	r1, r2
 8001b70:	000a      	movs	r2, r1
 8001b72:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001b74:	46c0      	nop			@ (mov r8, r8)
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b002      	add	sp, #8
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	e000e100 	.word	0xe000e100

08001b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	0002      	movs	r2, r0
 8001b88:	6039      	str	r1, [r7, #0]
 8001b8a:	1dfb      	adds	r3, r7, #7
 8001b8c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b8e:	1dfb      	adds	r3, r7, #7
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b94:	d828      	bhi.n	8001be8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b96:	4a2f      	ldr	r2, [pc, #188]	@ (8001c54 <__NVIC_SetPriority+0xd4>)
 8001b98:	1dfb      	adds	r3, r7, #7
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	b25b      	sxtb	r3, r3
 8001b9e:	089b      	lsrs	r3, r3, #2
 8001ba0:	33c0      	adds	r3, #192	@ 0xc0
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	589b      	ldr	r3, [r3, r2]
 8001ba6:	1dfa      	adds	r2, r7, #7
 8001ba8:	7812      	ldrb	r2, [r2, #0]
 8001baa:	0011      	movs	r1, r2
 8001bac:	2203      	movs	r2, #3
 8001bae:	400a      	ands	r2, r1
 8001bb0:	00d2      	lsls	r2, r2, #3
 8001bb2:	21ff      	movs	r1, #255	@ 0xff
 8001bb4:	4091      	lsls	r1, r2
 8001bb6:	000a      	movs	r2, r1
 8001bb8:	43d2      	mvns	r2, r2
 8001bba:	401a      	ands	r2, r3
 8001bbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	019b      	lsls	r3, r3, #6
 8001bc2:	22ff      	movs	r2, #255	@ 0xff
 8001bc4:	401a      	ands	r2, r3
 8001bc6:	1dfb      	adds	r3, r7, #7
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	0018      	movs	r0, r3
 8001bcc:	2303      	movs	r3, #3
 8001bce:	4003      	ands	r3, r0
 8001bd0:	00db      	lsls	r3, r3, #3
 8001bd2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bd4:	481f      	ldr	r0, [pc, #124]	@ (8001c54 <__NVIC_SetPriority+0xd4>)
 8001bd6:	1dfb      	adds	r3, r7, #7
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	b25b      	sxtb	r3, r3
 8001bdc:	089b      	lsrs	r3, r3, #2
 8001bde:	430a      	orrs	r2, r1
 8001be0:	33c0      	adds	r3, #192	@ 0xc0
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001be6:	e031      	b.n	8001c4c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001be8:	4a1b      	ldr	r2, [pc, #108]	@ (8001c58 <__NVIC_SetPriority+0xd8>)
 8001bea:	1dfb      	adds	r3, r7, #7
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	0019      	movs	r1, r3
 8001bf0:	230f      	movs	r3, #15
 8001bf2:	400b      	ands	r3, r1
 8001bf4:	3b08      	subs	r3, #8
 8001bf6:	089b      	lsrs	r3, r3, #2
 8001bf8:	3306      	adds	r3, #6
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	18d3      	adds	r3, r2, r3
 8001bfe:	3304      	adds	r3, #4
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	1dfa      	adds	r2, r7, #7
 8001c04:	7812      	ldrb	r2, [r2, #0]
 8001c06:	0011      	movs	r1, r2
 8001c08:	2203      	movs	r2, #3
 8001c0a:	400a      	ands	r2, r1
 8001c0c:	00d2      	lsls	r2, r2, #3
 8001c0e:	21ff      	movs	r1, #255	@ 0xff
 8001c10:	4091      	lsls	r1, r2
 8001c12:	000a      	movs	r2, r1
 8001c14:	43d2      	mvns	r2, r2
 8001c16:	401a      	ands	r2, r3
 8001c18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	019b      	lsls	r3, r3, #6
 8001c1e:	22ff      	movs	r2, #255	@ 0xff
 8001c20:	401a      	ands	r2, r3
 8001c22:	1dfb      	adds	r3, r7, #7
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	0018      	movs	r0, r3
 8001c28:	2303      	movs	r3, #3
 8001c2a:	4003      	ands	r3, r0
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c30:	4809      	ldr	r0, [pc, #36]	@ (8001c58 <__NVIC_SetPriority+0xd8>)
 8001c32:	1dfb      	adds	r3, r7, #7
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	001c      	movs	r4, r3
 8001c38:	230f      	movs	r3, #15
 8001c3a:	4023      	ands	r3, r4
 8001c3c:	3b08      	subs	r3, #8
 8001c3e:	089b      	lsrs	r3, r3, #2
 8001c40:	430a      	orrs	r2, r1
 8001c42:	3306      	adds	r3, #6
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	18c3      	adds	r3, r0, r3
 8001c48:	3304      	adds	r3, #4
 8001c4a:	601a      	str	r2, [r3, #0]
}
 8001c4c:	46c0      	nop			@ (mov r8, r8)
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	b003      	add	sp, #12
 8001c52:	bd90      	pop	{r4, r7, pc}
 8001c54:	e000e100 	.word	0xe000e100
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	1e5a      	subs	r2, r3, #1
 8001c68:	2380      	movs	r3, #128	@ 0x80
 8001c6a:	045b      	lsls	r3, r3, #17
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d301      	bcc.n	8001c74 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c70:	2301      	movs	r3, #1
 8001c72:	e010      	b.n	8001c96 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <SysTick_Config+0x44>)
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	3a01      	subs	r2, #1
 8001c7a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	425b      	negs	r3, r3
 8001c80:	2103      	movs	r1, #3
 8001c82:	0018      	movs	r0, r3
 8001c84:	f7ff ff7c 	bl	8001b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c88:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <SysTick_Config+0x44>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c8e:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <SysTick_Config+0x44>)
 8001c90:	2207      	movs	r2, #7
 8001c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	0018      	movs	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	b002      	add	sp, #8
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	46c0      	nop			@ (mov r8, r8)
 8001ca0:	e000e010 	.word	0xe000e010

08001ca4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	210f      	movs	r1, #15
 8001cb0:	187b      	adds	r3, r7, r1
 8001cb2:	1c02      	adds	r2, r0, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	187b      	adds	r3, r7, r1
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	b25b      	sxtb	r3, r3
 8001cbe:	0011      	movs	r1, r2
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f7ff ff5d 	bl	8001b80 <__NVIC_SetPriority>
}
 8001cc6:	46c0      	nop			@ (mov r8, r8)
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b004      	add	sp, #16
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b082      	sub	sp, #8
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	0002      	movs	r2, r0
 8001cd6:	1dfb      	adds	r3, r7, #7
 8001cd8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cda:	1dfb      	adds	r3, r7, #7
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b25b      	sxtb	r3, r3
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	f7ff ff33 	bl	8001b4c <__NVIC_EnableIRQ>
}
 8001ce6:	46c0      	nop			@ (mov r8, r8)
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b002      	add	sp, #8
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	f7ff ffaf 	bl	8001c5c <SysTick_Config>
 8001cfe:	0003      	movs	r3, r0
}
 8001d00:	0018      	movs	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	b002      	add	sp, #8
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e077      	b.n	8001e0a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a3d      	ldr	r2, [pc, #244]	@ (8001e14 <HAL_DMA_Init+0x10c>)
 8001d20:	4694      	mov	ip, r2
 8001d22:	4463      	add	r3, ip
 8001d24:	2114      	movs	r1, #20
 8001d26:	0018      	movs	r0, r3
 8001d28:	f7fe f9ea 	bl	8000100 <__udivsi3>
 8001d2c:	0003      	movs	r3, r0
 8001d2e:	009a      	lsls	r2, r3, #2
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2225      	movs	r2, #37	@ 0x25
 8001d38:	2102      	movs	r1, #2
 8001d3a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4934      	ldr	r1, [pc, #208]	@ (8001e18 <HAL_DMA_Init+0x110>)
 8001d48:	400a      	ands	r2, r1
 8001d4a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6819      	ldr	r1, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689a      	ldr	r2, [r3, #8]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	431a      	orrs	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	695b      	ldr	r3, [r3, #20]
 8001d66:	431a      	orrs	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a1b      	ldr	r3, [r3, #32]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	0018      	movs	r0, r3
 8001d86:	f000 fa2b 	bl	80021e0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689a      	ldr	r2, [r3, #8]
 8001d8e:	2380      	movs	r3, #128	@ 0x80
 8001d90:	01db      	lsls	r3, r3, #7
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d102      	bne.n	8001d9c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da4:	213f      	movs	r1, #63	@ 0x3f
 8001da6:	400a      	ands	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001db2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d011      	beq.n	8001de0 <HAL_DMA_Init+0xd8>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b04      	cmp	r3, #4
 8001dc2:	d80d      	bhi.n	8001de0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f000 fa36 	bl	8002238 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	e008      	b.n	8001df2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2225      	movs	r2, #37	@ 0x25
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2224      	movs	r2, #36	@ 0x24
 8001e04:	2100      	movs	r1, #0
 8001e06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	b002      	add	sp, #8
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	bffdfff8 	.word	0xbffdfff8
 8001e18:	ffff800f 	.word	0xffff800f

08001e1c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
 8001e28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e2a:	2317      	movs	r3, #23
 8001e2c:	18fb      	adds	r3, r7, r3
 8001e2e:	2200      	movs	r2, #0
 8001e30:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2224      	movs	r2, #36	@ 0x24
 8001e36:	5c9b      	ldrb	r3, [r3, r2]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d101      	bne.n	8001e40 <HAL_DMA_Start_IT+0x24>
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	e06f      	b.n	8001f20 <HAL_DMA_Start_IT+0x104>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2224      	movs	r2, #36	@ 0x24
 8001e44:	2101      	movs	r1, #1
 8001e46:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2225      	movs	r2, #37	@ 0x25
 8001e4c:	5c9b      	ldrb	r3, [r3, r2]
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d157      	bne.n	8001f04 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2225      	movs	r2, #37	@ 0x25
 8001e58:	2102      	movs	r1, #2
 8001e5a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	438a      	bics	r2, r1
 8001e70:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	68b9      	ldr	r1, [r7, #8]
 8001e78:	68f8      	ldr	r0, [r7, #12]
 8001e7a:	f000 f971 	bl	8002160 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d008      	beq.n	8001e98 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	210e      	movs	r1, #14
 8001e92:	430a      	orrs	r2, r1
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	e00f      	b.n	8001eb8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2104      	movs	r1, #4
 8001ea4:	438a      	bics	r2, r1
 8001ea6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	210a      	movs	r1, #10
 8001eb4:	430a      	orrs	r2, r1
 8001eb6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	2380      	movs	r3, #128	@ 0x80
 8001ec0:	025b      	lsls	r3, r3, #9
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d008      	beq.n	8001ed8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed0:	2180      	movs	r1, #128	@ 0x80
 8001ed2:	0049      	lsls	r1, r1, #1
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d008      	beq.n	8001ef2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eea:	2180      	movs	r1, #128	@ 0x80
 8001eec:	0049      	lsls	r1, r1, #1
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2101      	movs	r1, #1
 8001efe:	430a      	orrs	r2, r1
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	e00a      	b.n	8001f1a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2280      	movs	r2, #128	@ 0x80
 8001f08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2224      	movs	r2, #36	@ 0x24
 8001f0e:	2100      	movs	r1, #0
 8001f10:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8001f12:	2317      	movs	r3, #23
 8001f14:	18fb      	adds	r3, r7, r3
 8001f16:	2201      	movs	r2, #1
 8001f18:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001f1a:	2317      	movs	r3, #23
 8001f1c:	18fb      	adds	r3, r7, r3
 8001f1e:	781b      	ldrb	r3, [r3, #0]
}
 8001f20:	0018      	movs	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	b006      	add	sp, #24
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f30:	210f      	movs	r1, #15
 8001f32:	187b      	adds	r3, r7, r1
 8001f34:	2200      	movs	r2, #0
 8001f36:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2225      	movs	r2, #37	@ 0x25
 8001f3c:	5c9b      	ldrb	r3, [r3, r2]
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d006      	beq.n	8001f52 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2204      	movs	r2, #4
 8001f48:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001f4a:	187b      	adds	r3, r7, r1
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	701a      	strb	r2, [r3, #0]
 8001f50:	e049      	b.n	8001fe6 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	210e      	movs	r1, #14
 8001f5e:	438a      	bics	r2, r1
 8001f60:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	438a      	bics	r2, r1
 8001f70:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7c:	491d      	ldr	r1, [pc, #116]	@ (8001ff4 <HAL_DMA_Abort_IT+0xcc>)
 8001f7e:	400a      	ands	r2, r1
 8001f80:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001f82:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff8 <HAL_DMA_Abort_IT+0xd0>)
 8001f84:	6859      	ldr	r1, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8a:	221c      	movs	r2, #28
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	2201      	movs	r2, #1
 8001f90:	409a      	lsls	r2, r3
 8001f92:	4b19      	ldr	r3, [pc, #100]	@ (8001ff8 <HAL_DMA_Abort_IT+0xd0>)
 8001f94:	430a      	orrs	r2, r1
 8001f96:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001fa0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00c      	beq.n	8001fc4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fb4:	490f      	ldr	r1, [pc, #60]	@ (8001ff4 <HAL_DMA_Abort_IT+0xcc>)
 8001fb6:	400a      	ands	r2, r1
 8001fb8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001fc2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2225      	movs	r2, #37	@ 0x25
 8001fc8:	2101      	movs	r1, #1
 8001fca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2224      	movs	r2, #36	@ 0x24
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d004      	beq.n	8001fe6 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	0010      	movs	r0, r2
 8001fe4:	4798      	blx	r3
    }
  }
  return status;
 8001fe6:	230f      	movs	r3, #15
 8001fe8:	18fb      	adds	r3, r7, r3
 8001fea:	781b      	ldrb	r3, [r3, #0]
}
 8001fec:	0018      	movs	r0, r3
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	b004      	add	sp, #16
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	fffffeff 	.word	0xfffffeff
 8001ff8:	40020000 	.word	0x40020000

08001ffc <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8002004:	4b55      	ldr	r3, [pc, #340]	@ (800215c <HAL_DMA_IRQHandler+0x160>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	221c      	movs	r2, #28
 8002018:	4013      	ands	r3, r2
 800201a:	2204      	movs	r2, #4
 800201c:	409a      	lsls	r2, r3
 800201e:	0013      	movs	r3, r2
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	4013      	ands	r3, r2
 8002024:	d027      	beq.n	8002076 <HAL_DMA_IRQHandler+0x7a>
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2204      	movs	r2, #4
 800202a:	4013      	ands	r3, r2
 800202c:	d023      	beq.n	8002076 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2220      	movs	r2, #32
 8002036:	4013      	ands	r3, r2
 8002038:	d107      	bne.n	800204a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2104      	movs	r1, #4
 8002046:	438a      	bics	r2, r1
 8002048:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800204a:	4b44      	ldr	r3, [pc, #272]	@ (800215c <HAL_DMA_IRQHandler+0x160>)
 800204c:	6859      	ldr	r1, [r3, #4]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	221c      	movs	r2, #28
 8002054:	4013      	ands	r3, r2
 8002056:	2204      	movs	r2, #4
 8002058:	409a      	lsls	r2, r3
 800205a:	4b40      	ldr	r3, [pc, #256]	@ (800215c <HAL_DMA_IRQHandler+0x160>)
 800205c:	430a      	orrs	r2, r1
 800205e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002064:	2b00      	cmp	r3, #0
 8002066:	d100      	bne.n	800206a <HAL_DMA_IRQHandler+0x6e>
 8002068:	e073      	b.n	8002152 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	0010      	movs	r0, r2
 8002072:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002074:	e06d      	b.n	8002152 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	221c      	movs	r2, #28
 800207c:	4013      	ands	r3, r2
 800207e:	2202      	movs	r2, #2
 8002080:	409a      	lsls	r2, r3
 8002082:	0013      	movs	r3, r2
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	4013      	ands	r3, r2
 8002088:	d02e      	beq.n	80020e8 <HAL_DMA_IRQHandler+0xec>
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	2202      	movs	r2, #2
 800208e:	4013      	ands	r3, r2
 8002090:	d02a      	beq.n	80020e8 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2220      	movs	r2, #32
 800209a:	4013      	ands	r3, r2
 800209c:	d10b      	bne.n	80020b6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	210a      	movs	r1, #10
 80020aa:	438a      	bics	r2, r1
 80020ac:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2225      	movs	r2, #37	@ 0x25
 80020b2:	2101      	movs	r1, #1
 80020b4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80020b6:	4b29      	ldr	r3, [pc, #164]	@ (800215c <HAL_DMA_IRQHandler+0x160>)
 80020b8:	6859      	ldr	r1, [r3, #4]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	221c      	movs	r2, #28
 80020c0:	4013      	ands	r3, r2
 80020c2:	2202      	movs	r2, #2
 80020c4:	409a      	lsls	r2, r3
 80020c6:	4b25      	ldr	r3, [pc, #148]	@ (800215c <HAL_DMA_IRQHandler+0x160>)
 80020c8:	430a      	orrs	r2, r1
 80020ca:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2224      	movs	r2, #36	@ 0x24
 80020d0:	2100      	movs	r1, #0
 80020d2:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d03a      	beq.n	8002152 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	0010      	movs	r0, r2
 80020e4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80020e6:	e034      	b.n	8002152 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	221c      	movs	r2, #28
 80020ee:	4013      	ands	r3, r2
 80020f0:	2208      	movs	r2, #8
 80020f2:	409a      	lsls	r2, r3
 80020f4:	0013      	movs	r3, r2
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	4013      	ands	r3, r2
 80020fa:	d02b      	beq.n	8002154 <HAL_DMA_IRQHandler+0x158>
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	2208      	movs	r2, #8
 8002100:	4013      	ands	r3, r2
 8002102:	d027      	beq.n	8002154 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	210e      	movs	r1, #14
 8002110:	438a      	bics	r2, r1
 8002112:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002114:	4b11      	ldr	r3, [pc, #68]	@ (800215c <HAL_DMA_IRQHandler+0x160>)
 8002116:	6859      	ldr	r1, [r3, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	221c      	movs	r2, #28
 800211e:	4013      	ands	r3, r2
 8002120:	2201      	movs	r2, #1
 8002122:	409a      	lsls	r2, r3
 8002124:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <HAL_DMA_IRQHandler+0x160>)
 8002126:	430a      	orrs	r2, r1
 8002128:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2225      	movs	r2, #37	@ 0x25
 8002134:	2101      	movs	r1, #1
 8002136:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2224      	movs	r2, #36	@ 0x24
 800213c:	2100      	movs	r1, #0
 800213e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002144:	2b00      	cmp	r3, #0
 8002146:	d005      	beq.n	8002154 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	0010      	movs	r0, r2
 8002150:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002152:	46c0      	nop			@ (mov r8, r8)
 8002154:	46c0      	nop			@ (mov r8, r8)
}
 8002156:	46bd      	mov	sp, r7
 8002158:	b004      	add	sp, #16
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40020000 	.word	0x40020000

08002160 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002176:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800217c:	2b00      	cmp	r3, #0
 800217e:	d004      	beq.n	800218a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002188:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800218a:	4b14      	ldr	r3, [pc, #80]	@ (80021dc <DMA_SetConfig+0x7c>)
 800218c:	6859      	ldr	r1, [r3, #4]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	221c      	movs	r2, #28
 8002194:	4013      	ands	r3, r2
 8002196:	2201      	movs	r2, #1
 8002198:	409a      	lsls	r2, r3
 800219a:	4b10      	ldr	r3, [pc, #64]	@ (80021dc <DMA_SetConfig+0x7c>)
 800219c:	430a      	orrs	r2, r1
 800219e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	2b10      	cmp	r3, #16
 80021ae:	d108      	bne.n	80021c2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021c0:	e007      	b.n	80021d2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	68ba      	ldr	r2, [r7, #8]
 80021c8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	60da      	str	r2, [r3, #12]
}
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	46bd      	mov	sp, r7
 80021d6:	b004      	add	sp, #16
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	46c0      	nop			@ (mov r8, r8)
 80021dc:	40020000 	.word	0x40020000

080021e0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	089b      	lsrs	r3, r3, #2
 80021ee:	4a10      	ldr	r2, [pc, #64]	@ (8002230 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80021f0:	4694      	mov	ip, r2
 80021f2:	4463      	add	r3, ip
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	001a      	movs	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	001a      	movs	r2, r3
 8002202:	23ff      	movs	r3, #255	@ 0xff
 8002204:	4013      	ands	r3, r2
 8002206:	3b08      	subs	r3, #8
 8002208:	2114      	movs	r1, #20
 800220a:	0018      	movs	r0, r3
 800220c:	f7fd ff78 	bl	8000100 <__udivsi3>
 8002210:	0003      	movs	r3, r0
 8002212:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a07      	ldr	r2, [pc, #28]	@ (8002234 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002218:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	221f      	movs	r2, #31
 800221e:	4013      	ands	r3, r2
 8002220:	2201      	movs	r2, #1
 8002222:	409a      	lsls	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002228:	46c0      	nop			@ (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b004      	add	sp, #16
 800222e:	bd80      	pop	{r7, pc}
 8002230:	10008200 	.word	0x10008200
 8002234:	40020880 	.word	0x40020880

08002238 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	223f      	movs	r2, #63	@ 0x3f
 8002246:	4013      	ands	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4a0a      	ldr	r2, [pc, #40]	@ (8002278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800224e:	4694      	mov	ip, r2
 8002250:	4463      	add	r3, ip
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	001a      	movs	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a07      	ldr	r2, [pc, #28]	@ (800227c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800225e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	3b01      	subs	r3, #1
 8002264:	2203      	movs	r2, #3
 8002266:	4013      	ands	r3, r2
 8002268:	2201      	movs	r2, #1
 800226a:	409a      	lsls	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002270:	46c0      	nop			@ (mov r8, r8)
 8002272:	46bd      	mov	sp, r7
 8002274:	b004      	add	sp, #16
 8002276:	bd80      	pop	{r7, pc}
 8002278:	1000823f 	.word	0x1000823f
 800227c:	40020940 	.word	0x40020940

08002280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228e:	e147      	b.n	8002520 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2101      	movs	r1, #1
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	4091      	lsls	r1, r2
 800229a:	000a      	movs	r2, r1
 800229c:	4013      	ands	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d100      	bne.n	80022a8 <HAL_GPIO_Init+0x28>
 80022a6:	e138      	b.n	800251a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	2203      	movs	r2, #3
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d005      	beq.n	80022c0 <HAL_GPIO_Init+0x40>
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2203      	movs	r2, #3
 80022ba:	4013      	ands	r3, r2
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d130      	bne.n	8002322 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	2203      	movs	r2, #3
 80022cc:	409a      	lsls	r2, r3
 80022ce:	0013      	movs	r3, r2
 80022d0:	43da      	mvns	r2, r3
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	409a      	lsls	r2, r3
 80022e2:	0013      	movs	r3, r2
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022f6:	2201      	movs	r2, #1
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	409a      	lsls	r2, r3
 80022fc:	0013      	movs	r3, r2
 80022fe:	43da      	mvns	r2, r3
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	4013      	ands	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	091b      	lsrs	r3, r3, #4
 800230c:	2201      	movs	r2, #1
 800230e:	401a      	ands	r2, r3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	409a      	lsls	r2, r3
 8002314:	0013      	movs	r3, r2
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4313      	orrs	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2203      	movs	r2, #3
 8002328:	4013      	ands	r3, r2
 800232a:	2b03      	cmp	r3, #3
 800232c:	d017      	beq.n	800235e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	2203      	movs	r2, #3
 800233a:	409a      	lsls	r2, r3
 800233c:	0013      	movs	r3, r2
 800233e:	43da      	mvns	r2, r3
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4013      	ands	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	409a      	lsls	r2, r3
 8002350:	0013      	movs	r3, r2
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	4313      	orrs	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2203      	movs	r2, #3
 8002364:	4013      	ands	r3, r2
 8002366:	2b02      	cmp	r3, #2
 8002368:	d123      	bne.n	80023b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	08da      	lsrs	r2, r3, #3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3208      	adds	r2, #8
 8002372:	0092      	lsls	r2, r2, #2
 8002374:	58d3      	ldr	r3, [r2, r3]
 8002376:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	2207      	movs	r2, #7
 800237c:	4013      	ands	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	220f      	movs	r2, #15
 8002382:	409a      	lsls	r2, r3
 8002384:	0013      	movs	r3, r2
 8002386:	43da      	mvns	r2, r3
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	4013      	ands	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	691a      	ldr	r2, [r3, #16]
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	2107      	movs	r1, #7
 8002396:	400b      	ands	r3, r1
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	409a      	lsls	r2, r3
 800239c:	0013      	movs	r3, r2
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	08da      	lsrs	r2, r3, #3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3208      	adds	r2, #8
 80023ac:	0092      	lsls	r2, r2, #2
 80023ae:	6939      	ldr	r1, [r7, #16]
 80023b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	2203      	movs	r2, #3
 80023be:	409a      	lsls	r2, r3
 80023c0:	0013      	movs	r3, r2
 80023c2:	43da      	mvns	r2, r3
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2203      	movs	r2, #3
 80023d0:	401a      	ands	r2, r3
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	409a      	lsls	r2, r3
 80023d8:	0013      	movs	r3, r2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	23c0      	movs	r3, #192	@ 0xc0
 80023ec:	029b      	lsls	r3, r3, #10
 80023ee:	4013      	ands	r3, r2
 80023f0:	d100      	bne.n	80023f4 <HAL_GPIO_Init+0x174>
 80023f2:	e092      	b.n	800251a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80023f4:	4a50      	ldr	r2, [pc, #320]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	089b      	lsrs	r3, r3, #2
 80023fa:	3318      	adds	r3, #24
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	589b      	ldr	r3, [r3, r2]
 8002400:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	2203      	movs	r2, #3
 8002406:	4013      	ands	r3, r2
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	220f      	movs	r2, #15
 800240c:	409a      	lsls	r2, r3
 800240e:	0013      	movs	r3, r2
 8002410:	43da      	mvns	r2, r3
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	23a0      	movs	r3, #160	@ 0xa0
 800241c:	05db      	lsls	r3, r3, #23
 800241e:	429a      	cmp	r2, r3
 8002420:	d013      	beq.n	800244a <HAL_GPIO_Init+0x1ca>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a45      	ldr	r2, [pc, #276]	@ (800253c <HAL_GPIO_Init+0x2bc>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d00d      	beq.n	8002446 <HAL_GPIO_Init+0x1c6>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a44      	ldr	r2, [pc, #272]	@ (8002540 <HAL_GPIO_Init+0x2c0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d007      	beq.n	8002442 <HAL_GPIO_Init+0x1c2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a43      	ldr	r2, [pc, #268]	@ (8002544 <HAL_GPIO_Init+0x2c4>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d101      	bne.n	800243e <HAL_GPIO_Init+0x1be>
 800243a:	2303      	movs	r3, #3
 800243c:	e006      	b.n	800244c <HAL_GPIO_Init+0x1cc>
 800243e:	2305      	movs	r3, #5
 8002440:	e004      	b.n	800244c <HAL_GPIO_Init+0x1cc>
 8002442:	2302      	movs	r3, #2
 8002444:	e002      	b.n	800244c <HAL_GPIO_Init+0x1cc>
 8002446:	2301      	movs	r3, #1
 8002448:	e000      	b.n	800244c <HAL_GPIO_Init+0x1cc>
 800244a:	2300      	movs	r3, #0
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	2103      	movs	r1, #3
 8002450:	400a      	ands	r2, r1
 8002452:	00d2      	lsls	r2, r2, #3
 8002454:	4093      	lsls	r3, r2
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800245c:	4936      	ldr	r1, [pc, #216]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	089b      	lsrs	r3, r3, #2
 8002462:	3318      	adds	r3, #24
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800246a:	4b33      	ldr	r3, [pc, #204]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	43da      	mvns	r2, r3
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	2380      	movs	r3, #128	@ 0x80
 8002480:	035b      	lsls	r3, r3, #13
 8002482:	4013      	ands	r3, r2
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800248e:	4b2a      	ldr	r3, [pc, #168]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002494:	4b28      	ldr	r3, [pc, #160]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	43da      	mvns	r2, r3
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	4013      	ands	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	2380      	movs	r3, #128	@ 0x80
 80024aa:	039b      	lsls	r3, r3, #14
 80024ac:	4013      	ands	r3, r2
 80024ae:	d003      	beq.n	80024b8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024be:	4a1e      	ldr	r2, [pc, #120]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 80024c0:	2384      	movs	r3, #132	@ 0x84
 80024c2:	58d3      	ldr	r3, [r2, r3]
 80024c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	43da      	mvns	r2, r3
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	2380      	movs	r3, #128	@ 0x80
 80024d6:	029b      	lsls	r3, r3, #10
 80024d8:	4013      	ands	r3, r2
 80024da:	d003      	beq.n	80024e4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024e4:	4914      	ldr	r1, [pc, #80]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 80024e6:	2284      	movs	r2, #132	@ 0x84
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80024ec:	4a12      	ldr	r2, [pc, #72]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 80024ee:	2380      	movs	r3, #128	@ 0x80
 80024f0:	58d3      	ldr	r3, [r2, r3]
 80024f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	43da      	mvns	r2, r3
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	2380      	movs	r3, #128	@ 0x80
 8002504:	025b      	lsls	r3, r3, #9
 8002506:	4013      	ands	r3, r2
 8002508:	d003      	beq.n	8002512 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4313      	orrs	r3, r2
 8002510:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002512:	4909      	ldr	r1, [pc, #36]	@ (8002538 <HAL_GPIO_Init+0x2b8>)
 8002514:	2280      	movs	r2, #128	@ 0x80
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	3301      	adds	r3, #1
 800251e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	40da      	lsrs	r2, r3
 8002528:	1e13      	subs	r3, r2, #0
 800252a:	d000      	beq.n	800252e <HAL_GPIO_Init+0x2ae>
 800252c:	e6b0      	b.n	8002290 <HAL_GPIO_Init+0x10>
  }
}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46c0      	nop			@ (mov r8, r8)
 8002532:	46bd      	mov	sp, r7
 8002534:	b006      	add	sp, #24
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40021800 	.word	0x40021800
 800253c:	50000400 	.word	0x50000400
 8002540:	50000800 	.word	0x50000800
 8002544:	50000c00 	.word	0x50000c00

08002548 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	000a      	movs	r2, r1
 8002552:	1cbb      	adds	r3, r7, #2
 8002554:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	1cba      	adds	r2, r7, #2
 800255c:	8812      	ldrh	r2, [r2, #0]
 800255e:	4013      	ands	r3, r2
 8002560:	d004      	beq.n	800256c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002562:	230f      	movs	r3, #15
 8002564:	18fb      	adds	r3, r7, r3
 8002566:	2201      	movs	r2, #1
 8002568:	701a      	strb	r2, [r3, #0]
 800256a:	e003      	b.n	8002574 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800256c:	230f      	movs	r3, #15
 800256e:	18fb      	adds	r3, r7, r3
 8002570:	2200      	movs	r2, #0
 8002572:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002574:	230f      	movs	r3, #15
 8002576:	18fb      	adds	r3, r7, r3
 8002578:	781b      	ldrb	r3, [r3, #0]
}
 800257a:	0018      	movs	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	b004      	add	sp, #16
 8002580:	bd80      	pop	{r7, pc}

08002582 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	b082      	sub	sp, #8
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	0008      	movs	r0, r1
 800258c:	0011      	movs	r1, r2
 800258e:	1cbb      	adds	r3, r7, #2
 8002590:	1c02      	adds	r2, r0, #0
 8002592:	801a      	strh	r2, [r3, #0]
 8002594:	1c7b      	adds	r3, r7, #1
 8002596:	1c0a      	adds	r2, r1, #0
 8002598:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800259a:	1c7b      	adds	r3, r7, #1
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d004      	beq.n	80025ac <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025a2:	1cbb      	adds	r3, r7, #2
 80025a4:	881a      	ldrh	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025aa:	e003      	b.n	80025b4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025ac:	1cbb      	adds	r3, r7, #2
 80025ae:	881a      	ldrh	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025b4:	46c0      	nop			@ (mov r8, r8)
 80025b6:	46bd      	mov	sp, r7
 80025b8:	b002      	add	sp, #8
 80025ba:	bd80      	pop	{r7, pc}

080025bc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	000a      	movs	r2, r1
 80025c6:	1cbb      	adds	r3, r7, #2
 80025c8:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025d0:	1cbb      	adds	r3, r7, #2
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	68fa      	ldr	r2, [r7, #12]
 80025d6:	4013      	ands	r3, r2
 80025d8:	041a      	lsls	r2, r3, #16
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	43db      	mvns	r3, r3
 80025de:	1cb9      	adds	r1, r7, #2
 80025e0:	8809      	ldrh	r1, [r1, #0]
 80025e2:	400b      	ands	r3, r1
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	619a      	str	r2, [r3, #24]
}
 80025ea:	46c0      	nop			@ (mov r8, r8)
 80025ec:	46bd      	mov	sp, r7
 80025ee:	b004      	add	sp, #16
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80025fc:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a19      	ldr	r2, [pc, #100]	@ (8002668 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002602:	4013      	ands	r3, r2
 8002604:	0019      	movs	r1, r3
 8002606:	4b17      	ldr	r3, [pc, #92]	@ (8002664 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	430a      	orrs	r2, r1
 800260c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	2380      	movs	r3, #128	@ 0x80
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	429a      	cmp	r2, r3
 8002616:	d11f      	bne.n	8002658 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002618:	4b14      	ldr	r3, [pc, #80]	@ (800266c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	0013      	movs	r3, r2
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	189b      	adds	r3, r3, r2
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	4912      	ldr	r1, [pc, #72]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002626:	0018      	movs	r0, r3
 8002628:	f7fd fd6a 	bl	8000100 <__udivsi3>
 800262c:	0003      	movs	r3, r0
 800262e:	3301      	adds	r3, #1
 8002630:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002632:	e008      	b.n	8002646 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	3b01      	subs	r3, #1
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	e001      	b.n	8002646 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e009      	b.n	800265a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002646:	4b07      	ldr	r3, [pc, #28]	@ (8002664 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002648:	695a      	ldr	r2, [r3, #20]
 800264a:	2380      	movs	r3, #128	@ 0x80
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	401a      	ands	r2, r3
 8002650:	2380      	movs	r3, #128	@ 0x80
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	429a      	cmp	r2, r3
 8002656:	d0ed      	beq.n	8002634 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	0018      	movs	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	b004      	add	sp, #16
 8002660:	bd80      	pop	{r7, pc}
 8002662:	46c0      	nop			@ (mov r8, r8)
 8002664:	40007000 	.word	0x40007000
 8002668:	fffff9ff 	.word	0xfffff9ff
 800266c:	20000008 	.word	0x20000008
 8002670:	000f4240 	.word	0x000f4240

08002674 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002678:	4b03      	ldr	r3, [pc, #12]	@ (8002688 <LL_RCC_GetAPB1Prescaler+0x14>)
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	23e0      	movs	r3, #224	@ 0xe0
 800267e:	01db      	lsls	r3, r3, #7
 8002680:	4013      	ands	r3, r2
}
 8002682:	0018      	movs	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40021000 	.word	0x40021000

0800268c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b088      	sub	sp, #32
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e2f3      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2201      	movs	r2, #1
 80026a4:	4013      	ands	r3, r2
 80026a6:	d100      	bne.n	80026aa <HAL_RCC_OscConfig+0x1e>
 80026a8:	e07c      	b.n	80027a4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026aa:	4bc3      	ldr	r3, [pc, #780]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	2238      	movs	r2, #56	@ 0x38
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026b4:	4bc0      	ldr	r3, [pc, #768]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	2203      	movs	r2, #3
 80026ba:	4013      	ands	r3, r2
 80026bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	2b10      	cmp	r3, #16
 80026c2:	d102      	bne.n	80026ca <HAL_RCC_OscConfig+0x3e>
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d002      	beq.n	80026d0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d10b      	bne.n	80026e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d0:	4bb9      	ldr	r3, [pc, #740]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	2380      	movs	r3, #128	@ 0x80
 80026d6:	029b      	lsls	r3, r3, #10
 80026d8:	4013      	ands	r3, r2
 80026da:	d062      	beq.n	80027a2 <HAL_RCC_OscConfig+0x116>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d15e      	bne.n	80027a2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e2ce      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	2380      	movs	r3, #128	@ 0x80
 80026ee:	025b      	lsls	r3, r3, #9
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d107      	bne.n	8002704 <HAL_RCC_OscConfig+0x78>
 80026f4:	4bb0      	ldr	r3, [pc, #704]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4baf      	ldr	r3, [pc, #700]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80026fa:	2180      	movs	r1, #128	@ 0x80
 80026fc:	0249      	lsls	r1, r1, #9
 80026fe:	430a      	orrs	r2, r1
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	e020      	b.n	8002746 <HAL_RCC_OscConfig+0xba>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	23a0      	movs	r3, #160	@ 0xa0
 800270a:	02db      	lsls	r3, r3, #11
 800270c:	429a      	cmp	r2, r3
 800270e:	d10e      	bne.n	800272e <HAL_RCC_OscConfig+0xa2>
 8002710:	4ba9      	ldr	r3, [pc, #676]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	4ba8      	ldr	r3, [pc, #672]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002716:	2180      	movs	r1, #128	@ 0x80
 8002718:	02c9      	lsls	r1, r1, #11
 800271a:	430a      	orrs	r2, r1
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	4ba6      	ldr	r3, [pc, #664]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4ba5      	ldr	r3, [pc, #660]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002724:	2180      	movs	r1, #128	@ 0x80
 8002726:	0249      	lsls	r1, r1, #9
 8002728:	430a      	orrs	r2, r1
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	e00b      	b.n	8002746 <HAL_RCC_OscConfig+0xba>
 800272e:	4ba2      	ldr	r3, [pc, #648]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	4ba1      	ldr	r3, [pc, #644]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002734:	49a1      	ldr	r1, [pc, #644]	@ (80029bc <HAL_RCC_OscConfig+0x330>)
 8002736:	400a      	ands	r2, r1
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	4b9f      	ldr	r3, [pc, #636]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4b9e      	ldr	r3, [pc, #632]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002740:	499f      	ldr	r1, [pc, #636]	@ (80029c0 <HAL_RCC_OscConfig+0x334>)
 8002742:	400a      	ands	r2, r1
 8002744:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d014      	beq.n	8002778 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274e:	f7ff f9cf 	bl	8001af0 <HAL_GetTick>
 8002752:	0003      	movs	r3, r0
 8002754:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002758:	f7ff f9ca 	bl	8001af0 <HAL_GetTick>
 800275c:	0002      	movs	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b64      	cmp	r3, #100	@ 0x64
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e28d      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800276a:	4b93      	ldr	r3, [pc, #588]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	2380      	movs	r3, #128	@ 0x80
 8002770:	029b      	lsls	r3, r3, #10
 8002772:	4013      	ands	r3, r2
 8002774:	d0f0      	beq.n	8002758 <HAL_RCC_OscConfig+0xcc>
 8002776:	e015      	b.n	80027a4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002778:	f7ff f9ba 	bl	8001af0 <HAL_GetTick>
 800277c:	0003      	movs	r3, r0
 800277e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002782:	f7ff f9b5 	bl	8001af0 <HAL_GetTick>
 8002786:	0002      	movs	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b64      	cmp	r3, #100	@ 0x64
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e278      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002794:	4b88      	ldr	r3, [pc, #544]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	2380      	movs	r3, #128	@ 0x80
 800279a:	029b      	lsls	r3, r3, #10
 800279c:	4013      	ands	r3, r2
 800279e:	d1f0      	bne.n	8002782 <HAL_RCC_OscConfig+0xf6>
 80027a0:	e000      	b.n	80027a4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2202      	movs	r2, #2
 80027aa:	4013      	ands	r3, r2
 80027ac:	d100      	bne.n	80027b0 <HAL_RCC_OscConfig+0x124>
 80027ae:	e099      	b.n	80028e4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027b0:	4b81      	ldr	r3, [pc, #516]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2238      	movs	r2, #56	@ 0x38
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027ba:	4b7f      	ldr	r3, [pc, #508]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	2203      	movs	r2, #3
 80027c0:	4013      	ands	r3, r2
 80027c2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	2b10      	cmp	r3, #16
 80027c8:	d102      	bne.n	80027d0 <HAL_RCC_OscConfig+0x144>
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d002      	beq.n	80027d6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d135      	bne.n	8002842 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027d6:	4b78      	ldr	r3, [pc, #480]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	2380      	movs	r3, #128	@ 0x80
 80027dc:	00db      	lsls	r3, r3, #3
 80027de:	4013      	ands	r3, r2
 80027e0:	d005      	beq.n	80027ee <HAL_RCC_OscConfig+0x162>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e24b      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ee:	4b72      	ldr	r3, [pc, #456]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4a74      	ldr	r2, [pc, #464]	@ (80029c4 <HAL_RCC_OscConfig+0x338>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	0019      	movs	r1, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	021a      	lsls	r2, r3, #8
 80027fe:	4b6e      	ldr	r3, [pc, #440]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002800:	430a      	orrs	r2, r1
 8002802:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d112      	bne.n	8002830 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800280a:	4b6b      	ldr	r3, [pc, #428]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a6e      	ldr	r2, [pc, #440]	@ (80029c8 <HAL_RCC_OscConfig+0x33c>)
 8002810:	4013      	ands	r3, r2
 8002812:	0019      	movs	r1, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	691a      	ldr	r2, [r3, #16]
 8002818:	4b67      	ldr	r3, [pc, #412]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800281a:	430a      	orrs	r2, r1
 800281c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800281e:	4b66      	ldr	r3, [pc, #408]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	0adb      	lsrs	r3, r3, #11
 8002824:	2207      	movs	r2, #7
 8002826:	4013      	ands	r3, r2
 8002828:	4a68      	ldr	r2, [pc, #416]	@ (80029cc <HAL_RCC_OscConfig+0x340>)
 800282a:	40da      	lsrs	r2, r3
 800282c:	4b68      	ldr	r3, [pc, #416]	@ (80029d0 <HAL_RCC_OscConfig+0x344>)
 800282e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002830:	4b68      	ldr	r3, [pc, #416]	@ (80029d4 <HAL_RCC_OscConfig+0x348>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	0018      	movs	r0, r3
 8002836:	f7ff f8ff 	bl	8001a38 <HAL_InitTick>
 800283a:	1e03      	subs	r3, r0, #0
 800283c:	d051      	beq.n	80028e2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e221      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d030      	beq.n	80028ac <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800284a:	4b5b      	ldr	r3, [pc, #364]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a5e      	ldr	r2, [pc, #376]	@ (80029c8 <HAL_RCC_OscConfig+0x33c>)
 8002850:	4013      	ands	r3, r2
 8002852:	0019      	movs	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	4b57      	ldr	r3, [pc, #348]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800285a:	430a      	orrs	r2, r1
 800285c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800285e:	4b56      	ldr	r3, [pc, #344]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4b55      	ldr	r3, [pc, #340]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002864:	2180      	movs	r1, #128	@ 0x80
 8002866:	0049      	lsls	r1, r1, #1
 8002868:	430a      	orrs	r2, r1
 800286a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800286c:	f7ff f940 	bl	8001af0 <HAL_GetTick>
 8002870:	0003      	movs	r3, r0
 8002872:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002876:	f7ff f93b 	bl	8001af0 <HAL_GetTick>
 800287a:	0002      	movs	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e1fe      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002888:	4b4b      	ldr	r3, [pc, #300]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	2380      	movs	r3, #128	@ 0x80
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	4013      	ands	r3, r2
 8002892:	d0f0      	beq.n	8002876 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002894:	4b48      	ldr	r3, [pc, #288]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	4a4a      	ldr	r2, [pc, #296]	@ (80029c4 <HAL_RCC_OscConfig+0x338>)
 800289a:	4013      	ands	r3, r2
 800289c:	0019      	movs	r1, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	021a      	lsls	r2, r3, #8
 80028a4:	4b44      	ldr	r3, [pc, #272]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80028a6:	430a      	orrs	r2, r1
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	e01b      	b.n	80028e4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80028ac:	4b42      	ldr	r3, [pc, #264]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	4b41      	ldr	r3, [pc, #260]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80028b2:	4949      	ldr	r1, [pc, #292]	@ (80029d8 <HAL_RCC_OscConfig+0x34c>)
 80028b4:	400a      	ands	r2, r1
 80028b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7ff f91a 	bl	8001af0 <HAL_GetTick>
 80028bc:	0003      	movs	r3, r0
 80028be:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c2:	f7ff f915 	bl	8001af0 <HAL_GetTick>
 80028c6:	0002      	movs	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e1d8      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028d4:	4b38      	ldr	r3, [pc, #224]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	2380      	movs	r3, #128	@ 0x80
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	4013      	ands	r3, r2
 80028de:	d1f0      	bne.n	80028c2 <HAL_RCC_OscConfig+0x236>
 80028e0:	e000      	b.n	80028e4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028e2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2208      	movs	r2, #8
 80028ea:	4013      	ands	r3, r2
 80028ec:	d047      	beq.n	800297e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80028ee:	4b32      	ldr	r3, [pc, #200]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	2238      	movs	r2, #56	@ 0x38
 80028f4:	4013      	ands	r3, r2
 80028f6:	2b18      	cmp	r3, #24
 80028f8:	d10a      	bne.n	8002910 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80028fa:	4b2f      	ldr	r3, [pc, #188]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80028fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028fe:	2202      	movs	r2, #2
 8002900:	4013      	ands	r3, r2
 8002902:	d03c      	beq.n	800297e <HAL_RCC_OscConfig+0x2f2>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d138      	bne.n	800297e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e1ba      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d019      	beq.n	800294c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002918:	4b27      	ldr	r3, [pc, #156]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800291a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800291c:	4b26      	ldr	r3, [pc, #152]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800291e:	2101      	movs	r1, #1
 8002920:	430a      	orrs	r2, r1
 8002922:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002924:	f7ff f8e4 	bl	8001af0 <HAL_GetTick>
 8002928:	0003      	movs	r3, r0
 800292a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800292e:	f7ff f8df 	bl	8001af0 <HAL_GetTick>
 8002932:	0002      	movs	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e1a2      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002940:	4b1d      	ldr	r3, [pc, #116]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002944:	2202      	movs	r2, #2
 8002946:	4013      	ands	r3, r2
 8002948:	d0f1      	beq.n	800292e <HAL_RCC_OscConfig+0x2a2>
 800294a:	e018      	b.n	800297e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800294c:	4b1a      	ldr	r3, [pc, #104]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 800294e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002950:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002952:	2101      	movs	r1, #1
 8002954:	438a      	bics	r2, r1
 8002956:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7ff f8ca 	bl	8001af0 <HAL_GetTick>
 800295c:	0003      	movs	r3, r0
 800295e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002962:	f7ff f8c5 	bl	8001af0 <HAL_GetTick>
 8002966:	0002      	movs	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e188      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002974:	4b10      	ldr	r3, [pc, #64]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002978:	2202      	movs	r2, #2
 800297a:	4013      	ands	r3, r2
 800297c:	d1f1      	bne.n	8002962 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2204      	movs	r2, #4
 8002984:	4013      	ands	r3, r2
 8002986:	d100      	bne.n	800298a <HAL_RCC_OscConfig+0x2fe>
 8002988:	e0c6      	b.n	8002b18 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800298a:	231f      	movs	r3, #31
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	2200      	movs	r2, #0
 8002990:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002992:	4b09      	ldr	r3, [pc, #36]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	2238      	movs	r2, #56	@ 0x38
 8002998:	4013      	ands	r3, r2
 800299a:	2b20      	cmp	r3, #32
 800299c:	d11e      	bne.n	80029dc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800299e:	4b06      	ldr	r3, [pc, #24]	@ (80029b8 <HAL_RCC_OscConfig+0x32c>)
 80029a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a2:	2202      	movs	r2, #2
 80029a4:	4013      	ands	r3, r2
 80029a6:	d100      	bne.n	80029aa <HAL_RCC_OscConfig+0x31e>
 80029a8:	e0b6      	b.n	8002b18 <HAL_RCC_OscConfig+0x48c>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d000      	beq.n	80029b4 <HAL_RCC_OscConfig+0x328>
 80029b2:	e0b1      	b.n	8002b18 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e166      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
 80029b8:	40021000 	.word	0x40021000
 80029bc:	fffeffff 	.word	0xfffeffff
 80029c0:	fffbffff 	.word	0xfffbffff
 80029c4:	ffff80ff 	.word	0xffff80ff
 80029c8:	ffffc7ff 	.word	0xffffc7ff
 80029cc:	00f42400 	.word	0x00f42400
 80029d0:	20000008 	.word	0x20000008
 80029d4:	2000000c 	.word	0x2000000c
 80029d8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029dc:	4bac      	ldr	r3, [pc, #688]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 80029de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029e0:	2380      	movs	r3, #128	@ 0x80
 80029e2:	055b      	lsls	r3, r3, #21
 80029e4:	4013      	ands	r3, r2
 80029e6:	d101      	bne.n	80029ec <HAL_RCC_OscConfig+0x360>
 80029e8:	2301      	movs	r3, #1
 80029ea:	e000      	b.n	80029ee <HAL_RCC_OscConfig+0x362>
 80029ec:	2300      	movs	r3, #0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d011      	beq.n	8002a16 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80029f2:	4ba7      	ldr	r3, [pc, #668]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 80029f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029f6:	4ba6      	ldr	r3, [pc, #664]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 80029f8:	2180      	movs	r1, #128	@ 0x80
 80029fa:	0549      	lsls	r1, r1, #21
 80029fc:	430a      	orrs	r2, r1
 80029fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a00:	4ba3      	ldr	r3, [pc, #652]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a04:	2380      	movs	r3, #128	@ 0x80
 8002a06:	055b      	lsls	r3, r3, #21
 8002a08:	4013      	ands	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002a0e:	231f      	movs	r3, #31
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	2201      	movs	r2, #1
 8002a14:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a16:	4b9f      	ldr	r3, [pc, #636]	@ (8002c94 <HAL_RCC_OscConfig+0x608>)
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	2380      	movs	r3, #128	@ 0x80
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d11a      	bne.n	8002a58 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a22:	4b9c      	ldr	r3, [pc, #624]	@ (8002c94 <HAL_RCC_OscConfig+0x608>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	4b9b      	ldr	r3, [pc, #620]	@ (8002c94 <HAL_RCC_OscConfig+0x608>)
 8002a28:	2180      	movs	r1, #128	@ 0x80
 8002a2a:	0049      	lsls	r1, r1, #1
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002a30:	f7ff f85e 	bl	8001af0 <HAL_GetTick>
 8002a34:	0003      	movs	r3, r0
 8002a36:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a3a:	f7ff f859 	bl	8001af0 <HAL_GetTick>
 8002a3e:	0002      	movs	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e11c      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a4c:	4b91      	ldr	r3, [pc, #580]	@ (8002c94 <HAL_RCC_OscConfig+0x608>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	2380      	movs	r3, #128	@ 0x80
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	4013      	ands	r3, r2
 8002a56:	d0f0      	beq.n	8002a3a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d106      	bne.n	8002a6e <HAL_RCC_OscConfig+0x3e2>
 8002a60:	4b8b      	ldr	r3, [pc, #556]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a64:	4b8a      	ldr	r3, [pc, #552]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a66:	2101      	movs	r1, #1
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a6c:	e01c      	b.n	8002aa8 <HAL_RCC_OscConfig+0x41c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	2b05      	cmp	r3, #5
 8002a74:	d10c      	bne.n	8002a90 <HAL_RCC_OscConfig+0x404>
 8002a76:	4b86      	ldr	r3, [pc, #536]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a7a:	4b85      	ldr	r3, [pc, #532]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a7c:	2104      	movs	r1, #4
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a82:	4b83      	ldr	r3, [pc, #524]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a86:	4b82      	ldr	r3, [pc, #520]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a88:	2101      	movs	r1, #1
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a8e:	e00b      	b.n	8002aa8 <HAL_RCC_OscConfig+0x41c>
 8002a90:	4b7f      	ldr	r3, [pc, #508]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a94:	4b7e      	ldr	r3, [pc, #504]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a96:	2101      	movs	r1, #1
 8002a98:	438a      	bics	r2, r1
 8002a9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a9c:	4b7c      	ldr	r3, [pc, #496]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002a9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002aa0:	4b7b      	ldr	r3, [pc, #492]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002aa2:	2104      	movs	r1, #4
 8002aa4:	438a      	bics	r2, r1
 8002aa6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d014      	beq.n	8002ada <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab0:	f7ff f81e 	bl	8001af0 <HAL_GetTick>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ab8:	e009      	b.n	8002ace <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aba:	f7ff f819 	bl	8001af0 <HAL_GetTick>
 8002abe:	0002      	movs	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	4a74      	ldr	r2, [pc, #464]	@ (8002c98 <HAL_RCC_OscConfig+0x60c>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e0db      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ace:	4b70      	ldr	r3, [pc, #448]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x42e>
 8002ad8:	e013      	b.n	8002b02 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ada:	f7ff f809 	bl	8001af0 <HAL_GetTick>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ae2:	e009      	b.n	8002af8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae4:	f7ff f804 	bl	8001af0 <HAL_GetTick>
 8002ae8:	0002      	movs	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	4a6a      	ldr	r2, [pc, #424]	@ (8002c98 <HAL_RCC_OscConfig+0x60c>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e0c6      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002af8:	4b65      	ldr	r3, [pc, #404]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afc:	2202      	movs	r2, #2
 8002afe:	4013      	ands	r3, r2
 8002b00:	d1f0      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002b02:	231f      	movs	r3, #31
 8002b04:	18fb      	adds	r3, r7, r3
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d105      	bne.n	8002b18 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002b0c:	4b60      	ldr	r3, [pc, #384]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b10:	4b5f      	ldr	r3, [pc, #380]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b12:	4962      	ldr	r1, [pc, #392]	@ (8002c9c <HAL_RCC_OscConfig+0x610>)
 8002b14:	400a      	ands	r2, r1
 8002b16:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	69db      	ldr	r3, [r3, #28]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d100      	bne.n	8002b22 <HAL_RCC_OscConfig+0x496>
 8002b20:	e0b0      	b.n	8002c84 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b22:	4b5b      	ldr	r3, [pc, #364]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2238      	movs	r2, #56	@ 0x38
 8002b28:	4013      	ands	r3, r2
 8002b2a:	2b10      	cmp	r3, #16
 8002b2c:	d100      	bne.n	8002b30 <HAL_RCC_OscConfig+0x4a4>
 8002b2e:	e078      	b.n	8002c22 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d153      	bne.n	8002be0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b38:	4b55      	ldr	r3, [pc, #340]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	4b54      	ldr	r3, [pc, #336]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b3e:	4958      	ldr	r1, [pc, #352]	@ (8002ca0 <HAL_RCC_OscConfig+0x614>)
 8002b40:	400a      	ands	r2, r1
 8002b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b44:	f7fe ffd4 	bl	8001af0 <HAL_GetTick>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b4c:	e008      	b.n	8002b60 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4e:	f7fe ffcf 	bl	8001af0 <HAL_GetTick>
 8002b52:	0002      	movs	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e092      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b60:	4b4b      	ldr	r3, [pc, #300]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	2380      	movs	r3, #128	@ 0x80
 8002b66:	049b      	lsls	r3, r3, #18
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d1f0      	bne.n	8002b4e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b6c:	4b48      	ldr	r3, [pc, #288]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4a4c      	ldr	r2, [pc, #304]	@ (8002ca4 <HAL_RCC_OscConfig+0x618>)
 8002b72:	4013      	ands	r3, r2
 8002b74:	0019      	movs	r1, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1a      	ldr	r2, [r3, #32]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b84:	021b      	lsls	r3, r3, #8
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	431a      	orrs	r2, r3
 8002b94:	4b3e      	ldr	r3, [pc, #248]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b96:	430a      	orrs	r2, r1
 8002b98:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b9a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002ba0:	2180      	movs	r1, #128	@ 0x80
 8002ba2:	0449      	lsls	r1, r1, #17
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002ba8:	4b39      	ldr	r3, [pc, #228]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	4b38      	ldr	r3, [pc, #224]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002bae:	2180      	movs	r1, #128	@ 0x80
 8002bb0:	0549      	lsls	r1, r1, #21
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb6:	f7fe ff9b 	bl	8001af0 <HAL_GetTick>
 8002bba:	0003      	movs	r3, r0
 8002bbc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc0:	f7fe ff96 	bl	8001af0 <HAL_GetTick>
 8002bc4:	0002      	movs	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e059      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bd2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	2380      	movs	r3, #128	@ 0x80
 8002bd8:	049b      	lsls	r3, r3, #18
 8002bda:	4013      	ands	r3, r2
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x534>
 8002bde:	e051      	b.n	8002c84 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be0:	4b2b      	ldr	r3, [pc, #172]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	4b2a      	ldr	r3, [pc, #168]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002be6:	492e      	ldr	r1, [pc, #184]	@ (8002ca0 <HAL_RCC_OscConfig+0x614>)
 8002be8:	400a      	ands	r2, r1
 8002bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7fe ff80 	bl	8001af0 <HAL_GetTick>
 8002bf0:	0003      	movs	r3, r0
 8002bf2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf6:	f7fe ff7b 	bl	8001af0 <HAL_GetTick>
 8002bfa:	0002      	movs	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e03e      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c08:	4b21      	ldr	r3, [pc, #132]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	2380      	movs	r3, #128	@ 0x80
 8002c0e:	049b      	lsls	r3, r3, #18
 8002c10:	4013      	ands	r3, r2
 8002c12:	d1f0      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002c14:	4b1e      	ldr	r3, [pc, #120]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	4b1d      	ldr	r3, [pc, #116]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002c1a:	4923      	ldr	r1, [pc, #140]	@ (8002ca8 <HAL_RCC_OscConfig+0x61c>)
 8002c1c:	400a      	ands	r2, r1
 8002c1e:	60da      	str	r2, [r3, #12]
 8002c20:	e030      	b.n	8002c84 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e02b      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002c2e:	4b18      	ldr	r3, [pc, #96]	@ (8002c90 <HAL_RCC_OscConfig+0x604>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	2203      	movs	r2, #3
 8002c38:	401a      	ands	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d11e      	bne.n	8002c80 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	2270      	movs	r2, #112	@ 0x70
 8002c46:	401a      	ands	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d117      	bne.n	8002c80 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	23fe      	movs	r3, #254	@ 0xfe
 8002c54:	01db      	lsls	r3, r3, #7
 8002c56:	401a      	ands	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d10e      	bne.n	8002c80 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	23f8      	movs	r3, #248	@ 0xf8
 8002c66:	039b      	lsls	r3, r3, #14
 8002c68:	401a      	ands	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d106      	bne.n	8002c80 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	0f5b      	lsrs	r3, r3, #29
 8002c76:	075a      	lsls	r2, r3, #29
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d001      	beq.n	8002c84 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e000      	b.n	8002c86 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	0018      	movs	r0, r3
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	b008      	add	sp, #32
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	46c0      	nop			@ (mov r8, r8)
 8002c90:	40021000 	.word	0x40021000
 8002c94:	40007000 	.word	0x40007000
 8002c98:	00001388 	.word	0x00001388
 8002c9c:	efffffff 	.word	0xefffffff
 8002ca0:	feffffff 	.word	0xfeffffff
 8002ca4:	1fc1808c 	.word	0x1fc1808c
 8002ca8:	effefffc 	.word	0xeffefffc

08002cac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e0e9      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cc0:	4b76      	ldr	r3, [pc, #472]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2207      	movs	r2, #7
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d91e      	bls.n	8002d0c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cce:	4b73      	ldr	r3, [pc, #460]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2207      	movs	r2, #7
 8002cd4:	4393      	bics	r3, r2
 8002cd6:	0019      	movs	r1, r3
 8002cd8:	4b70      	ldr	r3, [pc, #448]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ce0:	f7fe ff06 	bl	8001af0 <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ce8:	e009      	b.n	8002cfe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cea:	f7fe ff01 	bl	8001af0 <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	4a6a      	ldr	r2, [pc, #424]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1f4>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e0ca      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cfe:	4b67      	ldr	r3, [pc, #412]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2207      	movs	r2, #7
 8002d04:	4013      	ands	r3, r2
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d1ee      	bne.n	8002cea <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2202      	movs	r2, #2
 8002d12:	4013      	ands	r3, r2
 8002d14:	d015      	beq.n	8002d42 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2204      	movs	r2, #4
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d006      	beq.n	8002d2e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002d20:	4b60      	ldr	r3, [pc, #384]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	4b5f      	ldr	r3, [pc, #380]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d26:	21e0      	movs	r1, #224	@ 0xe0
 8002d28:	01c9      	lsls	r1, r1, #7
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d2e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	4a5d      	ldr	r2, [pc, #372]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1fc>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	0019      	movs	r1, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	4b59      	ldr	r3, [pc, #356]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2201      	movs	r2, #1
 8002d48:	4013      	ands	r3, r2
 8002d4a:	d057      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d107      	bne.n	8002d64 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d54:	4b53      	ldr	r3, [pc, #332]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	2380      	movs	r3, #128	@ 0x80
 8002d5a:	029b      	lsls	r3, r3, #10
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d12b      	bne.n	8002db8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e097      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d107      	bne.n	8002d7c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	2380      	movs	r3, #128	@ 0x80
 8002d72:	049b      	lsls	r3, r3, #18
 8002d74:	4013      	ands	r3, r2
 8002d76:	d11f      	bne.n	8002db8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e08b      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d107      	bne.n	8002d94 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d84:	4b47      	ldr	r3, [pc, #284]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	2380      	movs	r3, #128	@ 0x80
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d113      	bne.n	8002db8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e07f      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b03      	cmp	r3, #3
 8002d9a:	d106      	bne.n	8002daa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d9c:	4b41      	ldr	r3, [pc, #260]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002d9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da0:	2202      	movs	r2, #2
 8002da2:	4013      	ands	r3, r2
 8002da4:	d108      	bne.n	8002db8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e074      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002daa:	4b3e      	ldr	r3, [pc, #248]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dae:	2202      	movs	r2, #2
 8002db0:	4013      	ands	r3, r2
 8002db2:	d101      	bne.n	8002db8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e06d      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002db8:	4b3a      	ldr	r3, [pc, #232]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	2207      	movs	r2, #7
 8002dbe:	4393      	bics	r3, r2
 8002dc0:	0019      	movs	r1, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	4b37      	ldr	r3, [pc, #220]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dcc:	f7fe fe90 	bl	8001af0 <HAL_GetTick>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd4:	e009      	b.n	8002dea <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd6:	f7fe fe8b 	bl	8001af0 <HAL_GetTick>
 8002dda:	0002      	movs	r2, r0
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	4a2f      	ldr	r2, [pc, #188]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1f4>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e054      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	4b2e      	ldr	r3, [pc, #184]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	2238      	movs	r2, #56	@ 0x38
 8002df0:	401a      	ands	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d1ec      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dfc:	4b27      	ldr	r3, [pc, #156]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2207      	movs	r2, #7
 8002e02:	4013      	ands	r3, r2
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d21e      	bcs.n	8002e48 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0a:	4b24      	ldr	r3, [pc, #144]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2207      	movs	r2, #7
 8002e10:	4393      	bics	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	4b21      	ldr	r3, [pc, #132]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e1c:	f7fe fe68 	bl	8001af0 <HAL_GetTick>
 8002e20:	0003      	movs	r3, r0
 8002e22:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e24:	e009      	b.n	8002e3a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e26:	f7fe fe63 	bl	8001af0 <HAL_GetTick>
 8002e2a:	0002      	movs	r2, r0
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	4a1b      	ldr	r2, [pc, #108]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1f4>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e02c      	b.n	8002e94 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e3a:	4b18      	ldr	r3, [pc, #96]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f0>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2207      	movs	r2, #7
 8002e40:	4013      	ands	r3, r2
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d1ee      	bne.n	8002e26 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2204      	movs	r2, #4
 8002e4e:	4013      	ands	r3, r2
 8002e50:	d009      	beq.n	8002e66 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002e52:	4b14      	ldr	r3, [pc, #80]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	4a15      	ldr	r2, [pc, #84]	@ (8002eac <HAL_RCC_ClockConfig+0x200>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	0019      	movs	r1, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	4b10      	ldr	r3, [pc, #64]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002e62:	430a      	orrs	r2, r1
 8002e64:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002e66:	f000 f829 	bl	8002ebc <HAL_RCC_GetSysClockFreq>
 8002e6a:	0001      	movs	r1, r0
 8002e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1f8>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	0a1b      	lsrs	r3, r3, #8
 8002e72:	220f      	movs	r2, #15
 8002e74:	401a      	ands	r2, r3
 8002e76:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb0 <HAL_RCC_ClockConfig+0x204>)
 8002e78:	0092      	lsls	r2, r2, #2
 8002e7a:	58d3      	ldr	r3, [r2, r3]
 8002e7c:	221f      	movs	r2, #31
 8002e7e:	4013      	ands	r3, r2
 8002e80:	000a      	movs	r2, r1
 8002e82:	40da      	lsrs	r2, r3
 8002e84:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb4 <HAL_RCC_ClockConfig+0x208>)
 8002e86:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e88:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <HAL_RCC_ClockConfig+0x20c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f7fe fdd3 	bl	8001a38 <HAL_InitTick>
 8002e92:	0003      	movs	r3, r0
}
 8002e94:	0018      	movs	r0, r3
 8002e96:	46bd      	mov	sp, r7
 8002e98:	b004      	add	sp, #16
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	40022000 	.word	0x40022000
 8002ea0:	00001388 	.word	0x00001388
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	fffff0ff 	.word	0xfffff0ff
 8002eac:	ffff8fff 	.word	0xffff8fff
 8002eb0:	08005200 	.word	0x08005200
 8002eb4:	20000008 	.word	0x20000008
 8002eb8:	2000000c 	.word	0x2000000c

08002ebc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ec2:	4b3c      	ldr	r3, [pc, #240]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	2238      	movs	r2, #56	@ 0x38
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d10f      	bne.n	8002eec <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002ecc:	4b39      	ldr	r3, [pc, #228]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	0adb      	lsrs	r3, r3, #11
 8002ed2:	2207      	movs	r2, #7
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	0013      	movs	r3, r2
 8002edc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002ede:	6839      	ldr	r1, [r7, #0]
 8002ee0:	4835      	ldr	r0, [pc, #212]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002ee2:	f7fd f90d 	bl	8000100 <__udivsi3>
 8002ee6:	0003      	movs	r3, r0
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	e05d      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002eec:	4b31      	ldr	r3, [pc, #196]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	2238      	movs	r2, #56	@ 0x38
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d102      	bne.n	8002efe <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ef8:	4b2f      	ldr	r3, [pc, #188]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002efa:	613b      	str	r3, [r7, #16]
 8002efc:	e054      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002efe:	4b2d      	ldr	r3, [pc, #180]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	2238      	movs	r2, #56	@ 0x38
 8002f04:	4013      	ands	r3, r2
 8002f06:	2b10      	cmp	r3, #16
 8002f08:	d138      	bne.n	8002f7c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	2203      	movs	r2, #3
 8002f10:	4013      	ands	r3, r2
 8002f12:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f14:	4b27      	ldr	r3, [pc, #156]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	091b      	lsrs	r3, r3, #4
 8002f1a:	2207      	movs	r2, #7
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	3301      	adds	r3, #1
 8002f20:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d10d      	bne.n	8002f44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f28:	68b9      	ldr	r1, [r7, #8]
 8002f2a:	4823      	ldr	r0, [pc, #140]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f2c:	f7fd f8e8 	bl	8000100 <__udivsi3>
 8002f30:	0003      	movs	r3, r0
 8002f32:	0019      	movs	r1, r3
 8002f34:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	0a1b      	lsrs	r3, r3, #8
 8002f3a:	227f      	movs	r2, #127	@ 0x7f
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	434b      	muls	r3, r1
 8002f40:	617b      	str	r3, [r7, #20]
        break;
 8002f42:	e00d      	b.n	8002f60 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002f44:	68b9      	ldr	r1, [r7, #8]
 8002f46:	481c      	ldr	r0, [pc, #112]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f48:	f7fd f8da 	bl	8000100 <__udivsi3>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	0019      	movs	r1, r3
 8002f50:	4b18      	ldr	r3, [pc, #96]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	0a1b      	lsrs	r3, r3, #8
 8002f56:	227f      	movs	r2, #127	@ 0x7f
 8002f58:	4013      	ands	r3, r2
 8002f5a:	434b      	muls	r3, r1
 8002f5c:	617b      	str	r3, [r7, #20]
        break;
 8002f5e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002f60:	4b14      	ldr	r3, [pc, #80]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	0f5b      	lsrs	r3, r3, #29
 8002f66:	2207      	movs	r2, #7
 8002f68:	4013      	ands	r3, r2
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	6978      	ldr	r0, [r7, #20]
 8002f72:	f7fd f8c5 	bl	8000100 <__udivsi3>
 8002f76:	0003      	movs	r3, r0
 8002f78:	613b      	str	r3, [r7, #16]
 8002f7a:	e015      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2238      	movs	r2, #56	@ 0x38
 8002f82:	4013      	ands	r3, r2
 8002f84:	2b20      	cmp	r3, #32
 8002f86:	d103      	bne.n	8002f90 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002f88:	2380      	movs	r3, #128	@ 0x80
 8002f8a:	021b      	lsls	r3, r3, #8
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	e00b      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002f90:	4b08      	ldr	r3, [pc, #32]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	2238      	movs	r2, #56	@ 0x38
 8002f96:	4013      	ands	r3, r2
 8002f98:	2b18      	cmp	r3, #24
 8002f9a:	d103      	bne.n	8002fa4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002f9c:	23fa      	movs	r3, #250	@ 0xfa
 8002f9e:	01db      	lsls	r3, r3, #7
 8002fa0:	613b      	str	r3, [r7, #16]
 8002fa2:	e001      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002fa8:	693b      	ldr	r3, [r7, #16]
}
 8002faa:	0018      	movs	r0, r3
 8002fac:	46bd      	mov	sp, r7
 8002fae:	b006      	add	sp, #24
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	46c0      	nop			@ (mov r8, r8)
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	00f42400 	.word	0x00f42400

08002fbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc0:	4b02      	ldr	r3, [pc, #8]	@ (8002fcc <HAL_RCC_GetHCLKFreq+0x10>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
}
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			@ (mov r8, r8)
 8002fcc:	20000008 	.word	0x20000008

08002fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd0:	b5b0      	push	{r4, r5, r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002fd4:	f7ff fff2 	bl	8002fbc <HAL_RCC_GetHCLKFreq>
 8002fd8:	0004      	movs	r4, r0
 8002fda:	f7ff fb4b 	bl	8002674 <LL_RCC_GetAPB1Prescaler>
 8002fde:	0003      	movs	r3, r0
 8002fe0:	0b1a      	lsrs	r2, r3, #12
 8002fe2:	4b05      	ldr	r3, [pc, #20]	@ (8002ff8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fe4:	0092      	lsls	r2, r2, #2
 8002fe6:	58d3      	ldr	r3, [r2, r3]
 8002fe8:	221f      	movs	r2, #31
 8002fea:	4013      	ands	r3, r2
 8002fec:	40dc      	lsrs	r4, r3
 8002fee:	0023      	movs	r3, r4
}
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ff6:	46c0      	nop			@ (mov r8, r8)
 8002ff8:	08005240 	.word	0x08005240

08002ffc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e04a      	b.n	80030a4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	223d      	movs	r2, #61	@ 0x3d
 8003012:	5c9b      	ldrb	r3, [r3, r2]
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d107      	bne.n	800302a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	223c      	movs	r2, #60	@ 0x3c
 800301e:	2100      	movs	r1, #0
 8003020:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	0018      	movs	r0, r3
 8003026:	f7fe f861 	bl	80010ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	223d      	movs	r2, #61	@ 0x3d
 800302e:	2102      	movs	r1, #2
 8003030:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	3304      	adds	r3, #4
 800303a:	0019      	movs	r1, r3
 800303c:	0010      	movs	r0, r2
 800303e:	f000 fe1f 	bl	8003c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2248      	movs	r2, #72	@ 0x48
 8003046:	2101      	movs	r1, #1
 8003048:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	223e      	movs	r2, #62	@ 0x3e
 800304e:	2101      	movs	r1, #1
 8003050:	5499      	strb	r1, [r3, r2]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	223f      	movs	r2, #63	@ 0x3f
 8003056:	2101      	movs	r1, #1
 8003058:	5499      	strb	r1, [r3, r2]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2240      	movs	r2, #64	@ 0x40
 800305e:	2101      	movs	r1, #1
 8003060:	5499      	strb	r1, [r3, r2]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2241      	movs	r2, #65	@ 0x41
 8003066:	2101      	movs	r1, #1
 8003068:	5499      	strb	r1, [r3, r2]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2242      	movs	r2, #66	@ 0x42
 800306e:	2101      	movs	r1, #1
 8003070:	5499      	strb	r1, [r3, r2]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2243      	movs	r2, #67	@ 0x43
 8003076:	2101      	movs	r1, #1
 8003078:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2244      	movs	r2, #68	@ 0x44
 800307e:	2101      	movs	r1, #1
 8003080:	5499      	strb	r1, [r3, r2]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2245      	movs	r2, #69	@ 0x45
 8003086:	2101      	movs	r1, #1
 8003088:	5499      	strb	r1, [r3, r2]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2246      	movs	r2, #70	@ 0x46
 800308e:	2101      	movs	r1, #1
 8003090:	5499      	strb	r1, [r3, r2]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2247      	movs	r2, #71	@ 0x47
 8003096:	2101      	movs	r1, #1
 8003098:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	223d      	movs	r2, #61	@ 0x3d
 800309e:	2101      	movs	r1, #1
 80030a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b002      	add	sp, #8
 80030aa:	bd80      	pop	{r7, pc}

080030ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e04a      	b.n	8003154 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	223d      	movs	r2, #61	@ 0x3d
 80030c2:	5c9b      	ldrb	r3, [r3, r2]
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d107      	bne.n	80030da <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	223c      	movs	r2, #60	@ 0x3c
 80030ce:	2100      	movs	r1, #0
 80030d0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	0018      	movs	r0, r3
 80030d6:	f000 f841 	bl	800315c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	223d      	movs	r2, #61	@ 0x3d
 80030de:	2102      	movs	r1, #2
 80030e0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	3304      	adds	r3, #4
 80030ea:	0019      	movs	r1, r3
 80030ec:	0010      	movs	r0, r2
 80030ee:	f000 fdc7 	bl	8003c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2248      	movs	r2, #72	@ 0x48
 80030f6:	2101      	movs	r1, #1
 80030f8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	223e      	movs	r2, #62	@ 0x3e
 80030fe:	2101      	movs	r1, #1
 8003100:	5499      	strb	r1, [r3, r2]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	223f      	movs	r2, #63	@ 0x3f
 8003106:	2101      	movs	r1, #1
 8003108:	5499      	strb	r1, [r3, r2]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2240      	movs	r2, #64	@ 0x40
 800310e:	2101      	movs	r1, #1
 8003110:	5499      	strb	r1, [r3, r2]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2241      	movs	r2, #65	@ 0x41
 8003116:	2101      	movs	r1, #1
 8003118:	5499      	strb	r1, [r3, r2]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2242      	movs	r2, #66	@ 0x42
 800311e:	2101      	movs	r1, #1
 8003120:	5499      	strb	r1, [r3, r2]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2243      	movs	r2, #67	@ 0x43
 8003126:	2101      	movs	r1, #1
 8003128:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2244      	movs	r2, #68	@ 0x44
 800312e:	2101      	movs	r1, #1
 8003130:	5499      	strb	r1, [r3, r2]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2245      	movs	r2, #69	@ 0x45
 8003136:	2101      	movs	r1, #1
 8003138:	5499      	strb	r1, [r3, r2]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2246      	movs	r2, #70	@ 0x46
 800313e:	2101      	movs	r1, #1
 8003140:	5499      	strb	r1, [r3, r2]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2247      	movs	r2, #71	@ 0x47
 8003146:	2101      	movs	r1, #1
 8003148:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	223d      	movs	r2, #61	@ 0x3d
 800314e:	2101      	movs	r1, #1
 8003150:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	b002      	add	sp, #8
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003164:	46c0      	nop			@ (mov r8, r8)
 8003166:	46bd      	mov	sp, r7
 8003168:	b002      	add	sp, #8
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
 8003178:	001a      	movs	r2, r3
 800317a:	1cbb      	adds	r3, r7, #2
 800317c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800317e:	2317      	movs	r3, #23
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	2200      	movs	r2, #0
 8003184:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d108      	bne.n	800319e <HAL_TIM_PWM_Start_DMA+0x32>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	223e      	movs	r2, #62	@ 0x3e
 8003190:	5c9b      	ldrb	r3, [r3, r2]
 8003192:	b2db      	uxtb	r3, r3
 8003194:	3b02      	subs	r3, #2
 8003196:	425a      	negs	r2, r3
 8003198:	4153      	adcs	r3, r2
 800319a:	b2db      	uxtb	r3, r3
 800319c:	e037      	b.n	800320e <HAL_TIM_PWM_Start_DMA+0xa2>
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d108      	bne.n	80031b6 <HAL_TIM_PWM_Start_DMA+0x4a>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	223f      	movs	r2, #63	@ 0x3f
 80031a8:	5c9b      	ldrb	r3, [r3, r2]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	3b02      	subs	r3, #2
 80031ae:	425a      	negs	r2, r3
 80031b0:	4153      	adcs	r3, r2
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	e02b      	b.n	800320e <HAL_TIM_PWM_Start_DMA+0xa2>
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	d108      	bne.n	80031ce <HAL_TIM_PWM_Start_DMA+0x62>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2240      	movs	r2, #64	@ 0x40
 80031c0:	5c9b      	ldrb	r3, [r3, r2]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	3b02      	subs	r3, #2
 80031c6:	425a      	negs	r2, r3
 80031c8:	4153      	adcs	r3, r2
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	e01f      	b.n	800320e <HAL_TIM_PWM_Start_DMA+0xa2>
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	2b0c      	cmp	r3, #12
 80031d2:	d108      	bne.n	80031e6 <HAL_TIM_PWM_Start_DMA+0x7a>
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2241      	movs	r2, #65	@ 0x41
 80031d8:	5c9b      	ldrb	r3, [r3, r2]
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	3b02      	subs	r3, #2
 80031de:	425a      	negs	r2, r3
 80031e0:	4153      	adcs	r3, r2
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	e013      	b.n	800320e <HAL_TIM_PWM_Start_DMA+0xa2>
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b10      	cmp	r3, #16
 80031ea:	d108      	bne.n	80031fe <HAL_TIM_PWM_Start_DMA+0x92>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2242      	movs	r2, #66	@ 0x42
 80031f0:	5c9b      	ldrb	r3, [r3, r2]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	3b02      	subs	r3, #2
 80031f6:	425a      	negs	r2, r3
 80031f8:	4153      	adcs	r3, r2
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	e007      	b.n	800320e <HAL_TIM_PWM_Start_DMA+0xa2>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2243      	movs	r2, #67	@ 0x43
 8003202:	5c9b      	ldrb	r3, [r3, r2]
 8003204:	b2db      	uxtb	r3, r3
 8003206:	3b02      	subs	r3, #2
 8003208:	425a      	negs	r2, r3
 800320a:	4153      	adcs	r3, r2
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8003212:	2302      	movs	r3, #2
 8003214:	e183      	b.n	800351e <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d108      	bne.n	800322e <HAL_TIM_PWM_Start_DMA+0xc2>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	223e      	movs	r2, #62	@ 0x3e
 8003220:	5c9b      	ldrb	r3, [r3, r2]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	425a      	negs	r2, r3
 8003228:	4153      	adcs	r3, r2
 800322a:	b2db      	uxtb	r3, r3
 800322c:	e037      	b.n	800329e <HAL_TIM_PWM_Start_DMA+0x132>
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2b04      	cmp	r3, #4
 8003232:	d108      	bne.n	8003246 <HAL_TIM_PWM_Start_DMA+0xda>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	223f      	movs	r2, #63	@ 0x3f
 8003238:	5c9b      	ldrb	r3, [r3, r2]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	3b01      	subs	r3, #1
 800323e:	425a      	negs	r2, r3
 8003240:	4153      	adcs	r3, r2
 8003242:	b2db      	uxtb	r3, r3
 8003244:	e02b      	b.n	800329e <HAL_TIM_PWM_Start_DMA+0x132>
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	2b08      	cmp	r3, #8
 800324a:	d108      	bne.n	800325e <HAL_TIM_PWM_Start_DMA+0xf2>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2240      	movs	r2, #64	@ 0x40
 8003250:	5c9b      	ldrb	r3, [r3, r2]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	425a      	negs	r2, r3
 8003258:	4153      	adcs	r3, r2
 800325a:	b2db      	uxtb	r3, r3
 800325c:	e01f      	b.n	800329e <HAL_TIM_PWM_Start_DMA+0x132>
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b0c      	cmp	r3, #12
 8003262:	d108      	bne.n	8003276 <HAL_TIM_PWM_Start_DMA+0x10a>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2241      	movs	r2, #65	@ 0x41
 8003268:	5c9b      	ldrb	r3, [r3, r2]
 800326a:	b2db      	uxtb	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	425a      	negs	r2, r3
 8003270:	4153      	adcs	r3, r2
 8003272:	b2db      	uxtb	r3, r3
 8003274:	e013      	b.n	800329e <HAL_TIM_PWM_Start_DMA+0x132>
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b10      	cmp	r3, #16
 800327a:	d108      	bne.n	800328e <HAL_TIM_PWM_Start_DMA+0x122>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2242      	movs	r2, #66	@ 0x42
 8003280:	5c9b      	ldrb	r3, [r3, r2]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	3b01      	subs	r3, #1
 8003286:	425a      	negs	r2, r3
 8003288:	4153      	adcs	r3, r2
 800328a:	b2db      	uxtb	r3, r3
 800328c:	e007      	b.n	800329e <HAL_TIM_PWM_Start_DMA+0x132>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2243      	movs	r2, #67	@ 0x43
 8003292:	5c9b      	ldrb	r3, [r3, r2]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	425a      	negs	r2, r3
 800329a:	4153      	adcs	r3, r2
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d035      	beq.n	800330e <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d003      	beq.n	80032b0 <HAL_TIM_PWM_Start_DMA+0x144>
 80032a8:	1cbb      	adds	r3, r7, #2
 80032aa:	881b      	ldrh	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e134      	b.n	800351e <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d104      	bne.n	80032c4 <HAL_TIM_PWM_Start_DMA+0x158>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	223e      	movs	r2, #62	@ 0x3e
 80032be:	2102      	movs	r1, #2
 80032c0:	5499      	strb	r1, [r3, r2]
 80032c2:	e026      	b.n	8003312 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d104      	bne.n	80032d4 <HAL_TIM_PWM_Start_DMA+0x168>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	223f      	movs	r2, #63	@ 0x3f
 80032ce:	2102      	movs	r1, #2
 80032d0:	5499      	strb	r1, [r3, r2]
 80032d2:	e01e      	b.n	8003312 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d104      	bne.n	80032e4 <HAL_TIM_PWM_Start_DMA+0x178>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2240      	movs	r2, #64	@ 0x40
 80032de:	2102      	movs	r1, #2
 80032e0:	5499      	strb	r1, [r3, r2]
 80032e2:	e016      	b.n	8003312 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2b0c      	cmp	r3, #12
 80032e8:	d104      	bne.n	80032f4 <HAL_TIM_PWM_Start_DMA+0x188>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2241      	movs	r2, #65	@ 0x41
 80032ee:	2102      	movs	r1, #2
 80032f0:	5499      	strb	r1, [r3, r2]
 80032f2:	e00e      	b.n	8003312 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	2b10      	cmp	r3, #16
 80032f8:	d104      	bne.n	8003304 <HAL_TIM_PWM_Start_DMA+0x198>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2242      	movs	r2, #66	@ 0x42
 80032fe:	2102      	movs	r1, #2
 8003300:	5499      	strb	r1, [r3, r2]
 8003302:	e006      	b.n	8003312 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2243      	movs	r2, #67	@ 0x43
 8003308:	2102      	movs	r1, #2
 800330a:	5499      	strb	r1, [r3, r2]
 800330c:	e001      	b.n	8003312 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e105      	b.n	800351e <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	2b0c      	cmp	r3, #12
 8003316:	d100      	bne.n	800331a <HAL_TIM_PWM_Start_DMA+0x1ae>
 8003318:	e080      	b.n	800341c <HAL_TIM_PWM_Start_DMA+0x2b0>
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	2b0c      	cmp	r3, #12
 800331e:	d900      	bls.n	8003322 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8003320:	e0a1      	b.n	8003466 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	2b08      	cmp	r3, #8
 8003326:	d054      	beq.n	80033d2 <HAL_TIM_PWM_Start_DMA+0x266>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b08      	cmp	r3, #8
 800332c:	d900      	bls.n	8003330 <HAL_TIM_PWM_Start_DMA+0x1c4>
 800332e:	e09a      	b.n	8003466 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_TIM_PWM_Start_DMA+0x1d2>
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	2b04      	cmp	r3, #4
 800333a:	d025      	beq.n	8003388 <HAL_TIM_PWM_Start_DMA+0x21c>
 800333c:	e093      	b.n	8003466 <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003342:	4a79      	ldr	r2, [pc, #484]	@ (8003528 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003344:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	4a78      	ldr	r2, [pc, #480]	@ (800352c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800334c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	4a77      	ldr	r2, [pc, #476]	@ (8003530 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8003354:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	3334      	adds	r3, #52	@ 0x34
 8003362:	001a      	movs	r2, r3
 8003364:	1cbb      	adds	r3, r7, #2
 8003366:	881b      	ldrh	r3, [r3, #0]
 8003368:	f7fe fd58 	bl	8001e1c <HAL_DMA_Start_IT>
 800336c:	1e03      	subs	r3, r0, #0
 800336e:	d001      	beq.n	8003374 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e0d4      	b.n	800351e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2180      	movs	r1, #128	@ 0x80
 8003380:	0089      	lsls	r1, r1, #2
 8003382:	430a      	orrs	r2, r1
 8003384:	60da      	str	r2, [r3, #12]
      break;
 8003386:	e073      	b.n	8003470 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	4a66      	ldr	r2, [pc, #408]	@ (8003528 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800338e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003394:	4a65      	ldr	r2, [pc, #404]	@ (800352c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8003396:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339c:	4a64      	ldr	r2, [pc, #400]	@ (8003530 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800339e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	3338      	adds	r3, #56	@ 0x38
 80033ac:	001a      	movs	r2, r3
 80033ae:	1cbb      	adds	r3, r7, #2
 80033b0:	881b      	ldrh	r3, [r3, #0]
 80033b2:	f7fe fd33 	bl	8001e1c <HAL_DMA_Start_IT>
 80033b6:	1e03      	subs	r3, r0, #0
 80033b8:	d001      	beq.n	80033be <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e0af      	b.n	800351e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2180      	movs	r1, #128	@ 0x80
 80033ca:	00c9      	lsls	r1, r1, #3
 80033cc:	430a      	orrs	r2, r1
 80033ce:	60da      	str	r2, [r3, #12]
      break;
 80033d0:	e04e      	b.n	8003470 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d6:	4a54      	ldr	r2, [pc, #336]	@ (8003528 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80033d8:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033de:	4a53      	ldr	r2, [pc, #332]	@ (800352c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80033e0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e6:	4a52      	ldr	r2, [pc, #328]	@ (8003530 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80033e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80033ee:	6879      	ldr	r1, [r7, #4]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	333c      	adds	r3, #60	@ 0x3c
 80033f6:	001a      	movs	r2, r3
 80033f8:	1cbb      	adds	r3, r7, #2
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	f7fe fd0e 	bl	8001e1c <HAL_DMA_Start_IT>
 8003400:	1e03      	subs	r3, r0, #0
 8003402:	d001      	beq.n	8003408 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e08a      	b.n	800351e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2180      	movs	r1, #128	@ 0x80
 8003414:	0109      	lsls	r1, r1, #4
 8003416:	430a      	orrs	r2, r1
 8003418:	60da      	str	r2, [r3, #12]
      break;
 800341a:	e029      	b.n	8003470 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003420:	4a41      	ldr	r2, [pc, #260]	@ (8003528 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003422:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003428:	4a40      	ldr	r2, [pc, #256]	@ (800352c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800342a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003430:	4a3f      	ldr	r2, [pc, #252]	@ (8003530 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8003432:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	3340      	adds	r3, #64	@ 0x40
 8003440:	001a      	movs	r2, r3
 8003442:	1cbb      	adds	r3, r7, #2
 8003444:	881b      	ldrh	r3, [r3, #0]
 8003446:	f7fe fce9 	bl	8001e1c <HAL_DMA_Start_IT>
 800344a:	1e03      	subs	r3, r0, #0
 800344c:	d001      	beq.n	8003452 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e065      	b.n	800351e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2180      	movs	r1, #128	@ 0x80
 800345e:	0149      	lsls	r1, r1, #5
 8003460:	430a      	orrs	r2, r1
 8003462:	60da      	str	r2, [r3, #12]
      break;
 8003464:	e004      	b.n	8003470 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 8003466:	2317      	movs	r3, #23
 8003468:	18fb      	adds	r3, r7, r3
 800346a:	2201      	movs	r2, #1
 800346c:	701a      	strb	r2, [r3, #0]
      break;
 800346e:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8003470:	2317      	movs	r3, #23
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d14e      	bne.n	8003518 <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68b9      	ldr	r1, [r7, #8]
 8003480:	2201      	movs	r2, #1
 8003482:	0018      	movs	r0, r3
 8003484:	f000 ffae 	bl	80043e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a29      	ldr	r2, [pc, #164]	@ (8003534 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d009      	beq.n	80034a6 <HAL_TIM_PWM_Start_DMA+0x33a>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a28      	ldr	r2, [pc, #160]	@ (8003538 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d004      	beq.n	80034a6 <HAL_TIM_PWM_Start_DMA+0x33a>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a26      	ldr	r2, [pc, #152]	@ (800353c <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d101      	bne.n	80034aa <HAL_TIM_PWM_Start_DMA+0x33e>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <HAL_TIM_PWM_Start_DMA+0x340>
 80034aa:	2300      	movs	r3, #0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d008      	beq.n	80034c2 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2180      	movs	r1, #128	@ 0x80
 80034bc:	0209      	lsls	r1, r1, #8
 80034be:	430a      	orrs	r2, r1
 80034c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003534 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d004      	beq.n	80034d6 <HAL_TIM_PWM_Start_DMA+0x36a>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003540 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d116      	bne.n	8003504 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	4a19      	ldr	r2, [pc, #100]	@ (8003544 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80034de:	4013      	ands	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	2b06      	cmp	r3, #6
 80034e6:	d016      	beq.n	8003516 <HAL_TIM_PWM_Start_DMA+0x3aa>
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	2380      	movs	r3, #128	@ 0x80
 80034ec:	025b      	lsls	r3, r3, #9
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d011      	beq.n	8003516 <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2101      	movs	r1, #1
 80034fe:	430a      	orrs	r2, r1
 8003500:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003502:	e008      	b.n	8003516 <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2101      	movs	r1, #1
 8003510:	430a      	orrs	r2, r1
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	e000      	b.n	8003518 <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003516:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8003518:	2317      	movs	r3, #23
 800351a:	18fb      	adds	r3, r7, r3
 800351c:	781b      	ldrb	r3, [r3, #0]
}
 800351e:	0018      	movs	r0, r3
 8003520:	46bd      	mov	sp, r7
 8003522:	b006      	add	sp, #24
 8003524:	bd80      	pop	{r7, pc}
 8003526:	46c0      	nop			@ (mov r8, r8)
 8003528:	08003b6d 	.word	0x08003b6d
 800352c:	08003c17 	.word	0x08003c17
 8003530:	08003ad9 	.word	0x08003ad9
 8003534:	40012c00 	.word	0x40012c00
 8003538:	40014400 	.word	0x40014400
 800353c:	40014800 	.word	0x40014800
 8003540:	40000400 	.word	0x40000400
 8003544:	00010007 	.word	0x00010007

08003548 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003552:	230f      	movs	r3, #15
 8003554:	18fb      	adds	r3, r7, r3
 8003556:	2200      	movs	r2, #0
 8003558:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	2b0c      	cmp	r3, #12
 800355e:	d039      	beq.n	80035d4 <HAL_TIM_PWM_Stop_DMA+0x8c>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	2b0c      	cmp	r3, #12
 8003564:	d844      	bhi.n	80035f0 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	2b08      	cmp	r3, #8
 800356a:	d025      	beq.n	80035b8 <HAL_TIM_PWM_Stop_DMA+0x70>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	2b08      	cmp	r3, #8
 8003570:	d83e      	bhi.n	80035f0 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d003      	beq.n	8003580 <HAL_TIM_PWM_Stop_DMA+0x38>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2b04      	cmp	r3, #4
 800357c:	d00e      	beq.n	800359c <HAL_TIM_PWM_Stop_DMA+0x54>
 800357e:	e037      	b.n	80035f0 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	495a      	ldr	r1, [pc, #360]	@ (80036f4 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 800358c:	400a      	ands	r2, r1
 800358e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003594:	0018      	movs	r0, r3
 8003596:	f7fe fcc7 	bl	8001f28 <HAL_DMA_Abort_IT>
      break;
 800359a:	e02e      	b.n	80035fa <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4954      	ldr	r1, [pc, #336]	@ (80036f8 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 80035a8:	400a      	ands	r2, r1
 80035aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b0:	0018      	movs	r0, r3
 80035b2:	f7fe fcb9 	bl	8001f28 <HAL_DMA_Abort_IT>
      break;
 80035b6:	e020      	b.n	80035fa <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	494e      	ldr	r1, [pc, #312]	@ (80036fc <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 80035c4:	400a      	ands	r2, r1
 80035c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035cc:	0018      	movs	r0, r3
 80035ce:	f7fe fcab 	bl	8001f28 <HAL_DMA_Abort_IT>
      break;
 80035d2:	e012      	b.n	80035fa <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68da      	ldr	r2, [r3, #12]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4948      	ldr	r1, [pc, #288]	@ (8003700 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 80035e0:	400a      	ands	r2, r1
 80035e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e8:	0018      	movs	r0, r3
 80035ea:	f7fe fc9d 	bl	8001f28 <HAL_DMA_Abort_IT>
      break;
 80035ee:	e004      	b.n	80035fa <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 80035f0:	230f      	movs	r3, #15
 80035f2:	18fb      	adds	r3, r7, r3
 80035f4:	2201      	movs	r2, #1
 80035f6:	701a      	strb	r2, [r3, #0]
      break;
 80035f8:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80035fa:	230f      	movs	r3, #15
 80035fc:	18fb      	adds	r3, r7, r3
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d000      	beq.n	8003606 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8003604:	e06e      	b.n	80036e4 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6839      	ldr	r1, [r7, #0]
 800360c:	2200      	movs	r2, #0
 800360e:	0018      	movs	r0, r3
 8003610:	f000 fee8 	bl	80043e4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a3a      	ldr	r2, [pc, #232]	@ (8003704 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d009      	beq.n	8003632 <HAL_TIM_PWM_Stop_DMA+0xea>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a39      	ldr	r2, [pc, #228]	@ (8003708 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d004      	beq.n	8003632 <HAL_TIM_PWM_Stop_DMA+0xea>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a37      	ldr	r2, [pc, #220]	@ (800370c <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d101      	bne.n	8003636 <HAL_TIM_PWM_Stop_DMA+0xee>
 8003632:	2301      	movs	r3, #1
 8003634:	e000      	b.n	8003638 <HAL_TIM_PWM_Stop_DMA+0xf0>
 8003636:	2300      	movs	r3, #0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d013      	beq.n	8003664 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	4a33      	ldr	r2, [pc, #204]	@ (8003710 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8003644:	4013      	ands	r3, r2
 8003646:	d10d      	bne.n	8003664 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	4a31      	ldr	r2, [pc, #196]	@ (8003714 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003650:	4013      	ands	r3, r2
 8003652:	d107      	bne.n	8003664 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	492e      	ldr	r1, [pc, #184]	@ (8003718 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8003660:	400a      	ands	r2, r1
 8003662:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	4a29      	ldr	r2, [pc, #164]	@ (8003710 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 800366c:	4013      	ands	r3, r2
 800366e:	d10d      	bne.n	800368c <HAL_TIM_PWM_Stop_DMA+0x144>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	4a27      	ldr	r2, [pc, #156]	@ (8003714 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003678:	4013      	ands	r3, r2
 800367a:	d107      	bne.n	800368c <HAL_TIM_PWM_Stop_DMA+0x144>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2101      	movs	r1, #1
 8003688:	438a      	bics	r2, r1
 800368a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d104      	bne.n	800369c <HAL_TIM_PWM_Stop_DMA+0x154>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	223e      	movs	r2, #62	@ 0x3e
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]
 800369a:	e023      	b.n	80036e4 <HAL_TIM_PWM_Stop_DMA+0x19c>
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d104      	bne.n	80036ac <HAL_TIM_PWM_Stop_DMA+0x164>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	223f      	movs	r2, #63	@ 0x3f
 80036a6:	2101      	movs	r1, #1
 80036a8:	5499      	strb	r1, [r3, r2]
 80036aa:	e01b      	b.n	80036e4 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	2b08      	cmp	r3, #8
 80036b0:	d104      	bne.n	80036bc <HAL_TIM_PWM_Stop_DMA+0x174>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2240      	movs	r2, #64	@ 0x40
 80036b6:	2101      	movs	r1, #1
 80036b8:	5499      	strb	r1, [r3, r2]
 80036ba:	e013      	b.n	80036e4 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2b0c      	cmp	r3, #12
 80036c0:	d104      	bne.n	80036cc <HAL_TIM_PWM_Stop_DMA+0x184>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2241      	movs	r2, #65	@ 0x41
 80036c6:	2101      	movs	r1, #1
 80036c8:	5499      	strb	r1, [r3, r2]
 80036ca:	e00b      	b.n	80036e4 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	2b10      	cmp	r3, #16
 80036d0:	d104      	bne.n	80036dc <HAL_TIM_PWM_Stop_DMA+0x194>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2242      	movs	r2, #66	@ 0x42
 80036d6:	2101      	movs	r1, #1
 80036d8:	5499      	strb	r1, [r3, r2]
 80036da:	e003      	b.n	80036e4 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2243      	movs	r2, #67	@ 0x43
 80036e0:	2101      	movs	r1, #1
 80036e2:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 80036e4:	230f      	movs	r3, #15
 80036e6:	18fb      	adds	r3, r7, r3
 80036e8:	781b      	ldrb	r3, [r3, #0]
}
 80036ea:	0018      	movs	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	b004      	add	sp, #16
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	46c0      	nop			@ (mov r8, r8)
 80036f4:	fffffdff 	.word	0xfffffdff
 80036f8:	fffffbff 	.word	0xfffffbff
 80036fc:	fffff7ff 	.word	0xfffff7ff
 8003700:	ffffefff 	.word	0xffffefff
 8003704:	40012c00 	.word	0x40012c00
 8003708:	40014400 	.word	0x40014400
 800370c:	40014800 	.word	0x40014800
 8003710:	00001111 	.word	0x00001111
 8003714:	00000444 	.word	0x00000444
 8003718:	ffff7fff 	.word	0xffff7fff

0800371c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003728:	2317      	movs	r3, #23
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	2200      	movs	r2, #0
 800372e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	223c      	movs	r2, #60	@ 0x3c
 8003734:	5c9b      	ldrb	r3, [r3, r2]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <HAL_TIM_PWM_ConfigChannel+0x22>
 800373a:	2302      	movs	r3, #2
 800373c:	e0e5      	b.n	800390a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	223c      	movs	r2, #60	@ 0x3c
 8003742:	2101      	movs	r1, #1
 8003744:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b14      	cmp	r3, #20
 800374a:	d900      	bls.n	800374e <HAL_TIM_PWM_ConfigChannel+0x32>
 800374c:	e0d1      	b.n	80038f2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	009a      	lsls	r2, r3, #2
 8003752:	4b70      	ldr	r3, [pc, #448]	@ (8003914 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003754:	18d3      	adds	r3, r2, r3
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	0011      	movs	r1, r2
 8003762:	0018      	movs	r0, r3
 8003764:	f000 fb06 	bl	8003d74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	699a      	ldr	r2, [r3, #24]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2108      	movs	r1, #8
 8003774:	430a      	orrs	r2, r1
 8003776:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	699a      	ldr	r2, [r3, #24]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2104      	movs	r1, #4
 8003784:	438a      	bics	r2, r1
 8003786:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6999      	ldr	r1, [r3, #24]
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	691a      	ldr	r2, [r3, #16]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	619a      	str	r2, [r3, #24]
      break;
 800379a:	e0af      	b.n	80038fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	0011      	movs	r1, r2
 80037a4:	0018      	movs	r0, r3
 80037a6:	f000 fb65 	bl	8003e74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	699a      	ldr	r2, [r3, #24]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2180      	movs	r1, #128	@ 0x80
 80037b6:	0109      	lsls	r1, r1, #4
 80037b8:	430a      	orrs	r2, r1
 80037ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	699a      	ldr	r2, [r3, #24]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4954      	ldr	r1, [pc, #336]	@ (8003918 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80037c8:	400a      	ands	r2, r1
 80037ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6999      	ldr	r1, [r3, #24]
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	021a      	lsls	r2, r3, #8
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	619a      	str	r2, [r3, #24]
      break;
 80037e0:	e08c      	b.n	80038fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68ba      	ldr	r2, [r7, #8]
 80037e8:	0011      	movs	r1, r2
 80037ea:	0018      	movs	r0, r3
 80037ec:	f000 fbc0 	bl	8003f70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	69da      	ldr	r2, [r3, #28]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2108      	movs	r1, #8
 80037fc:	430a      	orrs	r2, r1
 80037fe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	69da      	ldr	r2, [r3, #28]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2104      	movs	r1, #4
 800380c:	438a      	bics	r2, r1
 800380e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	69d9      	ldr	r1, [r3, #28]
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	691a      	ldr	r2, [r3, #16]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	61da      	str	r2, [r3, #28]
      break;
 8003822:	e06b      	b.n	80038fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	0011      	movs	r1, r2
 800382c:	0018      	movs	r0, r3
 800382e:	f000 fc21 	bl	8004074 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	69da      	ldr	r2, [r3, #28]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2180      	movs	r1, #128	@ 0x80
 800383e:	0109      	lsls	r1, r1, #4
 8003840:	430a      	orrs	r2, r1
 8003842:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	69da      	ldr	r2, [r3, #28]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4932      	ldr	r1, [pc, #200]	@ (8003918 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003850:	400a      	ands	r2, r1
 8003852:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	69d9      	ldr	r1, [r3, #28]
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	021a      	lsls	r2, r3, #8
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	61da      	str	r2, [r3, #28]
      break;
 8003868:	e048      	b.n	80038fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	0011      	movs	r1, r2
 8003872:	0018      	movs	r0, r3
 8003874:	f000 fc62 	bl	800413c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2108      	movs	r1, #8
 8003884:	430a      	orrs	r2, r1
 8003886:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2104      	movs	r1, #4
 8003894:	438a      	bics	r2, r1
 8003896:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	691a      	ldr	r2, [r3, #16]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80038aa:	e027      	b.n	80038fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	0011      	movs	r1, r2
 80038b4:	0018      	movs	r0, r3
 80038b6:	f000 fc9b 	bl	80041f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2180      	movs	r1, #128	@ 0x80
 80038c6:	0109      	lsls	r1, r1, #4
 80038c8:	430a      	orrs	r2, r1
 80038ca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4910      	ldr	r1, [pc, #64]	@ (8003918 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80038d8:	400a      	ands	r2, r1
 80038da:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	021a      	lsls	r2, r3, #8
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80038f0:	e004      	b.n	80038fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80038f2:	2317      	movs	r3, #23
 80038f4:	18fb      	adds	r3, r7, r3
 80038f6:	2201      	movs	r2, #1
 80038f8:	701a      	strb	r2, [r3, #0]
      break;
 80038fa:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	223c      	movs	r2, #60	@ 0x3c
 8003900:	2100      	movs	r1, #0
 8003902:	5499      	strb	r1, [r3, r2]

  return status;
 8003904:	2317      	movs	r3, #23
 8003906:	18fb      	adds	r3, r7, r3
 8003908:	781b      	ldrb	r3, [r3, #0]
}
 800390a:	0018      	movs	r0, r3
 800390c:	46bd      	mov	sp, r7
 800390e:	b006      	add	sp, #24
 8003910:	bd80      	pop	{r7, pc}
 8003912:	46c0      	nop			@ (mov r8, r8)
 8003914:	08005274 	.word	0x08005274
 8003918:	fffffbff 	.word	0xfffffbff

0800391c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003926:	230f      	movs	r3, #15
 8003928:	18fb      	adds	r3, r7, r3
 800392a:	2200      	movs	r2, #0
 800392c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	223c      	movs	r2, #60	@ 0x3c
 8003932:	5c9b      	ldrb	r3, [r3, r2]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d101      	bne.n	800393c <HAL_TIM_ConfigClockSource+0x20>
 8003938:	2302      	movs	r3, #2
 800393a:	e0bc      	b.n	8003ab6 <HAL_TIM_ConfigClockSource+0x19a>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	223c      	movs	r2, #60	@ 0x3c
 8003940:	2101      	movs	r1, #1
 8003942:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	223d      	movs	r2, #61	@ 0x3d
 8003948:	2102      	movs	r1, #2
 800394a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	4a5a      	ldr	r2, [pc, #360]	@ (8003ac0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003958:	4013      	ands	r3, r2
 800395a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	4a59      	ldr	r2, [pc, #356]	@ (8003ac4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003960:	4013      	ands	r3, r2
 8003962:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68ba      	ldr	r2, [r7, #8]
 800396a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2280      	movs	r2, #128	@ 0x80
 8003972:	0192      	lsls	r2, r2, #6
 8003974:	4293      	cmp	r3, r2
 8003976:	d040      	beq.n	80039fa <HAL_TIM_ConfigClockSource+0xde>
 8003978:	2280      	movs	r2, #128	@ 0x80
 800397a:	0192      	lsls	r2, r2, #6
 800397c:	4293      	cmp	r3, r2
 800397e:	d900      	bls.n	8003982 <HAL_TIM_ConfigClockSource+0x66>
 8003980:	e088      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 8003982:	2280      	movs	r2, #128	@ 0x80
 8003984:	0152      	lsls	r2, r2, #5
 8003986:	4293      	cmp	r3, r2
 8003988:	d100      	bne.n	800398c <HAL_TIM_ConfigClockSource+0x70>
 800398a:	e088      	b.n	8003a9e <HAL_TIM_ConfigClockSource+0x182>
 800398c:	2280      	movs	r2, #128	@ 0x80
 800398e:	0152      	lsls	r2, r2, #5
 8003990:	4293      	cmp	r3, r2
 8003992:	d900      	bls.n	8003996 <HAL_TIM_ConfigClockSource+0x7a>
 8003994:	e07e      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 8003996:	2b70      	cmp	r3, #112	@ 0x70
 8003998:	d018      	beq.n	80039cc <HAL_TIM_ConfigClockSource+0xb0>
 800399a:	d900      	bls.n	800399e <HAL_TIM_ConfigClockSource+0x82>
 800399c:	e07a      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 800399e:	2b60      	cmp	r3, #96	@ 0x60
 80039a0:	d04f      	beq.n	8003a42 <HAL_TIM_ConfigClockSource+0x126>
 80039a2:	d900      	bls.n	80039a6 <HAL_TIM_ConfigClockSource+0x8a>
 80039a4:	e076      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 80039a6:	2b50      	cmp	r3, #80	@ 0x50
 80039a8:	d03b      	beq.n	8003a22 <HAL_TIM_ConfigClockSource+0x106>
 80039aa:	d900      	bls.n	80039ae <HAL_TIM_ConfigClockSource+0x92>
 80039ac:	e072      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 80039ae:	2b40      	cmp	r3, #64	@ 0x40
 80039b0:	d057      	beq.n	8003a62 <HAL_TIM_ConfigClockSource+0x146>
 80039b2:	d900      	bls.n	80039b6 <HAL_TIM_ConfigClockSource+0x9a>
 80039b4:	e06e      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 80039b6:	2b30      	cmp	r3, #48	@ 0x30
 80039b8:	d063      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x166>
 80039ba:	d86b      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 80039bc:	2b20      	cmp	r3, #32
 80039be:	d060      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x166>
 80039c0:	d868      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d05d      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x166>
 80039c6:	2b10      	cmp	r3, #16
 80039c8:	d05b      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x166>
 80039ca:	e063      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039dc:	f000 fce2 	bl	80043a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2277      	movs	r2, #119	@ 0x77
 80039ec:	4313      	orrs	r3, r2
 80039ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	609a      	str	r2, [r3, #8]
      break;
 80039f8:	e052      	b.n	8003aa0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a0a:	f000 fccb 	bl	80043a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2180      	movs	r1, #128	@ 0x80
 8003a1a:	01c9      	lsls	r1, r1, #7
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	609a      	str	r2, [r3, #8]
      break;
 8003a20:	e03e      	b.n	8003aa0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a2e:	001a      	movs	r2, r3
 8003a30:	f000 fc3c 	bl	80042ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2150      	movs	r1, #80	@ 0x50
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	f000 fc96 	bl	800436c <TIM_ITRx_SetConfig>
      break;
 8003a40:	e02e      	b.n	8003aa0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a4e:	001a      	movs	r2, r3
 8003a50:	f000 fc5a 	bl	8004308 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2160      	movs	r1, #96	@ 0x60
 8003a5a:	0018      	movs	r0, r3
 8003a5c:	f000 fc86 	bl	800436c <TIM_ITRx_SetConfig>
      break;
 8003a60:	e01e      	b.n	8003aa0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a6e:	001a      	movs	r2, r3
 8003a70:	f000 fc1c 	bl	80042ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2140      	movs	r1, #64	@ 0x40
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f000 fc76 	bl	800436c <TIM_ITRx_SetConfig>
      break;
 8003a80:	e00e      	b.n	8003aa0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	0019      	movs	r1, r3
 8003a8c:	0010      	movs	r0, r2
 8003a8e:	f000 fc6d 	bl	800436c <TIM_ITRx_SetConfig>
      break;
 8003a92:	e005      	b.n	8003aa0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003a94:	230f      	movs	r3, #15
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	2201      	movs	r2, #1
 8003a9a:	701a      	strb	r2, [r3, #0]
      break;
 8003a9c:	e000      	b.n	8003aa0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003a9e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	223d      	movs	r2, #61	@ 0x3d
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	223c      	movs	r2, #60	@ 0x3c
 8003aac:	2100      	movs	r1, #0
 8003aae:	5499      	strb	r1, [r3, r2]

  return status;
 8003ab0:	230f      	movs	r3, #15
 8003ab2:	18fb      	adds	r3, r7, r3
 8003ab4:	781b      	ldrb	r3, [r3, #0]
}
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	b004      	add	sp, #16
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	46c0      	nop			@ (mov r8, r8)
 8003ac0:	ffceff88 	.word	0xffceff88
 8003ac4:	ffff00ff 	.word	0xffff00ff

08003ac8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003ad0:	46c0      	nop			@ (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d107      	bne.n	8003b00 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2201      	movs	r2, #1
 8003af4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	223e      	movs	r2, #62	@ 0x3e
 8003afa:	2101      	movs	r1, #1
 8003afc:	5499      	strb	r1, [r3, r2]
 8003afe:	e02a      	b.n	8003b56 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d107      	bne.n	8003b1a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	223f      	movs	r2, #63	@ 0x3f
 8003b14:	2101      	movs	r1, #1
 8003b16:	5499      	strb	r1, [r3, r2]
 8003b18:	e01d      	b.n	8003b56 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d107      	bne.n	8003b34 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2204      	movs	r2, #4
 8003b28:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2240      	movs	r2, #64	@ 0x40
 8003b2e:	2101      	movs	r1, #1
 8003b30:	5499      	strb	r1, [r3, r2]
 8003b32:	e010      	b.n	8003b56 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d107      	bne.n	8003b4e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2208      	movs	r2, #8
 8003b42:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2241      	movs	r2, #65	@ 0x41
 8003b48:	2101      	movs	r1, #1
 8003b4a:	5499      	strb	r1, [r3, r2]
 8003b4c:	e003      	b.n	8003b56 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	223d      	movs	r2, #61	@ 0x3d
 8003b52:	2101      	movs	r1, #1
 8003b54:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	0018      	movs	r0, r3
 8003b5a:	f7ff ffb5 	bl	8003ac8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2200      	movs	r2, #0
 8003b62:	771a      	strb	r2, [r3, #28]
}
 8003b64:	46c0      	nop			@ (mov r8, r8)
 8003b66:	46bd      	mov	sp, r7
 8003b68:	b004      	add	sp, #16
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b78:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d10b      	bne.n	8003b9c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	69db      	ldr	r3, [r3, #28]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d136      	bne.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	223e      	movs	r2, #62	@ 0x3e
 8003b96:	2101      	movs	r1, #1
 8003b98:	5499      	strb	r1, [r3, r2]
 8003b9a:	e031      	b.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d10b      	bne.n	8003bbe <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2202      	movs	r2, #2
 8003baa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d125      	bne.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	223f      	movs	r2, #63	@ 0x3f
 8003bb8:	2101      	movs	r1, #1
 8003bba:	5499      	strb	r1, [r3, r2]
 8003bbc:	e020      	b.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d10b      	bne.n	8003be0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2204      	movs	r2, #4
 8003bcc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d114      	bne.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2240      	movs	r2, #64	@ 0x40
 8003bda:	2101      	movs	r1, #1
 8003bdc:	5499      	strb	r1, [r3, r2]
 8003bde:	e00f      	b.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d10a      	bne.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2208      	movs	r2, #8
 8003bee:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d103      	bne.n	8003c00 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2241      	movs	r2, #65	@ 0x41
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	0018      	movs	r0, r3
 8003c04:	f7fc fc8e 	bl	8000524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	771a      	strb	r2, [r3, #28]
}
 8003c0e:	46c0      	nop			@ (mov r8, r8)
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b004      	add	sp, #16
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b084      	sub	sp, #16
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c22:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d103      	bne.n	8003c36 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2201      	movs	r2, #1
 8003c32:	771a      	strb	r2, [r3, #28]
 8003c34:	e019      	b.n	8003c6a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d103      	bne.n	8003c48 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2202      	movs	r2, #2
 8003c44:	771a      	strb	r2, [r3, #28]
 8003c46:	e010      	b.n	8003c6a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d103      	bne.n	8003c5a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2204      	movs	r2, #4
 8003c56:	771a      	strb	r2, [r3, #28]
 8003c58:	e007      	b.n	8003c6a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d102      	bne.n	8003c6a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2208      	movs	r2, #8
 8003c68:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f7fc fc4b 	bl	8000508 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	771a      	strb	r2, [r3, #28]
}
 8003c78:	46c0      	nop			@ (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	b004      	add	sp, #16
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a32      	ldr	r2, [pc, #200]	@ (8003d5c <TIM_Base_SetConfig+0xdc>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d003      	beq.n	8003ca0 <TIM_Base_SetConfig+0x20>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a31      	ldr	r2, [pc, #196]	@ (8003d60 <TIM_Base_SetConfig+0xe0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d108      	bne.n	8003cb2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2270      	movs	r2, #112	@ 0x70
 8003ca4:	4393      	bics	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a29      	ldr	r2, [pc, #164]	@ (8003d5c <TIM_Base_SetConfig+0xdc>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d00f      	beq.n	8003cda <TIM_Base_SetConfig+0x5a>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a28      	ldr	r2, [pc, #160]	@ (8003d60 <TIM_Base_SetConfig+0xe0>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d00b      	beq.n	8003cda <TIM_Base_SetConfig+0x5a>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a27      	ldr	r2, [pc, #156]	@ (8003d64 <TIM_Base_SetConfig+0xe4>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d007      	beq.n	8003cda <TIM_Base_SetConfig+0x5a>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a26      	ldr	r2, [pc, #152]	@ (8003d68 <TIM_Base_SetConfig+0xe8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d003      	beq.n	8003cda <TIM_Base_SetConfig+0x5a>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a25      	ldr	r2, [pc, #148]	@ (8003d6c <TIM_Base_SetConfig+0xec>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d108      	bne.n	8003cec <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	4a24      	ldr	r2, [pc, #144]	@ (8003d70 <TIM_Base_SetConfig+0xf0>)
 8003cde:	4013      	ands	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2280      	movs	r2, #128	@ 0x80
 8003cf0:	4393      	bics	r3, r2
 8003cf2:	001a      	movs	r2, r3
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	695b      	ldr	r3, [r3, #20]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a11      	ldr	r2, [pc, #68]	@ (8003d5c <TIM_Base_SetConfig+0xdc>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d007      	beq.n	8003d2a <TIM_Base_SetConfig+0xaa>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a12      	ldr	r2, [pc, #72]	@ (8003d68 <TIM_Base_SetConfig+0xe8>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d003      	beq.n	8003d2a <TIM_Base_SetConfig+0xaa>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a11      	ldr	r2, [pc, #68]	@ (8003d6c <TIM_Base_SetConfig+0xec>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d103      	bne.n	8003d32 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	691a      	ldr	r2, [r3, #16]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	4013      	ands	r3, r2
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d106      	bne.n	8003d52 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	4393      	bics	r3, r2
 8003d4c:	001a      	movs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	611a      	str	r2, [r3, #16]
  }
}
 8003d52:	46c0      	nop			@ (mov r8, r8)
 8003d54:	46bd      	mov	sp, r7
 8003d56:	b004      	add	sp, #16
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	46c0      	nop			@ (mov r8, r8)
 8003d5c:	40012c00 	.word	0x40012c00
 8003d60:	40000400 	.word	0x40000400
 8003d64:	40002000 	.word	0x40002000
 8003d68:	40014400 	.word	0x40014400
 8003d6c:	40014800 	.word	0x40014800
 8003d70:	fffffcff 	.word	0xfffffcff

08003d74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	4393      	bics	r3, r2
 8003d8c:	001a      	movs	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	4a2e      	ldr	r2, [pc, #184]	@ (8003e5c <TIM_OC1_SetConfig+0xe8>)
 8003da2:	4013      	ands	r3, r2
 8003da4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2203      	movs	r2, #3
 8003daa:	4393      	bics	r3, r2
 8003dac:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	4393      	bics	r3, r2
 8003dbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a24      	ldr	r2, [pc, #144]	@ (8003e60 <TIM_OC1_SetConfig+0xec>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d007      	beq.n	8003de2 <TIM_OC1_SetConfig+0x6e>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a23      	ldr	r2, [pc, #140]	@ (8003e64 <TIM_OC1_SetConfig+0xf0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d003      	beq.n	8003de2 <TIM_OC1_SetConfig+0x6e>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a22      	ldr	r2, [pc, #136]	@ (8003e68 <TIM_OC1_SetConfig+0xf4>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d10c      	bne.n	8003dfc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2208      	movs	r2, #8
 8003de6:	4393      	bics	r3, r2
 8003de8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	2204      	movs	r2, #4
 8003df8:	4393      	bics	r3, r2
 8003dfa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a18      	ldr	r2, [pc, #96]	@ (8003e60 <TIM_OC1_SetConfig+0xec>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d007      	beq.n	8003e14 <TIM_OC1_SetConfig+0xa0>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a17      	ldr	r2, [pc, #92]	@ (8003e64 <TIM_OC1_SetConfig+0xf0>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d003      	beq.n	8003e14 <TIM_OC1_SetConfig+0xa0>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a16      	ldr	r2, [pc, #88]	@ (8003e68 <TIM_OC1_SetConfig+0xf4>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d111      	bne.n	8003e38 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4a15      	ldr	r2, [pc, #84]	@ (8003e6c <TIM_OC1_SetConfig+0xf8>)
 8003e18:	4013      	ands	r3, r2
 8003e1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4a14      	ldr	r2, [pc, #80]	@ (8003e70 <TIM_OC1_SetConfig+0xfc>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	621a      	str	r2, [r3, #32]
}
 8003e52:	46c0      	nop			@ (mov r8, r8)
 8003e54:	46bd      	mov	sp, r7
 8003e56:	b006      	add	sp, #24
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	46c0      	nop			@ (mov r8, r8)
 8003e5c:	fffeff8f 	.word	0xfffeff8f
 8003e60:	40012c00 	.word	0x40012c00
 8003e64:	40014400 	.word	0x40014400
 8003e68:	40014800 	.word	0x40014800
 8003e6c:	fffffeff 	.word	0xfffffeff
 8003e70:	fffffdff 	.word	0xfffffdff

08003e74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	2210      	movs	r2, #16
 8003e8a:	4393      	bics	r3, r2
 8003e8c:	001a      	movs	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8003f54 <TIM_OC2_SetConfig+0xe0>)
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8003f58 <TIM_OC2_SetConfig+0xe4>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	021b      	lsls	r3, r3, #8
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	4393      	bics	r3, r2
 8003ec0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a22      	ldr	r2, [pc, #136]	@ (8003f5c <TIM_OC2_SetConfig+0xe8>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d10d      	bne.n	8003ef2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2280      	movs	r2, #128	@ 0x80
 8003eda:	4393      	bics	r3, r2
 8003edc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	011b      	lsls	r3, r3, #4
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	2240      	movs	r2, #64	@ 0x40
 8003eee:	4393      	bics	r3, r2
 8003ef0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a19      	ldr	r2, [pc, #100]	@ (8003f5c <TIM_OC2_SetConfig+0xe8>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d007      	beq.n	8003f0a <TIM_OC2_SetConfig+0x96>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a18      	ldr	r2, [pc, #96]	@ (8003f60 <TIM_OC2_SetConfig+0xec>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d003      	beq.n	8003f0a <TIM_OC2_SetConfig+0x96>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a17      	ldr	r2, [pc, #92]	@ (8003f64 <TIM_OC2_SetConfig+0xf0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d113      	bne.n	8003f32 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	4a16      	ldr	r2, [pc, #88]	@ (8003f68 <TIM_OC2_SetConfig+0xf4>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	4a15      	ldr	r2, [pc, #84]	@ (8003f6c <TIM_OC2_SetConfig+0xf8>)
 8003f16:	4013      	ands	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	621a      	str	r2, [r3, #32]
}
 8003f4c:	46c0      	nop			@ (mov r8, r8)
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b006      	add	sp, #24
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	feff8fff 	.word	0xfeff8fff
 8003f58:	fffffcff 	.word	0xfffffcff
 8003f5c:	40012c00 	.word	0x40012c00
 8003f60:	40014400 	.word	0x40014400
 8003f64:	40014800 	.word	0x40014800
 8003f68:	fffffbff 	.word	0xfffffbff
 8003f6c:	fffff7ff 	.word	0xfffff7ff

08003f70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a1b      	ldr	r3, [r3, #32]
 8003f84:	4a31      	ldr	r2, [pc, #196]	@ (800404c <TIM_OC3_SetConfig+0xdc>)
 8003f86:	401a      	ands	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4a2d      	ldr	r2, [pc, #180]	@ (8004050 <TIM_OC3_SetConfig+0xe0>)
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2203      	movs	r2, #3
 8003fa4:	4393      	bics	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	4a27      	ldr	r2, [pc, #156]	@ (8004054 <TIM_OC3_SetConfig+0xe4>)
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	021b      	lsls	r3, r3, #8
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a23      	ldr	r2, [pc, #140]	@ (8004058 <TIM_OC3_SetConfig+0xe8>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d10d      	bne.n	8003fea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	4a22      	ldr	r2, [pc, #136]	@ (800405c <TIM_OC3_SetConfig+0xec>)
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	021b      	lsls	r3, r3, #8
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8004060 <TIM_OC3_SetConfig+0xf0>)
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a1a      	ldr	r2, [pc, #104]	@ (8004058 <TIM_OC3_SetConfig+0xe8>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d007      	beq.n	8004002 <TIM_OC3_SetConfig+0x92>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8004064 <TIM_OC3_SetConfig+0xf4>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d003      	beq.n	8004002 <TIM_OC3_SetConfig+0x92>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a1a      	ldr	r2, [pc, #104]	@ (8004068 <TIM_OC3_SetConfig+0xf8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d113      	bne.n	800402a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	4a19      	ldr	r2, [pc, #100]	@ (800406c <TIM_OC3_SetConfig+0xfc>)
 8004006:	4013      	ands	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	4a18      	ldr	r2, [pc, #96]	@ (8004070 <TIM_OC3_SetConfig+0x100>)
 800400e:	4013      	ands	r3, r2
 8004010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	011b      	lsls	r3, r3, #4
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4313      	orrs	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	4313      	orrs	r3, r2
 8004028:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685a      	ldr	r2, [r3, #4]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	621a      	str	r2, [r3, #32]
}
 8004044:	46c0      	nop			@ (mov r8, r8)
 8004046:	46bd      	mov	sp, r7
 8004048:	b006      	add	sp, #24
 800404a:	bd80      	pop	{r7, pc}
 800404c:	fffffeff 	.word	0xfffffeff
 8004050:	fffeff8f 	.word	0xfffeff8f
 8004054:	fffffdff 	.word	0xfffffdff
 8004058:	40012c00 	.word	0x40012c00
 800405c:	fffff7ff 	.word	0xfffff7ff
 8004060:	fffffbff 	.word	0xfffffbff
 8004064:	40014400 	.word	0x40014400
 8004068:	40014800 	.word	0x40014800
 800406c:	ffffefff 	.word	0xffffefff
 8004070:	ffffdfff 	.word	0xffffdfff

08004074 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	4a24      	ldr	r2, [pc, #144]	@ (800411c <TIM_OC4_SetConfig+0xa8>)
 800408a:	401a      	ands	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4a20      	ldr	r2, [pc, #128]	@ (8004120 <TIM_OC4_SetConfig+0xac>)
 80040a0:	4013      	ands	r3, r2
 80040a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004124 <TIM_OC4_SetConfig+0xb0>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	021b      	lsls	r3, r3, #8
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004128 <TIM_OC4_SetConfig+0xb4>)
 80040bc:	4013      	ands	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	031b      	lsls	r3, r3, #12
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a17      	ldr	r2, [pc, #92]	@ (800412c <TIM_OC4_SetConfig+0xb8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d007      	beq.n	80040e4 <TIM_OC4_SetConfig+0x70>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a16      	ldr	r2, [pc, #88]	@ (8004130 <TIM_OC4_SetConfig+0xbc>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d003      	beq.n	80040e4 <TIM_OC4_SetConfig+0x70>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a15      	ldr	r2, [pc, #84]	@ (8004134 <TIM_OC4_SetConfig+0xc0>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d109      	bne.n	80040f8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	4a14      	ldr	r2, [pc, #80]	@ (8004138 <TIM_OC4_SetConfig+0xc4>)
 80040e8:	4013      	ands	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	695b      	ldr	r3, [r3, #20]
 80040f0:	019b      	lsls	r3, r3, #6
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	621a      	str	r2, [r3, #32]
}
 8004112:	46c0      	nop			@ (mov r8, r8)
 8004114:	46bd      	mov	sp, r7
 8004116:	b006      	add	sp, #24
 8004118:	bd80      	pop	{r7, pc}
 800411a:	46c0      	nop			@ (mov r8, r8)
 800411c:	ffffefff 	.word	0xffffefff
 8004120:	feff8fff 	.word	0xfeff8fff
 8004124:	fffffcff 	.word	0xfffffcff
 8004128:	ffffdfff 	.word	0xffffdfff
 800412c:	40012c00 	.word	0x40012c00
 8004130:	40014400 	.word	0x40014400
 8004134:	40014800 	.word	0x40014800
 8004138:	ffffbfff 	.word	0xffffbfff

0800413c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	4a21      	ldr	r2, [pc, #132]	@ (80041d8 <TIM_OC5_SetConfig+0x9c>)
 8004152:	401a      	ands	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4a1d      	ldr	r2, [pc, #116]	@ (80041dc <TIM_OC5_SetConfig+0xa0>)
 8004168:	4013      	ands	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	4313      	orrs	r3, r2
 8004174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	4a19      	ldr	r2, [pc, #100]	@ (80041e0 <TIM_OC5_SetConfig+0xa4>)
 800417a:	4013      	ands	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	041b      	lsls	r3, r3, #16
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a15      	ldr	r2, [pc, #84]	@ (80041e4 <TIM_OC5_SetConfig+0xa8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d007      	beq.n	80041a2 <TIM_OC5_SetConfig+0x66>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a14      	ldr	r2, [pc, #80]	@ (80041e8 <TIM_OC5_SetConfig+0xac>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d003      	beq.n	80041a2 <TIM_OC5_SetConfig+0x66>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a13      	ldr	r2, [pc, #76]	@ (80041ec <TIM_OC5_SetConfig+0xb0>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d109      	bne.n	80041b6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	4a0c      	ldr	r2, [pc, #48]	@ (80041d8 <TIM_OC5_SetConfig+0x9c>)
 80041a6:	4013      	ands	r3, r2
 80041a8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	021b      	lsls	r3, r3, #8
 80041b0:	697a      	ldr	r2, [r7, #20]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68fa      	ldr	r2, [r7, #12]
 80041c0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	621a      	str	r2, [r3, #32]
}
 80041d0:	46c0      	nop			@ (mov r8, r8)
 80041d2:	46bd      	mov	sp, r7
 80041d4:	b006      	add	sp, #24
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	fffeffff 	.word	0xfffeffff
 80041dc:	fffeff8f 	.word	0xfffeff8f
 80041e0:	fffdffff 	.word	0xfffdffff
 80041e4:	40012c00 	.word	0x40012c00
 80041e8:	40014400 	.word	0x40014400
 80041ec:	40014800 	.word	0x40014800

080041f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	4a22      	ldr	r2, [pc, #136]	@ (8004290 <TIM_OC6_SetConfig+0xa0>)
 8004206:	401a      	ands	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4a1e      	ldr	r2, [pc, #120]	@ (8004294 <TIM_OC6_SetConfig+0xa4>)
 800421c:	4013      	ands	r3, r2
 800421e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	021b      	lsls	r3, r3, #8
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	4313      	orrs	r3, r2
 800422a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	4a1a      	ldr	r2, [pc, #104]	@ (8004298 <TIM_OC6_SetConfig+0xa8>)
 8004230:	4013      	ands	r3, r2
 8004232:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	051b      	lsls	r3, r3, #20
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	4313      	orrs	r3, r2
 800423e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a16      	ldr	r2, [pc, #88]	@ (800429c <TIM_OC6_SetConfig+0xac>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d007      	beq.n	8004258 <TIM_OC6_SetConfig+0x68>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a15      	ldr	r2, [pc, #84]	@ (80042a0 <TIM_OC6_SetConfig+0xb0>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d003      	beq.n	8004258 <TIM_OC6_SetConfig+0x68>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a14      	ldr	r2, [pc, #80]	@ (80042a4 <TIM_OC6_SetConfig+0xb4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d109      	bne.n	800426c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	4a13      	ldr	r2, [pc, #76]	@ (80042a8 <TIM_OC6_SetConfig+0xb8>)
 800425c:	4013      	ands	r3, r2
 800425e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	029b      	lsls	r3, r3, #10
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685a      	ldr	r2, [r3, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	621a      	str	r2, [r3, #32]
}
 8004286:	46c0      	nop			@ (mov r8, r8)
 8004288:	46bd      	mov	sp, r7
 800428a:	b006      	add	sp, #24
 800428c:	bd80      	pop	{r7, pc}
 800428e:	46c0      	nop			@ (mov r8, r8)
 8004290:	ffefffff 	.word	0xffefffff
 8004294:	feff8fff 	.word	0xfeff8fff
 8004298:	ffdfffff 	.word	0xffdfffff
 800429c:	40012c00 	.word	0x40012c00
 80042a0:	40014400 	.word	0x40014400
 80042a4:	40014800 	.word	0x40014800
 80042a8:	fffbffff 	.word	0xfffbffff

080042ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	2201      	movs	r2, #1
 80042c4:	4393      	bics	r3, r2
 80042c6:	001a      	movs	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	22f0      	movs	r2, #240	@ 0xf0
 80042d6:	4393      	bics	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	220a      	movs	r2, #10
 80042e8:	4393      	bics	r3, r2
 80042ea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	621a      	str	r2, [r3, #32]
}
 8004300:	46c0      	nop			@ (mov r8, r8)
 8004302:	46bd      	mov	sp, r7
 8004304:	b006      	add	sp, #24
 8004306:	bd80      	pop	{r7, pc}

08004308 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	2210      	movs	r2, #16
 8004320:	4393      	bics	r3, r2
 8004322:	001a      	movs	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	4a0d      	ldr	r2, [pc, #52]	@ (8004368 <TIM_TI2_ConfigInputStage+0x60>)
 8004332:	4013      	ands	r3, r2
 8004334:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	031b      	lsls	r3, r3, #12
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	22a0      	movs	r2, #160	@ 0xa0
 8004344:	4393      	bics	r3, r2
 8004346:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	4313      	orrs	r3, r2
 8004350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	621a      	str	r2, [r3, #32]
}
 800435e:	46c0      	nop			@ (mov r8, r8)
 8004360:	46bd      	mov	sp, r7
 8004362:	b006      	add	sp, #24
 8004364:	bd80      	pop	{r7, pc}
 8004366:	46c0      	nop			@ (mov r8, r8)
 8004368:	ffff0fff 	.word	0xffff0fff

0800436c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4a08      	ldr	r2, [pc, #32]	@ (80043a0 <TIM_ITRx_SetConfig+0x34>)
 8004380:	4013      	ands	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	4313      	orrs	r3, r2
 800438a:	2207      	movs	r2, #7
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	609a      	str	r2, [r3, #8]
}
 8004396:	46c0      	nop			@ (mov r8, r8)
 8004398:	46bd      	mov	sp, r7
 800439a:	b004      	add	sp, #16
 800439c:	bd80      	pop	{r7, pc}
 800439e:	46c0      	nop			@ (mov r8, r8)
 80043a0:	ffcfff8f 	.word	0xffcfff8f

080043a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b086      	sub	sp, #24
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
 80043b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	4a09      	ldr	r2, [pc, #36]	@ (80043e0 <TIM_ETR_SetConfig+0x3c>)
 80043bc:	4013      	ands	r3, r2
 80043be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	021a      	lsls	r2, r3, #8
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	431a      	orrs	r2, r3
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	609a      	str	r2, [r3, #8]
}
 80043d8:	46c0      	nop			@ (mov r8, r8)
 80043da:	46bd      	mov	sp, r7
 80043dc:	b006      	add	sp, #24
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	ffff00ff 	.word	0xffff00ff

080043e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	221f      	movs	r2, #31
 80043f4:	4013      	ands	r3, r2
 80043f6:	2201      	movs	r2, #1
 80043f8:	409a      	lsls	r2, r3
 80043fa:	0013      	movs	r3, r2
 80043fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	43d2      	mvns	r2, r2
 8004406:	401a      	ands	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6a1a      	ldr	r2, [r3, #32]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	211f      	movs	r1, #31
 8004414:	400b      	ands	r3, r1
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	4099      	lsls	r1, r3
 800441a:	000b      	movs	r3, r1
 800441c:	431a      	orrs	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	621a      	str	r2, [r3, #32]
}
 8004422:	46c0      	nop			@ (mov r8, r8)
 8004424:	46bd      	mov	sp, r7
 8004426:	b006      	add	sp, #24
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	223c      	movs	r2, #60	@ 0x3c
 800443a:	5c9b      	ldrb	r3, [r3, r2]
 800443c:	2b01      	cmp	r3, #1
 800443e:	d101      	bne.n	8004444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004440:	2302      	movs	r3, #2
 8004442:	e04a      	b.n	80044da <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	223c      	movs	r2, #60	@ 0x3c
 8004448:	2101      	movs	r1, #1
 800444a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	223d      	movs	r2, #61	@ 0x3d
 8004450:	2102      	movs	r1, #2
 8004452:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a1e      	ldr	r2, [pc, #120]	@ (80044e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d108      	bne.n	8004480 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4a1d      	ldr	r2, [pc, #116]	@ (80044e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004472:	4013      	ands	r3, r2
 8004474:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	4313      	orrs	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2270      	movs	r2, #112	@ 0x70
 8004484:	4393      	bics	r3, r2
 8004486:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	4313      	orrs	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a11      	ldr	r2, [pc, #68]	@ (80044e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d004      	beq.n	80044ae <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a10      	ldr	r2, [pc, #64]	@ (80044ec <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d10c      	bne.n	80044c8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2280      	movs	r2, #128	@ 0x80
 80044b2:	4393      	bics	r3, r2
 80044b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	4313      	orrs	r3, r2
 80044be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	223d      	movs	r2, #61	@ 0x3d
 80044cc:	2101      	movs	r1, #1
 80044ce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	223c      	movs	r2, #60	@ 0x3c
 80044d4:	2100      	movs	r1, #0
 80044d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	0018      	movs	r0, r3
 80044dc:	46bd      	mov	sp, r7
 80044de:	b004      	add	sp, #16
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	46c0      	nop			@ (mov r8, r8)
 80044e4:	40012c00 	.word	0x40012c00
 80044e8:	ff0fffff 	.word	0xff0fffff
 80044ec:	40000400 	.word	0x40000400

080044f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e046      	b.n	8004590 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2288      	movs	r2, #136	@ 0x88
 8004506:	589b      	ldr	r3, [r3, r2]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d107      	bne.n	800451c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2284      	movs	r2, #132	@ 0x84
 8004510:	2100      	movs	r1, #0
 8004512:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	0018      	movs	r0, r3
 8004518:	f7fc fe70 	bl	80011fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2288      	movs	r2, #136	@ 0x88
 8004520:	2124      	movs	r1, #36	@ 0x24
 8004522:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2101      	movs	r1, #1
 8004530:	438a      	bics	r2, r1
 8004532:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004538:	2b00      	cmp	r3, #0
 800453a:	d003      	beq.n	8004544 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	0018      	movs	r0, r3
 8004540:	f000 fa10 	bl	8004964 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	0018      	movs	r0, r3
 8004548:	f000 f8a2 	bl	8004690 <UART_SetConfig>
 800454c:	0003      	movs	r3, r0
 800454e:	2b01      	cmp	r3, #1
 8004550:	d101      	bne.n	8004556 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e01c      	b.n	8004590 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	490d      	ldr	r1, [pc, #52]	@ (8004598 <HAL_UART_Init+0xa8>)
 8004562:	400a      	ands	r2, r1
 8004564:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689a      	ldr	r2, [r3, #8]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	212a      	movs	r1, #42	@ 0x2a
 8004572:	438a      	bics	r2, r1
 8004574:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2101      	movs	r1, #1
 8004582:	430a      	orrs	r2, r1
 8004584:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	0018      	movs	r0, r3
 800458a:	f000 fa9f 	bl	8004acc <UART_CheckIdleState>
 800458e:	0003      	movs	r3, r0
}
 8004590:	0018      	movs	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	b002      	add	sp, #8
 8004596:	bd80      	pop	{r7, pc}
 8004598:	ffffb7ff 	.word	0xffffb7ff

0800459c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b088      	sub	sp, #32
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	1dbb      	adds	r3, r7, #6
 80045a8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	228c      	movs	r2, #140	@ 0x8c
 80045ae:	589b      	ldr	r3, [r3, r2]
 80045b0:	2b20      	cmp	r3, #32
 80045b2:	d145      	bne.n	8004640 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <HAL_UART_Receive_DMA+0x26>
 80045ba:	1dbb      	adds	r3, r7, #6
 80045bc:	881b      	ldrh	r3, [r3, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e03d      	b.n	8004642 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	689a      	ldr	r2, [r3, #8]
 80045ca:	2380      	movs	r3, #128	@ 0x80
 80045cc:	015b      	lsls	r3, r3, #5
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d109      	bne.n	80045e6 <HAL_UART_Receive_DMA+0x4a>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d105      	bne.n	80045e6 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2201      	movs	r2, #1
 80045de:	4013      	ands	r3, r2
 80045e0:	d001      	beq.n	80045e6 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e02d      	b.n	8004642 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	2380      	movs	r3, #128	@ 0x80
 80045f4:	041b      	lsls	r3, r3, #16
 80045f6:	4013      	ands	r3, r2
 80045f8:	d019      	beq.n	800462e <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045fa:	f3ef 8310 	mrs	r3, PRIMASK
 80045fe:	613b      	str	r3, [r7, #16]
  return(result);
 8004600:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004602:	61fb      	str	r3, [r7, #28]
 8004604:	2301      	movs	r3, #1
 8004606:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f383 8810 	msr	PRIMASK, r3
}
 800460e:	46c0      	nop			@ (mov r8, r8)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2180      	movs	r1, #128	@ 0x80
 800461c:	04c9      	lsls	r1, r1, #19
 800461e:	430a      	orrs	r2, r1
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	f383 8810 	msr	PRIMASK, r3
}
 800462c:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800462e:	1dbb      	adds	r3, r7, #6
 8004630:	881a      	ldrh	r2, [r3, #0]
 8004632:	68b9      	ldr	r1, [r7, #8]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	0018      	movs	r0, r3
 8004638:	f000 fb62 	bl	8004d00 <UART_Start_Receive_DMA>
 800463c:	0003      	movs	r3, r0
 800463e:	e000      	b.n	8004642 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8004640:	2302      	movs	r3, #2
  }
}
 8004642:	0018      	movs	r0, r3
 8004644:	46bd      	mov	sp, r7
 8004646:	b008      	add	sp, #32
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004652:	46c0      	nop			@ (mov r8, r8)
 8004654:	46bd      	mov	sp, r7
 8004656:	b002      	add	sp, #8
 8004658:	bd80      	pop	{r7, pc}

0800465a <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b082      	sub	sp, #8
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004662:	46c0      	nop			@ (mov r8, r8)
 8004664:	46bd      	mov	sp, r7
 8004666:	b002      	add	sp, #8
 8004668:	bd80      	pop	{r7, pc}

0800466a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b082      	sub	sp, #8
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	46bd      	mov	sp, r7
 8004676:	b002      	add	sp, #8
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800467a:	b580      	push	{r7, lr}
 800467c:	b082      	sub	sp, #8
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
 8004682:	000a      	movs	r2, r1
 8004684:	1cbb      	adds	r3, r7, #2
 8004686:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004688:	46c0      	nop			@ (mov r8, r8)
 800468a:	46bd      	mov	sp, r7
 800468c:	b002      	add	sp, #8
 800468e:	bd80      	pop	{r7, pc}

08004690 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004698:	231a      	movs	r3, #26
 800469a:	18fb      	adds	r3, r7, r3
 800469c:	2200      	movs	r2, #0
 800469e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	431a      	orrs	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	69db      	ldr	r3, [r3, #28]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4aa1      	ldr	r2, [pc, #644]	@ (8004944 <UART_SetConfig+0x2b4>)
 80046c0:	4013      	ands	r3, r2
 80046c2:	0019      	movs	r1, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	69fa      	ldr	r2, [r7, #28]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	4a9c      	ldr	r2, [pc, #624]	@ (8004948 <UART_SetConfig+0x2b8>)
 80046d6:	4013      	ands	r3, r2
 80046d8:	0019      	movs	r1, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a1b      	ldr	r3, [r3, #32]
 80046f0:	69fa      	ldr	r2, [r7, #28]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	4a93      	ldr	r2, [pc, #588]	@ (800494c <UART_SetConfig+0x2bc>)
 80046fe:	4013      	ands	r3, r2
 8004700:	0019      	movs	r1, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69fa      	ldr	r2, [r7, #28]
 8004708:	430a      	orrs	r2, r1
 800470a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	220f      	movs	r2, #15
 8004714:	4393      	bics	r3, r2
 8004716:	0019      	movs	r1, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	430a      	orrs	r2, r1
 8004722:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a89      	ldr	r2, [pc, #548]	@ (8004950 <UART_SetConfig+0x2c0>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d127      	bne.n	800477e <UART_SetConfig+0xee>
 800472e:	4b89      	ldr	r3, [pc, #548]	@ (8004954 <UART_SetConfig+0x2c4>)
 8004730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004732:	2203      	movs	r2, #3
 8004734:	4013      	ands	r3, r2
 8004736:	2b03      	cmp	r3, #3
 8004738:	d017      	beq.n	800476a <UART_SetConfig+0xda>
 800473a:	d81b      	bhi.n	8004774 <UART_SetConfig+0xe4>
 800473c:	2b02      	cmp	r3, #2
 800473e:	d00a      	beq.n	8004756 <UART_SetConfig+0xc6>
 8004740:	d818      	bhi.n	8004774 <UART_SetConfig+0xe4>
 8004742:	2b00      	cmp	r3, #0
 8004744:	d002      	beq.n	800474c <UART_SetConfig+0xbc>
 8004746:	2b01      	cmp	r3, #1
 8004748:	d00a      	beq.n	8004760 <UART_SetConfig+0xd0>
 800474a:	e013      	b.n	8004774 <UART_SetConfig+0xe4>
 800474c:	231b      	movs	r3, #27
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	2200      	movs	r2, #0
 8004752:	701a      	strb	r2, [r3, #0]
 8004754:	e021      	b.n	800479a <UART_SetConfig+0x10a>
 8004756:	231b      	movs	r3, #27
 8004758:	18fb      	adds	r3, r7, r3
 800475a:	2202      	movs	r2, #2
 800475c:	701a      	strb	r2, [r3, #0]
 800475e:	e01c      	b.n	800479a <UART_SetConfig+0x10a>
 8004760:	231b      	movs	r3, #27
 8004762:	18fb      	adds	r3, r7, r3
 8004764:	2204      	movs	r2, #4
 8004766:	701a      	strb	r2, [r3, #0]
 8004768:	e017      	b.n	800479a <UART_SetConfig+0x10a>
 800476a:	231b      	movs	r3, #27
 800476c:	18fb      	adds	r3, r7, r3
 800476e:	2208      	movs	r2, #8
 8004770:	701a      	strb	r2, [r3, #0]
 8004772:	e012      	b.n	800479a <UART_SetConfig+0x10a>
 8004774:	231b      	movs	r3, #27
 8004776:	18fb      	adds	r3, r7, r3
 8004778:	2210      	movs	r2, #16
 800477a:	701a      	strb	r2, [r3, #0]
 800477c:	e00d      	b.n	800479a <UART_SetConfig+0x10a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a75      	ldr	r2, [pc, #468]	@ (8004958 <UART_SetConfig+0x2c8>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d104      	bne.n	8004792 <UART_SetConfig+0x102>
 8004788:	231b      	movs	r3, #27
 800478a:	18fb      	adds	r3, r7, r3
 800478c:	2200      	movs	r2, #0
 800478e:	701a      	strb	r2, [r3, #0]
 8004790:	e003      	b.n	800479a <UART_SetConfig+0x10a>
 8004792:	231b      	movs	r3, #27
 8004794:	18fb      	adds	r3, r7, r3
 8004796:	2210      	movs	r2, #16
 8004798:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69da      	ldr	r2, [r3, #28]
 800479e:	2380      	movs	r3, #128	@ 0x80
 80047a0:	021b      	lsls	r3, r3, #8
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d000      	beq.n	80047a8 <UART_SetConfig+0x118>
 80047a6:	e065      	b.n	8004874 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 80047a8:	231b      	movs	r3, #27
 80047aa:	18fb      	adds	r3, r7, r3
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b08      	cmp	r3, #8
 80047b0:	d015      	beq.n	80047de <UART_SetConfig+0x14e>
 80047b2:	dc18      	bgt.n	80047e6 <UART_SetConfig+0x156>
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d00d      	beq.n	80047d4 <UART_SetConfig+0x144>
 80047b8:	dc15      	bgt.n	80047e6 <UART_SetConfig+0x156>
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <UART_SetConfig+0x134>
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d005      	beq.n	80047ce <UART_SetConfig+0x13e>
 80047c2:	e010      	b.n	80047e6 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047c4:	f7fe fc04 	bl	8002fd0 <HAL_RCC_GetPCLK1Freq>
 80047c8:	0003      	movs	r3, r0
 80047ca:	617b      	str	r3, [r7, #20]
        break;
 80047cc:	e012      	b.n	80047f4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047ce:	4b63      	ldr	r3, [pc, #396]	@ (800495c <UART_SetConfig+0x2cc>)
 80047d0:	617b      	str	r3, [r7, #20]
        break;
 80047d2:	e00f      	b.n	80047f4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047d4:	f7fe fb72 	bl	8002ebc <HAL_RCC_GetSysClockFreq>
 80047d8:	0003      	movs	r3, r0
 80047da:	617b      	str	r3, [r7, #20]
        break;
 80047dc:	e00a      	b.n	80047f4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047de:	2380      	movs	r3, #128	@ 0x80
 80047e0:	021b      	lsls	r3, r3, #8
 80047e2:	617b      	str	r3, [r7, #20]
        break;
 80047e4:	e006      	b.n	80047f4 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047ea:	231a      	movs	r3, #26
 80047ec:	18fb      	adds	r3, r7, r3
 80047ee:	2201      	movs	r2, #1
 80047f0:	701a      	strb	r2, [r3, #0]
        break;
 80047f2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d100      	bne.n	80047fc <UART_SetConfig+0x16c>
 80047fa:	e08d      	b.n	8004918 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004800:	4b57      	ldr	r3, [pc, #348]	@ (8004960 <UART_SetConfig+0x2d0>)
 8004802:	0052      	lsls	r2, r2, #1
 8004804:	5ad3      	ldrh	r3, [r2, r3]
 8004806:	0019      	movs	r1, r3
 8004808:	6978      	ldr	r0, [r7, #20]
 800480a:	f7fb fc79 	bl	8000100 <__udivsi3>
 800480e:	0003      	movs	r3, r0
 8004810:	005a      	lsls	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	085b      	lsrs	r3, r3, #1
 8004818:	18d2      	adds	r2, r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	0019      	movs	r1, r3
 8004820:	0010      	movs	r0, r2
 8004822:	f7fb fc6d 	bl	8000100 <__udivsi3>
 8004826:	0003      	movs	r3, r0
 8004828:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	2b0f      	cmp	r3, #15
 800482e:	d91c      	bls.n	800486a <UART_SetConfig+0x1da>
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	2380      	movs	r3, #128	@ 0x80
 8004834:	025b      	lsls	r3, r3, #9
 8004836:	429a      	cmp	r2, r3
 8004838:	d217      	bcs.n	800486a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	b29a      	uxth	r2, r3
 800483e:	200e      	movs	r0, #14
 8004840:	183b      	adds	r3, r7, r0
 8004842:	210f      	movs	r1, #15
 8004844:	438a      	bics	r2, r1
 8004846:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	085b      	lsrs	r3, r3, #1
 800484c:	b29b      	uxth	r3, r3
 800484e:	2207      	movs	r2, #7
 8004850:	4013      	ands	r3, r2
 8004852:	b299      	uxth	r1, r3
 8004854:	183b      	adds	r3, r7, r0
 8004856:	183a      	adds	r2, r7, r0
 8004858:	8812      	ldrh	r2, [r2, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	183a      	adds	r2, r7, r0
 8004864:	8812      	ldrh	r2, [r2, #0]
 8004866:	60da      	str	r2, [r3, #12]
 8004868:	e056      	b.n	8004918 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800486a:	231a      	movs	r3, #26
 800486c:	18fb      	adds	r3, r7, r3
 800486e:	2201      	movs	r2, #1
 8004870:	701a      	strb	r2, [r3, #0]
 8004872:	e051      	b.n	8004918 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004874:	231b      	movs	r3, #27
 8004876:	18fb      	adds	r3, r7, r3
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	2b08      	cmp	r3, #8
 800487c:	d015      	beq.n	80048aa <UART_SetConfig+0x21a>
 800487e:	dc18      	bgt.n	80048b2 <UART_SetConfig+0x222>
 8004880:	2b04      	cmp	r3, #4
 8004882:	d00d      	beq.n	80048a0 <UART_SetConfig+0x210>
 8004884:	dc15      	bgt.n	80048b2 <UART_SetConfig+0x222>
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <UART_SetConfig+0x200>
 800488a:	2b02      	cmp	r3, #2
 800488c:	d005      	beq.n	800489a <UART_SetConfig+0x20a>
 800488e:	e010      	b.n	80048b2 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004890:	f7fe fb9e 	bl	8002fd0 <HAL_RCC_GetPCLK1Freq>
 8004894:	0003      	movs	r3, r0
 8004896:	617b      	str	r3, [r7, #20]
        break;
 8004898:	e012      	b.n	80048c0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800489a:	4b30      	ldr	r3, [pc, #192]	@ (800495c <UART_SetConfig+0x2cc>)
 800489c:	617b      	str	r3, [r7, #20]
        break;
 800489e:	e00f      	b.n	80048c0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048a0:	f7fe fb0c 	bl	8002ebc <HAL_RCC_GetSysClockFreq>
 80048a4:	0003      	movs	r3, r0
 80048a6:	617b      	str	r3, [r7, #20]
        break;
 80048a8:	e00a      	b.n	80048c0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048aa:	2380      	movs	r3, #128	@ 0x80
 80048ac:	021b      	lsls	r3, r3, #8
 80048ae:	617b      	str	r3, [r7, #20]
        break;
 80048b0:	e006      	b.n	80048c0 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80048b6:	231a      	movs	r3, #26
 80048b8:	18fb      	adds	r3, r7, r3
 80048ba:	2201      	movs	r2, #1
 80048bc:	701a      	strb	r2, [r3, #0]
        break;
 80048be:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d028      	beq.n	8004918 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048ca:	4b25      	ldr	r3, [pc, #148]	@ (8004960 <UART_SetConfig+0x2d0>)
 80048cc:	0052      	lsls	r2, r2, #1
 80048ce:	5ad3      	ldrh	r3, [r2, r3]
 80048d0:	0019      	movs	r1, r3
 80048d2:	6978      	ldr	r0, [r7, #20]
 80048d4:	f7fb fc14 	bl	8000100 <__udivsi3>
 80048d8:	0003      	movs	r3, r0
 80048da:	001a      	movs	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	085b      	lsrs	r3, r3, #1
 80048e2:	18d2      	adds	r2, r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	0019      	movs	r1, r3
 80048ea:	0010      	movs	r0, r2
 80048ec:	f7fb fc08 	bl	8000100 <__udivsi3>
 80048f0:	0003      	movs	r3, r0
 80048f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	2b0f      	cmp	r3, #15
 80048f8:	d90a      	bls.n	8004910 <UART_SetConfig+0x280>
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	2380      	movs	r3, #128	@ 0x80
 80048fe:	025b      	lsls	r3, r3, #9
 8004900:	429a      	cmp	r2, r3
 8004902:	d205      	bcs.n	8004910 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	b29a      	uxth	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	60da      	str	r2, [r3, #12]
 800490e:	e003      	b.n	8004918 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004910:	231a      	movs	r3, #26
 8004912:	18fb      	adds	r3, r7, r3
 8004914:	2201      	movs	r2, #1
 8004916:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	226a      	movs	r2, #106	@ 0x6a
 800491c:	2101      	movs	r1, #1
 800491e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2268      	movs	r2, #104	@ 0x68
 8004924:	2101      	movs	r1, #1
 8004926:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004934:	231a      	movs	r3, #26
 8004936:	18fb      	adds	r3, r7, r3
 8004938:	781b      	ldrb	r3, [r3, #0]
}
 800493a:	0018      	movs	r0, r3
 800493c:	46bd      	mov	sp, r7
 800493e:	b008      	add	sp, #32
 8004940:	bd80      	pop	{r7, pc}
 8004942:	46c0      	nop			@ (mov r8, r8)
 8004944:	cfff69f3 	.word	0xcfff69f3
 8004948:	ffffcfff 	.word	0xffffcfff
 800494c:	11fff4ff 	.word	0x11fff4ff
 8004950:	40013800 	.word	0x40013800
 8004954:	40021000 	.word	0x40021000
 8004958:	40004400 	.word	0x40004400
 800495c:	00f42400 	.word	0x00f42400
 8004960:	080052c8 	.word	0x080052c8

08004964 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004970:	2208      	movs	r2, #8
 8004972:	4013      	ands	r3, r2
 8004974:	d00b      	beq.n	800498e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	4a4a      	ldr	r2, [pc, #296]	@ (8004aa8 <UART_AdvFeatureConfig+0x144>)
 800497e:	4013      	ands	r3, r2
 8004980:	0019      	movs	r1, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004992:	2201      	movs	r2, #1
 8004994:	4013      	ands	r3, r2
 8004996:	d00b      	beq.n	80049b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	4a43      	ldr	r2, [pc, #268]	@ (8004aac <UART_AdvFeatureConfig+0x148>)
 80049a0:	4013      	ands	r3, r2
 80049a2:	0019      	movs	r1, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	430a      	orrs	r2, r1
 80049ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b4:	2202      	movs	r2, #2
 80049b6:	4013      	ands	r3, r2
 80049b8:	d00b      	beq.n	80049d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	4a3b      	ldr	r2, [pc, #236]	@ (8004ab0 <UART_AdvFeatureConfig+0x14c>)
 80049c2:	4013      	ands	r3, r2
 80049c4:	0019      	movs	r1, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d6:	2204      	movs	r2, #4
 80049d8:	4013      	ands	r3, r2
 80049da:	d00b      	beq.n	80049f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	4a34      	ldr	r2, [pc, #208]	@ (8004ab4 <UART_AdvFeatureConfig+0x150>)
 80049e4:	4013      	ands	r3, r2
 80049e6:	0019      	movs	r1, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	430a      	orrs	r2, r1
 80049f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f8:	2210      	movs	r2, #16
 80049fa:	4013      	ands	r3, r2
 80049fc:	d00b      	beq.n	8004a16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	4a2c      	ldr	r2, [pc, #176]	@ (8004ab8 <UART_AdvFeatureConfig+0x154>)
 8004a06:	4013      	ands	r3, r2
 8004a08:	0019      	movs	r1, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d00b      	beq.n	8004a38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	4a25      	ldr	r2, [pc, #148]	@ (8004abc <UART_AdvFeatureConfig+0x158>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	0019      	movs	r1, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	430a      	orrs	r2, r1
 8004a36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3c:	2240      	movs	r2, #64	@ 0x40
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d01d      	beq.n	8004a7e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	4a1d      	ldr	r2, [pc, #116]	@ (8004ac0 <UART_AdvFeatureConfig+0x15c>)
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	0019      	movs	r1, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a5e:	2380      	movs	r3, #128	@ 0x80
 8004a60:	035b      	lsls	r3, r3, #13
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d10b      	bne.n	8004a7e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	4a15      	ldr	r2, [pc, #84]	@ (8004ac4 <UART_AdvFeatureConfig+0x160>)
 8004a6e:	4013      	ands	r3, r2
 8004a70:	0019      	movs	r1, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a82:	2280      	movs	r2, #128	@ 0x80
 8004a84:	4013      	ands	r3, r2
 8004a86:	d00b      	beq.n	8004aa0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8004ac8 <UART_AdvFeatureConfig+0x164>)
 8004a90:	4013      	ands	r3, r2
 8004a92:	0019      	movs	r1, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	605a      	str	r2, [r3, #4]
  }
}
 8004aa0:	46c0      	nop			@ (mov r8, r8)
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	b002      	add	sp, #8
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	ffff7fff 	.word	0xffff7fff
 8004aac:	fffdffff 	.word	0xfffdffff
 8004ab0:	fffeffff 	.word	0xfffeffff
 8004ab4:	fffbffff 	.word	0xfffbffff
 8004ab8:	ffffefff 	.word	0xffffefff
 8004abc:	ffffdfff 	.word	0xffffdfff
 8004ac0:	ffefffff 	.word	0xffefffff
 8004ac4:	ff9fffff 	.word	0xff9fffff
 8004ac8:	fff7ffff 	.word	0xfff7ffff

08004acc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b092      	sub	sp, #72	@ 0x48
 8004ad0:	af02      	add	r7, sp, #8
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2290      	movs	r2, #144	@ 0x90
 8004ad8:	2100      	movs	r1, #0
 8004ada:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004adc:	f7fd f808 	bl	8001af0 <HAL_GetTick>
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2208      	movs	r2, #8
 8004aec:	4013      	ands	r3, r2
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d12d      	bne.n	8004b4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004af4:	2280      	movs	r2, #128	@ 0x80
 8004af6:	0391      	lsls	r1, r2, #14
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	4a47      	ldr	r2, [pc, #284]	@ (8004c18 <UART_CheckIdleState+0x14c>)
 8004afc:	9200      	str	r2, [sp, #0]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f000 f88e 	bl	8004c20 <UART_WaitOnFlagUntilTimeout>
 8004b04:	1e03      	subs	r3, r0, #0
 8004b06:	d022      	beq.n	8004b4e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b08:	f3ef 8310 	mrs	r3, PRIMASK
 8004b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004b10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b12:	2301      	movs	r3, #1
 8004b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b18:	f383 8810 	msr	PRIMASK, r3
}
 8004b1c:	46c0      	nop			@ (mov r8, r8)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2180      	movs	r1, #128	@ 0x80
 8004b2a:	438a      	bics	r2, r1
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b34:	f383 8810 	msr	PRIMASK, r3
}
 8004b38:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2288      	movs	r2, #136	@ 0x88
 8004b3e:	2120      	movs	r1, #32
 8004b40:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2284      	movs	r2, #132	@ 0x84
 8004b46:	2100      	movs	r1, #0
 8004b48:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e060      	b.n	8004c10 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2204      	movs	r2, #4
 8004b56:	4013      	ands	r3, r2
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d146      	bne.n	8004bea <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b5e:	2280      	movs	r2, #128	@ 0x80
 8004b60:	03d1      	lsls	r1, r2, #15
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	4a2c      	ldr	r2, [pc, #176]	@ (8004c18 <UART_CheckIdleState+0x14c>)
 8004b66:	9200      	str	r2, [sp, #0]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f000 f859 	bl	8004c20 <UART_WaitOnFlagUntilTimeout>
 8004b6e:	1e03      	subs	r3, r0, #0
 8004b70:	d03b      	beq.n	8004bea <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b72:	f3ef 8310 	mrs	r3, PRIMASK
 8004b76:	60fb      	str	r3, [r7, #12]
  return(result);
 8004b78:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f383 8810 	msr	PRIMASK, r3
}
 8004b86:	46c0      	nop			@ (mov r8, r8)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4922      	ldr	r1, [pc, #136]	@ (8004c1c <UART_CheckIdleState+0x150>)
 8004b94:	400a      	ands	r2, r1
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f383 8810 	msr	PRIMASK, r3
}
 8004ba2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba8:	61bb      	str	r3, [r7, #24]
  return(result);
 8004baa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bac:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bae:	2301      	movs	r3, #1
 8004bb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	f383 8810 	msr	PRIMASK, r3
}
 8004bb8:	46c0      	nop			@ (mov r8, r8)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689a      	ldr	r2, [r3, #8]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2101      	movs	r1, #1
 8004bc6:	438a      	bics	r2, r1
 8004bc8:	609a      	str	r2, [r3, #8]
 8004bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bcc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bce:	6a3b      	ldr	r3, [r7, #32]
 8004bd0:	f383 8810 	msr	PRIMASK, r3
}
 8004bd4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	228c      	movs	r2, #140	@ 0x8c
 8004bda:	2120      	movs	r1, #32
 8004bdc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2284      	movs	r2, #132	@ 0x84
 8004be2:	2100      	movs	r1, #0
 8004be4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e012      	b.n	8004c10 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2288      	movs	r2, #136	@ 0x88
 8004bee:	2120      	movs	r1, #32
 8004bf0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	228c      	movs	r2, #140	@ 0x8c
 8004bf6:	2120      	movs	r1, #32
 8004bf8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2284      	movs	r2, #132	@ 0x84
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	0018      	movs	r0, r3
 8004c12:	46bd      	mov	sp, r7
 8004c14:	b010      	add	sp, #64	@ 0x40
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	01ffffff 	.word	0x01ffffff
 8004c1c:	fffffedf 	.word	0xfffffedf

08004c20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	603b      	str	r3, [r7, #0]
 8004c2c:	1dfb      	adds	r3, r7, #7
 8004c2e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c30:	e051      	b.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	3301      	adds	r3, #1
 8004c36:	d04e      	beq.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c38:	f7fc ff5a 	bl	8001af0 <HAL_GetTick>
 8004c3c:	0002      	movs	r2, r0
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	69ba      	ldr	r2, [r7, #24]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d302      	bcc.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e051      	b.n	8004cf6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2204      	movs	r2, #4
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	d03b      	beq.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	2b80      	cmp	r3, #128	@ 0x80
 8004c62:	d038      	beq.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b40      	cmp	r3, #64	@ 0x40
 8004c68:	d035      	beq.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	69db      	ldr	r3, [r3, #28]
 8004c70:	2208      	movs	r2, #8
 8004c72:	4013      	ands	r3, r2
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d111      	bne.n	8004c9c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	0018      	movs	r0, r3
 8004c84:	f000 f922 	bl	8004ecc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2290      	movs	r2, #144	@ 0x90
 8004c8c:	2108      	movs	r1, #8
 8004c8e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2284      	movs	r2, #132	@ 0x84
 8004c94:	2100      	movs	r1, #0
 8004c96:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e02c      	b.n	8004cf6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	69da      	ldr	r2, [r3, #28]
 8004ca2:	2380      	movs	r3, #128	@ 0x80
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	401a      	ands	r2, r3
 8004ca8:	2380      	movs	r3, #128	@ 0x80
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d112      	bne.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2280      	movs	r2, #128	@ 0x80
 8004cb6:	0112      	lsls	r2, r2, #4
 8004cb8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	f000 f905 	bl	8004ecc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2290      	movs	r2, #144	@ 0x90
 8004cc6:	2120      	movs	r1, #32
 8004cc8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2284      	movs	r2, #132	@ 0x84
 8004cce:	2100      	movs	r1, #0
 8004cd0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e00f      	b.n	8004cf6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	69db      	ldr	r3, [r3, #28]
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	425a      	negs	r2, r3
 8004ce6:	4153      	adcs	r3, r2
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	001a      	movs	r2, r3
 8004cec:	1dfb      	adds	r3, r7, #7
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d09e      	beq.n	8004c32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	0018      	movs	r0, r3
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	b004      	add	sp, #16
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b090      	sub	sp, #64	@ 0x40
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	1dbb      	adds	r3, r7, #6
 8004d0c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	1dba      	adds	r2, r7, #6
 8004d18:	215c      	movs	r1, #92	@ 0x5c
 8004d1a:	8812      	ldrh	r2, [r2, #0]
 8004d1c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2290      	movs	r2, #144	@ 0x90
 8004d22:	2100      	movs	r1, #0
 8004d24:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	228c      	movs	r2, #140	@ 0x8c
 8004d2a:	2122      	movs	r1, #34	@ 0x22
 8004d2c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2280      	movs	r2, #128	@ 0x80
 8004d32:	589b      	ldr	r3, [r3, r2]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d02d      	beq.n	8004d94 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2280      	movs	r2, #128	@ 0x80
 8004d3c:	589b      	ldr	r3, [r3, r2]
 8004d3e:	4a40      	ldr	r2, [pc, #256]	@ (8004e40 <UART_Start_Receive_DMA+0x140>)
 8004d40:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2280      	movs	r2, #128	@ 0x80
 8004d46:	589b      	ldr	r3, [r3, r2]
 8004d48:	4a3e      	ldr	r2, [pc, #248]	@ (8004e44 <UART_Start_Receive_DMA+0x144>)
 8004d4a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2280      	movs	r2, #128	@ 0x80
 8004d50:	589b      	ldr	r3, [r3, r2]
 8004d52:	4a3d      	ldr	r2, [pc, #244]	@ (8004e48 <UART_Start_Receive_DMA+0x148>)
 8004d54:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2280      	movs	r2, #128	@ 0x80
 8004d5a:	589b      	ldr	r3, [r3, r2]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2280      	movs	r2, #128	@ 0x80
 8004d64:	5898      	ldr	r0, [r3, r2]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3324      	adds	r3, #36	@ 0x24
 8004d6c:	0019      	movs	r1, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d72:	001a      	movs	r2, r3
 8004d74:	1dbb      	adds	r3, r7, #6
 8004d76:	881b      	ldrh	r3, [r3, #0]
 8004d78:	f7fd f850 	bl	8001e1c <HAL_DMA_Start_IT>
 8004d7c:	1e03      	subs	r3, r0, #0
 8004d7e:	d009      	beq.n	8004d94 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2290      	movs	r2, #144	@ 0x90
 8004d84:	2110      	movs	r1, #16
 8004d86:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	228c      	movs	r2, #140	@ 0x8c
 8004d8c:	2120      	movs	r1, #32
 8004d8e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e050      	b.n	8004e36 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d019      	beq.n	8004dd0 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8004da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004da6:	2301      	movs	r3, #1
 8004da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dac:	f383 8810 	msr	PRIMASK, r3
}
 8004db0:	46c0      	nop			@ (mov r8, r8)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2180      	movs	r1, #128	@ 0x80
 8004dbe:	0049      	lsls	r1, r1, #1
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dc6:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dca:	f383 8810 	msr	PRIMASK, r3
}
 8004dce:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dd0:	f3ef 8310 	mrs	r3, PRIMASK
 8004dd4:	613b      	str	r3, [r7, #16]
  return(result);
 8004dd6:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004dda:	2301      	movs	r3, #1
 8004ddc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f383 8810 	msr	PRIMASK, r3
}
 8004de4:	46c0      	nop			@ (mov r8, r8)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2101      	movs	r1, #1
 8004df2:	430a      	orrs	r2, r1
 8004df4:	609a      	str	r2, [r3, #8]
 8004df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004df8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	f383 8810 	msr	PRIMASK, r3
}
 8004e00:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e02:	f3ef 8310 	mrs	r3, PRIMASK
 8004e06:	61fb      	str	r3, [r7, #28]
  return(result);
 8004e08:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	f383 8810 	msr	PRIMASK, r3
}
 8004e16:	46c0      	nop			@ (mov r8, r8)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689a      	ldr	r2, [r3, #8]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2140      	movs	r1, #64	@ 0x40
 8004e24:	430a      	orrs	r2, r1
 8004e26:	609a      	str	r2, [r3, #8]
 8004e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e2a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2e:	f383 8810 	msr	PRIMASK, r3
}
 8004e32:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	0018      	movs	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	b010      	add	sp, #64	@ 0x40
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	46c0      	nop			@ (mov r8, r8)
 8004e40:	08004f99 	.word	0x08004f99
 8004e44:	080050c9 	.word	0x080050c9
 8004e48:	0800510b 	.word	0x0800510b

08004e4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b08a      	sub	sp, #40	@ 0x28
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e54:	f3ef 8310 	mrs	r3, PRIMASK
 8004e58:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e5a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e5e:	2301      	movs	r3, #1
 8004e60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f383 8810 	msr	PRIMASK, r3
}
 8004e68:	46c0      	nop			@ (mov r8, r8)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	21c0      	movs	r1, #192	@ 0xc0
 8004e76:	438a      	bics	r2, r1
 8004e78:	601a      	str	r2, [r3, #0]
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f383 8810 	msr	PRIMASK, r3
}
 8004e84:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e86:	f3ef 8310 	mrs	r3, PRIMASK
 8004e8a:	617b      	str	r3, [r7, #20]
  return(result);
 8004e8c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004e8e:	623b      	str	r3, [r7, #32]
 8004e90:	2301      	movs	r3, #1
 8004e92:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	f383 8810 	msr	PRIMASK, r3
}
 8004e9a:	46c0      	nop			@ (mov r8, r8)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689a      	ldr	r2, [r3, #8]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4908      	ldr	r1, [pc, #32]	@ (8004ec8 <UART_EndTxTransfer+0x7c>)
 8004ea8:	400a      	ands	r2, r1
 8004eaa:	609a      	str	r2, [r3, #8]
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	f383 8810 	msr	PRIMASK, r3
}
 8004eb6:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2288      	movs	r2, #136	@ 0x88
 8004ebc:	2120      	movs	r1, #32
 8004ebe:	5099      	str	r1, [r3, r2]
}
 8004ec0:	46c0      	nop			@ (mov r8, r8)
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	b00a      	add	sp, #40	@ 0x28
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	ff7fffff 	.word	0xff7fffff

08004ecc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b08e      	sub	sp, #56	@ 0x38
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ed4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ed8:	617b      	str	r3, [r7, #20]
  return(result);
 8004eda:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ede:	2301      	movs	r3, #1
 8004ee0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	f383 8810 	msr	PRIMASK, r3
}
 8004ee8:	46c0      	nop			@ (mov r8, r8)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4926      	ldr	r1, [pc, #152]	@ (8004f90 <UART_EndRxTransfer+0xc4>)
 8004ef6:	400a      	ands	r2, r1
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004efc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	f383 8810 	msr	PRIMASK, r3
}
 8004f04:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f06:	f3ef 8310 	mrs	r3, PRIMASK
 8004f0a:	623b      	str	r3, [r7, #32]
  return(result);
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004f0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f10:	2301      	movs	r3, #1
 8004f12:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f16:	f383 8810 	msr	PRIMASK, r3
}
 8004f1a:	46c0      	nop			@ (mov r8, r8)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	689a      	ldr	r2, [r3, #8]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	491b      	ldr	r1, [pc, #108]	@ (8004f94 <UART_EndRxTransfer+0xc8>)
 8004f28:	400a      	ands	r2, r1
 8004f2a:	609a      	str	r2, [r3, #8]
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f32:	f383 8810 	msr	PRIMASK, r3
}
 8004f36:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d118      	bne.n	8004f72 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f40:	f3ef 8310 	mrs	r3, PRIMASK
 8004f44:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f46:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f383 8810 	msr	PRIMASK, r3
}
 8004f54:	46c0      	nop			@ (mov r8, r8)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2110      	movs	r1, #16
 8004f62:	438a      	bics	r2, r1
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	f383 8810 	msr	PRIMASK, r3
}
 8004f70:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	228c      	movs	r2, #140	@ 0x8c
 8004f76:	2120      	movs	r1, #32
 8004f78:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004f86:	46c0      	nop			@ (mov r8, r8)
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	b00e      	add	sp, #56	@ 0x38
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	46c0      	nop			@ (mov r8, r8)
 8004f90:	fffffedf 	.word	0xfffffedf
 8004f94:	effffffe 	.word	0xeffffffe

08004f98 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b094      	sub	sp, #80	@ 0x50
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2220      	movs	r2, #32
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d16f      	bne.n	8005092 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8004fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fb4:	225e      	movs	r2, #94	@ 0x5e
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fba:	f3ef 8310 	mrs	r3, PRIMASK
 8004fbe:	61bb      	str	r3, [r7, #24]
  return(result);
 8004fc0:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	f383 8810 	msr	PRIMASK, r3
}
 8004fce:	46c0      	nop			@ (mov r8, r8)
 8004fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	493a      	ldr	r1, [pc, #232]	@ (80050c4 <UART_DMAReceiveCplt+0x12c>)
 8004fdc:	400a      	ands	r2, r1
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fe2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	f383 8810 	msr	PRIMASK, r3
}
 8004fea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fec:	f3ef 8310 	mrs	r3, PRIMASK
 8004ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffc:	f383 8810 	msr	PRIMASK, r3
}
 8005000:	46c0      	nop			@ (mov r8, r8)
 8005002:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2101      	movs	r1, #1
 800500e:	438a      	bics	r2, r1
 8005010:	609a      	str	r2, [r3, #8]
 8005012:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005018:	f383 8810 	msr	PRIMASK, r3
}
 800501c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800501e:	f3ef 8310 	mrs	r3, PRIMASK
 8005022:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005026:	643b      	str	r3, [r7, #64]	@ 0x40
 8005028:	2301      	movs	r3, #1
 800502a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800502c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800502e:	f383 8810 	msr	PRIMASK, r3
}
 8005032:	46c0      	nop			@ (mov r8, r8)
 8005034:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689a      	ldr	r2, [r3, #8]
 800503a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2140      	movs	r1, #64	@ 0x40
 8005040:	438a      	bics	r2, r1
 8005042:	609a      	str	r2, [r3, #8]
 8005044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005046:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800504a:	f383 8810 	msr	PRIMASK, r3
}
 800504e:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005050:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005052:	228c      	movs	r2, #140	@ 0x8c
 8005054:	2120      	movs	r1, #32
 8005056:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005058:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800505a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800505c:	2b01      	cmp	r3, #1
 800505e:	d118      	bne.n	8005092 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005060:	f3ef 8310 	mrs	r3, PRIMASK
 8005064:	60fb      	str	r3, [r7, #12]
  return(result);
 8005066:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005068:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800506a:	2301      	movs	r3, #1
 800506c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f383 8810 	msr	PRIMASK, r3
}
 8005074:	46c0      	nop			@ (mov r8, r8)
 8005076:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2110      	movs	r1, #16
 8005082:	438a      	bics	r2, r1
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005088:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f383 8810 	msr	PRIMASK, r3
}
 8005090:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005094:	2200      	movs	r2, #0
 8005096:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800509a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800509c:	2b01      	cmp	r3, #1
 800509e:	d108      	bne.n	80050b2 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050a2:	225c      	movs	r2, #92	@ 0x5c
 80050a4:	5a9a      	ldrh	r2, [r3, r2]
 80050a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050a8:	0011      	movs	r1, r2
 80050aa:	0018      	movs	r0, r3
 80050ac:	f7ff fae5 	bl	800467a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80050b0:	e003      	b.n	80050ba <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 80050b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050b4:	0018      	movs	r0, r3
 80050b6:	f7ff fac8 	bl	800464a <HAL_UART_RxCpltCallback>
}
 80050ba:	46c0      	nop			@ (mov r8, r8)
 80050bc:	46bd      	mov	sp, r7
 80050be:	b014      	add	sp, #80	@ 0x50
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	46c0      	nop			@ (mov r8, r8)
 80050c4:	fffffeff 	.word	0xfffffeff

080050c8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2201      	movs	r2, #1
 80050da:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d10a      	bne.n	80050fa <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	225c      	movs	r2, #92	@ 0x5c
 80050e8:	5a9b      	ldrh	r3, [r3, r2]
 80050ea:	085b      	lsrs	r3, r3, #1
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	0011      	movs	r1, r2
 80050f2:	0018      	movs	r0, r3
 80050f4:	f7ff fac1 	bl	800467a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80050f8:	e003      	b.n	8005102 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	0018      	movs	r0, r3
 80050fe:	f7ff faac 	bl	800465a <HAL_UART_RxHalfCpltCallback>
}
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	46bd      	mov	sp, r7
 8005106:	b004      	add	sp, #16
 8005108:	bd80      	pop	{r7, pc}

0800510a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b086      	sub	sp, #24
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005116:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	2288      	movs	r2, #136	@ 0x88
 800511c:	589b      	ldr	r3, [r3, r2]
 800511e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	228c      	movs	r2, #140	@ 0x8c
 8005124:	589b      	ldr	r3, [r3, r2]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	2280      	movs	r2, #128	@ 0x80
 8005130:	4013      	ands	r3, r2
 8005132:	2b80      	cmp	r3, #128	@ 0x80
 8005134:	d10a      	bne.n	800514c <UART_DMAError+0x42>
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	2b21      	cmp	r3, #33	@ 0x21
 800513a:	d107      	bne.n	800514c <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	2256      	movs	r2, #86	@ 0x56
 8005140:	2100      	movs	r1, #0
 8005142:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	0018      	movs	r0, r3
 8005148:	f7ff fe80 	bl	8004e4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	2240      	movs	r2, #64	@ 0x40
 8005154:	4013      	ands	r3, r2
 8005156:	2b40      	cmp	r3, #64	@ 0x40
 8005158:	d10a      	bne.n	8005170 <UART_DMAError+0x66>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2b22      	cmp	r3, #34	@ 0x22
 800515e:	d107      	bne.n	8005170 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	225e      	movs	r2, #94	@ 0x5e
 8005164:	2100      	movs	r1, #0
 8005166:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	0018      	movs	r0, r3
 800516c:	f7ff feae 	bl	8004ecc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	2290      	movs	r2, #144	@ 0x90
 8005174:	589b      	ldr	r3, [r3, r2]
 8005176:	2210      	movs	r2, #16
 8005178:	431a      	orrs	r2, r3
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2190      	movs	r1, #144	@ 0x90
 800517e:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	0018      	movs	r0, r3
 8005184:	f7ff fa71 	bl	800466a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005188:	46c0      	nop			@ (mov r8, r8)
 800518a:	46bd      	mov	sp, r7
 800518c:	b006      	add	sp, #24
 800518e:	bd80      	pop	{r7, pc}

08005190 <memset>:
 8005190:	0003      	movs	r3, r0
 8005192:	1882      	adds	r2, r0, r2
 8005194:	4293      	cmp	r3, r2
 8005196:	d100      	bne.n	800519a <memset+0xa>
 8005198:	4770      	bx	lr
 800519a:	7019      	strb	r1, [r3, #0]
 800519c:	3301      	adds	r3, #1
 800519e:	e7f9      	b.n	8005194 <memset+0x4>

080051a0 <__libc_init_array>:
 80051a0:	b570      	push	{r4, r5, r6, lr}
 80051a2:	2600      	movs	r6, #0
 80051a4:	4c0c      	ldr	r4, [pc, #48]	@ (80051d8 <__libc_init_array+0x38>)
 80051a6:	4d0d      	ldr	r5, [pc, #52]	@ (80051dc <__libc_init_array+0x3c>)
 80051a8:	1b64      	subs	r4, r4, r5
 80051aa:	10a4      	asrs	r4, r4, #2
 80051ac:	42a6      	cmp	r6, r4
 80051ae:	d109      	bne.n	80051c4 <__libc_init_array+0x24>
 80051b0:	2600      	movs	r6, #0
 80051b2:	f000 f819 	bl	80051e8 <_init>
 80051b6:	4c0a      	ldr	r4, [pc, #40]	@ (80051e0 <__libc_init_array+0x40>)
 80051b8:	4d0a      	ldr	r5, [pc, #40]	@ (80051e4 <__libc_init_array+0x44>)
 80051ba:	1b64      	subs	r4, r4, r5
 80051bc:	10a4      	asrs	r4, r4, #2
 80051be:	42a6      	cmp	r6, r4
 80051c0:	d105      	bne.n	80051ce <__libc_init_array+0x2e>
 80051c2:	bd70      	pop	{r4, r5, r6, pc}
 80051c4:	00b3      	lsls	r3, r6, #2
 80051c6:	58eb      	ldr	r3, [r5, r3]
 80051c8:	4798      	blx	r3
 80051ca:	3601      	adds	r6, #1
 80051cc:	e7ee      	b.n	80051ac <__libc_init_array+0xc>
 80051ce:	00b3      	lsls	r3, r6, #2
 80051d0:	58eb      	ldr	r3, [r5, r3]
 80051d2:	4798      	blx	r3
 80051d4:	3601      	adds	r6, #1
 80051d6:	e7f2      	b.n	80051be <__libc_init_array+0x1e>
 80051d8:	080052e0 	.word	0x080052e0
 80051dc:	080052e0 	.word	0x080052e0
 80051e0:	080052e8 	.word	0x080052e8
 80051e4:	080052e0 	.word	0x080052e0

080051e8 <_init>:
 80051e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ea:	46c0      	nop			@ (mov r8, r8)
 80051ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ee:	bc08      	pop	{r3}
 80051f0:	469e      	mov	lr, r3
 80051f2:	4770      	bx	lr

080051f4 <_fini>:
 80051f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051f6:	46c0      	nop			@ (mov r8, r8)
 80051f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051fa:	bc08      	pop	{r3}
 80051fc:	469e      	mov	lr, r3
 80051fe:	4770      	bx	lr
