#ifndef _PCIE_TOP_GPREG_H_
#define _PCIE_TOP_GPREG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_PCIE_TOP_GPREG_BASE  ( 0x01a01800 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define PCIE_TOP_GPREG_SCRATCH0_OFFSET ( 0x00000000U )
#define PCIE_TOP_GPREG_SCRATCH1_OFFSET ( 0x00000004U )
#define PCIE_TOP_GPREG_CTL_0_OFFSET ( 0x00000100U )
#define PCIE_TOP_GPREG_CTL_1_S_OFFSET ( 0x00000104U )
#define PCIE_TOP_GPREG_CTL_RWM_0_S_OFFSET ( 0x000001f0U )
#define PCIE_TOP_GPREG_RO_0_OFFSET ( 0x00000200U )
#define PCIE_TOP_GPREG_RO_1_OFFSET ( 0x00000204U )
#define PCIE_TOP_GPREG_RO_2_OFFSET ( 0x00000208U )
#define PCIE_TOP_GPREG_RO_3_OFFSET ( 0x0000020cU )
#define PCIE_TOP_GPREG_RO_4_OFFSET ( 0x00000210U )
#define PCIE_TOP_GPREG_RO_5_OFFSET ( 0x00000214U )
#define PCIE_TOP_GPREG_INTR0_STAT_OFFSET ( 0x00000400U )
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_OFFSET ( 0x00000404U )
#define PCIE_TOP_GPREG_INTR0_LOW_EN_OFFSET ( 0x00000408U )
#define PCIE_TOP_GPREG_INTR0_CLR_OFFSET ( 0x0000040cU )
#define PCIE_TOP_GPREG_INTR0_FORCE_OFFSET ( 0x00000410U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define PCIE_TOP_GPREG_SCRATCH0_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_SCRATCH0_OFFSET ) ))
#define PCIE_TOP_GPREG_SCRATCH1_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_SCRATCH1_OFFSET ) ))
#define PCIE_TOP_GPREG_CTL_0_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_CTL_0_OFFSET ) ))
#define PCIE_TOP_GPREG_CTL_1_S_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_CTL_1_S_OFFSET ) ))
#define PCIE_TOP_GPREG_CTL_RWM_0_S_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_CTL_RWM_0_S_OFFSET ) ))
#define PCIE_TOP_GPREG_RO_0_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_RO_0_OFFSET ) ))
#define PCIE_TOP_GPREG_RO_1_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_RO_1_OFFSET ) ))
#define PCIE_TOP_GPREG_RO_2_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_RO_2_OFFSET ) ))
#define PCIE_TOP_GPREG_RO_3_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_RO_3_OFFSET ) ))
#define PCIE_TOP_GPREG_RO_4_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_RO_4_OFFSET ) ))
#define PCIE_TOP_GPREG_RO_5_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_RO_5_OFFSET ) ))
#define PCIE_TOP_GPREG_INTR0_STAT_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_INTR0_STAT_OFFSET ) ))
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_INTR0_HIGH_EN_OFFSET ) ))
#define PCIE_TOP_GPREG_INTR0_LOW_EN_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_INTR0_LOW_EN_OFFSET ) ))
#define PCIE_TOP_GPREG_INTR0_CLR_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_INTR0_CLR_OFFSET ) ))
#define PCIE_TOP_GPREG_INTR0_FORCE_ADR (( ( DLNK_PCIE_TOP_GPREG_BASE ) + ( PCIE_TOP_GPREG_INTR0_FORCE_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_SCRATCH0 register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_scratch0
  * Scratch Register
  */

typedef union {
  struct {
    uint32_t SCRATCH : 32;
    ///< Scratch Regiser - Has no functionality in RTL
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_scratch0_reg_t;

#define PCIE_TOP_GPREG_SCRATCH0_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_SCRATCH0_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_SCRATCH0_WR_MASK (0xffffffffU)


///< Scratch Regiser - Has no functionality in RTL
#define PCIE_TOP_GPREG_SCRATCH0_SCRATCH_BF_OFF ( 0)
#define PCIE_TOP_GPREG_SCRATCH0_SCRATCH_BF_WID (32)
#define PCIE_TOP_GPREG_SCRATCH0_SCRATCH_BF_MSK (0xFFFFFFFF)
#define PCIE_TOP_GPREG_SCRATCH0_SCRATCH_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_SCRATCH1 register description at address offset 0x4
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_scratch1
  * Scratch Register
  */

typedef union {
  struct {
    uint32_t SCRATCH : 32;
    ///< Scratch Regiser - Has no functionality in RTL
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_scratch1_reg_t;

#define PCIE_TOP_GPREG_SCRATCH1_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_SCRATCH1_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_SCRATCH1_WR_MASK (0xffffffffU)


///< Scratch Regiser - Has no functionality in RTL
#define PCIE_TOP_GPREG_SCRATCH1_SCRATCH_BF_OFF ( 0)
#define PCIE_TOP_GPREG_SCRATCH1_SCRATCH_BF_WID (32)
#define PCIE_TOP_GPREG_SCRATCH1_SCRATCH_BF_MSK (0xFFFFFFFF)
#define PCIE_TOP_GPREG_SCRATCH1_SCRATCH_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_CTL_0 register description at address offset 0x100
  *
  * Register default value:        0x00000F00
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ctl_0
  * PCIE Control 0 Register - Interrupt Enables
  */

typedef union {
  struct {
    uint32_t INTR_LOW_EN : 4;
    ///< 3=ide_glb_irq_out;2=ide_aes_hcfg_irq_out[2];1=ide_aes_hcfg_irq_out[1];0=ide_aes_hcfg_irq_out[0]
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RESERVED4 : 4;
    ///< Reserved
    ///< AccessType="RO" BitOffset="4" ResetValue="0x0"
    uint32_t INTR_HI_EN : 4;
    ///< 3=ide_glb_irq_out;2=ide_aes_hcfg_irq_out[2];1=ide_aes_hcfg_irq_out[1];0=ide_aes_hcfg_irq_out[0]
    ///< AccessType="RW" BitOffset="8" ResetValue="0xF"
    uint32_t RESERVED12 : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ctl_0_reg_t;

#define PCIE_TOP_GPREG_CTL_0_DEFAULT (0x00000f00U)
#define PCIE_TOP_GPREG_CTL_0_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_CTL_0_WR_MASK (0x00000f0fU)


///< 3=ide_glb_irq_out;2=ide_aes_hcfg_irq_out[2];1=ide_aes_hcfg_irq_out[1];0=ide_aes_hcfg_irq_out[0]
#define PCIE_TOP_GPREG_CTL_0_INTR_LOW_EN_BF_OFF ( 0)
#define PCIE_TOP_GPREG_CTL_0_INTR_LOW_EN_BF_WID ( 4)
#define PCIE_TOP_GPREG_CTL_0_INTR_LOW_EN_BF_MSK (0x0000000F)
#define PCIE_TOP_GPREG_CTL_0_INTR_LOW_EN_BF_DEF (0x00000000)

///< Reserved
#define PCIE_TOP_GPREG_CTL_0_RESERVED4_BF_OFF ( 4)
#define PCIE_TOP_GPREG_CTL_0_RESERVED4_BF_WID ( 4)
#define PCIE_TOP_GPREG_CTL_0_RESERVED4_BF_MSK (0x000000F0)
#define PCIE_TOP_GPREG_CTL_0_RESERVED4_BF_DEF (0x00000000)

///< 3=ide_glb_irq_out;2=ide_aes_hcfg_irq_out[2];1=ide_aes_hcfg_irq_out[1];0=ide_aes_hcfg_irq_out[0]
#define PCIE_TOP_GPREG_CTL_0_INTR_HI_EN_BF_OFF ( 8)
#define PCIE_TOP_GPREG_CTL_0_INTR_HI_EN_BF_WID ( 4)
#define PCIE_TOP_GPREG_CTL_0_INTR_HI_EN_BF_MSK (0x00000F00)
#define PCIE_TOP_GPREG_CTL_0_INTR_HI_EN_BF_DEF (0x00000F00)

///< Reserved
#define PCIE_TOP_GPREG_CTL_0_RESERVED12_BF_OFF (12)
#define PCIE_TOP_GPREG_CTL_0_RESERVED12_BF_WID (20)
#define PCIE_TOP_GPREG_CTL_0_RESERVED12_BF_MSK (0xFFFFF000)
#define PCIE_TOP_GPREG_CTL_0_RESERVED12_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_CTL_1_S register description at address offset 0x104
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ctl_1_S
  * PCIE Control 1 Register - Memory Powerdown Control
  */

typedef union {
  struct {
    uint32_t RESERVED0 : 32;
    ///< Reserved
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ctl_1_s_reg_t;

#define PCIE_TOP_GPREG_CTL_1_S_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_CTL_1_S_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_CTL_1_S_WR_MASK (0x00000000U)


///< Reserved
#define PCIE_TOP_GPREG_CTL_1_S_RESERVED0_BF_OFF ( 0)
#define PCIE_TOP_GPREG_CTL_1_S_RESERVED0_BF_WID (32)
#define PCIE_TOP_GPREG_CTL_1_S_RESERVED0_BF_MSK (0xFFFFFFFF)
#define PCIE_TOP_GPREG_CTL_1_S_RESERVED0_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_CTL_RWM_0_S register description at address offset 0x1f0
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ctl_rwm_0_S
  * PCIE Control 0 Write Maskable Register
  */

typedef union {
  struct {
    uint32_t IDE_TEST_ENABLE : 1;
    ///< SW override value: This signal enables FIPS 140-3 testing functionalities.
    ///< When asserted, FIPS 140-3 testing and BIST execution are allowed.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t IDE_BIST_DONE_SET_CTL : 1;
    ///< DEBUG - Force ide_test_done_cap signal to 1. This allows SW to control
    ///< the app_ltssm_enable input to the controller if the IDE self-test
    ///< does not complete.
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t IDE_BIST_START_IN : 1;
    ///< Assertion of this signal launches an On-Demand BIST operation if ide_test_enable
    ///< is asserted. During the self-test, all AES inputs are ignored.
    ///< It is assumed that no traffic is received while executing an On-Demand
    ///< BIST
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t IDE_BIST_STATUS_CLR : 1;
    ///< A rising edge on this register bit clears the BIST Status Registers.
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t IDE_AES_HCFG_KEY_LOCK_IN : 1;
    ///< When asserted, does not allow any configuration to the AES-GCM APB
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t IDE_HCFG_CONFIG_LOCK_IN : 1;
    ///< When asserted, does not allow any configuration to the Host APB
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
    uint32_t IDE_BIST_TEST_MODE_IN : 3;
    ///< This signal indicates the type of test mode that the current BIST
    ///< operation will execute. 0001-> Batch Mode (all the following test
    ///< modes in this same order) 0010-> ECB Only 0100-> GCM Only 1000-> Bypass
    ///< Only
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="15" ResetValue="None"
    uint32_t MASK : 16;
    ///< Maskable
    ///< AccessType="WO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} pcie_top_gpreg_ctl_rwm_0_s_reg_t;

#define PCIE_TOP_GPREG_CTL_RWM_0_S_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_RD_MASK (0x0000703fU)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_WR_MASK (0xffff703fU)


///< SW override value: This signal enables FIPS 140-3 testing functionalities.
///< When asserted, FIPS 140-3 testing and BIST execution are allowed.
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_TEST_EN_BF_OFF ( 0)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_TEST_EN_BF_WID ( 1)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_TEST_EN_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_TEST_EN_BF_DEF (0x00000000)

///< DEBUG - Force ide_test_done_cap signal to 1. This allows SW to control
///< the app_ltssm_enable input to the controller if the IDE self-test
///< does not complete.
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_DONE_SET_CTL_BF_OFF ( 1)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_DONE_SET_CTL_BF_WID ( 1)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_DONE_SET_CTL_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_DONE_SET_CTL_BF_DEF (0x00000000)

///< Assertion of this signal launches an On-Demand BIST operation if ide_test_enable
///< is asserted. During the self-test, all AES inputs are ignored.
///< It is assumed that no traffic is received while executing an On-Demand
///< BIST
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_START_IN_BF_OFF ( 2)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_START_IN_BF_WID ( 1)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_START_IN_BF_MSK (0x00000004)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_START_IN_BF_DEF (0x00000000)

///< A rising edge on this register bit clears the BIST Status Registers.
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_STAT_CLR_BF_OFF ( 3)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_STAT_CLR_BF_WID ( 1)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_STAT_CLR_BF_MSK (0x00000008)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_STAT_CLR_BF_DEF (0x00000000)

///< When asserted, does not allow any configuration to the AES-GCM APB
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_AES_HCFG_KEY_LOCK_IN_BF_OFF ( 4)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_AES_HCFG_KEY_LOCK_IN_BF_WID ( 1)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_AES_HCFG_KEY_LOCK_IN_BF_MSK (0x00000010)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_AES_HCFG_KEY_LOCK_IN_BF_DEF (0x00000000)

///< When asserted, does not allow any configuration to the Host APB
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_HCFG_CFG_LOCK_IN_BF_OFF ( 5)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_HCFG_CFG_LOCK_IN_BF_WID ( 1)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_HCFG_CFG_LOCK_IN_BF_MSK (0x00000020)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_HCFG_CFG_LOCK_IN_BF_DEF (0x00000000)

///< This signal indicates the type of test mode that the current BIST
///< operation will execute. 0001-> Batch Mode (all the following test
///< modes in this same order) 0010-> ECB Only 0100-> GCM Only 1000-> Bypass
///< Only
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_TEST_MODE_IN_BF_OFF (12)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_TEST_MODE_IN_BF_WID ( 3)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_TEST_MODE_IN_BF_MSK (0x00007000)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_IDE_BIST_TEST_MODE_IN_BF_DEF (0x00000000)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_MASK_BF_OFF (16)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_MASK_BF_WID (16)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_MASK_BF_MSK (0xFFFF0000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_RO_0 register description at address offset 0x200
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ro_0
  * Interrupt Summary Register
  */

typedef union {
  struct {
    uint32_t INTERRUPT_HIGH_TOP : 1;
    ///< pcie_top_gpreg Interrupt
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t INTERRUPT_HIGH_CC : 1;
    ///< pcie_cc_gpreg Interrupt
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t INTERRUPT_HIGH_AXI : 1;
    ///< pcie_axi_gpreg Interrupt
    ///< AccessType="RO/V" BitOffset="2" ResetValue="0x0"
    uint32_t DOE_HIGH_INTR : 1;
    ///< DOE High Interrupt
    ///< AccessType="RO/V" BitOffset="3" ResetValue="0x0"
    uint32_t INTERRUPT_LOW_TOP : 1;
    ///< pcie_top_gpreg Interrupt
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t INTERRUPT_LOW_CC : 1;
    ///< pcie_cc_gpreg Interrupt
    ///< AccessType="RO/V" BitOffset="5" ResetValue="0x0"
    uint32_t INTERRUPT_LOW_AXI : 1;
    ///< pcie_axi_gpreg Interrupt
    ///< AccessType="RO/V" BitOffset="6" ResetValue="0x0"
    uint32_t DOE_LOW_INTR : 1;
    ///< DOE Low Interrupt
    ///< AccessType="RO/V" BitOffset="7" ResetValue="0x0"
    uint32_t IDE_AES_HCFG_IRQ_OUT : 3;
    ///< IDE Host AES Config Interrupt; 0=Tx, 1=Rx; 2=Reserved
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t IDE_GLB_IRQ_OUT : 1;
    ///< IDE Host Config Interrupt
    ///< AccessType="RO/V" BitOffset="11" ResetValue="0x0"
    uint32_t TC_RD_WR_DETECT_INTR : 1;
    ///< Traffic Class Read or Write Transaction Detect - High Interrupt Only
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t WIRE_ACCESS_ALARM_INTR : 1;
    ///< Wire Access to Protected Region Detected - High Interrupt Only
    ///< AccessType="RO/V" BitOffset="13" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="14" ResetValue="None"
    uint32_t RESERVED : 15;
    ///< reserved
    ///< AccessType="RO" BitOffset="17" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ro_0_reg_t;

#define PCIE_TOP_GPREG_RO_0_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_RO_0_RD_MASK (0xfffe3fffU)
#define PCIE_TOP_GPREG_RO_0_WR_MASK (0x00000000U)


///< pcie_top_gpreg Interrupt
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_TOP_BF_OFF ( 0)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_TOP_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_TOP_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_TOP_BF_DEF (0x00000000)

///< pcie_cc_gpreg Interrupt
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_CC_BF_OFF ( 1)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_CC_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_CC_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_CC_BF_DEF (0x00000000)

///< pcie_axi_gpreg Interrupt
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_AXI_BF_OFF ( 2)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_AXI_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_AXI_BF_MSK (0x00000004)
#define PCIE_TOP_GPREG_RO_0_INTR_HIGH_AXI_BF_DEF (0x00000000)

///< DOE High Interrupt
#define PCIE_TOP_GPREG_RO_0_DOE_HIGH_INTR_BF_OFF ( 3)
#define PCIE_TOP_GPREG_RO_0_DOE_HIGH_INTR_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_DOE_HIGH_INTR_BF_MSK (0x00000008)
#define PCIE_TOP_GPREG_RO_0_DOE_HIGH_INTR_BF_DEF (0x00000000)

///< pcie_top_gpreg Interrupt
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_TOP_BF_OFF ( 4)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_TOP_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_TOP_BF_MSK (0x00000010)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_TOP_BF_DEF (0x00000000)

///< pcie_cc_gpreg Interrupt
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_CC_BF_OFF ( 5)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_CC_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_CC_BF_MSK (0x00000020)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_CC_BF_DEF (0x00000000)

///< pcie_axi_gpreg Interrupt
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_AXI_BF_OFF ( 6)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_AXI_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_AXI_BF_MSK (0x00000040)
#define PCIE_TOP_GPREG_RO_0_INTR_LOW_AXI_BF_DEF (0x00000000)

///< DOE Low Interrupt
#define PCIE_TOP_GPREG_RO_0_DOE_LOW_INTR_BF_OFF ( 7)
#define PCIE_TOP_GPREG_RO_0_DOE_LOW_INTR_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_DOE_LOW_INTR_BF_MSK (0x00000080)
#define PCIE_TOP_GPREG_RO_0_DOE_LOW_INTR_BF_DEF (0x00000000)

///< IDE Host AES Config Interrupt; 0=Tx, 1=Rx; 2=Reserved
#define PCIE_TOP_GPREG_RO_0_IDE_AES_HCFG_IRQ_OUT_BF_OFF ( 8)
#define PCIE_TOP_GPREG_RO_0_IDE_AES_HCFG_IRQ_OUT_BF_WID ( 3)
#define PCIE_TOP_GPREG_RO_0_IDE_AES_HCFG_IRQ_OUT_BF_MSK (0x00000700)
#define PCIE_TOP_GPREG_RO_0_IDE_AES_HCFG_IRQ_OUT_BF_DEF (0x00000000)

///< IDE Host Config Interrupt
#define PCIE_TOP_GPREG_RO_0_IDE_GLB_IRQ_OUT_BF_OFF (11)
#define PCIE_TOP_GPREG_RO_0_IDE_GLB_IRQ_OUT_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_IDE_GLB_IRQ_OUT_BF_MSK (0x00000800)
#define PCIE_TOP_GPREG_RO_0_IDE_GLB_IRQ_OUT_BF_DEF (0x00000000)

///< Traffic Class Read or Write Transaction Detect - High Interrupt Only
#define PCIE_TOP_GPREG_RO_0_TC_RD_WR_DETECT_INTR_BF_OFF (12)
#define PCIE_TOP_GPREG_RO_0_TC_RD_WR_DETECT_INTR_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_TC_RD_WR_DETECT_INTR_BF_MSK (0x00001000)
#define PCIE_TOP_GPREG_RO_0_TC_RD_WR_DETECT_INTR_BF_DEF (0x00000000)

///< Wire Access to Protected Region Detected - High Interrupt Only
#define PCIE_TOP_GPREG_RO_0_WIRE_ACCESS_ALARM_INTR_BF_OFF (13)
#define PCIE_TOP_GPREG_RO_0_WIRE_ACCESS_ALARM_INTR_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_0_WIRE_ACCESS_ALARM_INTR_BF_MSK (0x00002000)
#define PCIE_TOP_GPREG_RO_0_WIRE_ACCESS_ALARM_INTR_BF_DEF (0x00000000)

///< reserved
#define PCIE_TOP_GPREG_RO_0_RESERVED_BF_OFF (17)
#define PCIE_TOP_GPREG_RO_0_RESERVED_BF_WID (15)
#define PCIE_TOP_GPREG_RO_0_RESERVED_BF_MSK (0xFFFE0000)
#define PCIE_TOP_GPREG_RO_0_RESERVED_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_RO_1 register description at address offset 0x204
  *
  * Register default value:        0x20000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ro_1
  * TOP IDE BIST Monitor Register
  */

typedef union {
  struct {
    uint32_t IDE_BIST_DONE_OUT : 1;
    ///< This signal indicates the IDE done signal went active (high).
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t IDE_BIST_FAIL_OUT : 1;
    ///< This signal indicates the overall result of the BIST. If the result
    ///< is 1, the BIST operation failed. If the result is 0, the BIST operation
    ///< passed.
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
    uint32_t IDE_BIST_ERR_TEST_TYPE_TX_OUT : 3;
    ///< Indicates the type of test that failed for the TX core. 000/001->Bypass
    ///< 010/011->ECB 100/101->GCM.
    ///< AccessType="RO/V" BitOffset="4" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="7" ResetValue="None"
    uint32_t IDE_BIST_ERR_TEST_TYPE_RX1_OUT : 3;
    ///< Indicates the type of test that failed for the first RX (RX1) core.
    ///< 000/001->Bypass 010/011->ECB 100/101->GCM
    ///< AccessType="RO/V" BitOffset="8" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="11" ResetValue="None"
    uint32_t IDE_BIST_ERR_CORE_OUT : 2;
    ///< The assertion of the bit position corresponding to each core represents
    ///< failure. The least significant bit represents failure for the TX core,
    ///< the second least significant bit represents failure for the RX core.
    ///< AccessType="RO/V" BitOffset="12" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="14" ResetValue="None"
    uint32_t IDE_RX_REKEY_REQ_STAT : 2;
    ///< Rx ReKey Status
    ///< AccessType="RO/V" BitOffset="16" ResetValue="0x0"
    uint32_t IDE_TX_REKEY_REQ_STAT : 2;
    ///< Tx ReKey Status
    ///< AccessType="RO/V" BitOffset="18" ResetValue="0x0"
    uint32_t OUT_LINK_IDE_STREAM_STATE : 4;
    ///< Link Stream Current State
    ///< AccessType="RO/V" BitOffset="20" ResetValue="0x0"
    uint32_t OUT_SELECTIVE_IDE_STREAM_STATE : 4;
    ///< Selective Stream Current State
    ///< AccessType="RO/V" BitOffset="24" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="28" ResetValue="None"
    uint32_t IDE_TEST_ENABLE_HW : 1;
    ///< Hardware value send to ide module of ide_test_enable input. - DEBUG
    ///< AccessType="RO/V" BitOffset="29" ResetValue="0x1"
    uint32_t FUSE_PCIE_DISABLE_IDE_POR_SELFTST : 1;
    ///< When high the IDE Power-on-Reset Selftest is disabled. - DEBUG
    ///< AccessType="RO/V" BitOffset="30" ResetValue="0x0"
    uint32_t FUSE_PCIE_DISABLE_IDE_EXPORT_COMPLIANCE : 1;
    ///< When high the IDE Module is Disabled - Export Compliance Mode
    ///< AccessType="RO/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ro_1_reg_t;

#define PCIE_TOP_GPREG_RO_1_DEFAULT (0x20000000U)
#define PCIE_TOP_GPREG_RO_1_RD_MASK (0xefff3773U)
#define PCIE_TOP_GPREG_RO_1_WR_MASK (0x00000000U)


///< This signal indicates the IDE done signal went active (high).
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_DONE_OUT_BF_OFF ( 0)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_DONE_OUT_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_DONE_OUT_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_DONE_OUT_BF_DEF (0x00000000)

///< This signal indicates the overall result of the BIST. If the result
///< is 1, the BIST operation failed. If the result is 0, the BIST operation
///< passed.
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_FAIL_OUT_BF_OFF ( 1)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_FAIL_OUT_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_FAIL_OUT_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_FAIL_OUT_BF_DEF (0x00000000)

///< Indicates the type of test that failed for the TX core. 000/001->Bypass
///< 010/011->ECB 100/101->GCM.
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_TX_OUT_BF_OFF ( 4)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_TX_OUT_BF_WID ( 3)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_TX_OUT_BF_MSK (0x00000070)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_TX_OUT_BF_DEF (0x00000000)

///< Indicates the type of test that failed for the first RX (RX1) core.
///< 000/001->Bypass 010/011->ECB 100/101->GCM
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_RX1_OUT_BF_OFF ( 8)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_RX1_OUT_BF_WID ( 3)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_RX1_OUT_BF_MSK (0x00000700)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_TEST_TYPE_RX1_OUT_BF_DEF (0x00000000)

///< The assertion of the bit position corresponding to each core represents
///< failure. The least significant bit represents failure for the TX core,
///< the second least significant bit represents failure for the RX core.
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_CORE_OUT_BF_OFF (12)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_CORE_OUT_BF_WID ( 2)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_CORE_OUT_BF_MSK (0x00003000)
#define PCIE_TOP_GPREG_RO_1_IDE_BIST_ERR_CORE_OUT_BF_DEF (0x00000000)

///< Rx ReKey Status
#define PCIE_TOP_GPREG_RO_1_IDE_RX_REKEY_REQ_STAT_BF_OFF (16)
#define PCIE_TOP_GPREG_RO_1_IDE_RX_REKEY_REQ_STAT_BF_WID ( 2)
#define PCIE_TOP_GPREG_RO_1_IDE_RX_REKEY_REQ_STAT_BF_MSK (0x00030000)
#define PCIE_TOP_GPREG_RO_1_IDE_RX_REKEY_REQ_STAT_BF_DEF (0x00000000)

///< Tx ReKey Status
#define PCIE_TOP_GPREG_RO_1_IDE_TX_REKEY_REQ_STAT_BF_OFF (18)
#define PCIE_TOP_GPREG_RO_1_IDE_TX_REKEY_REQ_STAT_BF_WID ( 2)
#define PCIE_TOP_GPREG_RO_1_IDE_TX_REKEY_REQ_STAT_BF_MSK (0x000C0000)
#define PCIE_TOP_GPREG_RO_1_IDE_TX_REKEY_REQ_STAT_BF_DEF (0x00000000)

///< Link Stream Current State
#define PCIE_TOP_GPREG_RO_1_OUT_LINK_IDE_STRM_STATE_BF_OFF (20)
#define PCIE_TOP_GPREG_RO_1_OUT_LINK_IDE_STRM_STATE_BF_WID ( 4)
#define PCIE_TOP_GPREG_RO_1_OUT_LINK_IDE_STRM_STATE_BF_MSK (0x00F00000)
#define PCIE_TOP_GPREG_RO_1_OUT_LINK_IDE_STRM_STATE_BF_DEF (0x00000000)

///< Selective Stream Current State
#define PCIE_TOP_GPREG_RO_1_OUT_SELIVE_IDE_STRM_STATE_BF_OFF (24)
#define PCIE_TOP_GPREG_RO_1_OUT_SELIVE_IDE_STRM_STATE_BF_WID ( 4)
#define PCIE_TOP_GPREG_RO_1_OUT_SELIVE_IDE_STRM_STATE_BF_MSK (0x0F000000)
#define PCIE_TOP_GPREG_RO_1_OUT_SELIVE_IDE_STRM_STATE_BF_DEF (0x00000000)

///< Hardware value send to ide module of ide_test_enable input. - DEBUG
#define PCIE_TOP_GPREG_RO_1_IDE_TEST_EN_HW_BF_OFF (29)
#define PCIE_TOP_GPREG_RO_1_IDE_TEST_EN_HW_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_1_IDE_TEST_EN_HW_BF_MSK (0x20000000)
#define PCIE_TOP_GPREG_RO_1_IDE_TEST_EN_HW_BF_DEF (0x20000000)

///< When high the IDE Power-on-Reset Selftest is disabled. - DEBUG
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_POR_SELFTST_BF_OFF (30)
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_POR_SELFTST_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_POR_SELFTST_BF_MSK (0x40000000)
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_POR_SELFTST_BF_DEF (0x00000000)

///< When high the IDE Module is Disabled - Export Compliance Mode
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_EXPORT_COMPLIANCE_BF_OFF (31)
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_EXPORT_COMPLIANCE_BF_WID ( 1)
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_EXPORT_COMPLIANCE_BF_MSK (0x80000000)
#define PCIE_TOP_GPREG_RO_1_FUSE_PCIE_DIS_IDE_EXPORT_COMPLIANCE_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_RO_2 register description at address offset 0x208
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ro_2
  * TOP IDE BIST Monitor Register
  */

typedef union {
  struct {
    uint32_t IDE_BIST_ERR_TIMESTAMP_TX_OUT_LOW : 32;
    ///< Indicates the number of clock cycles since the last BIST execution
    ///< or since startup, if this is the first BIST execution, for the TX
    ///< core - ide_bist_err_timestamp_tx_out[31:0]
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ro_2_reg_t;

#define PCIE_TOP_GPREG_RO_2_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_RO_2_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_RO_2_WR_MASK (0x00000000U)


///< Indicates the number of clock cycles since the last BIST execution
///< or since startup, if this is the first BIST execution, for the TX
///< core - ide_bist_err_timestamp_tx_out[31:0]
#define PCIE_TOP_GPREG_RO_2_IDE_BIST_ERR_TIMESTAMP_TX_OUT_LOW_BF_OFF ( 0)
#define PCIE_TOP_GPREG_RO_2_IDE_BIST_ERR_TIMESTAMP_TX_OUT_LOW_BF_WID (32)
#define PCIE_TOP_GPREG_RO_2_IDE_BIST_ERR_TIMESTAMP_TX_OUT_LOW_BF_MSK (0xFFFFFFFF)
#define PCIE_TOP_GPREG_RO_2_IDE_BIST_ERR_TIMESTAMP_TX_OUT_LOW_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_RO_3 register description at address offset 0x20c
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ro_3
  * TOP IDE BIST Monitor Register
  */

typedef union {
  struct {
    uint32_t IDE_BIST_ERR_TIMESTAMP_TX_OUT_HIGH : 32;
    ///< Indicates the number of clock cycles since the last BIST execution
    ///< or since startup, if this is the first BIST execution, for the TX
    ///< core - ide_bist_err_timestamp_tx_out[63:32]
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ro_3_reg_t;

#define PCIE_TOP_GPREG_RO_3_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_RO_3_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_RO_3_WR_MASK (0x00000000U)


///< Indicates the number of clock cycles since the last BIST execution
///< or since startup, if this is the first BIST execution, for the TX
///< core - ide_bist_err_timestamp_tx_out[63:32]
#define PCIE_TOP_GPREG_RO_3_IDE_BIST_ERR_TIMESTAMP_TX_OUT_HIGH_BF_OFF ( 0)
#define PCIE_TOP_GPREG_RO_3_IDE_BIST_ERR_TIMESTAMP_TX_OUT_HIGH_BF_WID (32)
#define PCIE_TOP_GPREG_RO_3_IDE_BIST_ERR_TIMESTAMP_TX_OUT_HIGH_BF_MSK (0xFFFFFFFF)
#define PCIE_TOP_GPREG_RO_3_IDE_BIST_ERR_TIMESTAMP_TX_OUT_HIGH_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_RO_4 register description at address offset 0x210
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ro_4
  * TOP IDE BIST Monitor Register
  */

typedef union {
  struct {
    uint32_t IDE_BIST_ERR_TIMESTAMP_RX1_OUT_LOW : 32;
    ///< Indicates the number of clock cycles since the last BIST execution
    ///< or since startup, if this is the first BIST execution, for the first
    ///< RX  core. - ide_bist_err_timestamp_rx1_out_low[31:0]
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ro_4_reg_t;

#define PCIE_TOP_GPREG_RO_4_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_RO_4_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_RO_4_WR_MASK (0x00000000U)


///< Indicates the number of clock cycles since the last BIST execution
///< or since startup, if this is the first BIST execution, for the first
///< RX  core. - ide_bist_err_timestamp_rx1_out_low[31:0]
#define PCIE_TOP_GPREG_RO_4_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_LOW_BF_OFF ( 0)
#define PCIE_TOP_GPREG_RO_4_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_LOW_BF_WID (32)
#define PCIE_TOP_GPREG_RO_4_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_LOW_BF_MSK (0xFFFFFFFF)
#define PCIE_TOP_GPREG_RO_4_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_LOW_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_RO_5 register description at address offset 0x214
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_ro_5
  * TOP IDE BIST Monitor Register
  */

typedef union {
  struct {
    uint32_t IDE_BIST_ERR_TIMESTAMP_RX1_OUT_HIGH : 32;
    ///< Indicates the number of clock cycles since the last BIST execution
    ///< or since startup, if this is the first BIST execution, for the first
    ///< RX  core. - ide_bist_err_timestamp_rx1_out_high[63:32]
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} pcie_top_gpreg_ro_5_reg_t;

#define PCIE_TOP_GPREG_RO_5_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_RO_5_RD_MASK (0xffffffffU)
#define PCIE_TOP_GPREG_RO_5_WR_MASK (0x00000000U)


///< Indicates the number of clock cycles since the last BIST execution
///< or since startup, if this is the first BIST execution, for the first
///< RX  core. - ide_bist_err_timestamp_rx1_out_high[63:32]
#define PCIE_TOP_GPREG_RO_5_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_HIGH_BF_OFF ( 0)
#define PCIE_TOP_GPREG_RO_5_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_HIGH_BF_WID (32)
#define PCIE_TOP_GPREG_RO_5_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_HIGH_BF_MSK (0xFFFFFFFF)
#define PCIE_TOP_GPREG_RO_5_IDE_BIST_ERR_TIMESTAMP_RX1_OUT_HIGH_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_INTR0_STATUS register description at address offset 0x400
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_intr0_status
  * TOP Interrupt Status 0
  */

typedef union {
  struct {
    uint32_t IDE_BIST_DONE_OUT : 1;
    ///< When asserted, indicates that the BIST operation is finished.
    ///< AccessType="RO/V" BitOffset="0" ResetValue="0x0"
    uint32_t DETECTED_WRITE_ACCESS_OUT : 1;
    ///< Write Access Detection. Attempts to modify IDE registers, BARs, and
    ///< other structures that could affect the security of the device or an
    ///< IDE Stream must be detected.                  Applicable only to accesses
    ///< from the wire
    ///< AccessType="RO/V" BitOffset="1" ResetValue="0x0"
    uint32_t  : 30;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
  } ;
  uint32_t value;
} pcie_top_gpreg_intr0_stat_reg_t;

#define PCIE_TOP_GPREG_INTR0_STAT_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_INTR0_STAT_RD_MASK (0x00000003U)
#define PCIE_TOP_GPREG_INTR0_STAT_WR_MASK (0x00000000U)


///< When asserted, indicates that the BIST operation is finished.
#define PCIE_TOP_GPREG_INTR0_STAT_IDE_BIST_DONE_OUT_BF_OFF ( 0)
#define PCIE_TOP_GPREG_INTR0_STAT_IDE_BIST_DONE_OUT_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_STAT_IDE_BIST_DONE_OUT_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_INTR0_STAT_IDE_BIST_DONE_OUT_BF_DEF (0x00000000)

///< Write Access Detection. Attempts to modify IDE registers, BARs, and
///< other structures that could affect the security of the device or an
///< IDE Stream must be detected.                  Applicable only to accesses
///< from the wire
#define PCIE_TOP_GPREG_INTR0_STAT_DETECTED_WRITE_ACCESS_OUT_BF_OFF ( 1)
#define PCIE_TOP_GPREG_INTR0_STAT_DETECTED_WRITE_ACCESS_OUT_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_STAT_DETECTED_WRITE_ACCESS_OUT_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_INTR0_STAT_DETECTED_WRITE_ACCESS_OUT_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_INTR0_HIGH_EN register description at address offset 0x404
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_intr0_high_en
  * TOP Interrupt High EN 0
  */

typedef union {
  struct {
    uint32_t IDE_BIST_DONE_OUT_HIGH_EN : 1;
    ///< When asserted, indicates that the BIST operation is finished.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t DETECTED_WRITE_ACCESS_OUT_HIGH_EN : 1;
    ///< Write Access Detection. Attempts to modify IDE registers, BARs, and
    ///< other structures that could affect the security of the device or an
    ///< IDE Stream must be detected.                  Applicable only to accesses
    ///< from the wire
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t  : 30;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
  } ;
  uint32_t value;
} pcie_top_gpreg_intr0_high_en_reg_t;

#define PCIE_TOP_GPREG_INTR0_HIGH_EN_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_RD_MASK (0x00000003U)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_WR_MASK (0x00000003U)


///< When asserted, indicates that the BIST operation is finished.
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_IDE_BIST_DONE_OUT_HIGH_EN_BF_OFF ( 0)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_IDE_BIST_DONE_OUT_HIGH_EN_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_IDE_BIST_DONE_OUT_HIGH_EN_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_IDE_BIST_DONE_OUT_HIGH_EN_BF_DEF (0x00000000)

///< Write Access Detection. Attempts to modify IDE registers, BARs, and
///< other structures that could affect the security of the device or an
///< IDE Stream must be detected.                  Applicable only to accesses
///< from the wire
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_DETECTED_WRITE_ACCESS_OUT_HIGH_EN_BF_OFF ( 1)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_DETECTED_WRITE_ACCESS_OUT_HIGH_EN_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_DETECTED_WRITE_ACCESS_OUT_HIGH_EN_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_DETECTED_WRITE_ACCESS_OUT_HIGH_EN_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_INTR0_LOW_EN register description at address offset 0x408
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_intr0_low_en
  * TOP Interrupt Low EN 0
  */

typedef union {
  struct {
    uint32_t IDE_BIST_DONE_OUT_LOW_EN : 1;
    ///< When asserted, indicates that the BIST operation is finished.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t DETECTED_WRITE_ACCESS_OUT_LOW_EN : 1;
    ///< Write Access Detection. Attempts to modify IDE registers, BARs, and
    ///< other structures that could affect the security of the device or an
    ///< IDE Stream must be detected.                  Applicable only to accesses
    ///< from the wire
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t  : 30;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
  } ;
  uint32_t value;
} pcie_top_gpreg_intr0_low_en_reg_t;

#define PCIE_TOP_GPREG_INTR0_LOW_EN_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_RD_MASK (0x00000003U)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_WR_MASK (0x00000003U)


///< When asserted, indicates that the BIST operation is finished.
#define PCIE_TOP_GPREG_INTR0_LOW_EN_IDE_BIST_DONE_OUT_LOW_EN_BF_OFF ( 0)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_IDE_BIST_DONE_OUT_LOW_EN_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_IDE_BIST_DONE_OUT_LOW_EN_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_IDE_BIST_DONE_OUT_LOW_EN_BF_DEF (0x00000000)

///< Write Access Detection. Attempts to modify IDE registers, BARs, and
///< other structures that could affect the security of the device or an
///< IDE Stream must be detected.                  Applicable only to accesses
///< from the wire
#define PCIE_TOP_GPREG_INTR0_LOW_EN_DETECTED_WRITE_ACCESS_OUT_LOW_EN_BF_OFF ( 1)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_DETECTED_WRITE_ACCESS_OUT_LOW_EN_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_DETECTED_WRITE_ACCESS_OUT_LOW_EN_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_DETECTED_WRITE_ACCESS_OUT_LOW_EN_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_INTR0_CLEAR register description at address offset 0x40c
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_intr0_clear
  * TOP Interrupt Clear 0
  */

typedef union {
  struct {
    uint32_t IDE_BIST_DONE_OUT_CLR : 1;
    ///< When asserted, indicates that the BIST operation is finished.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t DETECTED_WRITE_ACCESS_OUT_CLR : 1;
    ///< Write Access Detection. Attempts to modify IDE registers, BARs, and
    ///< other structures that could affect the security of the device or an
    ///< IDE Stream must be detected.                  Applicable only to accesses
    ///< from the wire
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t  : 30;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
  } ;
  uint32_t value;
} pcie_top_gpreg_intr0_clr_reg_t;

#define PCIE_TOP_GPREG_INTR0_CLR_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_INTR0_CLR_RD_MASK (0x00000003U)
#define PCIE_TOP_GPREG_INTR0_CLR_WR_MASK (0x00000003U)


///< When asserted, indicates that the BIST operation is finished.
#define PCIE_TOP_GPREG_INTR0_CLR_IDE_BIST_DONE_OUT_CLR_BF_OFF ( 0)
#define PCIE_TOP_GPREG_INTR0_CLR_IDE_BIST_DONE_OUT_CLR_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_CLR_IDE_BIST_DONE_OUT_CLR_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_INTR0_CLR_IDE_BIST_DONE_OUT_CLR_BF_DEF (0x00000000)

///< Write Access Detection. Attempts to modify IDE registers, BARs, and
///< other structures that could affect the security of the device or an
///< IDE Stream must be detected.                  Applicable only to accesses
///< from the wire
#define PCIE_TOP_GPREG_INTR0_CLR_DETECTED_WRITE_ACCESS_OUT_CLR_BF_OFF ( 1)
#define PCIE_TOP_GPREG_INTR0_CLR_DETECTED_WRITE_ACCESS_OUT_CLR_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_CLR_DETECTED_WRITE_ACCESS_OUT_CLR_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_INTR0_CLR_DETECTED_WRITE_ACCESS_OUT_CLR_BF_DEF (0x00000000)


/** @brief PCIE_TOP_GPREG_MAP_MEM_PCIE_TOP_GPREG_MAP_PCIE_TOP_INTR0_FORCE register description at address offset 0x410
  *
  * Register default value:        0x00000000
  * Register full path in IP: pcie_top_gpreg_map_MEM/pcie_top_gpreg_map/pcie_top_intr0_force
  * TOP Interrupt Force 0
  */

typedef union {
  struct {
    uint32_t IDE_BIST_DONE_OUT_FRC : 1;
    ///< When asserted, indicates that the BIST operation is finished.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t DETECTED_WRITE_ACCESS_OUT_FRC : 1;
    ///< Write Access Detection. Attempts to modify IDE registers, BARs, and
    ///< other structures that could affect the security of the device or an
    ///< IDE Stream must be detected.                  Applicable only to accesses
    ///< from the wire
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t  : 30;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
  } ;
  uint32_t value;
} pcie_top_gpreg_intr0_force_reg_t;

#define PCIE_TOP_GPREG_INTR0_FORCE_DEFAULT (0x00000000U)
#define PCIE_TOP_GPREG_INTR0_FORCE_RD_MASK (0x00000003U)
#define PCIE_TOP_GPREG_INTR0_FORCE_WR_MASK (0x00000003U)


///< When asserted, indicates that the BIST operation is finished.
#define PCIE_TOP_GPREG_INTR0_FORCE_IDE_BIST_DONE_OUT_FRC_BF_OFF ( 0)
#define PCIE_TOP_GPREG_INTR0_FORCE_IDE_BIST_DONE_OUT_FRC_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_FORCE_IDE_BIST_DONE_OUT_FRC_BF_MSK (0x00000001)
#define PCIE_TOP_GPREG_INTR0_FORCE_IDE_BIST_DONE_OUT_FRC_BF_DEF (0x00000000)

///< Write Access Detection. Attempts to modify IDE registers, BARs, and
///< other structures that could affect the security of the device or an
///< IDE Stream must be detected.                  Applicable only to accesses
///< from the wire
#define PCIE_TOP_GPREG_INTR0_FORCE_DETECTED_WRITE_ACCESS_OUT_FRC_BF_OFF ( 1)
#define PCIE_TOP_GPREG_INTR0_FORCE_DETECTED_WRITE_ACCESS_OUT_FRC_BF_WID ( 1)
#define PCIE_TOP_GPREG_INTR0_FORCE_DETECTED_WRITE_ACCESS_OUT_FRC_BF_MSK (0x00000002)
#define PCIE_TOP_GPREG_INTR0_FORCE_DETECTED_WRITE_ACCESS_OUT_FRC_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define PCIE_TOP_GPREG_SCRATCH0_REG ((pcie_top_gpreg_scratch0_reg_t*) PCIE_TOP_GPREG_SCRATCH0_ADR)
#define PCIE_TOP_GPREG_SCRATCH1_REG ((pcie_top_gpreg_scratch1_reg_t*) PCIE_TOP_GPREG_SCRATCH1_ADR)
#define PCIE_TOP_GPREG_CTL_0_REG ((pcie_top_gpreg_ctl_0_reg_t*) PCIE_TOP_GPREG_CTL_0_ADR)
#define PCIE_TOP_GPREG_CTL_1_S_REG ((pcie_top_gpreg_ctl_1_s_reg_t*) PCIE_TOP_GPREG_CTL_1_S_ADR)
#define PCIE_TOP_GPREG_CTL_RWM_0_S_REG ((pcie_top_gpreg_ctl_rwm_0_s_reg_t*) PCIE_TOP_GPREG_CTL_RWM_0_S_ADR)
#define PCIE_TOP_GPREG_RO_0_REG ((pcie_top_gpreg_ro_0_reg_t*) PCIE_TOP_GPREG_RO_0_ADR)
#define PCIE_TOP_GPREG_RO_1_REG ((pcie_top_gpreg_ro_1_reg_t*) PCIE_TOP_GPREG_RO_1_ADR)
#define PCIE_TOP_GPREG_RO_2_REG ((pcie_top_gpreg_ro_2_reg_t*) PCIE_TOP_GPREG_RO_2_ADR)
#define PCIE_TOP_GPREG_RO_3_REG ((pcie_top_gpreg_ro_3_reg_t*) PCIE_TOP_GPREG_RO_3_ADR)
#define PCIE_TOP_GPREG_RO_4_REG ((pcie_top_gpreg_ro_4_reg_t*) PCIE_TOP_GPREG_RO_4_ADR)
#define PCIE_TOP_GPREG_RO_5_REG ((pcie_top_gpreg_ro_5_reg_t*) PCIE_TOP_GPREG_RO_5_ADR)
#define PCIE_TOP_GPREG_INTR0_STAT_REG ((pcie_top_gpreg_intr0_stat_reg_t*) PCIE_TOP_GPREG_INTR0_STAT_ADR)
#define PCIE_TOP_GPREG_INTR0_HIGH_EN_REG ((pcie_top_gpreg_intr0_high_en_reg_t*) PCIE_TOP_GPREG_INTR0_HIGH_EN_ADR)
#define PCIE_TOP_GPREG_INTR0_LOW_EN_REG ((pcie_top_gpreg_intr0_low_en_reg_t*) PCIE_TOP_GPREG_INTR0_LOW_EN_ADR)
#define PCIE_TOP_GPREG_INTR0_CLR_REG ((pcie_top_gpreg_intr0_clr_reg_t*) PCIE_TOP_GPREG_INTR0_CLR_ADR)
#define PCIE_TOP_GPREG_INTR0_FORCE_REG ((pcie_top_gpreg_intr0_force_reg_t*) PCIE_TOP_GPREG_INTR0_FORCE_ADR)

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    pcie_top_gpreg_scratch0_reg_t PCIE_TOP_SCRATCH0; /*< Address offset = 0x0 */
    pcie_top_gpreg_scratch1_reg_t PCIE_TOP_SCRATCH1; /*< Address offset = 0x4 */
    const uint8_t        reservedArea0 [248]; /*< Address offset = 0x8 */
    pcie_top_gpreg_ctl_0_reg_t PCIE_TOP_CTL_0; /*< Address offset = 0x100 */
    pcie_top_gpreg_ctl_1_s_reg_t PCIE_TOP_CTL_1_S; /*< Address offset = 0x104 */
    const uint8_t        reservedArea1 [232]; /*< Address offset = 0x108 */
    pcie_top_gpreg_ctl_rwm_0_s_reg_t PCIE_TOP_CTL_RWM_0_S; /*< Address offset = 0x1f0 */
    const uint8_t        reservedArea2 [12];  /*< Address offset = 0x1f4 */
    pcie_top_gpreg_ro_0_reg_t PCIE_TOP_RO_0; /*< Address offset = 0x200 */
    pcie_top_gpreg_ro_1_reg_t PCIE_TOP_RO_1; /*< Address offset = 0x204 */
    pcie_top_gpreg_ro_2_reg_t PCIE_TOP_RO_2; /*< Address offset = 0x208 */
    pcie_top_gpreg_ro_3_reg_t PCIE_TOP_RO_3; /*< Address offset = 0x20c */
    pcie_top_gpreg_ro_4_reg_t PCIE_TOP_RO_4; /*< Address offset = 0x210 */
    pcie_top_gpreg_ro_5_reg_t PCIE_TOP_RO_5; /*< Address offset = 0x214 */
    const uint8_t        reservedArea3 [488]; /*< Address offset = 0x218 */
    pcie_top_gpreg_intr0_stat_reg_t PCIE_TOP_INTR0_STAT; /*< Address offset = 0x400 */
    pcie_top_gpreg_intr0_high_en_reg_t PCIE_TOP_INTR0_HIGH_EN; /*< Address offset = 0x404 */
    pcie_top_gpreg_intr0_low_en_reg_t PCIE_TOP_INTR0_LOW_EN; /*< Address offset = 0x408 */
    pcie_top_gpreg_intr0_clr_reg_t PCIE_TOP_INTR0_CLR; /*< Address offset = 0x40c */
    pcie_top_gpreg_intr0_force_reg_t PCIE_TOP_INTR0_FORCE; /*< Address offset = 0x410 */
} pcie_top_gpreg_t;     // size: 0x0040

// AddressSpace struct pointer
//
#define DLNK_PCIE_TOP_GPREG  ((pcie_top_gpreg_t*) DLNK_PCIE_TOP_GPREG_BASE)

// ******************************************* /Address Space

#endif      // _PCIE_TOP_GPREG_H_

