#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Dec 11 16:53:31 2025
# Process ID         : 94881
# Current directory  : /home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.runs/design_1_control_servos_0_3_synth_1
# Command line       : vivado -log design_1_control_servos_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_control_servos_0_3.tcl
# Log file           : /home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.runs/design_1_control_servos_0_3_synth_1/design_1_control_servos_0_3.vds
# Journal file       : /home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.runs/design_1_control_servos_0_3_synth_1/vivado.jou
# Running On         : pcb07-062-06
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz
# CPU Frequency      : 4499.976 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 33204 MB
# Swap memory        : 16806 MB
# Total Virtual      : 50011 MB
# Available Virtual  : 42266 MB
#-----------------------------------------------------------
source design_1_control_servos_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.422 ; gain = 53.836 ; free physical = 19130 ; free virtual = 39371
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/master26/ems26/p.penet/Desktop/ip_repo/control_servos_3_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/master26/ems26/p.penet/Desktop/ip_repo/control_servo_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/master26/ems26/p.penet/Desktop/ip_repo/control_servo-2_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_control_servos_0_3
Command: synth_design -top design_1_control_servos_0_3 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 94940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2355.684 ; gain = 419.797 ; free physical = 17390 ; free virtual = 37631
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_control_servos_0_3' [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ip/design_1_control_servos_0_3/synth/design_1_control_servos_0_3.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'control_servos' declared at '/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos.vhd:5' bound to instance 'U0' of component 'control_servos' [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ip/design_1_control_servos_0_3/synth/design_1_control_servos_0_3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'control_servos' [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos.vhd:51]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'control_servos_slave_lite_v3_0_S00_AXI' declared at '/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:5' bound to instance 'control_servos_slave_lite_v3_0_S00_AXI_inst' of component 'control_servos_slave_lite_v3_0_S00_AXI' [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos.vhd:90]
INFO: [Synth 8-638] synthesizing module 'control_servos_slave_lite_v3_0_S00_AXI' [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:87]
INFO: [Synth 8-226] default block is never used [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:226]
WARNING: [Synth 8-614] signal 'slv_reg0' is read in the process but is not in the sensitivity list [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:335]
WARNING: [Synth 8-614] signal 'pwm_left' is read in the process but is not in the sensitivity list [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:335]
WARNING: [Synth 8-614] signal 'pwm_stable' is read in the process but is not in the sensitivity list [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:335]
WARNING: [Synth 8-614] signal 'pwm_right' is read in the process but is not in the sensitivity list [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'control_servos_slave_lite_v3_0_S00_AXI' (0#1) [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'control_servos' (0#1) [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_control_servos_0_3' (0#1) [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ip/design_1_control_servos_0_3/synth/design_1_control_servos_0_3.vhd:84]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module control_servos_slave_lite_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module control_servos_slave_lite_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module control_servos_slave_lite_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module control_servos_slave_lite_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module control_servos_slave_lite_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module control_servos_slave_lite_v3_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2434.652 ; gain = 498.766 ; free physical = 17294 ; free virtual = 37535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2449.496 ; gain = 513.609 ; free physical = 17282 ; free virtual = 37523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2449.496 ; gain = 513.609 ; free physical = 17282 ; free virtual = 37523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2449.496 ; gain = 0.000 ; free physical = 17282 ; free virtual = 37523
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.246 ; gain = 0.000 ; free physical = 17135 ; free virtual = 37376
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2597.246 ; gain = 0.000 ; free physical = 17127 ; free virtual = 37368
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2597.246 ; gain = 661.359 ; free physical = 17046 ; free virtual = 37288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2605.250 ; gain = 669.363 ; free physical = 17046 ; free virtual = 37288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2605.250 ; gain = 669.363 ; free physical = 17046 ; free virtual = 37288
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'control_servos_slave_lite_v3_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'control_servos_slave_lite_v3_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'control_servos_slave_lite_v3_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'control_servos_slave_lite_v3_0_S00_AXI'
WARNING: [Synth 8-327] inferring latch for variable 'servo_0_reg' [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:370]
WARNING: [Synth 8-327] inferring latch for variable 'servo_1_reg' [/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.gen/sources_1/bd/design_1/ipshared/f3a0/hdl/control_servos_slave_lite_v3_0_S00_AXI.vhd:378]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.250 ; gain = 669.363 ; free physical = 17057 ; free virtual = 37300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_control_servos_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_control_servos_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_control_servos_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_control_servos_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_control_servos_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_control_servos_0_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.250 ; gain = 669.363 ; free physical = 17056 ; free virtual = 37299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2630.250 ; gain = 694.363 ; free physical = 16965 ; free virtual = 37208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2631.250 ; gain = 695.363 ; free physical = 16965 ; free virtual = 37208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2648.273 ; gain = 712.387 ; free physical = 16957 ; free virtual = 37200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.086 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.086 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.086 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.086 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.086 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.086 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    36|
|2     |LUT1   |     8|
|3     |LUT2   |   148|
|4     |LUT3   |     1|
|5     |LUT4   |     4|
|6     |LUT5   |     4|
|7     |LUT6   |    61|
|8     |FDCE   |    68|
|9     |FDRE   |   141|
|10    |FDSE   |     1|
|11    |LD     |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.086 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2803.086 ; gain = 719.449 ; free physical = 16845 ; free virtual = 37090
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.094 ; gain = 867.199 ; free physical = 16845 ; free virtual = 37090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.094 ; gain = 0.000 ; free physical = 17002 ; free virtual = 37248
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2859.113 ; gain = 0.000 ; free physical = 17004 ; free virtual = 37250
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

Synth Design complete | Checksum: aac5cd35
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2859.113 ; gain = 1109.879 ; free physical = 17004 ; free virtual = 37250
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1701.444; main = 1680.433; forked = 226.227
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4145.191; main = 2859.117; forked = 1539.938
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2883.125 ; gain = 0.000 ; free physical = 17002 ; free virtual = 37248
INFO: [Common 17-1381] The checkpoint '/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.runs/design_1_control_servos_0_3_synth_1/design_1_control_servos_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_control_servos_0_3, cache-ID = f2962fe178b12018
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.125 ; gain = 0.000 ; free physical = 17000 ; free virtual = 37246
INFO: [Common 17-1381] The checkpoint '/home/master26/ems26/p.penet/Desktop/plane_proj_spi/plane_proj_spi.runs/design_1_control_servos_0_3_synth_1/design_1_control_servos_0_3.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_control_servos_0_3_utilization_synth.rpt -pb design_1_control_servos_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 16:54:04 2025...
