Archive member included to satisfy reference by file (symbol)

.\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (UART_Start)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
                              .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o) (UART_UartInit)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (LED_1_Write)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                              .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o (CySysClkWriteImoFreq)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (CySysPmDeepSleep)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                              .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o (CySysClkWcoStart)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (TARGET_DETECT_Read)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (PHASE_DETECT_Read)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (PHASE_DETECT_INT_StartEx)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (TCPWM_1_Start)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (timerInt_StartEx)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
                              .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o (CyDelayCycles)
.\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
                              .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o) (UART_SpiUartReadRxData)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
                              .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o) (__aeabi_uidiv)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
                              .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o) (__aeabi_idiv)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o (memcpy)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (memset)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text          0x00000000       0x78 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\main.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\main.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYCONFIGCPY
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYCONFIGCPYCODE
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .data          0x00000000        0x4 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .text._exit    0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .text._sbrk    0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .text.UART_Stop
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .text.UART_SetRxFifoLevel
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .text.UART_SetTxFifoLevel
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .text.UART_ScbModeStop
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartStop
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartSetRxAddress
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartSetRxAddressMask
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartGetChar
                0x00000000       0x40 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartGetByte
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartSetRtsPolarity
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartSetRtsFifoLevel
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartPutCRLF
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartEnableCts
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartDisableCts
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartSetCtsPolarity
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text.UART_UartSendBreakBlocking
                0x00000000       0x7c .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .text.LED_1_SetDriveMode
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .text.LED_1_Read
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .text.LED_1_ReadDataReg
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .text.LED_1_SetInterruptMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .text.LED_1_ClearInterrupt
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .bss           0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkImoStart
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkImoStop
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkWriteHfclkDirect
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysEnablePumpClock
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkGetSysclkSource
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkEcoStop
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysClkWriteEcoDiv
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysLvdEnable
                0x00000000       0x64 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysLvdDisable
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysLvdGetInterruptSource
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysLvdClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysGetResetReason
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntSetPriority
                0x00000000       0xa8 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntDisable
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntSetPending
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntClearPending
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x84 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x60 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickClear
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0xc0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetRamAccessArbPriority
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetFlashAccessArbPriority
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetDmacAccessArbPriority
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysSetPeripheralAccessArbPriority
                0x00000000       0xa0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmHibPinsDisableInputBuf
                0x00000000       0x7c .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmSleep
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmHibernate
                0x00000000       0x70 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmStop
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmSetWakeupPolarity
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmGetResetReason
                0x00000000       0x40 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmFreezeIo
                0x00000000       0x5c .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CySysPmUnfreezeIo
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .rodata        0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStart
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStop
                0x00000000       0x60 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStartMeasurement
                0x00000000       0x6c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloStopMeasurement
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloCompensate
                0x00000000      0x158 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloEnabled
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloTrim
                0x00000000      0x124 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloUpdateTrimReg
                0x00000000       0xfc .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkIloRestoreFactoryTrim
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkGetLfclkSource
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkSetLfclkSource
                0x00000000       0x54 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoStop
                0x00000000       0x60 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoEnabled
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoClockOutSelect
                0x00000000       0x40 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetEnabledStatus
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetMode
                0x00000000       0x5c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetMode
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetClearOnMatch
                0x00000000       0x6c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetClearOnMatch
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtEnable
                0x00000000       0x60 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtDisable
                0x00000000       0x6c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetCascade
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetCascade
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetMatch
                0x00000000       0x90 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetToggleBit
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetToggleBit
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetMatch
                0x00000000       0x40 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetCount
                0x00000000       0x54 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetInterruptSource
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtResetCounters
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtSetInterruptCallback
                0x00000000       0x40 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtGetInterruptCallback
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtEnableCounterIsr
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtDisableCounterIsr
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWatchdogFeed
                0x00000000       0x8c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkLfclkPosedgeCatch
                0x00000000       0x98 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkLfclkPosedgeRestore
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerDelay
                0x00000000       0x68 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysTimerDelayUntilMatch
                0x00000000       0xb0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .text.TARGET_DETECT_SetDriveMode
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .text.TARGET_DETECT_Write
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .text.TARGET_DETECT_ReadDataReg
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .text.TARGET_DETECT_SetInterruptMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .text.TARGET_DETECT_ClearInterrupt
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .text.PHASE_DETECT_SetDriveMode
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .text.PHASE_DETECT_Write
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .text.PHASE_DETECT_ReadDataReg
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .text.PHASE_DETECT_SetInterruptMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_Start
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_Stop
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_Interrupt
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_GetVector
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_GetPriority
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_GetState
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_SetPending
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text.PHASE_DETECT_INT_ClearPending
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_Stop
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetQDMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetPrescaler
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetOneShot
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetPWMMode
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetPWMSyncKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetPWMStopOnKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetPWMDeadTime
                0x00000000       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetPWMInvert
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadCounter
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetCounterMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadPeriod
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetCompareSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_WritePeriodBuf
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadPeriodBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetPeriodSwap
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_WriteCompare
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadCompare
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_WriteCompareBuf
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadCompareBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadCapture
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadCaptureBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetCaptureMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetReloadMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetStartMode
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetStopMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetCountMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_ReadStatus
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_GetInterruptSourceMasked
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_GetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text.TCPWM_1_SetInterrupt
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_Start
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_Stop
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_Interrupt
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_GetVector
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_GetPriority
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_GetState
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_SetPending
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .text.timerInt_ClearPending
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartReadRxData
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartGetRxBufferSize
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartClearRxBuffer
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartPutArray
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartGetTxBufferSize
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartClearTxBuffer
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartDisableIntRx
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text.UART_SpiUartDisableIntTx
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .text          0x00000000      0x114 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .text          0x00000000      0x1d4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .text          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text.memcpy   0x00000000       0x12 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00040000         xr
ram              0x20000000         0x00008000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
START GROUP
LOAD .\CortexM0\ARM_GCC_541\Debug\main.o
LOAD .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
LOAD .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
LOAD .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
LOAD .\CortexM0\ARM_GCC_541\Debug\Design01.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BLE_v3_66\Library\gccCyBLEStack_BLE_SOC_PERIPHERAL.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000100                CY_FLASH_ROW_SIZE = 0x100
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                0x00000000                CY_APP_FOR_STACK_AND_COPIER = 0x0
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20008000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0001ff00                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000001                cy_project_type_bootloader = (appl_start == 0x0)?0x1:0x0
                0x00000000                cy_project_type_app_for_stack_and_copier = (CY_APP_FOR_STACK_AND_COPIER == 0x1)?0x1:0x0

.text           0x00000000     0x11f4
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010        0x8 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.psocinit)
 .psocinit      0x00000018      0x25c .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x0000012c                cyfitter_cfg
                0x00000274                . = MAX (., 0x100)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000274       0x60 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text.phaseDetect_interruptHandler
                0x000002d4       0x28 .\CortexM0\ARM_GCC_541\Debug\main.o
                0x000002d4                phaseDetect_interruptHandler
 .text.Timer_interruptHandler
                0x000002fc       0x10 .\CortexM0\ARM_GCC_541\Debug\main.o
                0x000002fc                Timer_interruptHandler
 .text.main     0x0000030c       0x88 .\CortexM0\ARM_GCC_541\Debug\main.o
                0x0000030c                main
 .text.CYMEMZERO
                0x00000394       0x20 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.AnalogSetDefault
                0x000003b4       0x28 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.IntDefaultHandler
                0x000003dc       0x14 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x000003dc                IntDefaultHandler
 .text.Start_c  0x000003f0       0x98 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x000003f0                Start_c
 .text.initialize_psoc
                0x00000488       0x70 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00000488                initialize_psoc
 .text.UART_Init
                0x000004f8       0x10 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
                0x000004f8                UART_Init
 .text.UART_Enable
                0x00000508       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
                0x00000508                UART_Enable
 .text.UART_Start
                0x0000052c       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
                0x0000052c                UART_Start
 .text.UART_ScbEnableIntr
                0x00000550        0xc .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .text.UART_ScbModePostEnable
                0x0000055c       0x10 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .text.UART_UartInit
                0x0000056c       0xc4 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
                0x0000056c                UART_UartInit
 .text.UART_UartPostEnable
                0x00000630       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
                0x00000630                UART_UartPostEnable
 .text.UART_UartPutString
                0x00000664       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
                0x00000664                UART_UartPutString
 .text.LED_1_Write
                0x0000069c       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
                0x0000069c                LED_1_Write
 .text.CySysClkWriteSysclkDiv
                0x000006e8       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000006e8                CySysClkWriteSysclkDiv
 .text.CySysClkWriteImoFreq
                0x00000730      0x1e4 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000730                CySysClkWriteImoFreq
 .text.CySysClkEcoStart
                0x00000914       0x74 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000914                CySysClkEcoStart
 .text.CySysClkEcoReadStatus
                0x00000988       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000988                CySysClkEcoReadStatus
 .text.CyIntSetVector
                0x000009a8       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000009a8                CyIntSetVector
 .text.CyIntEnable
                0x000009f4       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000009f4                CyIntEnable
 .text.CyHalt   0x00000a20       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000a20                CyHalt
 .text.CyDelay  0x00000a38       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000a38                CyDelay
 .text.CyDelayUs
                0x00000a84       0x28 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000a84                CyDelayUs
 .text.CySysPmDeepSleep
                0x00000aac       0x6c .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
                0x00000aac                CySysPmDeepSleep
 .text.CySysClkWcoSetHighPowerMode
                0x00000b18       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoSetLowPowerMode
                0x00000b64       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysClkWcoStart
                0x00000bb0       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000bb0                CySysClkWcoStart
 .text.CySysClkWcoSetPowerMode
                0x00000bd0       0x40 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000bd0                CySysClkWcoSetPowerMode
 .text.CySysWdtLock
                0x00000c10       0x34 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000c10                CySysWdtLock
 .text.CySysWdtLocked
                0x00000c44       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .text.CySysWdtUnlock
                0x00000c64       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000c64                CySysWdtUnlock
 .text.CySysWdtClearInterrupt
                0x00000cb4       0x70 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000cb4                CySysWdtClearInterrupt
 .text.CySysWdtIsr
                0x00000d24       0xec .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                0x00000d24                CySysWdtIsr
 .text.TARGET_DETECT_Read
                0x00000e10       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
                0x00000e10                TARGET_DETECT_Read
 .text.PHASE_DETECT_Read
                0x00000e2c       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
                0x00000e2c                PHASE_DETECT_Read
 .text.PHASE_DETECT_ClearInterrupt
                0x00000e48       0x30 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
                0x00000e48                PHASE_DETECT_ClearInterrupt
 .text.PHASE_DETECT_INT_StartEx
                0x00000e78       0x28 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
                0x00000e78                PHASE_DETECT_INT_StartEx
 .text.PHASE_DETECT_INT_SetVector
                0x00000ea0       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
                0x00000ea0                PHASE_DETECT_INT_SetVector
 .text.PHASE_DETECT_INT_SetPriority
                0x00000ebc       0x4c .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
                0x00000ebc                PHASE_DETECT_INT_SetPriority
 .text.PHASE_DETECT_INT_Enable
                0x00000f08       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
                0x00000f08                PHASE_DETECT_INT_Enable
 .text.PHASE_DETECT_INT_Disable
                0x00000f1c       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
                0x00000f1c                PHASE_DETECT_INT_Disable
 .text.TCPWM_1_Init
                0x00000f30       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00000f30                TCPWM_1_Init
 .text.TCPWM_1_Enable
                0x00000f68       0x3c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00000f68                TCPWM_1_Enable
 .text.TCPWM_1_Start
                0x00000fa4       0x24 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00000fa4                TCPWM_1_Start
 .text.TCPWM_1_WriteCounter
                0x00000fc8       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00000fc8                TCPWM_1_WriteCounter
 .text.TCPWM_1_WritePeriod
                0x00000fe8       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00000fe8                TCPWM_1_WritePeriod
 .text.TCPWM_1_TriggerCommand
                0x00001008       0x3c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00001008                TCPWM_1_TriggerCommand
 .text.TCPWM_1_SetInterruptMode
                0x00001044       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00001044                TCPWM_1_SetInterruptMode
 .text.TCPWM_1_ClearInterrupt
                0x00001060       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x00001060                TCPWM_1_ClearInterrupt
 .text.timerInt_StartEx
                0x0000107c       0x28 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
                0x0000107c                timerInt_StartEx
 .text.timerInt_SetVector
                0x000010a4       0x1c .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
                0x000010a4                timerInt_SetVector
 .text.timerInt_SetPriority
                0x000010c0       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
                0x000010c0                timerInt_SetPriority
 .text.timerInt_Enable
                0x00001110       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
                0x00001110                timerInt_Enable
 .text.timerInt_Disable
                0x00001128       0x18 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
                0x00001128                timerInt_Disable
 .text          0x00001140       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
                0x00001140                CyDelayCycles
                0x00001152                CyEnterCriticalSection
                0x0000115a                CyExitCriticalSection
 .text.UART_SpiUartWriteTxData
                0x00001160       0x2c .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
                0x00001160                UART_SpiUartWriteTxData
 .text.__errno  0x0000118c        0xc c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                0x0000118c                __errno
 .text.__libc_init_array
                0x00001198       0x4c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                0x00001198                __libc_init_array
 .text.memset   0x000011e4       0x10 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
                0x000011e4                memset
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x000011f4        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x000011f4        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x000011f4        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x000011f4        0x0
 .v4_bx         0x000011f4        0x0 linker stubs

.iplt           0x000011f4        0x0
 .iplt          0x000011f4        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x000011f4        0x4
 *(.eh_frame)
 .eh_frame      0x000011f4        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .eh_frame      0x000011f4        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x000011f8                __exidx_end = .

.rodata         0x000011f8       0xb0
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x000011f8       0x40 .\CortexM0\ARM_GCC_541\Debug\main.o
 .rodata        0x00001238        0xc .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .rodata        0x00001244       0x2e .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00001244                cyImoFreqMhz2Reg
 .rodata.str1.1
                0x00001272        0x2 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x00001274                . = ALIGN (0x4)
 *(.init)
 .init          0x00001274        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x00001274                _init
 .init          0x00001278        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x00001280                . = ALIGN (0x4)
                0x00001280                __preinit_array_start = .
 *(.preinit_array)
                0x00001280                __preinit_array_end = .
                0x00001280                . = ALIGN (0x4)
                0x00001280                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x00001280        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .init_array    0x00001284        0x4 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00001288                __init_array_end = .
                0x00001288                . = ALIGN (0x4)
 *(.fini)
 .fini          0x00001288        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x00001288                _fini
 .fini          0x0000128c        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x00001294                . = ALIGN (0x4)
                0x00001294                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x00001294        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x00001298                __fini_array_end = .
                0x00001298                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x00001298                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x00001298                . = ALIGN (0x4)
                0x00001298                __cy_regions = .
                0x00001298        0x4 LONG 0x12a8 __cy_region_init_ram
                0x0000129c        0x4 LONG 0x200000c8 __cy_region_start_data
                0x000012a0        0x4 LONG 0x88 __cy_region_init_size_ram
                0x000012a4        0x4 LONG 0x50 __cy_region_zero_size_ram
                0x000012a8                __cy_regions_end = .
                0x000012a8                . = ALIGN (0x8)
                0x000012a8                _etext = .

.cy_checksum_exclude
                0x000012a8        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x20000000       0xc0
                0x20000000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x20000000       0xc0 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x20000000                CyRamVectors

.noinit         0x200000c0        0x4
 *(.noinit)
 .noinit        0x200000c0        0x4 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o

.data           0x200000c8       0x88 load address 0x000012a8
                0x200000c8                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x200000c8        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .jcr           0x200000c8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x200000cc       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x200000cc                cydelayFreqHz
                0x200000d0                cydelayFreqKhz
                0x200000d4                cydelayFreqMhz
                0x200000d8                cydelay32kMs
                0x200000dc                CySysClkPumpConfig
 .data          0x200000e0        0x8 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .data.impure_data
                0x200000e8       0x60 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x20000148        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x20000148                _impure_ptr
                0x20000150                . = ALIGN (0x8)
 *fill*         0x2000014c        0x4 
 *(.ram)
                0x20000150                _edata = .

.igot.plt       0x20000150        0x0 load address 0x00001330
 .igot.plt      0x20000150        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.bss            0x20000150       0x50 load address 0x00001330
                0x20000150                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x20000150       0x1c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .bss           0x2000016c        0x1 .\CortexM0\ARM_GCC_541\Debug\main.o
 *fill*         0x2000016d        0x1 
 .bss           0x2000016e        0x4 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
                0x2000016e                UART_initVar
                0x20000170                UART_IntrTxMask
 *fill*         0x20000172        0x2 
 .bss           0x20000174       0x28 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .bss           0x2000019c        0x1 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                0x2000019c                TCPWM_1_initVar
 *(COMMON)
                0x200001a0                . = ALIGN (0x8)
 *fill*         0x2000019d        0x3 
 *(.ram.b)
                0x200001a0                _end = .
                0x200001a0                __end = .
                0x200001a0                PROVIDE (end, .)
                0x200001a0                PROVIDE (__bss_end__, .)
                0x000012a8                __cy_region_init_ram = LOADADDR (.data)
                0x00000088                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000050                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x200001a0       0x80 load address 0x00001330
                0x200001a0                . = _end
                0x20000220                . = (. + 0x80)
 *fill*         0x200001a0       0x80 
                0x20000220                __cy_heap_limit = .

.stack          0x20007800      0x800
                0x20007800                __cy_stack_limit = .
                0x20008000                . = (. + 0x800)
 *fill*         0x20007800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)
                0x0003ffc0                cyloadermeta_start = (cy_project_type_bootloader || cy_project_type_app_for_stack_and_copier)?(LENGTH (rom) - CY_METADATA_SIZE):0xf0000000

.cyloadermeta
 *(.cyloadermeta)
                0x0003ffc0                cyloadablemeta_start = cy_project_type_app_for_stack_and_copier?((LENGTH (rom) - CY_FLASH_ROW_SIZE) - CY_METADATA_SIZE):((LENGTH (rom) - (CY_FLASH_ROW_SIZE * (CY_APPL_NUM - 0x1))) - CY_METADATA_SIZE)

.cyloadablemeta
 *(.cyloadablemeta)

.cyflashprotect
                0x90400000       0x80
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000       0x80 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                0x90500000                cy_metadata

.cychipprotect  0x90600000        0x1
 *(.cychipprotect)
 .cychipprotect
                0x90600000        0x1 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                0x90600000                cy_meta_chipprotect

.rel.dyn        0x00001330        0x0 load address 0x90600004
 .rel.iplt      0x00001330        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0x940
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_aranges
                0x00000030       0x48 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_aranges
                0x00000078       0x18 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_aranges
                0x00000090       0x48 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_aranges
                0x000000d8       0x60 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .debug_aranges
                0x00000138       0x90 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .debug_aranges
                0x000001c8       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .debug_aranges
                0x00000210      0x1d0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_aranges
                0x000003e0       0x60 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_aranges
                0x00000440      0x198 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_aranges
                0x000005d8       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .debug_aranges
                0x00000620       0x48 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .debug_aranges
                0x00000668       0x80 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .debug_aranges
                0x000006e8      0x158 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .debug_aranges
                0x00000840       0x80 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .debug_aranges
                0x000008c0       0x20 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_aranges
                0x000008e0       0x60 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x38e3
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x305 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_info    0x00000305      0x259 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_info    0x0000055e       0xf8 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_info    0x00000656      0x312 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_info    0x00000968      0x1ca .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .debug_info    0x00000b32      0x320 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .debug_info    0x00000e52      0x19a .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .debug_info    0x00000fec      0xab6 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_info    0x00001aa2      0x218 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_info    0x00001cba      0xab3 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_info    0x0000276d      0x19a .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .debug_info    0x00002907      0x19a .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .debug_info    0x00002aa1      0x24d .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .debug_info    0x00002cee      0x6fb .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .debug_info    0x000033e9      0x24d .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .debug_info    0x00003636       0x95 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_info    0x000036cb      0x218 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)

.debug_abbrev   0x00000000     0x11bd
 *(.debug_abbrev)
 .debug_abbrev  0x00000000       0xb3 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_abbrev  0x000000b3      0x136 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_abbrev  0x000001e9       0x5d .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_abbrev  0x00000246      0x1c8 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_abbrev  0x0000040e       0xcb .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .debug_abbrev  0x000004d9       0xfd .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .debug_abbrev  0x000005d6       0xaa .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .debug_abbrev  0x00000680      0x19a .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_abbrev  0x0000081a      0x101 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_abbrev  0x0000091b      0x22a .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_abbrev  0x00000b45       0xaa .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .debug_abbrev  0x00000bef       0xaa .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .debug_abbrev  0x00000c99      0x16a .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .debug_abbrev  0x00000e03       0xfc .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .debug_abbrev  0x00000eff      0x16a .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .debug_abbrev  0x00001069       0x14 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_abbrev  0x0000107d      0x140 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)

.debug_line     0x00000000     0x20f7
 *(.debug_line)
 .debug_line    0x00000000      0x1ad .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_line    0x000001ad      0x17d .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_line    0x0000032a      0x141 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_line    0x0000046b      0x1d0 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_line    0x0000063b      0x105 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .debug_line    0x00000740      0x1c3 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .debug_line    0x00000903       0xbd .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .debug_line    0x000009c0      0x57d .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_line    0x00000f3d      0x15f .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_line    0x0000109c      0x721 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_line    0x000017bd       0xc5 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .debug_line    0x00001882       0xc4 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .debug_line    0x00001946      0x15f .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .debug_line    0x00001aa5      0x370 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .debug_line    0x00001e15      0x157 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .debug_line    0x00001f6c       0x68 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_line    0x00001fd4      0x123 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)

.debug_frame    0x00000000     0x1fa8
 *(.debug_frame)
 .debug_frame   0x00000000       0x64 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_frame   0x00000064       0xc8 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_frame   0x0000012c       0xc8 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_frame   0x000001f4      0x114 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .debug_frame   0x00000308      0x1dc .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .debug_frame   0x000004e4       0xc8 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .debug_frame   0x000005ac      0x6c4 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_frame   0x00000c70      0x140 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_frame   0x00000db0      0x5f8 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_frame   0x000013a8       0xc8 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .debug_frame   0x00001470       0xc8 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .debug_frame   0x00001538      0x190 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .debug_frame   0x000016c8      0x52c .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .debug_frame   0x00001bf4      0x190 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .debug_frame   0x00001d84      0x128 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .debug_frame   0x00001eac       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .debug_frame   0x00001ecc       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .debug_frame   0x00001eec       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00001f0c       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x00001f34       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x00001f60       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x00001f88       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)

.debug_str      0x00000000     0x2850
 *(.debug_str)
 .debug_str     0x00000000      0xb52 .\CortexM0\ARM_GCC_541\Debug\main.o
                                0xb9a (size before relaxing)
 .debug_str     0x00000b52       0xb6 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
                                0x24a (size before relaxing)
 .debug_str     0x00000c08       0x59 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                                0x1cd (size before relaxing)
 .debug_str     0x00000c61      0x11f .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                                0x2d3 (size before relaxing)
 .debug_str     0x00000d80       0xe5 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
                                0x27f (size before relaxing)
 .debug_str     0x00000e65      0x1d0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
                                0x382 (size before relaxing)
 .debug_str     0x00001035       0xb6 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
                                0x23b (size before relaxing)
 .debug_str     0x000010eb      0x5fc .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                                0x7c2 (size before relaxing)
 .debug_str     0x000016e7       0xdb .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
                                0x294 (size before relaxing)
 .debug_str     0x000017c2      0x710 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
                                0x8ff (size before relaxing)
 .debug_str     0x00001ed2       0xbf .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
                                0x273 (size before relaxing)
 .debug_str     0x00001f91       0xb8 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
                                0x26c (size before relaxing)
 .debug_str     0x00002049      0x18f .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
                                0x35c (size before relaxing)
 .debug_str     0x000021d8      0x43a .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
                                0x5dd (size before relaxing)
 .debug_str     0x00002612      0x110 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
                                0x2ec (size before relaxing)
 .debug_str     0x00002722      0x12e .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
                                0x2d3 (size before relaxing)

.debug_loc
 *(.debug_loc)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0x818
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_ranges  0x00000020       0x38 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_ranges  0x00000058       0x38 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_ranges  0x00000090       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .debug_ranges  0x000000e0       0x80 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .debug_ranges  0x00000160       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .debug_ranges  0x00000198      0x1c0 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_ranges  0x00000358       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_ranges  0x000003a8      0x188 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .debug_ranges  0x00000530       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .debug_ranges  0x00000568       0x38 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .debug_ranges  0x000005a0       0x70 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .debug_ranges  0x00000610      0x148 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .debug_ranges  0x00000758       0x70 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .debug_ranges  0x000007c8       0x50 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM0\ARM_GCC_541\Debug\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x28
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .ARM.attributes
                0x0000001e       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.attributes
                0x00000065       0x31 .\CortexM0\ARM_GCC_541\Debug\main.o
 .ARM.attributes
                0x00000096       0x31 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .ARM.attributes
                0x000000c7       0x31 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .ARM.attributes
                0x000000f8       0x31 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .ARM.attributes
                0x00000129       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART.o)
 .ARM.attributes
                0x0000015a       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_UART.o)
 .ARM.attributes
                0x0000018b       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(LED_1.o)
 .ARM.attributes
                0x000001bc       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .ARM.attributes
                0x000001ed       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .ARM.attributes
                0x0000021e       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyLFClk.o)
 .ARM.attributes
                0x0000024f       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TARGET_DETECT.o)
 .ARM.attributes
                0x00000280       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT.o)
 .ARM.attributes
                0x000002b1       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(PHASE_DETECT_INT.o)
 .ARM.attributes
                0x000002e2       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(TCPWM_1.o)
 .ARM.attributes
                0x00000313       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(timerInt.o)
 .ARM.attributes
                0x00000344       0x21 .\CortexM0\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x00000365       0x31 .\CortexM0\ARM_GCC_541\Debug\Design01.a(UART_SPI_UART.o)
 .ARM.attributes
                0x00000396       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .ARM.attributes
                0x000003b4       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .ARM.attributes
                0x000003d2       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .ARM.attributes
                0x000003f0       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x0000041c       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x00000448       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x00000474       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x000004a0       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x000004cc       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x000004f8       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .ARM.attributes
                0x00000524       0x1e c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(C:\Alen\GitHub_Denzerek\PSoC-4-101\PSoC_4_RADAR_Testing\Design01.cydsn\CortexM0\ARM_GCC_541\Debug\Design01.elf elf32-littlearm)
