// Seed: 1490424088
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output supply0 id_4
    , id_17,
    input tri1 id_5,
    output supply1 id_6,
    output uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wand id_10,
    output uwire id_11,
    output supply0 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wand id_15
);
  wire id_18;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    output wire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri1 id_6,
    output wire id_7
);
  assign id_3 = id_4;
  module_0(
      id_2, id_5, id_5, id_0, id_3, id_4, id_1, id_3, id_3, id_0, id_0, id_7, id_3, id_6, id_2, id_2
  );
endmodule
