// Seed: 3370452509
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_4 = 1 | (!id_2);
  assign id_1 = id_2;
  wire id_5;
  assign id_1 = id_2++;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_6;
  wire id_8;
  assign id_2[1] = id_7++;
  initial begin
    id_8 = id_4;
  end
  module_0(
      id_8, id_7, id_5
  );
endmodule
