# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../RISC-V/RISC_V_Single_Cycle_Processor/rtl/PC.v" \
"../../../../../../RISC-V/RISC_V_Single_Cycle_Processor/tb/PC_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
