// Seed: 2141212260
program module_0 (
    output wor id_0,
    input  tri id_1,
    input  tri id_2
);
  assign id_0 = id_2;
  assign module_1.id_1 = 0;
endprogram
module module_1 #(
    parameter id_0 = 32'd29
) (
    input tri1 _id_0,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wor id_6
);
  logic id_8[id_0 : -1 'b0];
  or primCall (id_5, id_1, id_4, id_2, id_3);
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  always force id_8 = (id_1);
endmodule
macromodule module_2 #(
    parameter id_13 = 32'd38
) (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    output wand id_7
    , id_12,
    input supply1 id_8
    , _id_13,
    input tri id_9,
    input wand id_10
);
  wire [id_13  &  1 : 1] id_14;
  assign id_3 = -1;
  assign id_3 = id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_8
  );
  wire id_15;
  assign id_12 = id_13;
  wire id_16;
  wire id_17;
endmodule
