# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder.srcs/sources_1/imports/Downloads/l4_output_logic.vhd" \
"../../../../adder.srcs/sources_1/imports/Downloads/l4_next_state_logic.vhd" \
"../../../../adder.srcs/sources_1/bd/adder/sim/adder.vhd" \
"../../../../adder.srcs/sources_1/bd/adder/hdl/adder_wrapper.vhd" \

# Do not sort compile order
nosort
