# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running vitis-run
Environment variables :
------------------------------------------
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\steve\AppData\Roaming
arr.length=0
arr.Ubound=-1
CHARPOP=1
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=STEVEN
ComSpec=C:\Windows\system32\cmd.exe
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_15180=1
HDI_APPROOT=C:/Xilinx/Vitis/2024.2
HDI_PROCESSOR=i686
HOMEDRIVE=C:
HOMEPATH=\Users\steve
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=C:/Xilinx/Vitis/2024.2/tps/isl
JAVA_EXE=C:/Xilinx\Vitis\2024.2\tps\win64\jre11.0.16_1\bin\java.exe
JAVA_HOME=C:/Xilinx\Vitis\2024.2\tps\win64\jre11.0.16_1
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\steve\AppData\Local
LOGONSERVER=\\STEVEN
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=22
OneDrive=C:\Users\steve\OneDrive
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=C:/Xilinx/Vivado/2024.2/tps/win64/binutils-2.26/bin;C:/Xilinx/Vitis/2024.2/bin/../gnu/aarch64/nt/aarch64-linux/bin;C:/Xilinx/Vitis/2024.2/bin/../gnu/ppc64le/4.9.3/win64/bin;C:/Xilinx/Vitis/2024.2/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;C:/Xilinx/Vitis/2024.2/tps/mingw/6.2.0/win64.o/nt/bin;C:/Xilinx/Vivado/2024.2\gnuwin\bin;C:/Xilinx/Vivado/2024.2\gnu\microblaze\nt\bin;C:/Xilinx/Vitis/2024.2/bin;C:/Xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2/lib;C:/Xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2/bin;C:/Xilinx/Vitis/2024.2/lib/win64.o;C:/Xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1/bin/server;C:/Xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1/bin;C:\Xilinx\Vitis\2024.2\tps\win64\LOPPER~1.0-P\min_sdk\\usr\bin;C:/Xilinx\Vitis\2024.2\tps\win64\cmake-3.24.2\bin;C:/Xilinx\Vitis\2024.2\gnu\microblaze\nt\bin;C:/Xilinx\Vitis\2024.2\gnu\microblaze\linux_toolchain\nt64_le\bin;C:/Xilinx\Vitis\2024.2\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;C:/Xilinx\Vitis\2024.2\gnu\aarch32\nt\gcc-arm-none-eabi\bin;C:/Xilinx\Vitis\2024.2\gnu\aarch64\nt\aarch64-linux\bin;C:/Xilinx\Vitis\2024.2\gnu\aarch64\nt\aarch64-none\bin;C:/Xilinx\Vitis\2024.2\gnu\armr5\nt\gcc-arm-none-eabi\bin;C:/Xilinx\Vitis\2024.2\gnuwin\bin;C:/Xilinx\Vitis\2024.2\tps\win64\python-3.8.3;C:/Xilinx\Vitis\2024.2\tps\win64\libxslt\bin;C:/Xilinx/Vivado/2024.2\bin;C:/Xilinx/Vitis/2024.2\gnu\arm\nt\bin;C:/Xilinx/Vitis/2024.2\gnu\microblaze\linux_toolchain\nt64_be\bin;C:/Xilinx/Vitis/2024.2\gnu\riscv\nt\riscv64-unknown-elf\bin;C:/Xilinx/Vivado/2024.2\tps\win64\python-3.8.3;C:/Xilinx/Vivado/2024.2\tps\win64\git-2.45.0\bin;C:/Xilinx/Vivado/2024.2\tps\win64\cmake-3.24.2\bin;C:/Xilinx/Vitis/2024.2\win64\tools\clang\bin;C:\Windows\system32;C:\Windows;C:\Windows\System32\Wbem;C:\Windows\System32\WindowsPowerShell\v1.0\;C:\Windows\System32\OpenSSH\;C:\Program Files\dotnet\;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\Program Files\NVIDIA Corporation\NVIDIA NvDLISR;C:\Program Files\Git\cmd;C:\Users\steve\AppData\Local\Microsoft\WindowsApps;;C:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=Intel64 Family 6 Model 170 Stepping 4, GenuineIntel
PROCESSOR_LEVEL=6
PROCESSOR_REVISION=aa04
PRODVERSION_EXE=C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\Windows\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PYTHONPATH=;C:/Xilinx/Vitis/2024.2\cli;C:/Xilinx/Vitis/2024.2\cli\python-packages\win64;C:/Xilinx/Vitis/2024.2\cli\python-packages\site-packages;C:/Xilinx/Vitis/2024.2\cli\proto;C:/Xilinx/Vitis/2024.2\scripts\python_pkg;
python_path=;C:/Xilinx/Vitis/2024.2\cli;C:/Xilinx/Vitis/2024.2\cli\python-packages\win64;C:/Xilinx/Vitis/2024.2\cli\python-packages\site-packages;C:/Xilinx/Vitis/2024.2\cli\proto;C:/Xilinx/Vitis/2024.2\scripts\python_pkg;
RDI_APPROOT=C:/Xilinx/Vitis/2024.2
RDI_ARGS= --mode hls --csim --config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg --work_dir GBM
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=C:/Xilinx/Vitis
RDI_BINDIR=C:/Xilinx/Vitis/2024.2/bin
RDI_BINROOT=C:/Xilinx/Vitis/2024.2/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=C:/Xilinx/SharedData/2024.2/data;C:/Xilinx/Vitis/2024.2/data
RDI_INSTALLROOT=C:/Xilinx
RDI_INSTALLVER=2024.2
RDI_INSTALLVERSION=2024.2
RDI_JAVACEFROOT=C:/Xilinx/Vitis/2024.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=C:/Xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=C:/Xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=C:/Xilinx/Vitis/2024.2/lib/win64.o
RDI_MINGW_LIB=C:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=C:/Xilinx/Vitis/2024.2/bin
RDI_PROG=C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe
RDI_PROGNAME=vitis-run.exe
RDI_SESSION_INFO=C:\Xilinx\Vitis\2024.2\bin:STEVEN-2025-01-12_21-02-20.47
RDI_SHARED_DATA=C:/Xilinx/SharedData/2024.2/data
RDI_TPS_ROOT=C:/Xilinx/Vivado/2024.2/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RT_LIBPATH=C:/Xilinx/Vitis/2024.2/scripts/rt/data
RT_TCL_PATH=C:/Xilinx/Vitis/2024.2/scripts/rt/base_tcl/tcl
SDKROOT=C:\Xilinx\Vitis\2024.2\tps\win64\LOPPER~1.0-P\min_sdk\
SESSIONNAME=Console
session_string=C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm:STEVEN-2025-01-12_21-03-57.46
SHARED_DATA_HOME="C:/Xilinx/SharedData/2024.2"
supports_classic_ide=true
SWIG_LIB=C:\Xilinx\Vitis\2024.2\tps\win64\LOPPER~1.0-P\min_sdk\\usr\lib\swig\4.2.1
SYNTH_COMMON=C:/Xilinx/Vitis/2024.2/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\Windows
TCL_LIBRARY=C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\steve\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=C:\Xilinx\Vitis\2024.2\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:C:\Xilinx\Vitis\2024.2\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"7ed5bfe2-1c7d-4982-af4d-39d44d527786"}
THEIA_ELECTRON_VERSION=15.5.7
THEIA_PLUGINS=local-dir:C:\Users\steve\.theia\plugins
TMP=C:\Users\steve\AppData\Local\Temp
tooldir=tps\win64\git-2.41.0
TOOLS_CLANG=C:/Xilinx/Vitis/2024.2\win64\tools\clang
TPS_CMAKE=C:/Xilinx/Vivado/2024.2\tps\win64\cmake-3.24.2
TPS_GIT=C:/Xilinx/Vivado/2024.2\tps\win64\git-2.45.0
TPS_LIBXSLT=C:/Xilinx/Vitis/2024.2\tps\win64\libxslt
TPS_PYTHON=C:/Xilinx/Vivado/2024.2\tps\win64\python-3.8.3
USERDOMAIN=STEVEN
USERDOMAIN_ROAMINGPROFILE=STEVEN
USERNAME=steve
USERPROFILE=C:\Users\steve
VITISNEW=true
VSCODE_API_VERSION=1.53.2
windir=C:\Windows
XILINX_HLS=C:/Xilinx/Vitis/2024.2
XILINX_PLANAHEAD=C:/Xilinx/Vitis/2024.2
XILINX_SDK=C:/Xilinx/Vitis/2024.2
XILINX_VCXX=C:/Xilinx/Vitis/2024.2/vcxx
XILINX_VERSION_DEFAULT=2024.2
XILINX_VERSION_VITIS=2024.2
XILINX_VITIS=C:/Xilinx\Vitis\2024.2
XILINX_VITIS_GIT=C:/Xilinx/Vivado/2024.2\tps\win64\git-2.45.0\bin
XILINX_VITIS_HLS_ENCAPSULATED=1
XILINX_VITIS_VERSION=Vitis v2024.2 (64-bit)
XILINX_VIVADO=C:/Xilinx/Vivado/2024.2
XILINX_VIVADO_HLS=C:/Xilinx/Vivado/2024.2
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=C:/Xilinx/Vitis/2024.2\tps\win64\xvcredist.exe
ZES_ENABLE_SYSMAN=1
_RDI_BINROOT=C:\Xilinx\Vitis\2024.2\bin
_RDI_CWD=C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vitis-run
_valid=False
XILINX_CD_CONNECT_ID=59827
XILINX_CD_SESSION=41f4431d-2779-42ec-9705-aeb7553af5fd


VITIS-RUN command line:
------------------------------------------
C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg --work_dir GBM 

FINAL PROGRAM OPTIONS
--config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg
--csim
--hls.clock 8ns
--hls.clock_uncertainty 12%
--hls.csim.code_analyzer 1
--hls.flow_target vitis
--hls.package.output.file /Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo
--hls.package.output.format xo
--hls.package.output.syn false
--hls.syn.file C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c
--hls.syn.top GBM
--hls.tb.file C:/Users/steve/thesis-monte-carlo/GBM/in.dat
--hls.tb.file C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat
--hls.tb.file C:/Users/steve/thesis-monte-carlo/GBM/test_func.c
--mode hls
--part xcku5p-ffva676-3-e
--work_dir GBM

PARSED COMMAND LINE OPTIONS
--mode hls 
--csim 
--config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg 
--work_dir GBM 

PARSED CONFIG FILE (1) OPTIONS
file: C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg
part xcku5p-ffva676-3-e 
hls.flow_target vitis 
hls.package.output.format xo 
hls.package.output.syn false 
hls.syn.top GBM 
hls.syn.file C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c 
hls.tb.file C:/Users/steve/thesis-monte-carlo/GBM/in.dat 
hls.tb.file C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat 
hls.tb.file C:/Users/steve/thesis-monte-carlo/GBM/test_func.c 
hls.clock 8ns 
hls.clock_uncertainty 12% 
hls.package.output.file /Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo 
hls.csim.code_analyzer 1 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 12 Jan 2025 21:04:01

------------------------------------------
V++ command line :
------------------------------------------
C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg --work_dir GBM 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 12 Jan 2025 21:04:24

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg --work_dir GBM 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 12 Jan 2025 21:14:17

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg --work_dir GBM 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 12 Jan 2025 21:37:46

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config C:\Users\steve\thesis-monte-carlo\GBM\FPGA\gbm\hls_config.cfg --work_dir GBM 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 12 Jan 2025 21:38:58
