

================================================================
== Vitis HLS Report for 'v_mix_422_to_444_false_2'
================================================================
* Date:           Tue Sep  6 19:46:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.816 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110  |v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2  |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_58_1  |        0|   643200|   4 ~ 804|          -|          -|  0 ~ 800|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     13|     88|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    116|    -|
|Register         |        -|   -|     37|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     50|    234|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110  |v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2  |        0|   0|  13|  88|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+
    |Total                                                         |                                                   |        0|   0|  13|  88|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |y_16_fu_132_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln58_fu_127_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          21|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |HwReg_layerHeight_1_blk_n      |   9|          2|    1|          2|
    |HwReg_layerHeight_1_c60_blk_n  |   9|          2|    1|          2|
    |HwReg_layerWidth_1_blk_n       |   9|          2|    1|          2|
    |HwReg_layerWidth_1_c55_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm                      |  17|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |p_read1_blk_n                  |   9|          2|    1|          2|
    |p_read1_c50_blk_n              |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |srcLayer1Yuv422_read           |   9|          2|    1|          2|
    |srcLayer1Yuv_write             |   9|          2|    1|          2|
    |y_fu_64                        |   9|          2|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 116|         26|   21|         44|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |HwReg_layerHeight_1_read_reg_143                                           |  10|   0|   10|          0|
    |HwReg_layerWidth_1_read_reg_148                                            |  10|   0|   10|          0|
    |ap_CS_fsm                                                                  |   3|   0|    3|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |p_read_reg_153                                                             |   1|   0|    1|          0|
    |start_once_reg                                                             |   1|   0|    1|          0|
    |y_fu_64                                                                    |  10|   0|   10|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  37|   0|   37|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+---------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|start_full_n                            |   in|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|start_out                               |  out|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|start_write                             |  out|    1|  ap_ctrl_hs|  v_mix_422_to_444<false>.2|  return value|
|srcLayer1Yuv422_dout                    |   in|   24|     ap_fifo|            srcLayer1Yuv422|       pointer|
|srcLayer1Yuv422_num_data_valid          |   in|    2|     ap_fifo|            srcLayer1Yuv422|       pointer|
|srcLayer1Yuv422_fifo_cap                |   in|    2|     ap_fifo|            srcLayer1Yuv422|       pointer|
|srcLayer1Yuv422_empty_n                 |   in|    1|     ap_fifo|            srcLayer1Yuv422|       pointer|
|srcLayer1Yuv422_read                    |  out|    1|     ap_fifo|            srcLayer1Yuv422|       pointer|
|HwReg_layerHeight_1_dout                |   in|   10|     ap_fifo|        HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_num_data_valid      |   in|    2|     ap_fifo|        HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_fifo_cap            |   in|    2|     ap_fifo|        HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_empty_n             |   in|    1|     ap_fifo|        HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_read                |  out|    1|     ap_fifo|        HwReg_layerHeight_1|       pointer|
|HwReg_layerWidth_1_dout                 |   in|   10|     ap_fifo|         HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_num_data_valid       |   in|    2|     ap_fifo|         HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_fifo_cap             |   in|    2|     ap_fifo|         HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_empty_n              |   in|    1|     ap_fifo|         HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_read                 |  out|    1|     ap_fifo|         HwReg_layerWidth_1|       pointer|
|p_read1_dout                            |   in|    1|     ap_fifo|                    p_read1|       pointer|
|p_read1_num_data_valid                  |   in|    2|     ap_fifo|                    p_read1|       pointer|
|p_read1_fifo_cap                        |   in|    2|     ap_fifo|                    p_read1|       pointer|
|p_read1_empty_n                         |   in|    1|     ap_fifo|                    p_read1|       pointer|
|p_read1_read                            |  out|    1|     ap_fifo|                    p_read1|       pointer|
|srcLayer1Yuv_din                        |  out|   24|     ap_fifo|               srcLayer1Yuv|       pointer|
|srcLayer1Yuv_num_data_valid             |   in|    2|     ap_fifo|               srcLayer1Yuv|       pointer|
|srcLayer1Yuv_fifo_cap                   |   in|    2|     ap_fifo|               srcLayer1Yuv|       pointer|
|srcLayer1Yuv_full_n                     |   in|    1|     ap_fifo|               srcLayer1Yuv|       pointer|
|srcLayer1Yuv_write                      |  out|    1|     ap_fifo|               srcLayer1Yuv|       pointer|
|p_read1_c50_din                         |  out|    1|     ap_fifo|                p_read1_c50|       pointer|
|p_read1_c50_num_data_valid              |   in|    2|     ap_fifo|                p_read1_c50|       pointer|
|p_read1_c50_fifo_cap                    |   in|    2|     ap_fifo|                p_read1_c50|       pointer|
|p_read1_c50_full_n                      |   in|    1|     ap_fifo|                p_read1_c50|       pointer|
|p_read1_c50_write                       |  out|    1|     ap_fifo|                p_read1_c50|       pointer|
|HwReg_layerWidth_1_c55_din              |  out|   10|     ap_fifo|     HwReg_layerWidth_1_c55|       pointer|
|HwReg_layerWidth_1_c55_num_data_valid   |   in|    2|     ap_fifo|     HwReg_layerWidth_1_c55|       pointer|
|HwReg_layerWidth_1_c55_fifo_cap         |   in|    2|     ap_fifo|     HwReg_layerWidth_1_c55|       pointer|
|HwReg_layerWidth_1_c55_full_n           |   in|    1|     ap_fifo|     HwReg_layerWidth_1_c55|       pointer|
|HwReg_layerWidth_1_c55_write            |  out|    1|     ap_fifo|     HwReg_layerWidth_1_c55|       pointer|
|HwReg_layerHeight_1_c60_din             |  out|   10|     ap_fifo|    HwReg_layerHeight_1_c60|       pointer|
|HwReg_layerHeight_1_c60_num_data_valid  |   in|    2|     ap_fifo|    HwReg_layerHeight_1_c60|       pointer|
|HwReg_layerHeight_1_c60_fifo_cap        |   in|    2|     ap_fifo|    HwReg_layerHeight_1_c60|       pointer|
|HwReg_layerHeight_1_c60_full_n          |   in|    1|     ap_fifo|    HwReg_layerHeight_1_c60|       pointer|
|HwReg_layerHeight_1_c60_write           |  out|    1|     ap_fifo|    HwReg_layerHeight_1_c60|       pointer|
+----------------------------------------+-----+-----+------------+---------------------------+--------------+

