##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for xbee_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. xbee_IntClock:R)
		5.2::Critical Path Report for (xbee_IntClock:R vs. xbee_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyHFCLK        | Frequency: 46.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO          | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK        | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1      | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK       | N/A                   | Target: 24.00 MHz  | 
Clock: xbee_IntClock  | Frequency: 44.31 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK        xbee_IntClock  41666.7          20167       N/A              N/A         N/A              N/A         N/A              N/A         
xbee_IntClock  xbee_IntClock  1.30417e+007     13019099    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  28517         xbee_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 46.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20167p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16290
-------------------------------------   ----- 
End-of-path arrival time (ps)           16290
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell13        4047   4047  20167  RISE       1
\xbee:BUART:rx_postpoll\/main_1         macrocell7      6043  10090  20167  RISE       1
\xbee:BUART:rx_postpoll\/q              macrocell7      3350  13440  20167  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16290  20167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for xbee_IntClock
*******************************************
Clock: xbee_IntClock
Frequency: 44.31 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019099p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q                      macrocell12     1250   1250  13019099  RISE       1
\xbee:BUART:counter_load_not\/main_1           macrocell3      4215   5465  13019099  RISE       1
\xbee:BUART:counter_load_not\/q                macrocell3      3350   8815  13019099  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2232  11048  13019099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. xbee_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20167p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16290
-------------------------------------   ----- 
End-of-path arrival time (ps)           16290
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell13        4047   4047  20167  RISE       1
\xbee:BUART:rx_postpoll\/main_1         macrocell7      6043  10090  20167  RISE       1
\xbee:BUART:rx_postpoll\/q              macrocell7      3350  13440  20167  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16290  20167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (xbee_IntClock:R vs. xbee_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019099p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q                      macrocell12     1250   1250  13019099  RISE       1
\xbee:BUART:counter_load_not\/main_1           macrocell3      4215   5465  13019099  RISE       1
\xbee:BUART:counter_load_not\/q                macrocell3      3350   8815  13019099  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2232  11048  13019099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20167p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16290
-------------------------------------   ----- 
End-of-path arrival time (ps)           16290
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell13        4047   4047  20167  RISE       1
\xbee:BUART:rx_postpoll\/main_1         macrocell7      6043  10090  20167  RISE       1
\xbee:BUART:rx_postpoll\/q              macrocell7      3350  13440  20167  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16290  20167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:pollcount_1\/main_3
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 28057p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10100
-------------------------------------   ----- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell13      4047   4047  20167  RISE       1
\xbee:BUART:pollcount_1\/main_3  macrocell22   6053  10100  28057  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:pollcount_0\/main_2
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 28067p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell13      4047   4047  20167  RISE       1
\xbee:BUART:pollcount_0\/main_2  macrocell23   6043  10090  28067  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_state_2\/main_8
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 29082p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell13      4047   4047  20167  RISE       1
\xbee:BUART:rx_state_2\/main_8  macrocell19   5027   9074  29082  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_last\/main_0
Capture Clock  : \xbee:BUART:rx_last\/clock_0
Path slack     : 29082p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell13      4047   4047  20167  RISE       1
\xbee:BUART:rx_last\/main_0  macrocell25   5027   9074  29082  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_last\/clock_0                              macrocell25                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_state_0\/main_9
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 29092p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell13      4047   4047  20167  RISE       1
\xbee:BUART:rx_state_0\/main_9  macrocell16   5018   9065  29092  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \xbee:BUART:rx_status_3\/main_6
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 29092p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. xbee_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell13      4047   4047  20167  RISE       1
\xbee:BUART:rx_status_3\/main_6  macrocell24   5018   9065  29092  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019099p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q                      macrocell12     1250   1250  13019099  RISE       1
\xbee:BUART:counter_load_not\/main_1           macrocell3      4215   5465  13019099  RISE       1
\xbee:BUART:counter_load_not\/q                macrocell3      3350   8815  13019099  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2232  11048  13019099  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbee:BUART:sRX:RxSts\/clock
Path slack     : 13023554p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16543
-------------------------------------   ----- 
End-of-path arrival time (ps)           16543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13023554  RISE       1
\xbee:BUART:rx_status_4\/main_1                 macrocell8      2312   7592  13023554  RISE       1
\xbee:BUART:rx_status_4\/q                      macrocell8      3350  10942  13023554  RISE       1
\xbee:BUART:sRX:RxSts\/status_4                 statusicell2    5601  16543  13023554  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxSts\/clock                              statusicell2               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbee:BUART:sTX:TxSts\/clock
Path slack     : 13025554p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14543
-------------------------------------   ----- 
End-of-path arrival time (ps)           14543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13025554  RISE       1
\xbee:BUART:tx_status_0\/main_3                 macrocell4      3658   8938  13025554  RISE       1
\xbee:BUART:tx_status_0\/q                      macrocell4      3350  12288  13025554  RISE       1
\xbee:BUART:sTX:TxSts\/status_0                 statusicell1    2254  14543  13025554  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxSts\/clock                              statusicell1               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbee:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -4220
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11652
-------------------------------------   ----- 
End-of-path arrival time (ps)           11652
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q     macrocell15   1250   1250  13025795  RISE       1
\xbee:BUART:rx_counter_load\/main_0  macrocell6    4723   5973  13025795  RISE       1
\xbee:BUART:rx_counter_load\/q       macrocell6    3350   9323  13025795  RISE       1
\xbee:BUART:sRX:RxBitCounter\/load   count7cell    2329  11652  13025795  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027971p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  13025795  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6146   7396  13027971  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbee:BUART:txn\/main_3
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13028621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  13028621  RISE       1
\xbee:BUART:txn\/main_3                macrocell10     2255   9535  13028621  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee:BUART:tx_state_0\/main_3
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13029218p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13025554  RISE       1
\xbee:BUART:tx_state_0\/main_3                  macrocell12     3658   8938  13029218  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029240p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q                macrocell12     1250   1250  13019099  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4887   6137  13029240  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029400p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  13029400  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4716   5966  13029400  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029427p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q                macrocell16     1250   1250  13025839  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4690   5940  13029427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_0\/main_1
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13030813p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7343
-------------------------------------   ---- 
End-of-path arrival time (ps)           7343
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q       macrocell16   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_0\/main_1  macrocell16   6093   7343  13030813  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13030813p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7343
-------------------------------------   ---- 
End-of-path arrival time (ps)           7343
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q         macrocell16   1250   1250  13025839  RISE       1
\xbee:BUART:rx_load_fifo\/main_1  macrocell17   6093   7343  13030813  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_3\/main_1
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13030813p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7343
-------------------------------------   ---- 
End-of-path arrival time (ps)           7343
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q       macrocell16   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_3\/main_1  macrocell18   6093   7343  13030813  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_status_3\/main_1
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13030813p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7343
-------------------------------------   ---- 
End-of-path arrival time (ps)           7343
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q        macrocell16   1250   1250  13025839  RISE       1
\xbee:BUART:rx_status_3\/main_1  macrocell24   6093   7343  13030813  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030839p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q                macrocell11     1250   1250  13020322  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3288   4538  13030839  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031237p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020422  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3140   4140  13031237  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_state_0\/main_2
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13031603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13029400  RISE       1
\xbee:BUART:rx_state_0\/main_2   macrocell16   5303   6553  13031603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13031603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  13029400  RISE       1
\xbee:BUART:rx_load_fifo\/main_2  macrocell17   5303   6553  13031603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_state_3\/main_2
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13031603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13029400  RISE       1
\xbee:BUART:rx_state_3\/main_2   macrocell18   5303   6553  13031603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_status_3\/main_2
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13031603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13029400  RISE       1
\xbee:BUART:rx_status_3\/main_2  macrocell24   5303   6553  13031603  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_bitclk_enable\/q
Path End       : \xbee:BUART:rx_state_2\/main_2
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13031607p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13029400  RISE       1
\xbee:BUART:rx_state_2\/main_2   macrocell19   5300   6550  13031607  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031725p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13031725  RISE       1
\xbee:BUART:rx_bitclk_enable\/main_0   macrocell20   4321   6431  13031725  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee:BUART:pollcount_0\/main_0
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 13031725p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13031725  RISE       1
\xbee:BUART:pollcount_0\/main_0        macrocell23   4321   6431  13031725  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:txn\/main_2
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13032023p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q  macrocell12   1250   1250  13019099  RISE       1
\xbee:BUART:txn\/main_2    macrocell10   4883   6133  13032023  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_state_1\/main_1
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13032023p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q       macrocell12   1250   1250  13019099  RISE       1
\xbee:BUART:tx_state_1\/main_1  macrocell11   4883   6133  13032023  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_0\/main_0
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13032169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13025795  RISE       1
\xbee:BUART:rx_state_0\/main_0    macrocell16   4738   5988  13032169  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13032169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13025795  RISE       1
\xbee:BUART:rx_load_fifo\/main_0  macrocell17   4738   5988  13032169  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_3\/main_0
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13032169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13025795  RISE       1
\xbee:BUART:rx_state_3\/main_0    macrocell18   4738   5988  13032169  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_status_3\/main_0
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13032169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13025795  RISE       1
\xbee:BUART:rx_status_3\/main_0   macrocell24   4738   5988  13032169  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_2\/main_0
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13032184p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  13025795  RISE       1
\xbee:BUART:rx_state_2\/main_0    macrocell19   4723   5973  13032184  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_ctrl_mark_last\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032184p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_ctrl_mark_last\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  13025795  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_0  macrocell21   4723   5973  13032184  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell21                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_2\/main_1
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13032228p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q       macrocell16   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_2\/main_1  macrocell19   4679   5929  13032228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_0\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032228p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_0\/q               macrocell16   1250   1250  13025839  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_1  macrocell21   4679   5929  13032228  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell21                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee:BUART:pollcount_1\/main_0
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13032262p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13031725  RISE       1
\xbee:BUART:pollcount_1\/main_0        macrocell22   3784   5894  13032262  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:rx_state_0\/main_10
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13032276p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell23   1250   1250  13025657  RISE       1
\xbee:BUART:rx_state_0\/main_10  macrocell16   4631   5881  13032276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:rx_status_3\/main_7
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13032276p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell23   1250   1250  13025657  RISE       1
\xbee:BUART:rx_status_3\/main_7  macrocell24   4631   5881  13032276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_state_2\/main_1
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13032691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q       macrocell12   1250   1250  13019099  RISE       1
\xbee:BUART:tx_state_2\/main_1  macrocell13   4215   5465  13032691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_bitclk\/main_1
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13032691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q      macrocell12   1250   1250  13019099  RISE       1
\xbee:BUART:tx_bitclk\/main_1  macrocell14   4215   5465  13032691  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee:BUART:pollcount_1\/main_1
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13032976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032976  RISE       1
\xbee:BUART:pollcount_1\/main_1        macrocell22   3071   5181  13032976  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032985p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032976  RISE       1
\xbee:BUART:rx_bitclk_enable\/main_1   macrocell20   3061   5171  13032985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee:BUART:pollcount_0\/main_1
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 13032985p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032976  RISE       1
\xbee:BUART:pollcount_0\/main_1        macrocell23   3061   5171  13032985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_1\/q
Path End       : \xbee:BUART:rx_state_0\/main_8
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033155p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_1\/q      macrocell22   1250   1250  13026037  RISE       1
\xbee:BUART:rx_state_0\/main_8  macrocell16   3752   5002  13033155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_1\/q
Path End       : \xbee:BUART:rx_status_3\/main_5
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13033155p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_1\/q       macrocell22   1250   1250  13026037  RISE       1
\xbee:BUART:rx_status_3\/main_5  macrocell24   3752   5002  13033155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033156p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033156  RISE       1
\xbee:BUART:rx_bitclk_enable\/main_2   macrocell20   2891   5001  13033156  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_bitclk_enable\/clock_0                     macrocell20                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_state_0\/main_6
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033219p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033219  RISE       1
\xbee:BUART:rx_state_0\/main_6         macrocell16   2827   4937  13033219  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033219p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033219  RISE       1
\xbee:BUART:rx_load_fifo\/main_6       macrocell17   2827   4937  13033219  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_state_3\/main_6
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13033219p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033219  RISE       1
\xbee:BUART:rx_state_3\/main_6         macrocell18   2827   4937  13033219  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_0\/q
Path End       : \xbee:BUART:tx_state_0\/main_1
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13033220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_0\/q       macrocell12   1250   1250  13019099  RISE       1
\xbee:BUART:tx_state_0\/main_1  macrocell12   3686   4936  13033220  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_state_0\/main_5
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033241  RISE       1
\xbee:BUART:rx_state_0\/main_5         macrocell16   2806   4916  13033241  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033241  RISE       1
\xbee:BUART:rx_load_fifo\/main_5       macrocell17   2806   4916  13033241  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_state_3\/main_5
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13033241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033241  RISE       1
\xbee:BUART:rx_state_3\/main_5         macrocell18   2806   4916  13033241  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee:BUART:rx_state_2\/main_6
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13033243p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033219  RISE       1
\xbee:BUART:rx_state_2\/main_6         macrocell19   2803   4913  13033243  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_state_0\/main_7
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_state_0\/main_7         macrocell16   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_load_fifo\/main_7
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_load_fifo\/main_7       macrocell17   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_state_3\/main_7
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_state_3\/main_7         macrocell18   2802   4912  13033244  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee:BUART:rx_state_2\/main_7
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13033247p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033244  RISE       1
\xbee:BUART:rx_state_2\/main_7         macrocell19   2800   4910  13033247  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee:BUART:rx_state_2\/main_5
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13033264p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033241  RISE       1
\xbee:BUART:rx_state_2\/main_5         macrocell19   2782   4892  13033264  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:pollcount_0\/main_3
Capture Clock  : \xbee:BUART:pollcount_0\/clock_0
Path slack     : 13033557p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell23   1250   1250  13025657  RISE       1
\xbee:BUART:pollcount_0\/main_3  macrocell23   3350   4600  13033557  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_state_0\/main_0
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13033626p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q       macrocell11   1250   1250  13020322  RISE       1
\xbee:BUART:tx_state_0\/main_0  macrocell12   3280   4530  13033626  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:txn\/main_1
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q  macrocell11   1250   1250  13020322  RISE       1
\xbee:BUART:txn\/main_1    macrocell10   3280   4530  13033627  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_state_1\/main_0
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q       macrocell11   1250   1250  13020322  RISE       1
\xbee:BUART:tx_state_1\/main_0  macrocell11   3280   4530  13033627  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_0\/q
Path End       : \xbee:BUART:pollcount_1\/main_4
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13033818p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_0\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_0\/q       macrocell23   1250   1250  13025657  RISE       1
\xbee:BUART:pollcount_1\/main_4  macrocell22   3089   4339  13033818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_state_2\/main_0
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13033915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q       macrocell11   1250   1250  13020322  RISE       1
\xbee:BUART:tx_state_2\/main_0  macrocell13   2992   4242  13033915  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_1\/q
Path End       : \xbee:BUART:tx_bitclk\/main_0
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13033915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_1\/q      macrocell11   1250   1250  13020322  RISE       1
\xbee:BUART:tx_bitclk\/main_0  macrocell14   2992   4242  13033915  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:tx_state_2\/main_5
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13033926p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q        macrocell14   1250   1250  13033926  RISE       1
\xbee:BUART:tx_state_2\/main_5  macrocell13   2981   4231  13033926  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:pollcount_1\/q
Path End       : \xbee:BUART:pollcount_1\/main_2
Capture Clock  : \xbee:BUART:pollcount_1\/clock_0
Path slack     : 13033928p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:pollcount_1\/q       macrocell22   1250   1250  13026037  RISE       1
\xbee:BUART:pollcount_1\/main_2  macrocell22   2979   4229  13033928  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:pollcount_1\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:txn\/main_6
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q  macrocell14   1250   1250  13033926  RISE       1
\xbee:BUART:txn\/main_6   macrocell10   2976   4226  13033931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:tx_state_1\/main_5
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q        macrocell14   1250   1250  13033926  RISE       1
\xbee:BUART:tx_state_1\/main_5  macrocell11   2976   4226  13033931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_state_2\/main_3
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q       macrocell13   1250   1250  13020342  RISE       1
\xbee:BUART:tx_state_2\/main_3  macrocell13   2973   4223  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_bitclk\/main_3
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q      macrocell13   1250   1250  13020342  RISE       1
\xbee:BUART:tx_bitclk\/main_3  macrocell14   2973   4223  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:txn\/main_4
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q  macrocell13   1250   1250  13020342  RISE       1
\xbee:BUART:txn\/main_4    macrocell10   2972   4222  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_state_1\/main_3
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13033934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q       macrocell13   1250   1250  13020342  RISE       1
\xbee:BUART:tx_state_1\/main_3  macrocell11   2972   4222  13033934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_state_0\/main_2
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13034001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020422  RISE       1
\xbee:BUART:tx_state_0\/main_2               macrocell12     3156   4156  13034001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_state_1\/main_2
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13034003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020422  RISE       1
\xbee:BUART:tx_state_1\/main_2               macrocell11     3154   4154  13034003  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_state_2\/main_2
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13034015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020422  RISE       1
\xbee:BUART:tx_state_2\/main_2               macrocell13     3142   4142  13034015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee:BUART:tx_bitclk\/main_2
Capture Clock  : \xbee:BUART:tx_bitclk\/clock_0
Path slack     : 13034015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13020422  RISE       1
\xbee:BUART:tx_bitclk\/main_2                macrocell14     3142   4142  13034015  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_state_2\/q
Path End       : \xbee:BUART:tx_state_0\/main_4
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13034046p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_state_2\/q       macrocell13   1250   1250  13020342  RISE       1
\xbee:BUART:tx_state_0\/main_4  macrocell12   2861   4111  13034046  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:tx_bitclk\/q
Path End       : \xbee:BUART:tx_state_0\/main_5
Capture Clock  : \xbee:BUART:tx_state_0\/clock_0
Path slack     : 13034060p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_bitclk\/clock_0                            macrocell14                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:tx_bitclk\/q        macrocell14   1250   1250  13033926  RISE       1
\xbee:BUART:tx_state_0\/main_5  macrocell12   2847   4097  13034060  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_0\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_2\/main_3
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q       macrocell18   1250   1250  13027898  RISE       1
\xbee:BUART:rx_state_2\/main_3  macrocell19   2620   3870  13034287  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q               macrocell18   1250   1250  13027898  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_2  macrocell21   2620   3870  13034287  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell21                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_2\/main_4
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q       macrocell19   1250   1250  13027900  RISE       1
\xbee:BUART:rx_state_2\/main_4  macrocell19   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q               macrocell19   1250   1250  13027900  RISE       1
\xbee:BUART:rx_state_stop1_reg\/main_3  macrocell21   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_stop1_reg\/clock_0                   macrocell21                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_0\/main_3
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q       macrocell18   1250   1250  13027898  RISE       1
\xbee:BUART:rx_state_0\/main_3  macrocell16   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q         macrocell18   1250   1250  13027898  RISE       1
\xbee:BUART:rx_load_fifo\/main_3  macrocell17   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_state_3\/main_3
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q       macrocell18   1250   1250  13027898  RISE       1
\xbee:BUART:rx_state_3\/main_3  macrocell18   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_3\/q
Path End       : \xbee:BUART:rx_status_3\/main_3
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_3\/q        macrocell18   1250   1250  13027898  RISE       1
\xbee:BUART:rx_status_3\/main_3  macrocell24   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_0\/main_4
Capture Clock  : \xbee:BUART:rx_state_0\/clock_0
Path slack     : 13034293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q       macrocell19   1250   1250  13027900  RISE       1
\xbee:BUART:rx_state_0\/main_4  macrocell16   2614   3864  13034293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_0\/clock_0                           macrocell16                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbee:BUART:rx_load_fifo\/clock_0
Path slack     : 13034293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q         macrocell19   1250   1250  13027900  RISE       1
\xbee:BUART:rx_load_fifo\/main_4  macrocell17   2614   3864  13034293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_state_3\/main_4
Capture Clock  : \xbee:BUART:rx_state_3\/clock_0
Path slack     : 13034293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q       macrocell19   1250   1250  13027900  RISE       1
\xbee:BUART:rx_state_3\/main_4  macrocell18   2614   3864  13034293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_3\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_state_2\/q
Path End       : \xbee:BUART:rx_status_3\/main_4
Capture Clock  : \xbee:BUART:rx_status_3\/clock_0
Path slack     : 13034293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_state_2\/q        macrocell19   1250   1250  13027900  RISE       1
\xbee:BUART:rx_status_3\/main_4  macrocell24   2614   3864  13034293  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_last\/q
Path End       : \xbee:BUART:rx_state_2\/main_9
Capture Clock  : \xbee:BUART:rx_state_2\/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_last\/clock_0                              macrocell25                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:rx_last\/q          macrocell25   1250   1250  13034604  RISE       1
\xbee:BUART:rx_state_2\/main_9  macrocell19   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_state_2\/clock_0                           macrocell19                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee:BUART:txn\/main_5
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034609  RISE       1
\xbee:BUART:txn\/main_5                      macrocell10     2547   3547  13034609  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee:BUART:tx_state_1\/main_4
Capture Clock  : \xbee:BUART:tx_state_1\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034609  RISE       1
\xbee:BUART:tx_state_1\/main_4               macrocell11     2547   3547  13034609  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_1\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee:BUART:tx_state_2\/main_4
Capture Clock  : \xbee:BUART:tx_state_2\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034609  RISE       1
\xbee:BUART:tx_state_2\/main_4               macrocell13     2537   3537  13034619  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:tx_state_2\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:txn\/q
Path End       : \xbee:BUART:txn\/main_0
Capture Clock  : \xbee:BUART:txn\/clock_0
Path slack     : 13034660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\xbee:BUART:txn\/q       macrocell10   1250   1250  13034660  RISE       1
\xbee:BUART:txn\/main_0  macrocell10   2247   3497  13034660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:txn\/clock_0                                  macrocell10                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_load_fifo\/q
Path End       : \xbee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035688p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1930
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_load_fifo\/clock_0                         macrocell17                0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_load_fifo\/q            macrocell17     1250   1250  13027107  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2798   4048  13035688  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee:BUART:rx_status_3\/q
Path End       : \xbee:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbee:BUART:sRX:RxSts\/clock
Path slack     : 13036532p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (xbee_IntClock:R#1 vs. xbee_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:rx_status_3\/clock_0                          macrocell24                0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\xbee:BUART:rx_status_3\/q       macrocell24    1250   1250  13036532  RISE       1
\xbee:BUART:sRX:RxSts\/status_3  statusicell2   2315   3565  13036532  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\xbee:BUART:sRX:RxSts\/clock                              statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

