{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@181:191@HdlIdDef", "  wire    [ 3:0]  rx_frame_s;\n  wire    [ 5:0]  rx_data_0_s;\n  wire    [ 5:0]  rx_data_1_s;\n  wire    [ 5:0]  rx_data_2_s;\n  wire    [ 5:0]  rx_data_3_s;\n  wire            rx_locked_s;\n\n  // defaults\n\n  assign delay_locked = 1'd1;\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@178:188", "\n  wire    [ 3:0]  rx_frame_inv_s;\n  wire            tx_locked_s;\n  wire    [ 3:0]  rx_frame_s;\n  wire    [ 5:0]  rx_data_0_s;\n  wire    [ 5:0]  rx_data_1_s;\n  wire    [ 5:0]  rx_data_2_s;\n  wire    [ 5:0]  rx_data_3_s;\n  wire            rx_locked_s;\n\n  // defaults\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@180:190", "  wire            tx_locked_s;\n  wire    [ 3:0]  rx_frame_s;\n  wire    [ 5:0]  rx_data_0_s;\n  wire    [ 5:0]  rx_data_1_s;\n  wire    [ 5:0]  rx_data_2_s;\n  wire    [ 5:0]  rx_data_3_s;\n  wire            rx_locked_s;\n\n  // defaults\n\n  assign delay_locked = 1'd1;\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@179:189", "  wire    [ 3:0]  rx_frame_inv_s;\n  wire            tx_locked_s;\n  wire    [ 3:0]  rx_frame_s;\n  wire    [ 5:0]  rx_data_0_s;\n  wire    [ 5:0]  rx_data_1_s;\n  wire    [ 5:0]  rx_data_2_s;\n  wire    [ 5:0]  rx_data_3_s;\n  wire            rx_locked_s;\n\n  // defaults\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@175:185", "  reg     [ 5:0]  tx_data_3 = 'd0;\n\n  // internal signals\n\n  wire    [ 3:0]  rx_frame_inv_s;\n  wire            tx_locked_s;\n  wire    [ 3:0]  rx_frame_s;\n  wire    [ 5:0]  rx_data_0_s;\n  wire    [ 5:0]  rx_data_1_s;\n  wire    [ 5:0]  rx_data_2_s;\n  wire    [ 5:0]  rx_data_3_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@177:187", "  // internal signals\n\n  wire    [ 3:0]  rx_frame_inv_s;\n  wire            tx_locked_s;\n  wire    [ 3:0]  rx_frame_s;\n  wire    [ 5:0]  rx_data_0_s;\n  wire    [ 5:0]  rx_data_1_s;\n  wire    [ 5:0]  rx_data_2_s;\n  wire    [ 5:0]  rx_data_3_s;\n  wire            rx_locked_s;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_dev_if_alt.v@176:186", "\n  // internal signals\n\n  wire    [ 3:0]  rx_frame_inv_s;\n  wire            tx_locked_s;\n  wire    [ 3:0]  rx_frame_s;\n  wire    [ 5:0]  rx_data_0_s;\n  wire    [ 5:0]  rx_data_1_s;\n  wire    [ 5:0]  rx_data_2_s;\n  wire    [ 5:0]  rx_data_3_s;\n  wire            rx_locked_s;\n"]], "Diff Content": {"Delete": [], "Add": [[186, "  assign enable = up_enable;\n"], [186, "  assign txnrx = up_txnrx;\n"]]}}