[ START MERGED ]
uart_rx1/n12615 uart_rx1/r_Rx_DV
SinCos1/lx_ne0_inv SinCos1/lx_ne0
AMDemodulator1/Multiplier2/Multiplier_0_pp_0_0 AMDemodulator1/Multiplier2/regb_b_0
AMDemodulator1/Multiplier1/Multiplier_0_pp_0_0 AMDemodulator1/Multiplier1/regb_b_0
[ END MERGED ]
[ START CLIPPED ]
VCC_net
AMDemodulator1/Multiplier1/t_Multiplier_0_add_4_9/S1
AMDemodulator1/Multiplier1/t_Multiplier_0_add_4_9/CO
AMDemodulator1/Multiplier1/Cadd_t_Multiplier_0_4_1/S0
AMDemodulator1/Multiplier1/Cadd_t_Multiplier_0_4_1/CI
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_3_11/S1
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_3_11/CO
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_3_1/S0
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_3_1/CI
AMDemodulator1/Multiplier1/Multiplier_0_add_2_8/S1
AMDemodulator1/Multiplier1/Multiplier_0_add_2_8/CO
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_2_1/S0
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_2_1/CI
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_1_9/S1
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_1_9/CO
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_1_1/S0
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_1_1/CI
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_0_9/S1
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_0_9/CO
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_0_1/S0
AMDemodulator1/Multiplier1/Cadd_Multiplier_0_0_1/CI
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_10_6/S1
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_10_6/CO
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_10/S1
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_10/S0
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_10/CI
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_8_6/S1
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_8_6/CO
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_8/S1
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_8/S0
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_8/CI
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_6_6/S1
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_6_6/CO
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_6/S1
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_6/S0
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_6/CI
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_4_6/S1
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_4_6/CO
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_4/S1
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_4/S0
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_4/CI
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_2_6/S1
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_2_6/CO
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_2/S1
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_2/S0
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_2/CI
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_0_6/S1
AMDemodulator1/Multiplier1/Multiplier_0_Cadd_0_6/CO
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_0/S1
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_0/S0
AMDemodulator1/Multiplier1/Multiplier_0_cin_lr_add_0/CI
AMDemodulator1/Multiplier2/t_Multiplier_0_add_4_9/S1
AMDemodulator1/Multiplier2/t_Multiplier_0_add_4_9/CO
AMDemodulator1/Multiplier2/Cadd_t_Multiplier_0_4_1/S0
AMDemodulator1/Multiplier2/Cadd_t_Multiplier_0_4_1/CI
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_3_11/S1
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_3_11/CO
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_3_1/S0
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_3_1/CI
AMDemodulator1/Multiplier2/Multiplier_0_add_2_8/S1
AMDemodulator1/Multiplier2/Multiplier_0_add_2_8/CO
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_2_1/S0
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_2_1/CI
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_1_9/S1
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_1_9/CO
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_1_1/S0
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_1_1/CI
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_0_9/S1
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_0_9/CO
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_0_1/S0
AMDemodulator1/Multiplier2/Cadd_Multiplier_0_0_1/CI
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_10_6/S1
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_10_6/CO
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_10/S1
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_10/S0
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_10/CI
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_8_6/S1
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_8_6/CO
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_8/S1
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_8/S0
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_8/CI
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_6_6/S1
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_6_6/CO
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_6/S1
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_6/S0
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_6/CI
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_4_6/S1
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_4_6/CO
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_4/S1
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_4/S0
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_4/CI
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_2_6/S1
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_2_6/CO
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_2/S1
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_2/S0
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_2/CI
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_0_6/S1
AMDemodulator1/Multiplier2/Multiplier_0_Cadd_0_6/CO
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_0/S1
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_0/S0
AMDemodulator1/Multiplier2/Multiplier_0_cin_lr_add_0/CI
_add_1_1637_add_4_16/S1
_add_1_1637_add_4_16/S0
_add_1_1637_add_4_38/S1
_add_1_1637_add_4_38/CO
_add_1_1562_add_4_38/S1
_add_1_1562_add_4_38/CO
_add_1_1478_add_4_1/S1
_add_1_1478_add_4_1/S0
_add_1_1478_add_4_1/CI
_add_1_1463_add_4_1/S1
_add_1_1463_add_4_1/S0
_add_1_1463_add_4_1/CI
_add_1_1637_add_4_18/S1
_add_1_1637_add_4_18/S0
_add_1_1637_add_4_20/S1
_add_1_1637_add_4_20/S0
_add_1_1478_add_4_37/CO
_add_1_1637_add_4_22/S1
_add_1_1637_add_4_22/S0
_add_1_1460_add_4_1/S0
_add_1_1460_add_4_1/CI
_add_1_1460_add_4_13/S1
_add_1_1460_add_4_13/CO
_add_1_1565_add_4_2/S0
_add_1_1565_add_4_2/CI
_add_1_1565_add_4_38/S1
_add_1_1565_add_4_38/CO
_add_1_1463_add_4_37/CO
SinCos1/neg_rom_dout_s_n_0/S1
SinCos1/neg_rom_dout_s_n_0/S0
SinCos1/neg_rom_dout_s_n_0/CI
SinCos1/neg_rom_dout_c_n_6/CO
SinCos1/neg_rom_dout_c_n_0/S1
SinCos1/neg_rom_dout_c_n_0/S0
SinCos1/neg_rom_dout_c_n_0/CI
SinCos1/neg_rom_dout_s_n_6/CO
SinCos1/neg_rom_addr0_r_n_3/S1
SinCos1/neg_rom_addr0_r_n_3/CO
SinCos1/neg_rom_addr0_r_n_0/S0
SinCos1/neg_rom_addr0_r_n_0/CI
_add_1_1517_add_4_1/S1
_add_1_1517_add_4_1/S0
_add_1_1517_add_4_1/CI
phase_accum_add_4_2/S0
phase_accum_add_4_2/CI
add_4107_65/CO
add_4106_1/S1
add_4106_1/S0
add_4106_1/CI
add_4106_3/S0
_add_1_1562_add_4_2/S0
_add_1_1562_add_4_2/CI
_add_1_1490_add_4_37/CO
add_4106_19/CO
add_4111_1/S1
add_4111_1/S0
add_4111_1/CI
add_4111_3/S0
_add_1_1637_add_4_2/S1
_add_1_1637_add_4_2/S0
_add_1_1637_add_4_2/CI
add_4111_13/CO
add_4105_1/S1
add_4105_1/S0
add_4105_1/CI
add_4105_3/S0
add_4105_11/CO
_add_1_1568_add_4_38/S1
_add_1_1568_add_4_38/CO
_add_1_1619_add_4_2/S1
_add_1_1619_add_4_2/S0
_add_1_1619_add_4_2/CI
_add_1_1619_add_4_4/S1
_add_1_1619_add_4_4/S0
_add_1_1619_add_4_6/S1
_add_1_1619_add_4_6/S0
_add_1_1619_add_4_8/S1
_add_1_1619_add_4_8/S0
_add_1_1619_add_4_10/S1
_add_1_1619_add_4_10/S0
_add_1_1619_add_4_12/S1
_add_1_1619_add_4_12/S0
_add_1_1619_add_4_14/S1
_add_1_1619_add_4_14/S0
_add_1_1619_add_4_16/S1
_add_1_1619_add_4_16/S0
_add_1_1619_add_4_18/S1
_add_1_1619_add_4_18/S0
_add_1_1619_add_4_20/S1
_add_1_1619_add_4_20/S0
phase_accum_add_4_64/CO
_add_1_1457_add_4_1/S0
_add_1_1457_add_4_1/CI
_add_1_1619_add_4_22/S1
_add_1_1619_add_4_22/S0
_add_1_1619_add_4_24/S1
_add_1_1619_add_4_24/S0
_add_1_1619_add_4_26/S1
_add_1_1619_add_4_26/S0
_add_1_1619_add_4_28/S1
_add_1_1619_add_4_28/S0
_add_1_1619_add_4_30/S1
_add_1_1619_add_4_30/S0
_add_1_1619_add_4_32/S1
_add_1_1619_add_4_32/S0
_add_1_1619_add_4_34/S1
_add_1_1619_add_4_34/S0
_add_1_1619_add_4_36/S1
_add_1_1619_add_4_36/S0
_add_1_1619_add_4_38/S0
_add_1_1619_add_4_38/CO
_add_1_1613_add_4_2/S0
_add_1_1613_add_4_2/CI
_add_1_1613_add_4_38/CO
_add_1_1454_add_4_1/S0
_add_1_1454_add_4_1/CI
_add_1_1454_add_4_13/S1
_add_1_1454_add_4_13/CO
_add_1_1649_add_4_2/S1
_add_1_1649_add_4_2/S0
_add_1_1649_add_4_2/CI
_add_1_1649_add_4_4/S1
_add_1_1649_add_4_4/S0
_add_1_1649_add_4_6/S1
_add_1_1649_add_4_6/S0
_add_1_1649_add_4_8/S1
_add_1_1649_add_4_8/S0
_add_1_1649_add_4_10/S1
_add_1_1649_add_4_10/S0
_add_1_1649_add_4_12/S0
_add_1_1649_add_4_12/CO
_add_1_1412_add_4_1/S0
_add_1_1412_add_4_1/CI
_add_1_1412_add_4_61/S1
_add_1_1412_add_4_61/CO
_add_1_1643_add_4_2/S0
_add_1_1643_add_4_2/CI
_add_1_1643_add_4_38/S1
_add_1_1643_add_4_38/CO
_add_1_1640_add_4_2/S0
_add_1_1640_add_4_2/CI
_add_1_1640_add_4_38/S1
_add_1_1640_add_4_38/CO
_add_1_1550_add_4_2/S0
_add_1_1550_add_4_2/CI
_add_1_1550_add_4_38/S1
_add_1_1550_add_4_38/CO
_add_1_1592_add_4_2/S0
_add_1_1592_add_4_2/CI
add_4110_1/S1
add_4110_1/S0
add_4110_1/CI
add_4110_3/S0
add_4110_19/CO
add_4100_1/S1
add_4100_1/S0
add_4100_1/CI
add_4100_3/S0
add_4100_19/CO
add_4109_1/S1
add_4109_1/S0
add_4109_1/CI
add_4109_3/S1
add_4109_3/S0
add_4109_5/S1
add_4109_5/S0
add_4109_7/S1
add_4109_7/S0
add_4109_9/S1
add_4109_9/S0
add_4109_11/S1
add_4109_11/S0
add_4109_13/S1
add_4109_13/S0
add_4109_15/S1
add_4109_15/S0
add_4109_17/S0
add_4109_17/CO
add_4108_1/S1
add_4108_1/S0
add_4108_1/CI
add_4108_3/S0
add_4108_15/CO
add_4104_1/S1
add_4104_1/S0
add_4104_1/CI
add_4104_3/S0
_add_1_1457_add_4_63/CO
_add_1_1628_add_4_2/S0
_add_1_1628_add_4_2/CI
add_4104_17/CO
add_4103_1/S1
add_4103_1/S0
add_4103_1/CI
add_4103_3/S0
add_4103_19/CO
add_4102_1/S1
add_4102_1/S0
add_4102_1/CI
add_4102_3/S0
add_4102_19/CO
add_4099_1/S1
add_4099_1/S0
add_4099_1/CI
add_4099_3/S0
add_4099_19/CO
_add_1_1517_add_4_37/CO
_add_1_1433_add_4_2/S0
_add_1_1433_add_4_2/CI
_add_1_1433_add_4_cout/S1
_add_1_1433_add_4_cout/CO
_add_1_1583_add_4_2/S0
_add_1_1583_add_4_2/CI
_add_1_1583_add_4_38/S1
_add_1_1583_add_4_38/CO
_add_1_1634_add_4_2/S0
_add_1_1634_add_4_2/CI
_add_1_1634_add_4_38/S1
_add_1_1634_add_4_38/CO
_add_1_1469_add_4_1/S1
_add_1_1469_add_4_1/S0
_add_1_1469_add_4_1/CI
_add_1_1469_add_4_3/S1
_add_1_1469_add_4_3/S0
_add_1_1469_add_4_5/S1
_add_1_1469_add_4_5/S0
_add_1_1469_add_4_7/S1
_add_1_1469_add_4_7/S0
_add_1_1469_add_4_9/S1
_add_1_1469_add_4_9/S0
_add_1_1469_add_4_11/S1
_add_1_1469_add_4_11/S0
_add_1_1469_add_4_13/S1
_add_1_1469_add_4_13/S0
_add_1_1469_add_4_15/S1
_add_1_1469_add_4_15/S0
_add_1_1469_add_4_17/S1
_add_1_1469_add_4_17/S0
_add_1_1469_add_4_19/S1
_add_1_1469_add_4_19/S0
_add_1_1469_add_4_21/S1
_add_1_1469_add_4_21/S0
_add_1_1469_add_4_37/S1
_add_1_1469_add_4_37/CO
_add_1_1574_add_4_2/S0
_add_1_1574_add_4_2/CI
_add_1_1574_add_4_38/S1
_add_1_1574_add_4_38/CO
_add_1_1406_add_4_2/S0
_add_1_1406_add_4_2/CI
_add_1_1406_add_4_cout/S1
_add_1_1406_add_4_cout/CO
_add_1_1472_add_4_1/S1
_add_1_1472_add_4_1/S0
_add_1_1472_add_4_1/CI
_add_1_1472_add_4_37/CO
_add_1_1580_add_4_2/S0
_add_1_1580_add_4_2/CI
_add_1_1580_add_4_38/S1
_add_1_1580_add_4_38/CO
_add_1_1418_add_4_2/S0
_add_1_1418_add_4_2/CI
_add_1_1418_add_4_cout/S1
_add_1_1418_add_4_cout/CO
_add_1_1652_add_4_2/S0
_add_1_1652_add_4_2/CI
_add_1_1652_add_4_38/CO
_add_1_1415_add_4_2/S0
_add_1_1415_add_4_2/CI
_add_1_1415_add_4_cout/S1
_add_1_1415_add_4_cout/CO
_add_1_1553_add_4_2/S0
_add_1_1553_add_4_2/CI
_add_1_1553_add_4_38/S1
_add_1_1553_add_4_38/CO
_add_1_1430_add_4_1/S0
_add_1_1430_add_4_1/CI
_add_1_1430_add_4_17/S1
_add_1_1430_add_4_17/CO
_add_1_1427_add_4_2/S0
_add_1_1427_add_4_2/CI
_add_1_1427_add_4_cout/S1
_add_1_1427_add_4_cout/CO
_add_1_1424_add_4_2/S0
_add_1_1424_add_4_2/CI
_add_1_1424_add_4_cout/S1
_add_1_1424_add_4_cout/CO
_add_1_1475_add_4_1/S1
_add_1_1475_add_4_1/S0
_add_1_1475_add_4_1/CI
_add_1_1475_add_4_37/CO
_add_1_1559_add_4_2/S0
_add_1_1559_add_4_2/CI
_add_1_1559_add_4_38/S1
_add_1_1559_add_4_38/CO
_add_1_1631_add_4_2/S0
_add_1_1631_add_4_2/CI
_add_1_1631_add_4_38/S1
_add_1_1631_add_4_38/CO
_add_1_1514_add_4_1/S1
_add_1_1514_add_4_1/S0
_add_1_1514_add_4_1/CI
_add_1_1514_add_4_37/CO
_add_1_1601_add_4_2/S0
_add_1_1601_add_4_2/CI
_add_1_1601_add_4_38/CO
_add_1_1598_add_4_2/S1
_add_1_1598_add_4_2/S0
_add_1_1598_add_4_2/CI
_add_1_1598_add_4_4/S1
_add_1_1598_add_4_4/S0
_add_1_1598_add_4_6/S1
_add_1_1598_add_4_6/S0
_add_1_1598_add_4_8/S1
_add_1_1598_add_4_8/S0
_add_1_1598_add_4_10/S1
_add_1_1598_add_4_10/S0
_add_1_1598_add_4_12/S1
_add_1_1598_add_4_12/S0
_add_1_1598_add_4_14/S1
_add_1_1598_add_4_14/S0
_add_1_1598_add_4_16/S1
_add_1_1598_add_4_16/S0
_add_1_1598_add_4_18/S1
_add_1_1598_add_4_18/S0
_add_1_1598_add_4_20/S1
_add_1_1598_add_4_20/S0
_add_1_1598_add_4_22/S1
_add_1_1598_add_4_22/S0
_add_1_1598_add_4_24/S1
_add_1_1598_add_4_24/S0
_add_1_1598_add_4_26/S1
_add_1_1598_add_4_26/S0
_add_1_1598_add_4_28/S1
_add_1_1598_add_4_28/S0
_add_1_1598_add_4_30/S1
_add_1_1598_add_4_30/S0
_add_1_1598_add_4_32/S1
_add_1_1598_add_4_32/S0
_add_1_1598_add_4_34/S1
_add_1_1598_add_4_34/S0
_add_1_1598_add_4_36/S1
_add_1_1598_add_4_36/S0
_add_1_1598_add_4_38/S0
_add_1_1598_add_4_38/CO
_add_1_1556_add_4_2/S0
_add_1_1556_add_4_2/CI
_add_1_1556_add_4_38/S1
_add_1_1556_add_4_38/CO
_add_1_1511_add_4_1/S1
_add_1_1511_add_4_1/S0
_add_1_1511_add_4_1/CI
_add_1_1511_add_4_37/CO
_add_1_1508_add_4_1/S1
_add_1_1508_add_4_1/S0
_add_1_1508_add_4_1/CI
_add_1_1508_add_4_37/CO
_add_1_1529_add_4_2/S0
_add_1_1529_add_4_2/CI
_add_1_1529_add_4_38/CO
_add_1_1505_add_4_1/S1
_add_1_1505_add_4_1/S0
_add_1_1505_add_4_1/CI
_add_1_1505_add_4_37/CO
_add_1_1604_add_4_2/S0
_add_1_1604_add_4_2/CI
_add_1_1604_add_4_38/CO
_add_1_1625_add_4_2/S0
_add_1_1625_add_4_2/CI
_add_1_1625_add_4_38/S1
_add_1_1625_add_4_38/CO
_add_1_1502_add_4_1/S1
_add_1_1502_add_4_1/S0
_add_1_1502_add_4_1/CI
_add_1_1502_add_4_37/CO
_add_1_1607_add_4_2/S0
_add_1_1607_add_4_2/CI
_add_1_1607_add_4_38/CO
_add_1_1523_add_4_2/S0
_add_1_1523_add_4_2/CI
_add_1_1637_add_4_4/S1
_add_1_1637_add_4_4/S0
_add_1_1487_add_4_1/S1
_add_1_1487_add_4_1/S0
_add_1_1487_add_4_1/CI
_add_1_1523_add_4_38/CO
_add_1_1571_add_4_2/S0
_add_1_1571_add_4_2/CI
_add_1_1571_add_4_38/S1
_add_1_1571_add_4_38/CO
_add_1_1499_add_4_1/S1
_add_1_1499_add_4_1/S0
_add_1_1499_add_4_1/CI
_add_1_1499_add_4_37/CO
_add_1_1496_add_4_1/S1
_add_1_1496_add_4_1/S0
_add_1_1496_add_4_1/CI
_add_1_1592_add_4_38/CO
_add_1_1637_add_4_6/S1
_add_1_1637_add_4_6/S0
_add_1_1628_add_4_38/S1
_add_1_1628_add_4_38/CO
_add_1_1436_add_4_2/S0
_add_1_1436_add_4_2/CI
_add_1_1436_add_4_cout/S1
_add_1_1436_add_4_cout/CO
_add_1_1637_add_4_8/S1
_add_1_1637_add_4_8/S0
_add_1_1487_add_4_37/CO
_add_1_1445_add_4_1/S0
_add_1_1445_add_4_1/CI
_add_1_1445_add_4_17/S1
_add_1_1445_add_4_17/CO
_add_1_1484_add_4_1/S1
_add_1_1484_add_4_1/S0
_add_1_1484_add_4_1/CI
_add_1_1484_add_4_3/S1
_add_1_1484_add_4_3/S0
_add_1_1484_add_4_5/S1
_add_1_1484_add_4_5/S0
_add_1_1484_add_4_7/S1
_add_1_1484_add_4_7/S0
_add_1_1484_add_4_9/S1
_add_1_1484_add_4_9/S0
_add_1_1484_add_4_11/S1
_add_1_1484_add_4_11/S0
_add_1_1484_add_4_13/S1
_add_1_1484_add_4_13/S0
_add_1_1484_add_4_15/S1
_add_1_1484_add_4_15/S0
_add_1_1484_add_4_17/S1
_add_1_1484_add_4_17/S0
_add_1_1484_add_4_19/S1
_add_1_1484_add_4_19/S0
_add_1_1484_add_4_21/S1
_add_1_1484_add_4_21/S0
_add_1_1589_add_4_2/S1
_add_1_1589_add_4_2/S0
_add_1_1589_add_4_2/CI
_add_1_1577_add_4_38/S1
_add_1_1577_add_4_38/CO
ISquare_add_4_2/S0
ISquare_add_4_2/CI
ISquare_add_4_26/S1
ISquare_add_4_26/CO
_add_1_1493_add_4_1/S1
_add_1_1493_add_4_1/S0
_add_1_1493_add_4_1/CI
_add_1_1589_add_4_4/S1
_add_1_1589_add_4_4/S0
_add_1_1589_add_4_6/S1
_add_1_1589_add_4_6/S0
_add_1_1589_add_4_8/S1
_add_1_1589_add_4_8/S0
uart_rx1/r_Clock_Count_1009_add_4_1/S0
uart_rx1/r_Clock_Count_1009_add_4_1/CI
uart_rx1/r_Clock_Count_1009_add_4_17/S1
uart_rx1/r_Clock_Count_1009_add_4_17/CO
uart_rx1/UartClk_1007_1031_add_4_1/S0
uart_rx1/UartClk_1007_1031_add_4_1/CI
uart_rx1/UartClk_1007_1031_add_4_3/CO
_add_1_1589_add_4_10/S1
_add_1_1589_add_4_10/S0
_add_1_1589_add_4_12/S1
_add_1_1589_add_4_12/S0
_add_1_1589_add_4_14/S1
_add_1_1589_add_4_14/S0
_add_1_1589_add_4_16/S1
_add_1_1589_add_4_16/S0
_add_1_1637_add_4_10/S1
_add_1_1637_add_4_10/S0
_add_1_1589_add_4_18/S1
_add_1_1589_add_4_18/S0
_add_1_1589_add_4_20/S1
_add_1_1589_add_4_20/CO
_add_1_1586_add_4_2/S1
_add_1_1586_add_4_2/S0
_add_1_1586_add_4_2/CI
_add_1_1586_add_4_4/S1
_add_1_1586_add_4_4/S0
_add_1_1586_add_4_6/S1
_add_1_1586_add_4_6/S0
_add_1_1586_add_4_8/S1
_add_1_1586_add_4_8/S0
_add_1_1586_add_4_10/S1
_add_1_1586_add_4_10/S0
_add_1_1586_add_4_12/S1
_add_1_1586_add_4_12/S0
_add_1_1586_add_4_14/S1
_add_1_1586_add_4_14/S0
_add_1_1586_add_4_16/S1
_add_1_1586_add_4_16/S0
_add_1_1586_add_4_18/S1
_add_1_1586_add_4_18/S0
_add_1_1586_add_4_20/S1
_add_1_1586_add_4_20/S0
_add_1_1586_add_4_22/S1
_add_1_1586_add_4_22/S0
_add_1_1496_add_4_37/CO
_add_1_1637_add_4_12/S1
_add_1_1637_add_4_12/S0
_add_1_1637_add_4_14/S1
_add_1_1637_add_4_14/S0
_add_1_1448_add_4_37/CO
_add_1_1586_add_4_38/S1
_add_1_1586_add_4_38/CO
_add_1_1577_add_4_2/S0
_add_1_1577_add_4_2/CI
_add_1_1421_add_4_2/S0
_add_1_1421_add_4_2/CI
_add_1_1484_add_4_37/S1
_add_1_1484_add_4_37/CO
_add_1_1466_add_4_1/S1
_add_1_1466_add_4_1/S0
_add_1_1466_add_4_1/CI
_add_1_1481_add_4_37/CO
_add_1_1493_add_4_37/CO
_add_1_1466_add_4_37/CO
_add_1_1421_add_4_cout/S1
_add_1_1421_add_4_cout/CO
_add_1_1568_add_4_2/S0
_add_1_1568_add_4_2/CI
_add_1_1442_add_4_2/S0
_add_1_1442_add_4_2/CI
_add_1_1448_add_4_1/S1
_add_1_1448_add_4_1/S0
_add_1_1448_add_4_1/CI
add_4107_1/S1
add_4107_1/S0
add_4107_1/CI
_add_1_1490_add_4_1/S1
_add_1_1490_add_4_1/S0
_add_1_1490_add_4_1/CI
PWM1/counter_1006_add_4_1/S0
PWM1/counter_1006_add_4_1/CI
PWM1/counter_1006_add_4_11/S1
PWM1/counter_1006_add_4_11/CO
_add_1_1442_add_4_cout/S1
_add_1_1442_add_4_cout/CO
_add_1_1481_add_4_1/S1
_add_1_1481_add_4_1/S0
_add_1_1481_add_4_1/CI
_add_1_1439_add_4_cout/S1
_add_1_1439_add_4_cout/CO
_add_1_1439_add_4_2/S0
_add_1_1439_add_4_2/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.13.0.56.2 -- WARNING: Map write only section -- Tue Mar 19 23:07:49 2024

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=ENABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=62 TRANSFR=OFF CONFIG_IOVOLTAGE=3.3 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=ON CONFIG_MODE=JTAG INBUF=OFF ;
LOCATE COMP "led[6]" SITE "E1" ;
LOCATE COMP "led[7]" SITE "H3" ;
LOCATE COMP "led[5]" SITE "E2" ;
LOCATE COMP "led[4]" SITE "D1" ;
LOCATE COMP "led[3]" SITE "D2" ;
LOCATE COMP "led[2]" SITE "C1" ;
LOCATE COMP "led[1]" SITE "C2" ;
LOCATE COMP "led[0]" SITE "B2" ;
LOCATE COMP "XOut" SITE "N16" ;
LOCATE COMP "DiffOut" SITE "U18" ;
LOCATE COMP "PWMOut" SITE "A4" ;
LOCATE COMP "PWMOutP1" SITE "B11" ;
LOCATE COMP "PWMOutP2" SITE "A10" ;
LOCATE COMP "PWMOutP3" SITE "A9" ;
LOCATE COMP "PWMOutP4" SITE "B9" ;
LOCATE COMP "PWMOutN1" SITE "A7" ;
LOCATE COMP "PWMOutN2" SITE "C8" ;
LOCATE COMP "PWMOutN3" SITE "C6" ;
LOCATE COMP "PWMOutN4" SITE "A6" ;
LOCATE COMP "sinGen" SITE "N17" ;
LOCATE COMP "sin_out" SITE "G3" ;
LOCATE COMP "i_Rx_Serial" SITE "M1" ;
LOCATE COMP "RFIn" SITE "H18" ;
LOCATE COMP "clk_25mhz" SITE "G2" ;
FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
