Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Aug 29 17:14:02 2022
| Host         : DESKTOP-E5S1MHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (17)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (17)
-------------------------------
 There are 17 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.637        0.000                      0                   34        0.260        0.000                      0                   34        3.000        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk                      {0.000 5.000}      10.000          100.000         
  clk_out1_clockSetup    {0.000 5.000}      10.000          100.000         
  clkfbout_clockSetup    {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clockSetup_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clockSetup_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clockSetup          6.637        0.000                      0                   34        0.334        0.000                      0                   34        4.500        0.000                       0                    19  
  clkfbout_clockSetup                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clockSetup_1        6.638        0.000                      0                   34        0.334        0.000                      0                   34        4.500        0.000                       0                    19  
  clkfbout_clockSetup_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clockSetup_1  clk_out1_clockSetup          6.637        0.000                      0                   34        0.260        0.000                      0                   34  
clk_out1_clockSetup    clk_out1_clockSetup_1        6.637        0.000                      0                   34        0.260        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_clockSetup                           
(none)                 clk_out1_clockSetup_1                         
(none)                 clkfbout_clockSetup                           
(none)                 clkfbout_clockSetup_1                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup
  To Clock:  clk_out1_clockSetup

Setup :            0  Failing Endpoints,  Worst Slack        6.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/adc/U0/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.527ns (62.566%)  route 0.914ns (37.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     0.549 r  adc/adc/U0/EOC
                         net (fo=2, routed)           0.914     1.463    adc/adc/den_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
                         clock pessimism              0.598     9.022    
                         clock uncertainty           -0.074     8.948    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848     8.100    adc/adc/U0
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[12]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[13]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[14]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[15]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[9]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[1]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[2]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[3]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.328ns (46.591%)  route 1.522ns (53.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.585     1.872    led0
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[0]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.965%)  route 0.157ns (38.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256    -0.377 r  adc/adc/U0/DO[13]
                         net (fo=1, routed)           0.157    -0.220    dataDir[13]
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.066    -0.554    led_reg[13]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.815%)  route 0.158ns (38.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  adc/adc/U0/DO[10]
                         net (fo=1, routed)           0.158    -0.219    dataDir[10]
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.554    led_reg[10]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.906%)  route 0.186ns (42.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256    -0.377 r  adc/adc/U0/DO[6]
                         net (fo=1, routed)           0.186    -0.191    dataDir[6]
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.530    led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.524%)  route 0.189ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.377 r  adc/adc/U0/DO[7]
                         net (fo=1, routed)           0.189    -0.188    dataDir[7]
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.528    led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.038%)  route 0.185ns (41.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  adc/adc/U0/DO[5]
                         net (fo=1, routed)           0.185    -0.192    dataDir[5]
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.066    -0.534    led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.277%)  route 0.191ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  adc/adc/U0/DO[4]
                         net (fo=1, routed)           0.191    -0.186    dataDir[4]
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.530    led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.256ns (54.699%)  route 0.212ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  adc/adc/U0/DO[9]
                         net (fo=1, routed)           0.212    -0.165    dataDir[9]
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.075    -0.545    led_reg[9]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.256ns (51.781%)  route 0.238ns (48.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  adc/adc/U0/DO[2]
                         net (fo=1, routed)           0.238    -0.139    dataDir[2]
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.066    -0.534    led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.479%)  route 0.205ns (44.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  adc/adc/U0/DO[12]
                         net (fo=1, routed)           0.205    -0.172    dataDir[12]
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.046    -0.574    led_reg[12]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.256ns (51.766%)  route 0.239ns (48.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.377 r  adc/adc/U0/DO[0]
                         net (fo=1, routed)           0.239    -0.139    dataDir[0]
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.070    -0.550    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clockSetup
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        adc/adc/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     led_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     led_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     led_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockSetup
  To Clock:  clkfbout_clockSetup

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockSetup
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup_1
  To Clock:  clk_out1_clockSetup_1

Setup :            0  Failing Endpoints,  Worst Slack        6.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/adc/U0/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.527ns (62.566%)  route 0.914ns (37.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     0.549 r  adc/adc/U0/EOC
                         net (fo=2, routed)           0.914     1.463    adc/adc/den_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
                         clock pessimism              0.598     9.022    
                         clock uncertainty           -0.074     8.949    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848     8.101    adc/adc/U0
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.722    led_reg[12]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.722    led_reg[13]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.722    led_reg[14]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.722    led_reg[15]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.722    led_reg[9]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.913    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.708    led_reg[1]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.913    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.708    led_reg[2]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.913    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.708    led_reg[3]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.328ns (46.591%)  route 1.522ns (53.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.585     1.872    led0
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.722    led_reg[0]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.965%)  route 0.157ns (38.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256    -0.377 r  adc/adc/U0/DO[13]
                         net (fo=1, routed)           0.157    -0.220    dataDir[13]
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.066    -0.554    led_reg[13]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.815%)  route 0.158ns (38.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  adc/adc/U0/DO[10]
                         net (fo=1, routed)           0.158    -0.219    dataDir[10]
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.554    led_reg[10]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.906%)  route 0.186ns (42.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256    -0.377 r  adc/adc/U0/DO[6]
                         net (fo=1, routed)           0.186    -0.191    dataDir[6]
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.530    led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.524%)  route 0.189ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.377 r  adc/adc/U0/DO[7]
                         net (fo=1, routed)           0.189    -0.188    dataDir[7]
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.528    led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.038%)  route 0.185ns (41.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  adc/adc/U0/DO[5]
                         net (fo=1, routed)           0.185    -0.192    dataDir[5]
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.066    -0.534    led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.277%)  route 0.191ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  adc/adc/U0/DO[4]
                         net (fo=1, routed)           0.191    -0.186    dataDir[4]
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.530    led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.256ns (54.699%)  route 0.212ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  adc/adc/U0/DO[9]
                         net (fo=1, routed)           0.212    -0.165    dataDir[9]
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.075    -0.545    led_reg[9]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.256ns (51.781%)  route 0.238ns (48.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  adc/adc/U0/DO[2]
                         net (fo=1, routed)           0.238    -0.139    dataDir[2]
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.066    -0.534    led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.479%)  route 0.205ns (44.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  adc/adc/U0/DO[12]
                         net (fo=1, routed)           0.205    -0.172    dataDir[12]
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.046    -0.574    led_reg[12]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.256ns (51.766%)  route 0.239ns (48.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.377 r  adc/adc/U0/DO[0]
                         net (fo=1, routed)           0.239    -0.139    dataDir[0]
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.255    -0.620    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.070    -0.550    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clockSetup_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        adc/adc/U0/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     led_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     led_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75     led_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75     led_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y75     led_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y75     led_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockSetup_1
  To Clock:  clkfbout_clockSetup_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockSetup_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup_1
  To Clock:  clk_out1_clockSetup

Setup :            0  Failing Endpoints,  Worst Slack        6.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/adc/U0/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.527ns (62.566%)  route 0.914ns (37.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     0.549 r  adc/adc/U0/EOC
                         net (fo=2, routed)           0.914     1.463    adc/adc/den_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
                         clock pessimism              0.598     9.022    
                         clock uncertainty           -0.074     8.948    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848     8.100    adc/adc/U0
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[12]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[13]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[14]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[15]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[9]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[1]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[2]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[3]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup rise@10.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.328ns (46.591%)  route 1.522ns (53.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.585     1.872    led0
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[0]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.965%)  route 0.157ns (38.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256    -0.377 r  adc/adc/U0/DO[13]
                         net (fo=1, routed)           0.157    -0.220    dataDir[13]
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.066    -0.480    led_reg[13]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.815%)  route 0.158ns (38.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  adc/adc/U0/DO[10]
                         net (fo=1, routed)           0.158    -0.219    dataDir[10]
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.480    led_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.906%)  route 0.186ns (42.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256    -0.377 r  adc/adc/U0/DO[6]
                         net (fo=1, routed)           0.186    -0.191    dataDir[6]
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.456    led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.524%)  route 0.189ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.377 r  adc/adc/U0/DO[7]
                         net (fo=1, routed)           0.189    -0.188    dataDir[7]
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.454    led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.038%)  route 0.185ns (41.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  adc/adc/U0/DO[5]
                         net (fo=1, routed)           0.185    -0.192    dataDir[5]
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.066    -0.460    led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.277%)  route 0.191ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  adc/adc/U0/DO[4]
                         net (fo=1, routed)           0.191    -0.186    dataDir[4]
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.456    led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.256ns (54.699%)  route 0.212ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  adc/adc/U0/DO[9]
                         net (fo=1, routed)           0.212    -0.165    dataDir[9]
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.075    -0.471    led_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.256ns (51.781%)  route 0.238ns (48.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  adc/adc/U0/DO[2]
                         net (fo=1, routed)           0.238    -0.139    dataDir[2]
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.066    -0.460    led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.479%)  route 0.205ns (44.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  adc/adc/U0/DO[12]
                         net (fo=1, routed)           0.205    -0.172    dataDir[12]
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.046    -0.500    led_reg[12]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup rise@0.000ns - clk_out1_clockSetup_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.256ns (51.766%)  route 0.239ns (48.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.377 r  adc/adc/U0/DO[0]
                         net (fo=1, routed)           0.239    -0.139    dataDir[0]
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.070    -0.476    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clockSetup
  To Clock:  clk_out1_clockSetup_1

Setup :            0  Failing Endpoints,  Worst Slack        6.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/adc/U0/DEN
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.527ns (62.566%)  route 0.914ns (37.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     0.549 r  adc/adc/U0/EOC
                         net (fo=2, routed)           0.914     1.463    adc/adc/den_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
                         clock pessimism              0.598     9.022    
                         clock uncertainty           -0.074     8.948    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848     8.100    adc/adc/U0
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[12]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[13]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[14]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[15]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.328ns (43.690%)  route 1.712ns (56.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.774     2.062    led0
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[9]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[1]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[2]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.328ns (46.233%)  route 1.544ns (53.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.607     1.894    led0
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X29Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.707    led_reg[3]
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clockSetup_1 rise@10.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.328ns (46.591%)  route 1.522ns (53.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     0.226 r  adc/adc/U0/DRDY
                         net (fo=1, routed)           0.937     1.163    adc/doneWritten
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.287 r  adc/led[15]_i_1/O
                         net (fo=16, routed)          0.585     1.872    led0
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.420     8.424    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.576     9.000    
                         clock uncertainty           -0.074     8.926    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.721    led_reg[0]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  6.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.965%)  route 0.157ns (38.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256    -0.377 r  adc/adc/U0/DO[13]
                         net (fo=1, routed)           0.157    -0.220    dataDir[13]
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.066    -0.480    led_reg[13]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.815%)  route 0.158ns (38.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256    -0.377 r  adc/adc/U0/DO[10]
                         net (fo=1, routed)           0.158    -0.219    dataDir[10]
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.066    -0.480    led_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.906%)  route 0.186ns (42.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256    -0.377 r  adc/adc/U0/DO[6]
                         net (fo=1, routed)           0.186    -0.191    dataDir[6]
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.456    led_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.524%)  route 0.189ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.377 r  adc/adc/U0/DO[7]
                         net (fo=1, routed)           0.189    -0.188    dataDir[7]
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.072    -0.454    led_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.038%)  route 0.185ns (41.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.377 r  adc/adc/U0/DO[5]
                         net (fo=1, routed)           0.185    -0.192    dataDir[5]
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.066    -0.460    led_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.277%)  route 0.191ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256    -0.377 r  adc/adc/U0/DO[4]
                         net (fo=1, routed)           0.191    -0.186    dataDir[4]
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.070    -0.456    led_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.256ns (54.699%)  route 0.212ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256    -0.377 r  adc/adc/U0/DO[9]
                         net (fo=1, routed)           0.212    -0.165    dataDir[9]
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.075    -0.471    led_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.256ns (51.781%)  route 0.238ns (48.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[2])
                                                      0.256    -0.377 r  adc/adc/U0/DO[2]
                         net (fo=1, routed)           0.238    -0.139    dataDir[2]
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.066    -0.460    led_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.479%)  route 0.205ns (44.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      0.256    -0.377 r  adc/adc/U0/DO[12]
                         net (fo=1, routed)           0.205    -0.172    dataDir[12]
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.046    -0.500    led_reg[12]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 adc/adc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clockSetup_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clockSetup_1 rise@0.000ns - clk_out1_clockSetup rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.256ns (51.766%)  route 0.239ns (48.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    adc/adc/dclk_in
    XADC_X0Y0            XADC                                         r  adc/adc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.377 r  adc/adc/U0/DO[0]
                         net (fo=1, routed)           0.239    -0.139    dataDir[0]
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.815    -0.875    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.255    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.070    -0.476    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.337    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clockSetup
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 3.960ns (45.828%)  route 4.681ns (54.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[8]/Q
                         net (fo=1, routed)           4.681     4.159    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     7.663 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.663    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 3.957ns (45.964%)  route 4.651ns (54.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[7]/Q
                         net (fo=1, routed)           4.651     4.130    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.630 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.630    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 3.962ns (46.082%)  route 4.636ns (53.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[6]/Q
                         net (fo=1, routed)           4.636     4.114    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.620 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.620    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 3.970ns (46.311%)  route 4.603ns (53.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[5]/Q
                         net (fo=1, routed)           4.603     4.081    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.596 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.596    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 3.960ns (48.339%)  route 4.232ns (51.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[11]/Q
                         net (fo=1, routed)           4.232     3.710    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.214 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.214    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 4.102ns (50.342%)  route 4.047ns (49.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.559 r  led_reg[9]/Q
                         net (fo=1, routed)           4.047     3.488    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.683     7.171 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.171    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 3.961ns (48.784%)  route 4.158ns (51.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[0]/Q
                         net (fo=1, routed)           4.158     3.636    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.141 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.141    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.965ns (49.596%)  route 4.030ns (50.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[3]/Q
                         net (fo=1, routed)           4.030     3.508    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.017 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.017    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 3.981ns (50.691%)  route 3.873ns (49.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[10]/Q
                         net (fo=1, routed)           3.873     3.351    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.876 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.876    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 3.957ns (50.456%)  route 3.885ns (49.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[2]/Q
                         net (fo=1, routed)           3.885     3.363    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.864 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.864    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.363ns (60.073%)  route 0.906ns (39.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[15]/Q
                         net (fo=1, routed)           0.906     0.414    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     1.636 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.636    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.360ns (59.744%)  route 0.916ns (40.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[12]/Q
                         net (fo=1, routed)           0.916     0.424    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     1.643 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.643    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.349ns (57.934%)  route 0.980ns (42.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[13]/Q
                         net (fo=1, routed)           0.980     0.488    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     1.696 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.696    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.372ns (57.248%)  route 1.024ns (42.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[1]/Q
                         net (fo=1, routed)           1.024     0.532    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.763 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.763    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.357ns (54.564%)  route 1.130ns (45.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[14]/Q
                         net (fo=1, routed)           1.130     0.638    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     1.855 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.855    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.351ns (52.198%)  route 1.237ns (47.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[4]/Q
                         net (fo=1, routed)           1.237     0.745    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.954 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.954    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.343ns (49.589%)  route 1.365ns (50.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[2]/Q
                         net (fo=1, routed)           1.365     0.873    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.075 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.075    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.367ns (49.826%)  route 1.377ns (50.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[10]/Q
                         net (fo=1, routed)           1.377     0.885    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.111 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.111    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.351ns (49.100%)  route 1.401ns (50.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[3]/Q
                         net (fo=1, routed)           1.401     0.908    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.119 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.119    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.347ns (48.101%)  route 1.453ns (51.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[0]/Q
                         net (fo=1, routed)           1.453     0.961    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.167 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.167    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clockSetup_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 3.960ns (45.828%)  route 4.681ns (54.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[8]/Q
                         net (fo=1, routed)           4.681     4.159    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     7.663 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.663    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 3.957ns (45.964%)  route 4.651ns (54.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[7]/Q
                         net (fo=1, routed)           4.651     4.130    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.630 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.630    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.598ns  (logic 3.962ns (46.082%)  route 4.636ns (53.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[6]/Q
                         net (fo=1, routed)           4.636     4.114    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.620 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.620    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.574ns  (logic 3.970ns (46.311%)  route 4.603ns (53.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[5]/Q
                         net (fo=1, routed)           4.603     4.081    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.596 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.596    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 3.960ns (48.339%)  route 4.232ns (51.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[11]/Q
                         net (fo=1, routed)           4.232     3.710    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.214 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.214    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 4.102ns (50.342%)  route 4.047ns (49.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.559 r  led_reg[9]/Q
                         net (fo=1, routed)           4.047     3.488    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.683     7.171 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.171    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 3.961ns (48.784%)  route 4.158ns (51.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[0]/Q
                         net (fo=1, routed)           4.158     3.636    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.141 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.141    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.965ns (49.596%)  route 4.030ns (50.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[3]/Q
                         net (fo=1, routed)           4.030     3.508    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.017 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.017    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 3.981ns (50.691%)  route 3.873ns (49.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[10]/Q
                         net (fo=1, routed)           3.873     3.351    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.876 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.876    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 3.957ns (50.456%)  route 3.885ns (49.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          1.534    -0.978    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  led_reg[2]/Q
                         net (fo=1, routed)           3.885     3.363    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.864 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.864    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.363ns (60.073%)  route 0.906ns (39.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[15]/Q
                         net (fo=1, routed)           0.906     0.414    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     1.636 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.636    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.360ns (59.744%)  route 0.916ns (40.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[12]/Q
                         net (fo=1, routed)           0.916     0.424    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     1.643 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.643    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.349ns (57.934%)  route 0.980ns (42.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[13]/Q
                         net (fo=1, routed)           0.980     0.488    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     1.696 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.696    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.372ns (57.248%)  route 1.024ns (42.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[1]/Q
                         net (fo=1, routed)           1.024     0.532    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.763 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.763    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.357ns (54.564%)  route 1.130ns (45.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y75         FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[14]/Q
                         net (fo=1, routed)           1.130     0.638    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     1.855 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.855    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.351ns (52.198%)  route 1.237ns (47.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X28Y74         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[4]/Q
                         net (fo=1, routed)           1.237     0.745    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.954 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.954    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.343ns (49.589%)  route 1.365ns (50.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[2]/Q
                         net (fo=1, routed)           1.365     0.873    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.075 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.075    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.367ns (49.826%)  route 1.377ns (50.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[10]/Q
                         net (fo=1, routed)           1.377     0.885    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.111 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.111    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.351ns (49.100%)  route 1.401ns (50.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X29Y74         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[3]/Q
                         net (fo=1, routed)           1.401     0.908    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.119 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.119    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clockSetup_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.347ns (48.101%)  route 1.453ns (51.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clockSetup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=17, routed)          0.548    -0.633    clockOut
    SLICE_X28Y75         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  led_reg[0]/Q
                         net (fo=1, routed)           1.453     0.961    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.167 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.167    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockSetup
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockSetup_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockSetup_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockSetup_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock/inst/clk_in1_clockSetup
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock/inst/clkfbout_clockSetup
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock/inst/clkfbout_buf_clockSetup
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





