/******************************************************************************
 *
 * synth_si4351_configs.h - Configurations for the Silicon Labs si5351
 *  Frequency synthesizer.  Defines the register settings to set the device
 *  into a predefined configuration.
 *
 *	\note GTBE: Used to generate the ADC CLK on the GTBE-TM4C1294XL
 *
 *	\note Register map contents are generated by ClockBuilder Desktop.
 *	
 *	\note The register map contents are formatted using a Matlab script that 
 *	takes the text file output of ClockBuilder Desktop and formats it into the 
 *	proper format
 *
 *	\note Register map format: registers 15 - 92, 149 - 170, 180
 *	
******************************************************************************/

/************************
 * CLK 0 Configurations *
 ************************/

//*****************************************************************************
//
//! \addtogroup synth_si4351
//! @{
//
//*****************************************************************************

// Clk0:  20MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0_20MHz[101] = {
0x00, 0x4F, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x02,
0x00, 0x00, 0x1B, 0x00, 0x0A, 0x97, 0x00, 0x00, 0x13, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00,
0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

// Clk0:  25MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0_25MHz[101] = {
0x00, 0x4F, 0x80, 0x83, 0x80, 0x80, 0x80, 0x80, 0x80, 0x22,
0x00, 0x00, 0x1B, 0x00, 0x0A, 0xF6, 0x00, 0x00, 0x0E, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x0C,
0x0C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

// Clk0:  27MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0_27MHz[101] = {
0x00, 0x4F, 0x80, 0x83, 0x80, 0x80, 0x80, 0xC0, 0x80, 0x22,
0x00, 0x00, 0x01, 0x00, 0x0B, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x0C,
0x0B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

// Clk0:  30MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0_30MHz[101] = {
0x00, 0x4F, 0x80, 0x83, 0x80, 0x80, 0x80, 0x80, 0x80, 0x22,
0x00, 0x00, 0x03, 0x00, 0x0B, 0x55, 0x00, 0x00, 0x01, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x0C,
0x0A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

// Clk0:  32MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0_32MHz[101] = {
0x00, 0x4F, 0x80, 0x83, 0x80, 0x80, 0x80, 0x80, 0x80, 0x22,
0x00, 0x00, 0x1B, 0x00, 0x0B, 0x09, 0x00, 0x00, 0x0D, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x0C,
0x09, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

// Clk0:  32.768MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160.000MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2: 160.000MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0_32p768MHz[101] = {
0x00, 0x4F, 0x80, 0x83, 0x80, 0x80, 0x80, 0x80, 0x80, 0x22,
0x00, 0x0D, 0x2F, 0x00, 0x0B, 0x59, 0x00, 0x07, 0xA9, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x0C,
0x09, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

// Clk0:  37MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0_37MHz[101] = {
0x00, 0x4F, 0x80, 0x83, 0x80, 0x80, 0x80, 0x80, 0x80, 0x22,
0x00, 0x00, 0x1B, 0x00, 0x0B, 0xB4, 0x00, 0x00, 0x04, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x0C,
0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

/******************************
 * CLK 0 and 2 Configurations *
 ******************************/

// Clk0:  20MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// Clk1: 160MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns (disabled)
// Clk2:  20MHz, disable State: High Z, Drive Strength: 11 (higest) Initial Phase offset: 0ns
// XTAL Frequency: 27 MHz
// Spread Spectrum: Disabled
uint8_t synth_config_clk0and2_20MHz[101] = {
0x00, 0x4F, 0x80, 0x4F, 0x80, 0x80, 0x80, 0x80, 0x80, 0x22,
0x00, 0x00, 0x1B, 0x00, 0x0C, 0xD0, 0x00, 0x00, 0x10, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x0C,
0x12, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x12, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
0x00};

//*****************************************************************************
//
// Close the Doxygen group.
//! @}
//
//*****************************************************************************

