<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  6128, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 44935, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 13151, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 13347, user inline pragmas are applied</column>
            <column name="">(4) simplification, 12742, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  9016, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  7378, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  7378, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  7410, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  7362, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  7362, loop and instruction simplification</column>
            <column name="">(2) parallelization,  7362, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  7362, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  7362, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  7365, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  7373, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="6128" col3="12742" col4="7362" col5="7362" col6="7373">
                    <row id="19" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                        <row id="24" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                            <row id="30" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                <row id="2" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                <row id="32" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                    </row>
                    <row id="3" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config3&gt;" col1="nnet_activation.h:39" col2="177" col3="215" col4="169" col5="145" col6="146"/>
                    <row id="16" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                        <row id="24" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                            <row id="21" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                <row id="2" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                <row id="5" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                    </row>
                    <row id="31" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config5&gt;" col1="nnet_activation.h:39" col2="177" col3="107" col4="85" col5="73" col6="74"/>
                    <row id="17" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense.h:41" col2="532" col3="" col4="" col5="" col6="">
                        <row id="24" col0="dense" col1="nnet_dense.h:50" col2="530" col3="" col4="" col5="" col6="">
                            <row id="11" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense_latency.h:13" col2="528" col3="" col4="" col5="" col6="">
                                <row id="2" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                                <row id="14" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                    </row>
                    <row id="13" col0="softmax&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:379" col2="4127" col3="" col4="" col5="" col6="">
                        <row id="7" col0="softmax_stable&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:216" col2="4125" col3="" col4="" col5="" col6="">
                            <row id="9" col0="init_exp_table&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:149" col2="1162" col3="" col4="" col5="" col6="">
                                <row id="28" col0="softmax_real_val_from_idx&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:133" col2="414" col3="" col4="" col5="" col6=""/>
                                <row id="29" col0="exp_fcn_float" col1="nnet_activation.h:131" col2="4" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="10" col0="init_invert_table&lt;ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:160" col2="1410" col3="" col4="" col5="" col6="">
                                <row id="4" col0="softmax_real_val_from_idx&lt;ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:133" col2="666" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="6" col0="reduce&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt; &gt; &gt;" col1="nnet_common.h:37" col2="30" col3="" col4="" col5="" col6="">
                                <row id="26" col0="operator()" col1="nnet_common.h:66" col2="20" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="27" col0="softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:141" col2="98" col3="" col4="" col5="" col6=""/>
                            <row id="25" col0="reduce&lt;ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt;, 2, nnet::Op_add&lt;ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt; &gt; &gt;" col1="nnet_common.h:37" col2="329" col3="" col4="" col5="" col6="">
                                <row id="20" col0="operator()" col1="nnet_common.h:51" col2="319" col3="" col4="" col5="" col6=""/>
                            </row>
                            <row id="23" col0="softmax_idx_from_real_val&lt;ap_fixed&lt;18, 8, AP_RND, AP_SAT, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:141" col2="98" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="30" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="" col3="6775" col4="3794" col5="3793" col6="3794"/>
                    <row id="21" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="" col3="5057" col4="2877" col5="2853" col6="2854"/>
                    <row id="11" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config6&gt;" col1="nnet_dense_latency.h:13" col2="" col3="436" col4="249" col5="237" col6="238"/>
                    <row id="7" col0="softmax_stable&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, softmax_config7&gt;" col1="nnet_activation.h:216" col2="" col3="125" col4="104" col5="102" col6="103"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

