<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/include/asm/cpu_entry_area.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - cpu_entry_area.h<span style="font-size: 80%;"> (source / <a href="cpu_entry_area.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-07 12:34:12</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* SPDX-License-Identifier: GPL-2.0 */</a>
<a name="2"><span class="lineNum">       2 </span>            : </a>
<a name="3"><span class="lineNum">       3 </span>            : #ifndef _ASM_X86_CPU_ENTRY_AREA_H</a>
<a name="4"><span class="lineNum">       4 </span>            : #define _ASM_X86_CPU_ENTRY_AREA_H</a>
<a name="5"><span class="lineNum">       5 </span>            : </a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;linux/percpu-defs.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;asm/processor.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;asm/intel_ds.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;asm/pgtable_areas.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : </a>
<a name="11"><span class="lineNum">      11 </span>            : #ifdef CONFIG_X86_64</a>
<a name="12"><span class="lineNum">      12 </span>            : </a>
<a name="13"><span class="lineNum">      13 </span>            : /* Macro to enforce the same ordering and stack sizes */</a>
<a name="14"><span class="lineNum">      14 </span>            : #define ESTACKS_MEMBERS(guardsize, optional_stack_size)         \</a>
<a name="15"><span class="lineNum">      15 </span>            :         char    DF_stack_guard[guardsize];                      \</a>
<a name="16"><span class="lineNum">      16 </span>            :         char    DF_stack[EXCEPTION_STKSZ];                      \</a>
<a name="17"><span class="lineNum">      17 </span>            :         char    NMI_stack_guard[guardsize];                     \</a>
<a name="18"><span class="lineNum">      18 </span>            :         char    NMI_stack[EXCEPTION_STKSZ];                     \</a>
<a name="19"><span class="lineNum">      19 </span>            :         char    DB_stack_guard[guardsize];                      \</a>
<a name="20"><span class="lineNum">      20 </span>            :         char    DB_stack[EXCEPTION_STKSZ];                      \</a>
<a name="21"><span class="lineNum">      21 </span>            :         char    MCE_stack_guard[guardsize];                     \</a>
<a name="22"><span class="lineNum">      22 </span>            :         char    MCE_stack[EXCEPTION_STKSZ];                     \</a>
<a name="23"><span class="lineNum">      23 </span>            :         char    VC_stack_guard[guardsize];                      \</a>
<a name="24"><span class="lineNum">      24 </span>            :         char    VC_stack[optional_stack_size];                  \</a>
<a name="25"><span class="lineNum">      25 </span>            :         char    VC2_stack_guard[guardsize];                     \</a>
<a name="26"><span class="lineNum">      26 </span>            :         char    VC2_stack[optional_stack_size];                 \</a>
<a name="27"><span class="lineNum">      27 </span>            :         char    IST_top_guard[guardsize];                       \</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : /* The exception stacks' physical storage. No guard pages required */</a>
<a name="30"><span class="lineNum">      30 </span>            : struct exception_stacks {</a>
<a name="31"><span class="lineNum">      31 </span>            :         ESTACKS_MEMBERS(0, 0)</a>
<a name="32"><span class="lineNum">      32 </span>            : };</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : /* The effective cpu entry area mapping with guard pages. */</a>
<a name="35"><span class="lineNum">      35 </span>            : struct cea_exception_stacks {</a>
<a name="36"><span class="lineNum">      36 </span>            :         ESTACKS_MEMBERS(PAGE_SIZE, EXCEPTION_STKSZ)</a>
<a name="37"><span class="lineNum">      37 </span>            : };</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : /*</a>
<a name="40"><span class="lineNum">      40 </span>            :  * The exception stack ordering in [cea_]exception_stacks</a>
<a name="41"><span class="lineNum">      41 </span>            :  */</a>
<a name="42"><span class="lineNum">      42 </span>            : enum exception_stack_ordering {</a>
<a name="43"><span class="lineNum">      43 </span>            :         ESTACK_DF,</a>
<a name="44"><span class="lineNum">      44 </span>            :         ESTACK_NMI,</a>
<a name="45"><span class="lineNum">      45 </span>            :         ESTACK_DB,</a>
<a name="46"><span class="lineNum">      46 </span>            :         ESTACK_MCE,</a>
<a name="47"><span class="lineNum">      47 </span>            :         ESTACK_VC,</a>
<a name="48"><span class="lineNum">      48 </span>            :         ESTACK_VC2,</a>
<a name="49"><span class="lineNum">      49 </span>            :         N_EXCEPTION_STACKS</a>
<a name="50"><span class="lineNum">      50 </span>            : };</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : #define CEA_ESTACK_SIZE(st)                                     \</a>
<a name="53"><span class="lineNum">      53 </span>            :         sizeof(((struct cea_exception_stacks *)0)-&gt;st## _stack)</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : #define CEA_ESTACK_BOT(ceastp, st)                              \</a>
<a name="56"><span class="lineNum">      56 </span>            :         ((unsigned long)&amp;(ceastp)-&gt;st## _stack)</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : #define CEA_ESTACK_TOP(ceastp, st)                              \</a>
<a name="59"><span class="lineNum">      59 </span>            :         (CEA_ESTACK_BOT(ceastp, st) + CEA_ESTACK_SIZE(st))</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            : #define CEA_ESTACK_OFFS(st)                                     \</a>
<a name="62"><span class="lineNum">      62 </span>            :         offsetof(struct cea_exception_stacks, st## _stack)</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : #define CEA_ESTACK_PAGES                                        \</a>
<a name="65"><span class="lineNum">      65 </span>            :         (sizeof(struct cea_exception_stacks) / PAGE_SIZE)</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : #endif</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            : #ifdef CONFIG_X86_32</a>
<a name="70"><span class="lineNum">      70 </span>            : struct doublefault_stack {</a>
<a name="71"><span class="lineNum">      71 </span>            :         unsigned long stack[(PAGE_SIZE - sizeof(struct x86_hw_tss)) / sizeof(unsigned long)];</a>
<a name="72"><span class="lineNum">      72 </span>            :         struct x86_hw_tss tss;</a>
<a name="73"><span class="lineNum">      73 </span>            : } __aligned(PAGE_SIZE);</a>
<a name="74"><span class="lineNum">      74 </span>            : #endif</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : /*</a>
<a name="77"><span class="lineNum">      77 </span>            :  * cpu_entry_area is a percpu region that contains things needed by the CPU</a>
<a name="78"><span class="lineNum">      78 </span>            :  * and early entry/exit code.  Real types aren't used for all fields here</a>
<a name="79"><span class="lineNum">      79 </span>            :  * to avoid circular header dependencies.</a>
<a name="80"><span class="lineNum">      80 </span>            :  *</a>
<a name="81"><span class="lineNum">      81 </span>            :  * Every field is a virtual alias of some other allocated backing store.</a>
<a name="82"><span class="lineNum">      82 </span>            :  * There is no direct allocation of a struct cpu_entry_area.</a>
<a name="83"><span class="lineNum">      83 </span>            :  */</a>
<a name="84"><span class="lineNum">      84 </span>            : struct cpu_entry_area {</a>
<a name="85"><span class="lineNum">      85 </span>            :         char gdt[PAGE_SIZE];</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            :         /*</a>
<a name="88"><span class="lineNum">      88 </span>            :          * The GDT is just below entry_stack and thus serves (on x86_64) as</a>
<a name="89"><span class="lineNum">      89 </span>            :          * a read-only guard page. On 32-bit the GDT must be writeable, so</a>
<a name="90"><span class="lineNum">      90 </span>            :          * it needs an extra guard page.</a>
<a name="91"><span class="lineNum">      91 </span>            :          */</a>
<a name="92"><span class="lineNum">      92 </span>            : #ifdef CONFIG_X86_32</a>
<a name="93"><span class="lineNum">      93 </span>            :         char guard_entry_stack[PAGE_SIZE];</a>
<a name="94"><span class="lineNum">      94 </span>            : #endif</a>
<a name="95"><span class="lineNum">      95 </span>            :         struct entry_stack_page entry_stack_page;</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            : #ifdef CONFIG_X86_32</a>
<a name="98"><span class="lineNum">      98 </span>            :         char guard_doublefault_stack[PAGE_SIZE];</a>
<a name="99"><span class="lineNum">      99 </span>            :         struct doublefault_stack doublefault_stack;</a>
<a name="100"><span class="lineNum">     100 </span>            : #endif</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            :         /*</a>
<a name="103"><span class="lineNum">     103 </span>            :          * On x86_64, the TSS is mapped RO.  On x86_32, it's mapped RW because</a>
<a name="104"><span class="lineNum">     104 </span>            :          * we need task switches to work, and task switches write to the TSS.</a>
<a name="105"><span class="lineNum">     105 </span>            :          */</a>
<a name="106"><span class="lineNum">     106 </span>            :         struct tss_struct tss;</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            : #ifdef CONFIG_X86_64</a>
<a name="109"><span class="lineNum">     109 </span>            :         /*</a>
<a name="110"><span class="lineNum">     110 </span>            :          * Exception stacks used for IST entries with guard pages.</a>
<a name="111"><span class="lineNum">     111 </span>            :          */</a>
<a name="112"><span class="lineNum">     112 </span>            :         struct cea_exception_stacks estacks;</a>
<a name="113"><span class="lineNum">     113 </span>            : #endif</a>
<a name="114"><span class="lineNum">     114 </span>            :         /*</a>
<a name="115"><span class="lineNum">     115 </span>            :          * Per CPU debug store for Intel performance monitoring. Wastes a</a>
<a name="116"><span class="lineNum">     116 </span>            :          * full page at the moment.</a>
<a name="117"><span class="lineNum">     117 </span>            :          */</a>
<a name="118"><span class="lineNum">     118 </span>            :         struct debug_store cpu_debug_store;</a>
<a name="119"><span class="lineNum">     119 </span>            :         /*</a>
<a name="120"><span class="lineNum">     120 </span>            :          * The actual PEBS/BTS buffers must be mapped to user space</a>
<a name="121"><span class="lineNum">     121 </span>            :          * Reserve enough fixmap PTEs.</a>
<a name="122"><span class="lineNum">     122 </span>            :          */</a>
<a name="123"><span class="lineNum">     123 </span>            :         struct debug_store_buffers cpu_debug_buffers;</a>
<a name="124"><span class="lineNum">     124 </span>            : };</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : #define CPU_ENTRY_AREA_SIZE             (sizeof(struct cpu_entry_area))</a>
<a name="127"><span class="lineNum">     127 </span>            : #define CPU_ENTRY_AREA_ARRAY_SIZE       (CPU_ENTRY_AREA_SIZE * NR_CPUS)</a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            : /* Total size includes the readonly IDT mapping page as well: */</a>
<a name="130"><span class="lineNum">     130 </span>            : #define CPU_ENTRY_AREA_TOTAL_SIZE       (CPU_ENTRY_AREA_ARRAY_SIZE + PAGE_SIZE)</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            : DECLARE_PER_CPU(struct cpu_entry_area *, cpu_entry_area);</a>
<a name="133"><span class="lineNum">     133 </span>            : DECLARE_PER_CPU(struct cea_exception_stacks *, cea_exception_stacks);</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : extern void setup_cpu_entry_areas(void);</a>
<a name="136"><span class="lineNum">     136 </span>            : extern void cea_set_pte(void *cea_vaddr, phys_addr_t pa, pgprot_t flags);</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : extern struct cpu_entry_area *get_cpu_entry_area(int cpu);</a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">          8 : static inline struct entry_stack *cpu_entry_stack(int cpu)</span></a>
<a name="141"><span class="lineNum">     141 </span>            : {</a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">          8 :         return &amp;get_cpu_entry_area(cpu)-&gt;entry_stack_page.stack;</span></a>
<a name="143"><span class="lineNum">     143 </span>            : }</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : #define __this_cpu_ist_top_va(name)                                     \</a>
<a name="146"><span class="lineNum">     146 </span>            :         CEA_ESTACK_TOP(__this_cpu_read(cea_exception_stacks), name)</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : #define __this_cpu_ist_bottom_va(name)                                  \</a>
<a name="149"><span class="lineNum">     149 </span>            :         CEA_ESTACK_BOT(__this_cpu_read(cea_exception_stacks), name)</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
