<profile>

<section name = "Vivado HLS Report for 'AXIS2GrayArray66'" level="0">
<item name = "Date">Sat May 20 12:00:30 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cannyReal</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.65, 10.648, 1.33</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">264193, 264193, 264193, 264193, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">264192, 264192, 516, -, -, 512, no</column>
<column name=" + Loop 1.1">513, 513, 3, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 159, -</column>
<column name="Register">-, -, 140, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="canny_edge_detectbkb_U5">canny_edge_detectbkb, i0 * i1</column>
<column name="canny_edge_detectcud_U6">canny_edge_detectcud, i0 + i1 * i2</column>
<column name="canny_edge_detectdEe_U7">canny_edge_detectdEe, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="xi_fu_213_p2">+, 0, 0, 14, 10, 1</column>
<column name="yi_fu_201_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_state3_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="axis_src_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="axis_src_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="axis_src_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln86_fu_195_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="icmp_ln87_fu_207_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="phitmp318_i_i_i_fu_272_p3">select, 0, 0, 8, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="axis_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="axis_src_data_V_0_data_out">9, 2, 24, 48</column>
<column name="axis_src_data_V_0_state">15, 3, 2, 6</column>
<column name="fifo1_blk_n">9, 2, 1, 2</column>
<column name="hist_hthr_blk_n">9, 2, 1, 2</column>
<column name="hist_hthr_out_blk_n">9, 2, 1, 2</column>
<column name="hist_lthr_blk_n">9, 2, 1, 2</column>
<column name="hist_lthr_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="xi_0_i_i_i_reg_184">9, 2, 10, 20</column>
<column name="yi_0_i_i_i_reg_173">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="axis_src_data_V_0_payload_A">24, 0, 24, 0</column>
<column name="axis_src_data_V_0_payload_B">24, 0, 24, 0</column>
<column name="axis_src_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="axis_src_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="axis_src_data_V_0_state">2, 0, 2, 0</column>
<column name="icmp_ln87_reg_313">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_313_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mul_ln544_reg_322">23, 0, 23, 0</column>
<column name="phitmp318_i_i_i_reg_337">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_8_i_reg_332">8, 0, 8, 0</column>
<column name="trunc_ln_i_reg_327">8, 0, 8, 0</column>
<column name="xi_0_i_i_i_reg_184">10, 0, 10, 0</column>
<column name="yi_0_i_i_i_reg_173">10, 0, 10, 0</column>
<column name="yi_reg_308">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AXIS2GrayArray66, return value</column>
<column name="axis_in_TDATA">in, 24, axis, axis_src_data_V, pointer</column>
<column name="axis_in_TVALID">in, 1, axis, axis_src_data_V, pointer</column>
<column name="axis_in_TREADY">out, 1, axis, axis_src_data_V, pointer</column>
<column name="hist_hthr_dout">in, 8, ap_fifo, hist_hthr, pointer</column>
<column name="hist_hthr_empty_n">in, 1, ap_fifo, hist_hthr, pointer</column>
<column name="hist_hthr_read">out, 1, ap_fifo, hist_hthr, pointer</column>
<column name="hist_lthr_dout">in, 8, ap_fifo, hist_lthr, pointer</column>
<column name="hist_lthr_empty_n">in, 1, ap_fifo, hist_lthr, pointer</column>
<column name="hist_lthr_read">out, 1, ap_fifo, hist_lthr, pointer</column>
<column name="hist_hthr_out_din">out, 8, ap_fifo, hist_hthr_out, pointer</column>
<column name="hist_hthr_out_full_n">in, 1, ap_fifo, hist_hthr_out, pointer</column>
<column name="hist_hthr_out_write">out, 1, ap_fifo, hist_hthr_out, pointer</column>
<column name="hist_lthr_out_din">out, 8, ap_fifo, hist_lthr_out, pointer</column>
<column name="hist_lthr_out_full_n">in, 1, ap_fifo, hist_lthr_out, pointer</column>
<column name="hist_lthr_out_write">out, 1, ap_fifo, hist_lthr_out, pointer</column>
<column name="fifo1_din">out, 8, ap_fifo, fifo1, pointer</column>
<column name="fifo1_full_n">in, 1, ap_fifo, fifo1, pointer</column>
<column name="fifo1_write">out, 1, ap_fifo, fifo1, pointer</column>
</table>
</item>
</section>
</profile>
