
Servomotor_Test_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c820  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  0800ca00  0800ca00  0000da00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d090  0800d090  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d090  0800d090  0000e090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d098  0800d098  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d098  0800d098  0000e098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d09c  0800d09c  0000e09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d0a0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d4  0800d274  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  0800d274  0000f4f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018d69  00000000  00000000  0000f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003401  00000000  00000000  00027f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  0002b370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001054  00000000  00000000  0002c860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028ba8  00000000  00000000  0002d8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a443  00000000  00000000  0005645c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101683  00000000  00000000  0007089f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171f22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ff4  00000000  00000000  00171f68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00178f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c9e8 	.word	0x0800c9e8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800c9e8 	.word	0x0800c9e8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <MPU6050_Init>:



//Initialize MPU6050
MPU6050_STATE_t MPU6050_Init(MPU6050_t *MPU6050, I2C_HandleTypeDef *Hi2c, uint16_t Address)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	4613      	mov	r3, r2
 800107c:	80fb      	strh	r3, [r7, #6]
    uint8_t CheckID;

    MPU6050->hi2c     = Hi2c;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	68ba      	ldr	r2, [r7, #8]
 8001082:	601a      	str	r2, [r3, #0]
    MPU6050->address  = Address;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	88fa      	ldrh	r2, [r7, #6]
 8001088:	809a      	strh	r2, [r3, #4]

    CheckID = Read8(MPU6050, 0x75);
 800108a:	2175      	movs	r1, #117	@ 0x75
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f000 f9d5 	bl	800143c <Read8>
 8001092:	4603      	mov	r3, r0
 8001094:	75fb      	strb	r3, [r7, #23]
    if (CheckID != 0x68) 										//Checking IMU ID
 8001096:	7dfb      	ldrb	r3, [r7, #23]
 8001098:	2b68      	cmp	r3, #104	@ 0x68
 800109a:	d001      	beq.n	80010a0 <MPU6050_Init+0x30>
    {
        return MPU6050_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e02a      	b.n	80010f6 <MPU6050_Init+0x86>
    }

    if (MPU6050_WakeUp(MPU6050) != MPU6050_OK) 					//Waking up the IMU
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f000 f839 	bl	8001118 <MPU6050_WakeUp>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MPU6050_Init+0x40>
    {
        return MPU6050_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e022      	b.n	80010f6 <MPU6050_Init+0x86>
    }
    if (MPU6050_SetAccelerationRange(MPU6050) != MPU6050_OK) 	//Setting acceleration range
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f000 fa1d 	bl	80014f0 <MPU6050_SetAccelerationRange>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MPU6050_Init+0x50>
    {
        return MPU6050_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e01a      	b.n	80010f6 <MPU6050_Init+0x86>
    }
    if (MPU6050_SetGyroRange(MPU6050) != MPU6050_OK) 			//Setting gyro range
 80010c0:	68f8      	ldr	r0, [r7, #12]
 80010c2:	f000 f9f8 	bl	80014b6 <MPU6050_SetGyroRange>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MPU6050_Init+0x60>
    {
        return MPU6050_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e012      	b.n	80010f6 <MPU6050_Init+0x86>
    }

    MPU6050->AccelOffset.X = ACCEL_OFFSET_X;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001100 <MPU6050_Init+0x90>)
 80010d4:	609a      	str	r2, [r3, #8]
    MPU6050->AccelOffset.Y = ACCEL_OFFSET_Y;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <MPU6050_Init+0x94>)
 80010da:	60da      	str	r2, [r3, #12]
    MPU6050->AccelOffset.Z = ACCEL_OFFSET_Z;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	4a0a      	ldr	r2, [pc, #40]	@ (8001108 <MPU6050_Init+0x98>)
 80010e0:	611a      	str	r2, [r3, #16]

    MPU6050->GyroOffset.X  = GYRO_OFFSET_X;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	4a09      	ldr	r2, [pc, #36]	@ (800110c <MPU6050_Init+0x9c>)
 80010e6:	615a      	str	r2, [r3, #20]
    MPU6050->GyroOffset.Y  = GYRO_OFFSET_Y;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	4a09      	ldr	r2, [pc, #36]	@ (8001110 <MPU6050_Init+0xa0>)
 80010ec:	619a      	str	r2, [r3, #24]
    MPU6050->GyroOffset.Z  = GYRO_OFFSET_Z;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	4a08      	ldr	r2, [pc, #32]	@ (8001114 <MPU6050_Init+0xa4>)
 80010f2:	61da      	str	r2, [r3, #28]

    return MPU6050_OK;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3718      	adds	r7, #24
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	434fb333 	.word	0x434fb333
 8001104:	c323cccd 	.word	0xc323cccd
 8001108:	c3b85700 	.word	0xc3b85700
 800110c:	4184f5c3 	.word	0x4184f5c3
 8001110:	c2c4c000 	.word	0xc2c4c000
 8001114:	c102cccd 	.word	0xc102cccd

08001118 <MPU6050_WakeUp>:
{
    return Read8(MPU6050, 0x75);
}

MPU6050_STATE_t MPU6050_WakeUp(MPU6050_t *MPU6050)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
    uint8_t Value = Read8(MPU6050, PWR_MGMT_1);
 8001120:	216b      	movs	r1, #107	@ 0x6b
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f000 f98a 	bl	800143c <Read8>
 8001128:	4603      	mov	r3, r0
 800112a:	73fb      	strb	r3, [r7, #15]

    Value &= ~(1 << 6);  // disable sleep
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001132:	73fb      	strb	r3, [r7, #15]
    Value &= ~(1 << 5);  // disable cycle
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	f023 0320 	bic.w	r3, r3, #32
 800113a:	73fb      	strb	r3, [r7, #15]
    Value |= (1 << 3);   // disable temp sensor
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	f043 0308 	orr.w	r3, r3, #8
 8001142:	73fb      	strb	r3, [r7, #15]

    return Write8(MPU6050, PWR_MGMT_1, Value);
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	461a      	mov	r2, r3
 8001148:	216b      	movs	r1, #107	@ 0x6b
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f000 f994 	bl	8001478 <Write8>
 8001150:	4603      	mov	r3, r0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	0000      	movs	r0, r0
 800115c:	0000      	movs	r0, r0
	...

08001160 <MPU6050_DegFromAccel>:

//Calculating angles from accelerometr data
MPU6050_STATE_t MPU6050_DegFromAccel(MPU6050_t *MPU6050, float *Roll, float *Pitch)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	ed2d 8b02 	vpush	{d8}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
    Data_t Accel;
    MPU6050_ReadAcceleration(MPU6050, &Accel);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f000 fa17 	bl	80015aa <MPU6050_ReadAcceleration>

    //*Roll  = atan2f(Accel.Y, Accel.Z) * 180.0f / M_PI - MPU6050->FirstMeasure.X;
    //*Pitch = atan2f(-Accel.X, sqrtf(Accel.Y*Accel.Y + Accel.Z*Accel.Z)) * 180.0f / M_PI - MPU6050->FirstMeasure.Y;

    // Poprawione obliczenia:
    *Roll  = atan2f(Accel.Y, Accel.Z) * 180.0f / M_PI;
 800117c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001180:	ed97 7a07 	vldr	s14, [r7, #28]
 8001184:	eef0 0a47 	vmov.f32	s1, s14
 8001188:	eeb0 0a67 	vmov.f32	s0, s15
 800118c:	f00a fabc 	bl	800b708 <atan2f>
 8001190:	eef0 7a40 	vmov.f32	s15, s0
 8001194:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001248 <MPU6050_DegFromAccel+0xe8>
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	ee17 0a90 	vmov	r0, s15
 80011a0:	f7ff f9fa 	bl	8000598 <__aeabi_f2d>
 80011a4:	a326      	add	r3, pc, #152	@ (adr r3, 8001240 <MPU6050_DegFromAccel+0xe0>)
 80011a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011aa:	f7ff fb77 	bl	800089c <__aeabi_ddiv>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4610      	mov	r0, r2
 80011b4:	4619      	mov	r1, r3
 80011b6:	f7ff fd3f 	bl	8000c38 <__aeabi_d2f>
 80011ba:	4602      	mov	r2, r0
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	601a      	str	r2, [r3, #0]
    *Pitch = atan2f(-Accel.X, sqrtf(Accel.Y*Accel.Y + Accel.Z*Accel.Z)) * 180.0f / M_PI;
 80011c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c4:	eeb1 8a67 	vneg.f32	s16, s15
 80011c8:	ed97 7a06 	vldr	s14, [r7, #24]
 80011cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80011d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80011d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80011dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011e4:	eeb0 0a67 	vmov.f32	s0, s15
 80011e8:	f00a fa90 	bl	800b70c <sqrtf>
 80011ec:	eef0 7a40 	vmov.f32	s15, s0
 80011f0:	eef0 0a67 	vmov.f32	s1, s15
 80011f4:	eeb0 0a48 	vmov.f32	s0, s16
 80011f8:	f00a fa86 	bl	800b708 <atan2f>
 80011fc:	eef0 7a40 	vmov.f32	s15, s0
 8001200:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001248 <MPU6050_DegFromAccel+0xe8>
 8001204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001208:	ee17 0a90 	vmov	r0, s15
 800120c:	f7ff f9c4 	bl	8000598 <__aeabi_f2d>
 8001210:	a30b      	add	r3, pc, #44	@ (adr r3, 8001240 <MPU6050_DegFromAccel+0xe0>)
 8001212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001216:	f7ff fb41 	bl	800089c <__aeabi_ddiv>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f7ff fd09 	bl	8000c38 <__aeabi_d2f>
 8001226:	4602      	mov	r2, r0
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	601a      	str	r2, [r3, #0]

    return MPU6050_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3720      	adds	r7, #32
 8001232:	46bd      	mov	sp, r7
 8001234:	ecbd 8b02 	vpop	{d8}
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	f3af 8000 	nop.w
 8001240:	54442d18 	.word	0x54442d18
 8001244:	400921fb 	.word	0x400921fb
 8001248:	43340000 	.word	0x43340000
 800124c:	00000000 	.word	0x00000000

08001250 <MPU6050_DegFromGyro>:
//Calculating angles from gyro data
MPU6050_STATE_t MPU6050_DegFromGyro(MPU6050_t *MPU6050, float *RollG, float *PitchG, float *YawG)
{
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
 800125c:	603b      	str	r3, [r7, #0]
    Data_t Gyro;
    MPU6050_ReadGyro(MPU6050, &Gyro);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	68f8      	ldr	r0, [r7, #12]
 8001266:	f000 fa2d 	bl	80016c4 <MPU6050_ReadGyro>

    *RollG  += (Gyro.X) * DT;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff f992 	bl	8000598 <__aeabi_f2d>
 8001274:	4604      	mov	r4, r0
 8001276:	460d      	mov	r5, r1
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f98c 	bl	8000598 <__aeabi_f2d>
 8001280:	a32b      	add	r3, pc, #172	@ (adr r3, 8001330 <MPU6050_DegFromGyro+0xe0>)
 8001282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001286:	f7ff f9df 	bl	8000648 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4620      	mov	r0, r4
 8001290:	4629      	mov	r1, r5
 8001292:	f7ff f823 	bl	80002dc <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	f7ff fccb 	bl	8000c38 <__aeabi_d2f>
 80012a2:	4602      	mov	r2, r0
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	601a      	str	r2, [r3, #0]
    *PitchG += (Gyro.Y) * DT;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff f973 	bl	8000598 <__aeabi_f2d>
 80012b2:	4604      	mov	r4, r0
 80012b4:	460d      	mov	r5, r1
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff f96d 	bl	8000598 <__aeabi_f2d>
 80012be:	a31c      	add	r3, pc, #112	@ (adr r3, 8001330 <MPU6050_DegFromGyro+0xe0>)
 80012c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c4:	f7ff f9c0 	bl	8000648 <__aeabi_dmul>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	4620      	mov	r0, r4
 80012ce:	4629      	mov	r1, r5
 80012d0:	f7ff f804 	bl	80002dc <__adddf3>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f7ff fcac 	bl	8000c38 <__aeabi_d2f>
 80012e0:	4602      	mov	r2, r0
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	601a      	str	r2, [r3, #0]
    *YawG   += (Gyro.Z) * DT;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff f954 	bl	8000598 <__aeabi_f2d>
 80012f0:	4604      	mov	r4, r0
 80012f2:	460d      	mov	r5, r1
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f94e 	bl	8000598 <__aeabi_f2d>
 80012fc:	a30c      	add	r3, pc, #48	@ (adr r3, 8001330 <MPU6050_DegFromGyro+0xe0>)
 80012fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001302:	f7ff f9a1 	bl	8000648 <__aeabi_dmul>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4620      	mov	r0, r4
 800130c:	4629      	mov	r1, r5
 800130e:	f7fe ffe5 	bl	80002dc <__adddf3>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff fc8d 	bl	8000c38 <__aeabi_d2f>
 800131e:	4602      	mov	r2, r0
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	601a      	str	r2, [r3, #0]

    return MPU6050_OK;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3720      	adds	r7, #32
 800132a:	46bd      	mov	sp, r7
 800132c:	bdb0      	pop	{r4, r5, r7, pc}
 800132e:	bf00      	nop
 8001330:	47ae147b 	.word	0x47ae147b
 8001334:	3f847ae1 	.word	0x3f847ae1

08001338 <MPU6050_Angle>:

//Calculating and combining data form accelerometr and gyro
MPU6050_STATE_t MPU6050_Angle(MPU6050_t *MPU6050, float *Roll, float *Pitch, float *Yaw)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	603b      	str	r3, [r7, #0]
    float RollAccel, PitchAccel;

    //Accel
    MPU6050_DegFromAccel(MPU6050, &RollAccel, &PitchAccel);
 8001346:	f107 0210 	add.w	r2, r7, #16
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4619      	mov	r1, r3
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f7ff ff05 	bl	8001160 <MPU6050_DegFromAccel>

    static uint8_t initialized = 0;
    if (!initialized)
 8001356:	4b18      	ldr	r3, [pc, #96]	@ (80013b8 <MPU6050_Angle+0x80>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d114      	bne.n	8001388 <MPU6050_Angle+0x50>
    {
        *Roll = RollAccel;
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	601a      	str	r2, [r3, #0]
        *Pitch = PitchAccel;
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
        *Yaw = 0.0f;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	f04f 0200 	mov.w	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
        initialized = 1;
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <MPU6050_Angle+0x80>)
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]

        MPU6050_DegFromGyro(MPU6050, Roll, Pitch, Yaw);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	68b9      	ldr	r1, [r7, #8]
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f7ff ff66 	bl	8001250 <MPU6050_DegFromGyro>
        return MPU6050_OK;
 8001384:	2300      	movs	r3, #0
 8001386:	e012      	b.n	80013ae <MPU6050_Angle+0x76>
    }

    //Gyro
    MPU6050_DegFromGyro(MPU6050, Roll, Pitch, Yaw);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	68b9      	ldr	r1, [r7, #8]
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f7ff ff5e 	bl	8001250 <MPU6050_DegFromGyro>
    //Filter
    //const float alpha = 0.9f;
    //*Roll  = alpha * (*Roll)  + (1.0f - alpha) * RollAccel;
    //*Pitch = alpha * (*Pitch) + (1.0f - alpha) * RollAccel;

    ComplementaryFilter(Roll, Pitch, RollAccel, PitchAccel);
 8001394:	edd7 7a05 	vldr	s15, [r7, #20]
 8001398:	ed97 7a04 	vldr	s14, [r7, #16]
 800139c:	eef0 0a47 	vmov.f32	s1, s14
 80013a0:	eeb0 0a67 	vmov.f32	s0, s15
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	68b8      	ldr	r0, [r7, #8]
 80013a8:	f000 f808 	bl	80013bc <ComplementaryFilter>


    return MPU6050_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200001f0 	.word	0x200001f0

080013bc <ComplementaryFilter>:
//filter functions
static void ComplementaryFilter(float *roll, float *pitch, float roll_accel, float pitch_accel)
{
 80013bc:	b480      	push	{r7}
 80013be:	b087      	sub	sp, #28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80013ca:	edc7 0a00 	vstr	s1, [r7]
    const float alpha = 0.95f;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <ComplementaryFilter+0x7c>)
 80013d0:	617b      	str	r3, [r7, #20]
    *roll  = alpha * (*roll)  + (1.0f - alpha) * roll_accel;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	ed93 7a00 	vldr	s14, [r3]
 80013d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80013dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80013e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80013f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	edc3 7a00 	vstr	s15, [r3]
    *pitch = alpha * (*pitch) + (1.0f - alpha) * pitch_accel;
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	ed93 7a00 	vldr	s14, [r3]
 8001404:	edd7 7a05 	vldr	s15, [r7, #20]
 8001408:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001410:	edd7 7a05 	vldr	s15, [r7, #20]
 8001414:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001418:	edd7 7a00 	vldr	s15, [r7]
 800141c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	edc3 7a00 	vstr	s15, [r3]
}
 800142a:	bf00      	nop
 800142c:	371c      	adds	r7, #28
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	3f733333 	.word	0x3f733333

0800143c <Read8>:

//Help functions
static uint8_t Read8(MPU6050_t *MPU6050, uint8_t Register)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af04      	add	r7, sp, #16
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	70fb      	strb	r3, [r7, #3]
    uint8_t Value;
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6818      	ldr	r0, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	889b      	ldrh	r3, [r3, #4]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	b299      	uxth	r1, r3
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	b29a      	uxth	r2, r3
 8001458:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800145c:	9302      	str	r3, [sp, #8]
 800145e:	2301      	movs	r3, #1
 8001460:	9301      	str	r3, [sp, #4]
 8001462:	f107 030f 	add.w	r3, r7, #15
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	2301      	movs	r3, #1
 800146a:	f001 fd21 	bl	8002eb0 <HAL_I2C_Mem_Read>
    return Value;
 800146e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <Write8>:

static MPU6050_STATE_t Write8(MPU6050_t *MPU6050, uint8_t Register, uint8_t Value)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af04      	add	r7, sp, #16
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	70fb      	strb	r3, [r7, #3]
 8001484:	4613      	mov	r3, r2
 8001486:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6818      	ldr	r0, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	889b      	ldrh	r3, [r3, #4]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	b299      	uxth	r1, r3
 8001494:	78fb      	ldrb	r3, [r7, #3]
 8001496:	b29a      	uxth	r2, r3
 8001498:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800149c:	9302      	str	r3, [sp, #8]
 800149e:	2301      	movs	r3, #1
 80014a0:	9301      	str	r3, [sp, #4]
 80014a2:	1cbb      	adds	r3, r7, #2
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	2301      	movs	r3, #1
 80014a8:	f001 fbee 	bl	8002c88 <HAL_I2C_Mem_Write>
 80014ac:	4603      	mov	r3, r0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <MPU6050_SetGyroRange>:
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, Value, 2, MPU6050_TIMEOUT);
    return (int16_t)((Value[0] << 8) | Value[1]);
}

static MPU6050_STATE_t MPU6050_SetGyroRange(MPU6050_t *MPU6050)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b084      	sub	sp, #16
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, GYRO_CONFIG);
 80014be:	211b      	movs	r1, #27
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ffbb 	bl	800143c <Read8>
 80014c6:	4603      	mov	r3, r0
 80014c8:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 3) | (1 << 4) );
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	f023 0318 	bic.w	r3, r3, #24
 80014d0:	73fb      	strb	r3, [r7, #15]
    RegisterValue |= (1 << 3);// 500/s
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	f043 0308 	orr.w	r3, r3, #8
 80014d8:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, GYRO_CONFIG, RegisterValue);
 80014da:	7bfb      	ldrb	r3, [r7, #15]
 80014dc:	461a      	mov	r2, r3
 80014de:	211b      	movs	r1, #27
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ffc9 	bl	8001478 <Write8>
 80014e6:	4603      	mov	r3, r0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <MPU6050_SetAccelerationRange>:

static MPU6050_STATE_t MPU6050_SetAccelerationRange(MPU6050_t *MPU6050)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, ACCEL_CONFIG);
 80014f8:	211c      	movs	r1, #28
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff ff9e 	bl	800143c <Read8>
 8001500:	4603      	mov	r3, r0
 8001502:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 4) | (1 << 5) ); // 2g
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800150a:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, ACCEL_CONFIG, RegisterValue);
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	461a      	mov	r2, r3
 8001510:	211c      	movs	r1, #28
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff ffb0 	bl	8001478 <Write8>
 8001518:	4603      	mov	r3, r0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <MPU6050_ReadAccelerationRaw>:

// --- surowe i skalowane odczyty Accel/Gyro (prywatne) ---

static MPU6050_STATE_t MPU6050_ReadAccelerationRaw(MPU6050_t *MPU6050, DataRaw_t *AccelRaw)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b088      	sub	sp, #32
 8001526:	af04      	add	r7, sp, #16
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
    uint8_t buf[6] = {0};
 800152c:	f107 0308 	add.w	r3, r7, #8
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	809a      	strh	r2, [r3, #4]
    if (HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address)<<1, ACCEL_XOUT_H, 1, buf, 6, MPU6050_TIMEOUT) != HAL_OK)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6818      	ldr	r0, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	889b      	ldrh	r3, [r3, #4]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	b299      	uxth	r1, r3
 8001542:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001546:	9302      	str	r3, [sp, #8]
 8001548:	2306      	movs	r3, #6
 800154a:	9301      	str	r3, [sp, #4]
 800154c:	f107 0308 	add.w	r3, r7, #8
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	2301      	movs	r3, #1
 8001554:	223b      	movs	r2, #59	@ 0x3b
 8001556:	f001 fcab 	bl	8002eb0 <HAL_I2C_Mem_Read>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MPU6050_ReadAccelerationRaw+0x42>
    {
        return MPU6050_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e01e      	b.n	80015a2 <MPU6050_ReadAccelerationRaw+0x80>
    }

    AccelRaw->X = (int16_t)((buf[0] << 8) | buf[1]);
 8001564:	7a3b      	ldrb	r3, [r7, #8]
 8001566:	b21b      	sxth	r3, r3
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	b21a      	sxth	r2, r3
 800156c:	7a7b      	ldrb	r3, [r7, #9]
 800156e:	b21b      	sxth	r3, r3
 8001570:	4313      	orrs	r3, r2
 8001572:	b21a      	sxth	r2, r3
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	801a      	strh	r2, [r3, #0]
    AccelRaw->Y = (int16_t)((buf[2] << 8) | buf[3]);
 8001578:	7abb      	ldrb	r3, [r7, #10]
 800157a:	b21b      	sxth	r3, r3
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	7afb      	ldrb	r3, [r7, #11]
 8001582:	b21b      	sxth	r3, r3
 8001584:	4313      	orrs	r3, r2
 8001586:	b21a      	sxth	r2, r3
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	805a      	strh	r2, [r3, #2]
    AccelRaw->Z = (int16_t)((buf[4] << 8) | buf[5]);
 800158c:	7b3b      	ldrb	r3, [r7, #12]
 800158e:	b21b      	sxth	r3, r3
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	b21a      	sxth	r2, r3
 8001594:	7b7b      	ldrb	r3, [r7, #13]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21a      	sxth	r2, r3
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	809a      	strh	r2, [r3, #4]
    return MPU6050_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <MPU6050_ReadAcceleration>:

static MPU6050_STATE_t MPU6050_ReadAcceleration(MPU6050_t *MPU6050, Data_t *Accelerations)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b086      	sub	sp, #24
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	6039      	str	r1, [r7, #0]
    DataRaw_t Raw;
    MPU6050_ReadAccelerationRaw(MPU6050, &Raw);
 80015b4:	f107 030c 	add.w	r3, r7, #12
 80015b8:	4619      	mov	r1, r3
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ffb1 	bl	8001522 <MPU6050_ReadAccelerationRaw>

    const float ScaleFactor = 16384.0f; // 2g
 80015c0:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 80015c4:	617b      	str	r3, [r7, #20]

    Accelerations->X = (float)(Raw.X - MPU6050->AccelOffset.X) / ScaleFactor;
 80015c6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015ca:	ee07 3a90 	vmov	s15, r3
 80015ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80015d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80015e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	edc3 7a00 	vstr	s15, [r3]
    Accelerations->Y = (float)(Raw.Y - MPU6050->AccelOffset.Y) / ScaleFactor;
 80015ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80015fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001600:	ed97 7a05 	vldr	s14, [r7, #20]
 8001604:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	edc3 7a01 	vstr	s15, [r3, #4]
    Accelerations->Z = (float)(Raw.Z - MPU6050->AccelOffset.Z) / ScaleFactor;
 800160e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001620:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001624:	ed97 7a05 	vldr	s14, [r7, #20]
 8001628:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <MPU6050_ReadGyroRaw>:

    return MPU6050_OK;
}

static MPU6050_STATE_t MPU6050_ReadGyroRaw(MPU6050_t *MPU6050, DataRaw_t *GyroRaw)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af04      	add	r7, sp, #16
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
    uint8_t buf[6] = {0};
 8001646:	f107 0308 	add.w	r3, r7, #8
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	809a      	strh	r2, [r3, #4]
    if (HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address)<<1, GYRO_XOUT_H, 1, buf, 6, MPU6050_TIMEOUT) != HAL_OK)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6818      	ldr	r0, [r3, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	889b      	ldrh	r3, [r3, #4]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	b299      	uxth	r1, r3
 800165c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001660:	9302      	str	r3, [sp, #8]
 8001662:	2306      	movs	r3, #6
 8001664:	9301      	str	r3, [sp, #4]
 8001666:	f107 0308 	add.w	r3, r7, #8
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2301      	movs	r3, #1
 800166e:	2243      	movs	r2, #67	@ 0x43
 8001670:	f001 fc1e 	bl	8002eb0 <HAL_I2C_Mem_Read>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MPU6050_ReadGyroRaw+0x42>
    {
        return MPU6050_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e01e      	b.n	80016bc <MPU6050_ReadGyroRaw+0x80>
    }

    GyroRaw->X = (int16_t)((buf[0] << 8) | buf[1]);
 800167e:	7a3b      	ldrb	r3, [r7, #8]
 8001680:	b21b      	sxth	r3, r3
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	b21a      	sxth	r2, r3
 8001686:	7a7b      	ldrb	r3, [r7, #9]
 8001688:	b21b      	sxth	r3, r3
 800168a:	4313      	orrs	r3, r2
 800168c:	b21a      	sxth	r2, r3
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	801a      	strh	r2, [r3, #0]
    GyroRaw->Y = (int16_t)((buf[2] << 8) | buf[3]);
 8001692:	7abb      	ldrb	r3, [r7, #10]
 8001694:	b21b      	sxth	r3, r3
 8001696:	021b      	lsls	r3, r3, #8
 8001698:	b21a      	sxth	r2, r3
 800169a:	7afb      	ldrb	r3, [r7, #11]
 800169c:	b21b      	sxth	r3, r3
 800169e:	4313      	orrs	r3, r2
 80016a0:	b21a      	sxth	r2, r3
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	805a      	strh	r2, [r3, #2]
    GyroRaw->Z = (int16_t)((buf[4] << 8) | buf[5]);
 80016a6:	7b3b      	ldrb	r3, [r7, #12]
 80016a8:	b21b      	sxth	r3, r3
 80016aa:	021b      	lsls	r3, r3, #8
 80016ac:	b21a      	sxth	r2, r3
 80016ae:	7b7b      	ldrb	r3, [r7, #13]
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	4313      	orrs	r3, r2
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	809a      	strh	r2, [r3, #4]

    return MPU6050_OK;
 80016ba:	2300      	movs	r3, #0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <MPU6050_ReadGyro>:

static MPU6050_STATE_t MPU6050_ReadGyro(MPU6050_t *MPU6050, Data_t *GyroCalculated)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
    DataRaw_t Raw;
    MPU6050_ReadGyroRaw(MPU6050, &Raw);
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	4619      	mov	r1, r3
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ffb1 	bl	800163c <MPU6050_ReadGyroRaw>

    const float ScaleFactor = 65.5f; // 250/s
 80016da:	4b1e      	ldr	r3, [pc, #120]	@ (8001754 <MPU6050_ReadGyro+0x90>)
 80016dc:	617b      	str	r3, [r7, #20]
    //code to see gyro dryf
    //GyroCalculated->X = (float)((Raw.X) / ScaleFactor);
    //GyroCalculated->Y = (float)((Raw.Y) / ScaleFactor);
    //GyroCalculated->Z = (float)((Raw.Z) / ScaleFactor);

    GyroCalculated->X = (float)((Raw.X - MPU6050->GyroOffset.X) / ScaleFactor);
 80016de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016e2:	ee07 3a90 	vmov	s15, r3
 80016e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	edd3 7a05 	vldr	s15, [r3, #20]
 80016f0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016f4:	ed97 7a05 	vldr	s14, [r7, #20]
 80016f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	edc3 7a00 	vstr	s15, [r3]
    GyroCalculated->Y = (float)((Raw.Y - MPU6050->GyroOffset.Y) / ScaleFactor);
 8001702:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	edd3 7a06 	vldr	s15, [r3, #24]
 8001714:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001718:	ed97 7a05 	vldr	s14, [r7, #20]
 800171c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	edc3 7a01 	vstr	s15, [r3, #4]
    GyroCalculated->Z = (float)((Raw.Z - MPU6050->GyroOffset.Z) / ScaleFactor);
 8001726:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	edd3 7a07 	vldr	s15, [r3, #28]
 8001738:	ee77 6a67 	vsub.f32	s13, s14, s15
 800173c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001740:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	42830000 	.word	0x42830000

08001758 <SetAngle>:
	Set servo angle by changing PWM duty cycle
	Mode: 1 - direction right, 0 - direction left
	Angle: target angle
 */
void SetAngle(uint16_t Angle, uint8_t Mode)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	460a      	mov	r2, r1
 8001762:	80fb      	strh	r3, [r7, #6]
 8001764:	4613      	mov	r3, r2
 8001766:	717b      	strb	r3, [r7, #5]
	// Limits saturation
	if(Angle < AngleMin)
	{
		Angle = AngleMin;
	}
	else if(Angle > AngleMax)
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800176e:	d902      	bls.n	8001776 <SetAngle+0x1e>
	{
		Angle = AngleMax;
 8001770:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001774:	80fb      	strh	r3, [r7, #6]
	}
	// calculate PWM duty cycle
	if(Mode)
 8001776:	797b      	ldrb	r3, [r7, #5]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00f      	beq.n	800179c <SetAngle+0x44>
	{
		Tmp = (PWM_Min + ((Angle - AngleMin) * STEP) / 1000);
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	f240 4257 	movw	r2, #1111	@ 0x457
 8001782:	fb02 f303 	mul.w	r3, r2, r3
 8001786:	4a12      	ldr	r2, [pc, #72]	@ (80017d0 <SetAngle+0x78>)
 8001788:	fb82 1203 	smull	r1, r2, r2, r3
 800178c:	1192      	asrs	r2, r2, #6
 800178e:	17db      	asrs	r3, r3, #31
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	b29b      	uxth	r3, r3
 8001794:	f503 7361 	add.w	r3, r3, #900	@ 0x384
 8001798:	81fb      	strh	r3, [r7, #14]
 800179a:	e00e      	b.n	80017ba <SetAngle+0x62>
	}
	else
	{
		Tmp = (PWM_Max - ((Angle - AngleMin) * STEP) / 1000);
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	f240 4257 	movw	r2, #1111	@ 0x457
 80017a2:	fb02 f303 	mul.w	r3, r2, r3
 80017a6:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <SetAngle+0x78>)
 80017a8:	fb82 1203 	smull	r1, r2, r2, r3
 80017ac:	1192      	asrs	r2, r2, #6
 80017ae:	17db      	asrs	r3, r3, #31
 80017b0:	1a9b      	subs	r3, r3, r2
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 80017b8:	81fb      	strh	r3, [r7, #14]
	}
	// change duty cycle to calculated value, update CCR register
	__HAL_TIM_SET_COMPARE(&WhichTimer, TimerChannel,Tmp);
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <SetAngle+0x7c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	89fa      	ldrh	r2, [r7, #14]
 80017c0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80017c2:	bf00      	nop
 80017c4:	3714      	adds	r7, #20
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	10624dd3 	.word	0x10624dd3
 80017d4:	200002c8 	.word	0x200002c8

080017d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
 80017ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ee:	4b2f      	ldr	r3, [pc, #188]	@ (80018ac <MX_GPIO_Init+0xd4>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	4a2e      	ldr	r2, [pc, #184]	@ (80018ac <MX_GPIO_Init+0xd4>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fa:	4b2c      	ldr	r3, [pc, #176]	@ (80018ac <MX_GPIO_Init+0xd4>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001806:	4b29      	ldr	r3, [pc, #164]	@ (80018ac <MX_GPIO_Init+0xd4>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180a:	4a28      	ldr	r2, [pc, #160]	@ (80018ac <MX_GPIO_Init+0xd4>)
 800180c:	f043 0320 	orr.w	r3, r3, #32
 8001810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001812:	4b26      	ldr	r3, [pc, #152]	@ (80018ac <MX_GPIO_Init+0xd4>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	f003 0320 	and.w	r3, r3, #32
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b23      	ldr	r3, [pc, #140]	@ (80018ac <MX_GPIO_Init+0xd4>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	4a22      	ldr	r2, [pc, #136]	@ (80018ac <MX_GPIO_Init+0xd4>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182a:	4b20      	ldr	r3, [pc, #128]	@ (80018ac <MX_GPIO_Init+0xd4>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001836:	4b1d      	ldr	r3, [pc, #116]	@ (80018ac <MX_GPIO_Init+0xd4>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183a:	4a1c      	ldr	r2, [pc, #112]	@ (80018ac <MX_GPIO_Init+0xd4>)
 800183c:	f043 0302 	orr.w	r3, r3, #2
 8001840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001842:	4b1a      	ldr	r3, [pc, #104]	@ (80018ac <MX_GPIO_Init+0xd4>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800184e:	2200      	movs	r2, #0
 8001850:	2120      	movs	r1, #32
 8001852:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001856:	f001 f941 	bl	8002adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800185a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800185e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001860:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	480f      	ldr	r0, [pc, #60]	@ (80018b0 <MX_GPIO_Init+0xd8>)
 8001872:	f000 ffb1 	bl	80027d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001876:	2320      	movs	r3, #32
 8001878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187a:	2301      	movs	r3, #1
 800187c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	4619      	mov	r1, r3
 800188c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001890:	f000 ffa2 	bl	80027d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001894:	2200      	movs	r2, #0
 8001896:	2100      	movs	r1, #0
 8001898:	2028      	movs	r0, #40	@ 0x28
 800189a:	f000 ff68 	bl	800276e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800189e:	2028      	movs	r0, #40	@ 0x28
 80018a0:	f000 ff7f 	bl	80027a2 <HAL_NVIC_EnableIRQ>

}
 80018a4:	bf00      	nop
 80018a6:	3728      	adds	r7, #40	@ 0x28
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40021000 	.word	0x40021000
 80018b0:	48000800 	.word	0x48000800

080018b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018ba:	4a1c      	ldr	r2, [pc, #112]	@ (800192c <MX_I2C1_Init+0x78>)
 80018bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80018be:	4b1a      	ldr	r3, [pc, #104]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001930 <MX_I2C1_Init+0x7c>)
 80018c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018c4:	4b18      	ldr	r3, [pc, #96]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018ca:	4b17      	ldr	r3, [pc, #92]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018d0:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018d6:	4b14      	ldr	r3, [pc, #80]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018dc:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018de:	2200      	movs	r2, #0
 80018e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018e2:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018ee:	480e      	ldr	r0, [pc, #56]	@ (8001928 <MX_I2C1_Init+0x74>)
 80018f0:	f001 f92f 	bl	8002b52 <HAL_I2C_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018fa:	f000 fa49 	bl	8001d90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018fe:	2100      	movs	r1, #0
 8001900:	4809      	ldr	r0, [pc, #36]	@ (8001928 <MX_I2C1_Init+0x74>)
 8001902:	f001 feb1 	bl	8003668 <HAL_I2CEx_ConfigAnalogFilter>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800190c:	f000 fa40 	bl	8001d90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001910:	2100      	movs	r1, #0
 8001912:	4805      	ldr	r0, [pc, #20]	@ (8001928 <MX_I2C1_Init+0x74>)
 8001914:	f001 fef3 	bl	80036fe <HAL_I2CEx_ConfigDigitalFilter>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800191e:	f000 fa37 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	200001f4 	.word	0x200001f4
 800192c:	40005400 	.word	0x40005400
 8001930:	40b285c2 	.word	0x40b285c2

08001934 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b09e      	sub	sp, #120	@ 0x78
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	2254      	movs	r2, #84	@ 0x54
 8001952:	2100      	movs	r1, #0
 8001954:	4618      	mov	r0, r3
 8001956:	f006 faa6 	bl	8007ea6 <memset>
  if(i2cHandle->Instance==I2C1)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a1f      	ldr	r2, [pc, #124]	@ (80019dc <HAL_I2C_MspInit+0xa8>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d136      	bne.n	80019d2 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001964:	2340      	movs	r3, #64	@ 0x40
 8001966:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001968:	2300      	movs	r3, #0
 800196a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	4618      	mov	r0, r3
 8001972:	f002 fcf3 	bl	800435c <HAL_RCCEx_PeriphCLKConfig>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800197c:	f000 fa08 	bl	8001d90 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001980:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <HAL_I2C_MspInit+0xac>)
 8001982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001984:	4a16      	ldr	r2, [pc, #88]	@ (80019e0 <HAL_I2C_MspInit+0xac>)
 8001986:	f043 0302 	orr.w	r3, r3, #2
 800198a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <HAL_I2C_MspInit+0xac>)
 800198e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001998:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800199c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800199e:	2312      	movs	r3, #18
 80019a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a6:	2300      	movs	r3, #0
 80019a8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019aa:	2304      	movs	r3, #4
 80019ac:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ae:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019b2:	4619      	mov	r1, r3
 80019b4:	480b      	ldr	r0, [pc, #44]	@ (80019e4 <HAL_I2C_MspInit+0xb0>)
 80019b6:	f000 ff0f 	bl	80027d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019ba:	4b09      	ldr	r3, [pc, #36]	@ (80019e0 <HAL_I2C_MspInit+0xac>)
 80019bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019be:	4a08      	ldr	r2, [pc, #32]	@ (80019e0 <HAL_I2C_MspInit+0xac>)
 80019c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80019c6:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <HAL_I2C_MspInit+0xac>)
 80019c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019d2:	bf00      	nop
 80019d4:	3778      	adds	r7, #120	@ 0x78
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40005400 	.word	0x40005400
 80019e0:	40021000 	.word	0x40021000
 80019e4:	48000400 	.word	0x48000400

080019e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ec:	f000 fd73 	bl	80024d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019f0:	f000 f82e 	bl	8001a50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019f4:	f7ff fef0 	bl	80017d8 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80019f8:	f000 fca2 	bl	8002340 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 80019fc:	f000 fbc4 	bl	8002188 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001a00:	f000 fb14 	bl	800202c <MX_TIM1_Init>
  MX_I2C1_Init();
 8001a04:	f7ff ff56 	bl	80018b4 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001a08:	f000 f86d 	bl	8001ae6 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  // Initialize MPU6050 module
  MPU6050_Init(&MPU6050, &hi2c1, 0x68);
 8001a0c:	2268      	movs	r2, #104	@ 0x68
 8001a0e:	490c      	ldr	r1, [pc, #48]	@ (8001a40 <main+0x58>)
 8001a10:	480c      	ldr	r0, [pc, #48]	@ (8001a44 <main+0x5c>)
 8001a12:	f7ff fb2d 	bl	8001070 <MPU6050_Init>

  // Start PWM for servo motor
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001a16:	2100      	movs	r1, #0
 8001a18:	480b      	ldr	r0, [pc, #44]	@ (8001a48 <main+0x60>)
 8001a1a:	f003 f87f 	bl	8004b1c <HAL_TIM_PWM_Start>
  // Start interrupts for sampling (10Hz)
  HAL_TIM_Base_Start_IT(&htim1);
 8001a1e:	480b      	ldr	r0, [pc, #44]	@ (8001a4c <main+0x64>)
 8001a20:	f002 ff42 	bl	80048a8 <HAL_TIM_Base_Start_IT>
  while (1)
  {
	// Motion Sequence

	// 1. Step Response (0 -> 30deg -> 0)
	Motion_StepResponse();
 8001a24:	f000 f906 	bl	8001c34 <Motion_StepResponse>

	// 2. Triangle Wave
	Motion_Triangle(10);
 8001a28:	200a      	movs	r0, #10
 8001a2a:	f000 f918 	bl	8001c5e <Motion_Triangle>
	My_SmartDelay(1000);
 8001a2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a32:	f000 f8cf 	bl	8001bd4 <My_SmartDelay>

	// 3. Sine Wave
	Motion_SineHalf(15);
 8001a36:	200f      	movs	r0, #15
 8001a38:	f000 f946 	bl	8001cc8 <Motion_SineHalf>
	Motion_StepResponse();
 8001a3c:	bf00      	nop
 8001a3e:	e7f1      	b.n	8001a24 <main+0x3c>
 8001a40:	200001f4 	.word	0x200001f4
 8001a44:	2000024c 	.word	0x2000024c
 8001a48:	200002c8 	.word	0x200002c8
 8001a4c:	2000027c 	.word	0x2000027c

08001a50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b094      	sub	sp, #80	@ 0x50
 8001a54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a56:	f107 0318 	add.w	r3, r7, #24
 8001a5a:	2238      	movs	r2, #56	@ 0x38
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f006 fa21 	bl	8007ea6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
 8001a70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001a72:	2000      	movs	r0, #0
 8001a74:	f001 fe90 	bl	8003798 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a82:	2340      	movs	r3, #64	@ 0x40
 8001a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a86:	2302      	movs	r3, #2
 8001a88:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001a8e:	2304      	movs	r3, #4
 8001a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001a92:	2355      	movs	r3, #85	@ 0x55
 8001a94:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a96:	2302      	movs	r3, #2
 8001a98:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa2:	f107 0318 	add.w	r3, r7, #24
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f001 ff2a 	bl	8003900 <HAL_RCC_OscConfig>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001ab2:	f000 f96d 	bl	8001d90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab6:	230f      	movs	r3, #15
 8001ab8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aba:	2303      	movs	r3, #3
 8001abc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	2104      	movs	r1, #4
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f002 fa28 	bl	8003f24 <HAL_RCC_ClockConfig>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001ada:	f000 f959 	bl	8001d90 <Error_Handler>
  }
}
 8001ade:	bf00      	nop
 8001ae0:	3750      	adds	r7, #80	@ 0x50
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2100      	movs	r1, #0
 8001aee:	2019      	movs	r0, #25
 8001af0:	f000 fe3d 	bl	800276e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001af4:	2019      	movs	r0, #25
 8001af6:	f000 fe54 	bl	80027a2 <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2100      	movs	r1, #0
 8001afe:	201c      	movs	r0, #28
 8001b00:	f000 fe35 	bl	800276e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b04:	201c      	movs	r0, #28
 8001b06:	f000 fe4c 	bl	80027a2 <HAL_NVIC_EnableIRQ>
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a05      	ldr	r2, [pc, #20]	@ (8001b34 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d102      	bne.n	8001b28 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		InterruptFlag = 1;
 8001b22:	4b05      	ldr	r3, [pc, #20]	@ (8001b38 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
	}
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	40012c00 	.word	0x40012c00
 8001b38:	20000248 	.word	0x20000248

08001b3c <Check_And_Report>:

// 1. Sent current angle via UART
void Check_And_Report(void)
{
 8001b3c:	b5b0      	push	{r4, r5, r7, lr}
 8001b3e:	b08c      	sub	sp, #48	@ 0x30
 8001b40:	af02      	add	r7, sp, #8
    if (InterruptFlag == 1)
 8001b42:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb4 <Check_And_Report+0x78>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d12f      	bne.n	8001bac <Check_And_Report+0x70>
    {
        InterruptFlag = 0;
 8001b4c:	4b19      	ldr	r3, [pc, #100]	@ (8001bb4 <Check_And_Report+0x78>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	701a      	strb	r2, [r3, #0]
		 MPU6050_Angle(&MPU6050, &Roll, &Pitch, &Yaw);
 8001b52:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <Check_And_Report+0x7c>)
 8001b54:	4a19      	ldr	r2, [pc, #100]	@ (8001bbc <Check_And_Report+0x80>)
 8001b56:	491a      	ldr	r1, [pc, #104]	@ (8001bc0 <Check_And_Report+0x84>)
 8001b58:	481a      	ldr	r0, [pc, #104]	@ (8001bc4 <Check_And_Report+0x88>)
 8001b5a:	f7ff fbed 	bl	8001338 <MPU6050_Angle>
        char buffer[32];
        // Send angle (devide 10 to get angle)
        int len = sprintf(buffer, "%.3f, %.3f\r\n", CurrentAngle / 10.0f, Roll);
 8001b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc8 <Check_And_Report+0x8c>)
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	ee07 3a90 	vmov	s15, r3
 8001b66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b6a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001b6e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b72:	ee16 0a90 	vmov	r0, s13
 8001b76:	f7fe fd0f 	bl	8000598 <__aeabi_f2d>
 8001b7a:	4604      	mov	r4, r0
 8001b7c:	460d      	mov	r5, r1
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <Check_And_Report+0x84>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fd08 	bl	8000598 <__aeabi_f2d>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	1d38      	adds	r0, r7, #4
 8001b8e:	e9cd 2300 	strd	r2, r3, [sp]
 8001b92:	4622      	mov	r2, r4
 8001b94:	462b      	mov	r3, r5
 8001b96:	490d      	ldr	r1, [pc, #52]	@ (8001bcc <Check_And_Report+0x90>)
 8001b98:	f006 f920 	bl	8007ddc <siprintf>
 8001b9c:	6278      	str	r0, [r7, #36]	@ 0x24
        HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, len, 100);
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	1d39      	adds	r1, r7, #4
 8001ba4:	2364      	movs	r3, #100	@ 0x64
 8001ba6:	480a      	ldr	r0, [pc, #40]	@ (8001bd0 <Check_And_Report+0x94>)
 8001ba8:	f004 fb46 	bl	8006238 <HAL_UART_Transmit>
    }
}
 8001bac:	bf00      	nop
 8001bae:	3728      	adds	r7, #40	@ 0x28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb4:	20000248 	.word	0x20000248
 8001bb8:	20000274 	.word	0x20000274
 8001bbc:	20000270 	.word	0x20000270
 8001bc0:	2000026c 	.word	0x2000026c
 8001bc4:	2000024c 	.word	0x2000024c
 8001bc8:	2000024a 	.word	0x2000024a
 8001bcc:	0800ca00 	.word	0x0800ca00
 8001bd0:	20000314 	.word	0x20000314

08001bd4 <My_SmartDelay>:

// 2. Function to wait without blocking code
void My_SmartDelay(uint32_t delay_ms)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
    uint32_t startTick = HAL_GetTick();
 8001bdc:	f000 fce0 	bl	80025a0 <HAL_GetTick>
 8001be0:	60f8      	str	r0, [r7, #12]
    while ((HAL_GetTick() - startTick) < delay_ms)
 8001be2:	e001      	b.n	8001be8 <My_SmartDelay+0x14>
    {
        Check_And_Report();
 8001be4:	f7ff ffaa 	bl	8001b3c <Check_And_Report>
    while ((HAL_GetTick() - startTick) < delay_ms)
 8001be8:	f000 fcda 	bl	80025a0 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d8f5      	bhi.n	8001be4 <My_SmartDelay+0x10>
    }
}
 8001bf8:	bf00      	nop
 8001bfa:	bf00      	nop
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <SetAngle_WithGlobalUpdate>:

// 3. Set angle
void SetAngle_WithGlobalUpdate(uint16_t Angle, uint8_t Mode)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	460a      	mov	r2, r1
 8001c0e:	80fb      	strh	r3, [r7, #6]
 8001c10:	4613      	mov	r3, r2
 8001c12:	717b      	strb	r3, [r7, #5]
    CurrentAngle = Angle;
 8001c14:	4a06      	ldr	r2, [pc, #24]	@ (8001c30 <SetAngle_WithGlobalUpdate+0x2c>)
 8001c16:	88fb      	ldrh	r3, [r7, #6]
 8001c18:	8013      	strh	r3, [r2, #0]
    SetAngle(Angle, Mode); //Servo liblary
 8001c1a:	797a      	ldrb	r2, [r7, #5]
 8001c1c:	88fb      	ldrh	r3, [r7, #6]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fd99 	bl	8001758 <SetAngle>
}
 8001c26:	bf00      	nop
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	2000024a 	.word	0x2000024a

08001c34 <Motion_StepResponse>:

// Movement functions
void Motion_StepResponse(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
    // Go to 30deg and wait
    SetAngle_WithGlobalUpdate(300, 1);
 8001c38:	2101      	movs	r1, #1
 8001c3a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001c3e:	f7ff ffe1 	bl	8001c04 <SetAngle_WithGlobalUpdate>
    My_SmartDelay(3000); // Czekaj 4s (i raportuj)
 8001c42:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c46:	f7ff ffc5 	bl	8001bd4 <My_SmartDelay>

    // Go back to 0 deg
    SetAngle_WithGlobalUpdate(0, 1);
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff ffd9 	bl	8001c04 <SetAngle_WithGlobalUpdate>
    My_SmartDelay(1000);
 8001c52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c56:	f7ff ffbd 	bl	8001bd4 <My_SmartDelay>
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <Motion_Triangle>:

void Motion_Triangle(uint8_t speedDelay)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b084      	sub	sp, #16
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	71fb      	strb	r3, [r7, #7]
    // Increasing angle
    for(uint16_t i = 0; i <= 300; i+=5) {
 8001c68:	2300      	movs	r3, #0
 8001c6a:	81fb      	strh	r3, [r7, #14]
 8001c6c:	e00b      	b.n	8001c86 <Motion_Triangle+0x28>
        SetAngle_WithGlobalUpdate(i, 1);
 8001c6e:	89fb      	ldrh	r3, [r7, #14]
 8001c70:	2101      	movs	r1, #1
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff ffc6 	bl	8001c04 <SetAngle_WithGlobalUpdate>
        My_SmartDelay(speedDelay);
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff ffaa 	bl	8001bd4 <My_SmartDelay>
    for(uint16_t i = 0; i <= 300; i+=5) {
 8001c80:	89fb      	ldrh	r3, [r7, #14]
 8001c82:	3305      	adds	r3, #5
 8001c84:	81fb      	strh	r3, [r7, #14]
 8001c86:	89fb      	ldrh	r3, [r7, #14]
 8001c88:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001c8c:	d9ef      	bls.n	8001c6e <Motion_Triangle+0x10>
    }
    // Decreasing angle
    for(uint16_t i = 300; i > 0; i-=5) {
 8001c8e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001c92:	81bb      	strh	r3, [r7, #12]
 8001c94:	e00b      	b.n	8001cae <Motion_Triangle+0x50>
        SetAngle_WithGlobalUpdate(i, 1);
 8001c96:	89bb      	ldrh	r3, [r7, #12]
 8001c98:	2101      	movs	r1, #1
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff ffb2 	bl	8001c04 <SetAngle_WithGlobalUpdate>
        My_SmartDelay(speedDelay);
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff ff96 	bl	8001bd4 <My_SmartDelay>
    for(uint16_t i = 300; i > 0; i-=5) {
 8001ca8:	89bb      	ldrh	r3, [r7, #12]
 8001caa:	3b05      	subs	r3, #5
 8001cac:	81bb      	strh	r3, [r7, #12]
 8001cae:	89bb      	ldrh	r3, [r7, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1f0      	bne.n	8001c96 <Motion_Triangle+0x38>
    }
    SetAngle_WithGlobalUpdate(0, 1);
 8001cb4:	2101      	movs	r1, #1
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f7ff ffa4 	bl	8001c04 <SetAngle_WithGlobalUpdate>
}
 8001cbc:	bf00      	nop
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	0000      	movs	r0, r0
	...

08001cc8 <Motion_SineHalf>:

void Motion_SineHalf(uint8_t speedDelay)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
    float x;
    uint16_t amplitude = 300; // 30 deg
 8001cd2:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001cd6:	827b      	strh	r3, [r7, #18]

    for(x = 0; x <= 3.14; x += 0.03) {
 8001cd8:	f04f 0300 	mov.w	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
 8001cde:	e037      	b.n	8001d50 <Motion_SineHalf+0x88>
        float sinVal = sin(x); // 0 -> 1 -> 0
 8001ce0:	6978      	ldr	r0, [r7, #20]
 8001ce2:	f7fe fc59 	bl	8000598 <__aeabi_f2d>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	ec43 2b10 	vmov	d0, r2, r3
 8001cee:	f009 fcb7 	bl	800b660 <sin>
 8001cf2:	ec53 2b10 	vmov	r2, r3, d0
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f7fe ff9d 	bl	8000c38 <__aeabi_d2f>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	60fb      	str	r3, [r7, #12]
        uint16_t pos = (uint16_t)(sinVal * amplitude);
 8001d02:	8a7b      	ldrh	r3, [r7, #18]
 8001d04:	ee07 3a90 	vmov	s15, r3
 8001d08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d18:	ee17 3a90 	vmov	r3, s15
 8001d1c:	817b      	strh	r3, [r7, #10]

        SetAngle_WithGlobalUpdate(pos, 1);
 8001d1e:	897b      	ldrh	r3, [r7, #10]
 8001d20:	2101      	movs	r1, #1
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff ff6e 	bl	8001c04 <SetAngle_WithGlobalUpdate>
        My_SmartDelay(speedDelay);
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff ff52 	bl	8001bd4 <My_SmartDelay>
    for(x = 0; x <= 3.14; x += 0.03) {
 8001d30:	6978      	ldr	r0, [r7, #20]
 8001d32:	f7fe fc31 	bl	8000598 <__aeabi_f2d>
 8001d36:	a312      	add	r3, pc, #72	@ (adr r3, 8001d80 <Motion_SineHalf+0xb8>)
 8001d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3c:	f7fe face 	bl	80002dc <__adddf3>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4610      	mov	r0, r2
 8001d46:	4619      	mov	r1, r3
 8001d48:	f7fe ff76 	bl	8000c38 <__aeabi_d2f>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	617b      	str	r3, [r7, #20]
 8001d50:	6978      	ldr	r0, [r7, #20]
 8001d52:	f7fe fc21 	bl	8000598 <__aeabi_f2d>
 8001d56:	a30c      	add	r3, pc, #48	@ (adr r3, 8001d88 <Motion_SineHalf+0xc0>)
 8001d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5c:	f7fe fef0 	bl	8000b40 <__aeabi_dcmple>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1bc      	bne.n	8001ce0 <Motion_SineHalf+0x18>
    }
    SetAngle_WithGlobalUpdate(0, 1);
 8001d66:	2101      	movs	r1, #1
 8001d68:	2000      	movs	r0, #0
 8001d6a:	f7ff ff4b 	bl	8001c04 <SetAngle_WithGlobalUpdate>
    My_SmartDelay(1000);
 8001d6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d72:	f7ff ff2f 	bl	8001bd4 <My_SmartDelay>
}
 8001d76:	bf00      	nop
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	eb851eb8 	.word	0xeb851eb8
 8001d84:	3f9eb851 	.word	0x3f9eb851
 8001d88:	51eb851f 	.word	0x51eb851f
 8001d8c:	40091eb8 	.word	0x40091eb8

08001d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d94:	b672      	cpsid	i
}
 8001d96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <Error_Handler+0x8>

08001d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001da2:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <HAL_MspInit+0x44>)
 8001da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001da6:	4a0e      	ldr	r2, [pc, #56]	@ (8001de0 <HAL_MspInit+0x44>)
 8001da8:	f043 0301 	orr.w	r3, r3, #1
 8001dac:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dae:	4b0c      	ldr	r3, [pc, #48]	@ (8001de0 <HAL_MspInit+0x44>)
 8001db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dba:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <HAL_MspInit+0x44>)
 8001dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbe:	4a08      	ldr	r2, [pc, #32]	@ (8001de0 <HAL_MspInit+0x44>)
 8001dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dc6:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <HAL_MspInit+0x44>)
 8001dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001dd2:	f001 fd85 	bl	80038e0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40021000 	.word	0x40021000

08001de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001de8:	bf00      	nop
 8001dea:	e7fd      	b.n	8001de8 <NMI_Handler+0x4>

08001dec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df0:	bf00      	nop
 8001df2:	e7fd      	b.n	8001df0 <HardFault_Handler+0x4>

08001df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df8:	bf00      	nop
 8001dfa:	e7fd      	b.n	8001df8 <MemManage_Handler+0x4>

08001dfc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <BusFault_Handler+0x4>

08001e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <UsageFault_Handler+0x4>

08001e0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e3a:	f000 fb9f 	bl	800257c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e48:	4802      	ldr	r0, [pc, #8]	@ (8001e54 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001e4a:	f002 ff79 	bl	8004d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	2000027c 	.word	0x2000027c

08001e58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e5c:	4802      	ldr	r0, [pc, #8]	@ (8001e68 <TIM2_IRQHandler+0x10>)
 8001e5e:	f002 ff6f 	bl	8004d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	200002c8 	.word	0x200002c8

08001e6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001e70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001e74:	f000 fe4a 	bl	8002b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return 1;
 8001e80:	2301      	movs	r3, #1
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <_kill>:

int _kill(int pid, int sig)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e96:	f006 f859 	bl	8007f4c <__errno>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2216      	movs	r2, #22
 8001e9e:	601a      	str	r2, [r3, #0]
  return -1;
 8001ea0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_exit>:

void _exit (int status)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff ffe7 	bl	8001e8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ebe:	bf00      	nop
 8001ec0:	e7fd      	b.n	8001ebe <_exit+0x12>

08001ec2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	e00a      	b.n	8001eea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ed4:	f3af 8000 	nop.w
 8001ed8:	4601      	mov	r1, r0
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	b2ca      	uxtb	r2, r1
 8001ee2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	dbf0      	blt.n	8001ed4 <_read+0x12>
  }

  return len;
 8001ef2:	687b      	ldr	r3, [r7, #4]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]
 8001f0c:	e009      	b.n	8001f22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	1c5a      	adds	r2, r3, #1
 8001f12:	60ba      	str	r2, [r7, #8]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	dbf1      	blt.n	8001f0e <_write+0x12>
  }
  return len;
 8001f2a:	687b      	ldr	r3, [r7, #4]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <_close>:

int _close(int file)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f5c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <_isatty>:

int _isatty(int file)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f74:	2301      	movs	r3, #1
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b085      	sub	sp, #20
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa4:	4a14      	ldr	r2, [pc, #80]	@ (8001ff8 <_sbrk+0x5c>)
 8001fa6:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <_sbrk+0x60>)
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb0:	4b13      	ldr	r3, [pc, #76]	@ (8002000 <_sbrk+0x64>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d102      	bne.n	8001fbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	@ (8002000 <_sbrk+0x64>)
 8001fba:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <_sbrk+0x68>)
 8001fbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fbe:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <_sbrk+0x64>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d207      	bcs.n	8001fdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fcc:	f005 ffbe 	bl	8007f4c <__errno>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fda:	e009      	b.n	8001ff0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fdc:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <_sbrk+0x64>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fe2:	4b07      	ldr	r3, [pc, #28]	@ (8002000 <_sbrk+0x64>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	4a05      	ldr	r2, [pc, #20]	@ (8002000 <_sbrk+0x64>)
 8001fec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fee:	68fb      	ldr	r3, [r7, #12]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20020000 	.word	0x20020000
 8001ffc:	00000400 	.word	0x00000400
 8002000:	20000278 	.word	0x20000278
 8002004:	200004f8 	.word	0x200004f8

08002008 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800200c:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <SystemInit+0x20>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002012:	4a05      	ldr	r2, [pc, #20]	@ (8002028 <SystemInit+0x20>)
 8002014:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002018:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b09c      	sub	sp, #112	@ 0x70
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002032:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	605a      	str	r2, [r3, #4]
 800203c:	609a      	str	r2, [r3, #8]
 800203e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002040:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	605a      	str	r2, [r3, #4]
 800204a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800204c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
 800205c:	615a      	str	r2, [r3, #20]
 800205e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	2234      	movs	r2, #52	@ 0x34
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f005 ff1d 	bl	8007ea6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800206c:	4b44      	ldr	r3, [pc, #272]	@ (8002180 <MX_TIM1_Init+0x154>)
 800206e:	4a45      	ldr	r2, [pc, #276]	@ (8002184 <MX_TIM1_Init+0x158>)
 8002070:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16999;
 8002072:	4b43      	ldr	r3, [pc, #268]	@ (8002180 <MX_TIM1_Init+0x154>)
 8002074:	f244 2267 	movw	r2, #16999	@ 0x4267
 8002078:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800207a:	4b41      	ldr	r3, [pc, #260]	@ (8002180 <MX_TIM1_Init+0x154>)
 800207c:	2200      	movs	r2, #0
 800207e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8002080:	4b3f      	ldr	r3, [pc, #252]	@ (8002180 <MX_TIM1_Init+0x154>)
 8002082:	2263      	movs	r2, #99	@ 0x63
 8002084:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002086:	4b3e      	ldr	r3, [pc, #248]	@ (8002180 <MX_TIM1_Init+0x154>)
 8002088:	2200      	movs	r2, #0
 800208a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800208c:	4b3c      	ldr	r3, [pc, #240]	@ (8002180 <MX_TIM1_Init+0x154>)
 800208e:	2200      	movs	r2, #0
 8002090:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002092:	4b3b      	ldr	r3, [pc, #236]	@ (8002180 <MX_TIM1_Init+0x154>)
 8002094:	2200      	movs	r2, #0
 8002096:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002098:	4839      	ldr	r0, [pc, #228]	@ (8002180 <MX_TIM1_Init+0x154>)
 800209a:	f002 fbad 	bl	80047f8 <HAL_TIM_Base_Init>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80020a4:	f7ff fe74 	bl	8001d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ac:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80020ae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80020b2:	4619      	mov	r1, r3
 80020b4:	4832      	ldr	r0, [pc, #200]	@ (8002180 <MX_TIM1_Init+0x154>)
 80020b6:	f003 f921 	bl	80052fc <HAL_TIM_ConfigClockSource>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80020c0:	f7ff fe66 	bl	8001d90 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80020c4:	482e      	ldr	r0, [pc, #184]	@ (8002180 <MX_TIM1_Init+0x154>)
 80020c6:	f002 fc67 	bl	8004998 <HAL_TIM_OC_Init>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80020d0:	f7ff fe5e 	bl	8001d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d4:	2300      	movs	r3, #0
 80020d6:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80020d8:	2300      	movs	r3, #0
 80020da:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020dc:	2300      	movs	r3, #0
 80020de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020e4:	4619      	mov	r1, r3
 80020e6:	4826      	ldr	r0, [pc, #152]	@ (8002180 <MX_TIM1_Init+0x154>)
 80020e8:	f003 fee6 	bl	8005eb8 <HAL_TIMEx_MasterConfigSynchronization>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80020f2:	f7ff fe4d 	bl	8001d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80020f6:	2300      	movs	r3, #0
 80020f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80020fa:	2300      	movs	r3, #0
 80020fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020fe:	2300      	movs	r3, #0
 8002100:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002102:	2300      	movs	r3, #0
 8002104:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002106:	2300      	movs	r3, #0
 8002108:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800210a:	2300      	movs	r3, #0
 800210c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800210e:	2300      	movs	r3, #0
 8002110:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002112:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002116:	2200      	movs	r2, #0
 8002118:	4619      	mov	r1, r3
 800211a:	4819      	ldr	r0, [pc, #100]	@ (8002180 <MX_TIM1_Init+0x154>)
 800211c:	f002 ff60 	bl	8004fe0 <HAL_TIM_OC_ConfigChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002126:	f7ff fe33 	bl	8001d90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800212a:	2300      	movs	r3, #0
 800212c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800213e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002142:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002148:	2300      	movs	r3, #0
 800214a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800214c:	2300      	movs	r3, #0
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002150:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002154:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800215a:	2300      	movs	r3, #0
 800215c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002162:	1d3b      	adds	r3, r7, #4
 8002164:	4619      	mov	r1, r3
 8002166:	4806      	ldr	r0, [pc, #24]	@ (8002180 <MX_TIM1_Init+0x154>)
 8002168:	f003 ff3c 	bl	8005fe4 <HAL_TIMEx_ConfigBreakDeadTime>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8002172:	f7ff fe0d 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002176:	bf00      	nop
 8002178:	3770      	adds	r7, #112	@ 0x70
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	2000027c 	.word	0x2000027c
 8002184:	40012c00 	.word	0x40012c00

08002188 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08e      	sub	sp, #56	@ 0x38
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800218e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021a8:	463b      	mov	r3, r7
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	60da      	str	r2, [r3, #12]
 80021b4:	611a      	str	r2, [r3, #16]
 80021b6:	615a      	str	r2, [r3, #20]
 80021b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <MX_TIM2_Init+0xe8>)
 80021bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 80021c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002270 <MX_TIM2_Init+0xe8>)
 80021c4:	22a9      	movs	r2, #169	@ 0xa9
 80021c6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c8:	4b29      	ldr	r3, [pc, #164]	@ (8002270 <MX_TIM2_Init+0xe8>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80021ce:	4b28      	ldr	r3, [pc, #160]	@ (8002270 <MX_TIM2_Init+0xe8>)
 80021d0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80021d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021d6:	4b26      	ldr	r3, [pc, #152]	@ (8002270 <MX_TIM2_Init+0xe8>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021dc:	4b24      	ldr	r3, [pc, #144]	@ (8002270 <MX_TIM2_Init+0xe8>)
 80021de:	2200      	movs	r2, #0
 80021e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021e2:	4823      	ldr	r0, [pc, #140]	@ (8002270 <MX_TIM2_Init+0xe8>)
 80021e4:	f002 fb08 	bl	80047f8 <HAL_TIM_Base_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80021ee:	f7ff fdcf 	bl	8001d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021fc:	4619      	mov	r1, r3
 80021fe:	481c      	ldr	r0, [pc, #112]	@ (8002270 <MX_TIM2_Init+0xe8>)
 8002200:	f003 f87c 	bl	80052fc <HAL_TIM_ConfigClockSource>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800220a:	f7ff fdc1 	bl	8001d90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800220e:	4818      	ldr	r0, [pc, #96]	@ (8002270 <MX_TIM2_Init+0xe8>)
 8002210:	f002 fc23 	bl	8004a5a <HAL_TIM_PWM_Init>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800221a:	f7ff fdb9 	bl	8001d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221e:	2300      	movs	r3, #0
 8002220:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002222:	2300      	movs	r3, #0
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002226:	f107 031c 	add.w	r3, r7, #28
 800222a:	4619      	mov	r1, r3
 800222c:	4810      	ldr	r0, [pc, #64]	@ (8002270 <MX_TIM2_Init+0xe8>)
 800222e:	f003 fe43 	bl	8005eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002238:	f7ff fdaa 	bl	8001d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800223c:	2360      	movs	r3, #96	@ 0x60
 800223e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002240:	2300      	movs	r3, #0
 8002242:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002244:	2300      	movs	r3, #0
 8002246:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002248:	2300      	movs	r3, #0
 800224a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800224c:	463b      	mov	r3, r7
 800224e:	2200      	movs	r2, #0
 8002250:	4619      	mov	r1, r3
 8002252:	4807      	ldr	r0, [pc, #28]	@ (8002270 <MX_TIM2_Init+0xe8>)
 8002254:	f002 ff3e 	bl	80050d4 <HAL_TIM_PWM_ConfigChannel>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800225e:	f7ff fd97 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002262:	4803      	ldr	r0, [pc, #12]	@ (8002270 <MX_TIM2_Init+0xe8>)
 8002264:	f000 f838 	bl	80022d8 <HAL_TIM_MspPostInit>

}
 8002268:	bf00      	nop
 800226a:	3738      	adds	r7, #56	@ 0x38
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200002c8 	.word	0x200002c8

08002274 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a13      	ldr	r2, [pc, #76]	@ (80022d0 <HAL_TIM_Base_MspInit+0x5c>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d10c      	bne.n	80022a0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002286:	4b13      	ldr	r3, [pc, #76]	@ (80022d4 <HAL_TIM_Base_MspInit+0x60>)
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	4a12      	ldr	r2, [pc, #72]	@ (80022d4 <HAL_TIM_Base_MspInit+0x60>)
 800228c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002290:	6613      	str	r3, [r2, #96]	@ 0x60
 8002292:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <HAL_TIM_Base_MspInit+0x60>)
 8002294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002296:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800229e:	e010      	b.n	80022c2 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022a8:	d10b      	bne.n	80022c2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022aa:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <HAL_TIM_Base_MspInit+0x60>)
 80022ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ae:	4a09      	ldr	r2, [pc, #36]	@ (80022d4 <HAL_TIM_Base_MspInit+0x60>)
 80022b0:	f043 0301 	orr.w	r3, r3, #1
 80022b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <HAL_TIM_Base_MspInit+0x60>)
 80022b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
}
 80022c2:	bf00      	nop
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40012c00 	.word	0x40012c00
 80022d4:	40021000 	.word	0x40021000

080022d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b088      	sub	sp, #32
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 030c 	add.w	r3, r7, #12
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022f8:	d11c      	bne.n	8002334 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fa:	4b10      	ldr	r3, [pc, #64]	@ (800233c <HAL_TIM_MspPostInit+0x64>)
 80022fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fe:	4a0f      	ldr	r2, [pc, #60]	@ (800233c <HAL_TIM_MspPostInit+0x64>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002306:	4b0d      	ldr	r3, [pc, #52]	@ (800233c <HAL_TIM_MspPostInit+0x64>)
 8002308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002312:	2301      	movs	r3, #1
 8002314:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002316:	2302      	movs	r3, #2
 8002318:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231e:	2300      	movs	r3, #0
 8002320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002322:	2301      	movs	r3, #1
 8002324:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002326:	f107 030c 	add.w	r3, r7, #12
 800232a:	4619      	mov	r1, r3
 800232c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002330:	f000 fa52 	bl	80027d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002334:	bf00      	nop
 8002336:	3720      	adds	r7, #32
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	40021000 	.word	0x40021000

08002340 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002344:	4b21      	ldr	r3, [pc, #132]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002346:	4a22      	ldr	r2, [pc, #136]	@ (80023d0 <MX_LPUART1_UART_Init+0x90>)
 8002348:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800234a:	4b20      	ldr	r3, [pc, #128]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 800234c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002350:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002352:	4b1e      	ldr	r3, [pc, #120]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002354:	2200      	movs	r2, #0
 8002356:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002358:	4b1c      	ldr	r3, [pc, #112]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 800235a:	2200      	movs	r2, #0
 800235c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800235e:	4b1b      	ldr	r3, [pc, #108]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002360:	2200      	movs	r2, #0
 8002362:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002364:	4b19      	ldr	r3, [pc, #100]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002366:	220c      	movs	r2, #12
 8002368:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800236a:	4b18      	ldr	r3, [pc, #96]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 800236c:	2200      	movs	r2, #0
 800236e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002370:	4b16      	ldr	r3, [pc, #88]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002372:	2200      	movs	r2, #0
 8002374:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002376:	4b15      	ldr	r3, [pc, #84]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002378:	2200      	movs	r2, #0
 800237a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800237c:	4b13      	ldr	r3, [pc, #76]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 800237e:	2200      	movs	r2, #0
 8002380:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002382:	4812      	ldr	r0, [pc, #72]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002384:	f003 ff08 	bl	8006198 <HAL_UART_Init>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800238e:	f7ff fcff 	bl	8001d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002392:	2100      	movs	r1, #0
 8002394:	480d      	ldr	r0, [pc, #52]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 8002396:	f004 fd31 	bl	8006dfc <HAL_UARTEx_SetTxFifoThreshold>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80023a0:	f7ff fcf6 	bl	8001d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023a4:	2100      	movs	r1, #0
 80023a6:	4809      	ldr	r0, [pc, #36]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 80023a8:	f004 fd66 	bl	8006e78 <HAL_UARTEx_SetRxFifoThreshold>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80023b2:	f7ff fced 	bl	8001d90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80023b6:	4805      	ldr	r0, [pc, #20]	@ (80023cc <MX_LPUART1_UART_Init+0x8c>)
 80023b8:	f004 fce7 	bl	8006d8a <HAL_UARTEx_DisableFifoMode>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80023c2:	f7ff fce5 	bl	8001d90 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000314 	.word	0x20000314
 80023d0:	40008000 	.word	0x40008000

080023d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b09e      	sub	sp, #120	@ 0x78
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	60da      	str	r2, [r3, #12]
 80023ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023ec:	f107 0310 	add.w	r3, r7, #16
 80023f0:	2254      	movs	r2, #84	@ 0x54
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f005 fd56 	bl	8007ea6 <memset>
  if(uartHandle->Instance==LPUART1)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1f      	ldr	r2, [pc, #124]	@ (800247c <HAL_UART_MspInit+0xa8>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d136      	bne.n	8002472 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002404:	2320      	movs	r3, #32
 8002406:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002408:	2300      	movs	r3, #0
 800240a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800240c:	f107 0310 	add.w	r3, r7, #16
 8002410:	4618      	mov	r0, r3
 8002412:	f001 ffa3 	bl	800435c <HAL_RCCEx_PeriphCLKConfig>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800241c:	f7ff fcb8 	bl	8001d90 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002420:	4b17      	ldr	r3, [pc, #92]	@ (8002480 <HAL_UART_MspInit+0xac>)
 8002422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002424:	4a16      	ldr	r2, [pc, #88]	@ (8002480 <HAL_UART_MspInit+0xac>)
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800242c:	4b14      	ldr	r3, [pc, #80]	@ (8002480 <HAL_UART_MspInit+0xac>)
 800242e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002438:	4b11      	ldr	r3, [pc, #68]	@ (8002480 <HAL_UART_MspInit+0xac>)
 800243a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243c:	4a10      	ldr	r2, [pc, #64]	@ (8002480 <HAL_UART_MspInit+0xac>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002444:	4b0e      	ldr	r3, [pc, #56]	@ (8002480 <HAL_UART_MspInit+0xac>)
 8002446:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002450:	230c      	movs	r3, #12
 8002452:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002454:	2302      	movs	r3, #2
 8002456:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245c:	2300      	movs	r3, #0
 800245e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002460:	230c      	movs	r3, #12
 8002462:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002464:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002468:	4619      	mov	r1, r3
 800246a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800246e:	f000 f9b3 	bl	80027d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8002472:	bf00      	nop
 8002474:	3778      	adds	r7, #120	@ 0x78
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40008000 	.word	0x40008000
 8002480:	40021000 	.word	0x40021000

08002484 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002484:	480d      	ldr	r0, [pc, #52]	@ (80024bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002486:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002488:	f7ff fdbe 	bl	8002008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800248c:	480c      	ldr	r0, [pc, #48]	@ (80024c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800248e:	490d      	ldr	r1, [pc, #52]	@ (80024c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002490:	4a0d      	ldr	r2, [pc, #52]	@ (80024c8 <LoopForever+0xe>)
  movs r3, #0
 8002492:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002494:	e002      	b.n	800249c <LoopCopyDataInit>

08002496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800249a:	3304      	adds	r3, #4

0800249c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800249c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800249e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a0:	d3f9      	bcc.n	8002496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024a2:	4a0a      	ldr	r2, [pc, #40]	@ (80024cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80024a4:	4c0a      	ldr	r4, [pc, #40]	@ (80024d0 <LoopForever+0x16>)
  movs r3, #0
 80024a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a8:	e001      	b.n	80024ae <LoopFillZerobss>

080024aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024ac:	3204      	adds	r2, #4

080024ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b0:	d3fb      	bcc.n	80024aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024b2:	f005 fd51 	bl	8007f58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024b6:	f7ff fa97 	bl	80019e8 <main>

080024ba <LoopForever>:

LoopForever:
    b LoopForever
 80024ba:	e7fe      	b.n	80024ba <LoopForever>
  ldr   r0, =_estack
 80024bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80024c8:	0800d0a0 	.word	0x0800d0a0
  ldr r2, =_sbss
 80024cc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80024d0:	200004f8 	.word	0x200004f8

080024d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024d4:	e7fe      	b.n	80024d4 <ADC1_2_IRQHandler>

080024d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b082      	sub	sp, #8
 80024da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e0:	2003      	movs	r0, #3
 80024e2:	f000 f939 	bl	8002758 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024e6:	2000      	movs	r0, #0
 80024e8:	f000 f80e 	bl	8002508 <HAL_InitTick>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	71fb      	strb	r3, [r7, #7]
 80024f6:	e001      	b.n	80024fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024f8:	f7ff fc50 	bl	8001d9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024fc:	79fb      	ldrb	r3, [r7, #7]

}
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
	...

08002508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002510:	2300      	movs	r3, #0
 8002512:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002514:	4b16      	ldr	r3, [pc, #88]	@ (8002570 <HAL_InitTick+0x68>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d022      	beq.n	8002562 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800251c:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <HAL_InitTick+0x6c>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b13      	ldr	r3, [pc, #76]	@ (8002570 <HAL_InitTick+0x68>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002528:	fbb1 f3f3 	udiv	r3, r1, r3
 800252c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002530:	4618      	mov	r0, r3
 8002532:	f000 f944 	bl	80027be <HAL_SYSTICK_Config>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d10f      	bne.n	800255c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b0f      	cmp	r3, #15
 8002540:	d809      	bhi.n	8002556 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002542:	2200      	movs	r2, #0
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	f04f 30ff 	mov.w	r0, #4294967295
 800254a:	f000 f910 	bl	800276e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800254e:	4a0a      	ldr	r2, [pc, #40]	@ (8002578 <HAL_InitTick+0x70>)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6013      	str	r3, [r2, #0]
 8002554:	e007      	b.n	8002566 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	73fb      	strb	r3, [r7, #15]
 800255a:	e004      	b.n	8002566 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
 8002560:	e001      	b.n	8002566 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002566:	7bfb      	ldrb	r3, [r7, #15]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000008 	.word	0x20000008
 8002574:	20000000 	.word	0x20000000
 8002578:	20000004 	.word	0x20000004

0800257c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002580:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <HAL_IncTick+0x1c>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4b05      	ldr	r3, [pc, #20]	@ (800259c <HAL_IncTick+0x20>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4413      	add	r3, r2
 800258a:	4a03      	ldr	r2, [pc, #12]	@ (8002598 <HAL_IncTick+0x1c>)
 800258c:	6013      	str	r3, [r2, #0]
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	200003a8 	.word	0x200003a8
 800259c:	20000008 	.word	0x20000008

080025a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_GetTick+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	200003a8 	.word	0x200003a8

080025b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	@ (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	@ (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4907      	ldr	r1, [pc, #28]	@ (8002654 <__NVIC_EnableIRQ+0x38>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000e100 	.word	0xe000e100

08002658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	6039      	str	r1, [r7, #0]
 8002662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002668:	2b00      	cmp	r3, #0
 800266a:	db0a      	blt.n	8002682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	b2da      	uxtb	r2, r3
 8002670:	490c      	ldr	r1, [pc, #48]	@ (80026a4 <__NVIC_SetPriority+0x4c>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	0112      	lsls	r2, r2, #4
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	440b      	add	r3, r1
 800267c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002680:	e00a      	b.n	8002698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4908      	ldr	r1, [pc, #32]	@ (80026a8 <__NVIC_SetPriority+0x50>)
 8002688:	79fb      	ldrb	r3, [r7, #7]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	3b04      	subs	r3, #4
 8002690:	0112      	lsls	r2, r2, #4
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	440b      	add	r3, r1
 8002696:	761a      	strb	r2, [r3, #24]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000e100 	.word	0xe000e100
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b089      	sub	sp, #36	@ 0x24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f1c3 0307 	rsb	r3, r3, #7
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	bf28      	it	cs
 80026ca:	2304      	movcs	r3, #4
 80026cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3304      	adds	r3, #4
 80026d2:	2b06      	cmp	r3, #6
 80026d4:	d902      	bls.n	80026dc <NVIC_EncodePriority+0x30>
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	3b03      	subs	r3, #3
 80026da:	e000      	b.n	80026de <NVIC_EncodePriority+0x32>
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	f04f 32ff 	mov.w	r2, #4294967295
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43da      	mvns	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	401a      	ands	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f4:	f04f 31ff 	mov.w	r1, #4294967295
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	fa01 f303 	lsl.w	r3, r1, r3
 80026fe:	43d9      	mvns	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	4313      	orrs	r3, r2
         );
}
 8002706:	4618      	mov	r0, r3
 8002708:	3724      	adds	r7, #36	@ 0x24
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
	...

08002714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002724:	d301      	bcc.n	800272a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002726:	2301      	movs	r3, #1
 8002728:	e00f      	b.n	800274a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800272a:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <SysTick_Config+0x40>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002732:	210f      	movs	r1, #15
 8002734:	f04f 30ff 	mov.w	r0, #4294967295
 8002738:	f7ff ff8e 	bl	8002658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800273c:	4b05      	ldr	r3, [pc, #20]	@ (8002754 <SysTick_Config+0x40>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002742:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <SysTick_Config+0x40>)
 8002744:	2207      	movs	r2, #7
 8002746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	e000e010 	.word	0xe000e010

08002758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff29 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b086      	sub	sp, #24
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800277c:	f7ff ff40 	bl	8002600 <__NVIC_GetPriorityGrouping>
 8002780:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	6978      	ldr	r0, [r7, #20]
 8002788:	f7ff ff90 	bl	80026ac <NVIC_EncodePriority>
 800278c:	4602      	mov	r2, r0
 800278e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ff5f 	bl	8002658 <__NVIC_SetPriority>
}
 800279a:	bf00      	nop
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff ff33 	bl	800261c <__NVIC_EnableIRQ>
}
 80027b6:	bf00      	nop
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b082      	sub	sp, #8
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff ffa4 	bl	8002714 <SysTick_Config>
 80027cc:	4603      	mov	r3, r0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
	...

080027d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d8:	b480      	push	{r7}
 80027da:	b087      	sub	sp, #28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80027e2:	2300      	movs	r3, #0
 80027e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80027e6:	e15a      	b.n	8002a9e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	2101      	movs	r1, #1
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	fa01 f303 	lsl.w	r3, r1, r3
 80027f4:	4013      	ands	r3, r2
 80027f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	f000 814c 	beq.w	8002a98 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 0303 	and.w	r3, r3, #3
 8002808:	2b01      	cmp	r3, #1
 800280a:	d005      	beq.n	8002818 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002814:	2b02      	cmp	r3, #2
 8002816:	d130      	bne.n	800287a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	2203      	movs	r2, #3
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	4013      	ands	r3, r2
 800282e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	68da      	ldr	r2, [r3, #12]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	4313      	orrs	r3, r2
 8002840:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800284e:	2201      	movs	r2, #1
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43db      	mvns	r3, r3
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4013      	ands	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	091b      	lsrs	r3, r3, #4
 8002864:	f003 0201 	and.w	r2, r3, #1
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	4313      	orrs	r3, r2
 8002872:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	2b03      	cmp	r3, #3
 8002884:	d017      	beq.n	80028b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	2203      	movs	r2, #3
 8002892:	fa02 f303 	lsl.w	r3, r2, r3
 8002896:	43db      	mvns	r3, r3
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4013      	ands	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	689a      	ldr	r2, [r3, #8]
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d123      	bne.n	800290a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	08da      	lsrs	r2, r3, #3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	3208      	adds	r2, #8
 80028ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	220f      	movs	r2, #15
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43db      	mvns	r3, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4013      	ands	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	691a      	ldr	r2, [r3, #16]
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	08da      	lsrs	r2, r3, #3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3208      	adds	r2, #8
 8002904:	6939      	ldr	r1, [r7, #16]
 8002906:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	2203      	movs	r2, #3
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	43db      	mvns	r3, r3
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	4013      	ands	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 0203 	and.w	r2, r3, #3
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	4313      	orrs	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 80a6 	beq.w	8002a98 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800294c:	4b5b      	ldr	r3, [pc, #364]	@ (8002abc <HAL_GPIO_Init+0x2e4>)
 800294e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002950:	4a5a      	ldr	r2, [pc, #360]	@ (8002abc <HAL_GPIO_Init+0x2e4>)
 8002952:	f043 0301 	orr.w	r3, r3, #1
 8002956:	6613      	str	r3, [r2, #96]	@ 0x60
 8002958:	4b58      	ldr	r3, [pc, #352]	@ (8002abc <HAL_GPIO_Init+0x2e4>)
 800295a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002964:	4a56      	ldr	r2, [pc, #344]	@ (8002ac0 <HAL_GPIO_Init+0x2e8>)
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	089b      	lsrs	r3, r3, #2
 800296a:	3302      	adds	r3, #2
 800296c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002970:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	f003 0303 	and.w	r3, r3, #3
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	220f      	movs	r2, #15
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4013      	ands	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800298e:	d01f      	beq.n	80029d0 <HAL_GPIO_Init+0x1f8>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a4c      	ldr	r2, [pc, #304]	@ (8002ac4 <HAL_GPIO_Init+0x2ec>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d019      	beq.n	80029cc <HAL_GPIO_Init+0x1f4>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	4a4b      	ldr	r2, [pc, #300]	@ (8002ac8 <HAL_GPIO_Init+0x2f0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d013      	beq.n	80029c8 <HAL_GPIO_Init+0x1f0>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a4a      	ldr	r2, [pc, #296]	@ (8002acc <HAL_GPIO_Init+0x2f4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d00d      	beq.n	80029c4 <HAL_GPIO_Init+0x1ec>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a49      	ldr	r2, [pc, #292]	@ (8002ad0 <HAL_GPIO_Init+0x2f8>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d007      	beq.n	80029c0 <HAL_GPIO_Init+0x1e8>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a48      	ldr	r2, [pc, #288]	@ (8002ad4 <HAL_GPIO_Init+0x2fc>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d101      	bne.n	80029bc <HAL_GPIO_Init+0x1e4>
 80029b8:	2305      	movs	r3, #5
 80029ba:	e00a      	b.n	80029d2 <HAL_GPIO_Init+0x1fa>
 80029bc:	2306      	movs	r3, #6
 80029be:	e008      	b.n	80029d2 <HAL_GPIO_Init+0x1fa>
 80029c0:	2304      	movs	r3, #4
 80029c2:	e006      	b.n	80029d2 <HAL_GPIO_Init+0x1fa>
 80029c4:	2303      	movs	r3, #3
 80029c6:	e004      	b.n	80029d2 <HAL_GPIO_Init+0x1fa>
 80029c8:	2302      	movs	r3, #2
 80029ca:	e002      	b.n	80029d2 <HAL_GPIO_Init+0x1fa>
 80029cc:	2301      	movs	r3, #1
 80029ce:	e000      	b.n	80029d2 <HAL_GPIO_Init+0x1fa>
 80029d0:	2300      	movs	r3, #0
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	f002 0203 	and.w	r2, r2, #3
 80029d8:	0092      	lsls	r2, r2, #2
 80029da:	4093      	lsls	r3, r2
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029e2:	4937      	ldr	r1, [pc, #220]	@ (8002ac0 <HAL_GPIO_Init+0x2e8>)
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	089b      	lsrs	r3, r3, #2
 80029e8:	3302      	adds	r3, #2
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029f0:	4b39      	ldr	r3, [pc, #228]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4013      	ands	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d003      	beq.n	8002a14 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a14:	4a30      	ldr	r2, [pc, #192]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	43db      	mvns	r3, r3
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4013      	ands	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a3e:	4a26      	ldr	r2, [pc, #152]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002a44:	4b24      	ldr	r3, [pc, #144]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	4013      	ands	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d003      	beq.n	8002a68 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a68:	4a1b      	ldr	r2, [pc, #108]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	43db      	mvns	r3, r3
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a92:	4a11      	ldr	r2, [pc, #68]	@ (8002ad8 <HAL_GPIO_Init+0x300>)
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f47f ae9d 	bne.w	80027e8 <HAL_GPIO_Init+0x10>
  }
}
 8002aae:	bf00      	nop
 8002ab0:	bf00      	nop
 8002ab2:	371c      	adds	r7, #28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	40010000 	.word	0x40010000
 8002ac4:	48000400 	.word	0x48000400
 8002ac8:	48000800 	.word	0x48000800
 8002acc:	48000c00 	.word	0x48000c00
 8002ad0:	48001000 	.word	0x48001000
 8002ad4:	48001400 	.word	0x48001400
 8002ad8:	40010400 	.word	0x40010400

08002adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	807b      	strh	r3, [r7, #2]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aec:	787b      	ldrb	r3, [r7, #1]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002af2:	887a      	ldrh	r2, [r7, #2]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002af8:	e002      	b.n	8002b00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002afa:	887a      	ldrh	r2, [r7, #2]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b16:	4b08      	ldr	r3, [pc, #32]	@ (8002b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b18:	695a      	ldr	r2, [r3, #20]
 8002b1a:	88fb      	ldrh	r3, [r7, #6]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d006      	beq.n	8002b30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b22:	4a05      	ldr	r2, [pc, #20]	@ (8002b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b24:	88fb      	ldrh	r3, [r7, #6]
 8002b26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b28:	88fb      	ldrh	r3, [r7, #6]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f000 f806 	bl	8002b3c <HAL_GPIO_EXTI_Callback>
  }
}
 8002b30:	bf00      	nop
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40010400 	.word	0x40010400

08002b3c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e08d      	b.n	8002c80 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d106      	bne.n	8002b7e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7fe fedb 	bl	8001934 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2224      	movs	r2, #36	@ 0x24
 8002b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0201 	bic.w	r2, r2, #1
 8002b94:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ba2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bb2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d107      	bne.n	8002bcc <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bc8:	609a      	str	r2, [r3, #8]
 8002bca:	e006      	b.n	8002bda <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002bd8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d108      	bne.n	8002bf4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	e007      	b.n	8002c04 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c02:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c16:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68da      	ldr	r2, [r3, #12]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c26:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	69d9      	ldr	r1, [r3, #28]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1a      	ldr	r2, [r3, #32]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f042 0201 	orr.w	r2, r2, #1
 8002c60:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af02      	add	r7, sp, #8
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	4608      	mov	r0, r1
 8002c92:	4611      	mov	r1, r2
 8002c94:	461a      	mov	r2, r3
 8002c96:	4603      	mov	r3, r0
 8002c98:	817b      	strh	r3, [r7, #10]
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	813b      	strh	r3, [r7, #8]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b20      	cmp	r3, #32
 8002cac:	f040 80f9 	bne.w	8002ea2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cb0:	6a3b      	ldr	r3, [r7, #32]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d002      	beq.n	8002cbc <HAL_I2C_Mem_Write+0x34>
 8002cb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d105      	bne.n	8002cc8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cc2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0ed      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_I2C_Mem_Write+0x4e>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e0e6      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cde:	f7ff fc5f 	bl	80025a0 <HAL_GetTick>
 8002ce2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	2319      	movs	r3, #25
 8002cea:	2201      	movs	r2, #1
 8002cec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f000 fac3 	bl	800327c <I2C_WaitOnFlagUntilTimeout>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0d1      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2221      	movs	r2, #33	@ 0x21
 8002d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2240      	movs	r2, #64	@ 0x40
 8002d0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6a3a      	ldr	r2, [r7, #32]
 8002d1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d28:	88f8      	ldrh	r0, [r7, #6]
 8002d2a:	893a      	ldrh	r2, [r7, #8]
 8002d2c:	8979      	ldrh	r1, [r7, #10]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	9301      	str	r3, [sp, #4]
 8002d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	4603      	mov	r3, r0
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	f000 f9d3 	bl	80030e4 <I2C_RequestMemoryWrite>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e0a9      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2bff      	cmp	r3, #255	@ 0xff
 8002d58:	d90e      	bls.n	8002d78 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	22ff      	movs	r2, #255	@ 0xff
 8002d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	8979      	ldrh	r1, [r7, #10]
 8002d68:	2300      	movs	r3, #0
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 fc47 	bl	8003604 <I2C_TransferConfig>
 8002d76:	e00f      	b.n	8002d98 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	8979      	ldrh	r1, [r7, #10]
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f000 fc36 	bl	8003604 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 fac6 	bl	800332e <I2C_WaitOnTXISFlagUntilTimeout>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e07b      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d034      	beq.n	8002e50 <HAL_I2C_Mem_Write+0x1c8>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d130      	bne.n	8002e50 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df4:	2200      	movs	r2, #0
 8002df6:	2180      	movs	r1, #128	@ 0x80
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 fa3f 	bl	800327c <I2C_WaitOnFlagUntilTimeout>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d001      	beq.n	8002e08 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e04d      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	2bff      	cmp	r3, #255	@ 0xff
 8002e10:	d90e      	bls.n	8002e30 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	22ff      	movs	r2, #255	@ 0xff
 8002e16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e1c:	b2da      	uxtb	r2, r3
 8002e1e:	8979      	ldrh	r1, [r7, #10]
 8002e20:	2300      	movs	r3, #0
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 fbeb 	bl	8003604 <I2C_TransferConfig>
 8002e2e:	e00f      	b.n	8002e50 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	8979      	ldrh	r1, [r7, #10]
 8002e42:	2300      	movs	r3, #0
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 fbda 	bl	8003604 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d19e      	bne.n	8002d98 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 faac 	bl	80033bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e01a      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2220      	movs	r2, #32
 8002e74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6859      	ldr	r1, [r3, #4]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	4b0a      	ldr	r3, [pc, #40]	@ (8002eac <HAL_I2C_Mem_Write+0x224>)
 8002e82:	400b      	ands	r3, r1
 8002e84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	e000      	b.n	8002ea4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002ea2:	2302      	movs	r3, #2
  }
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3718      	adds	r7, #24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	fe00e800 	.word	0xfe00e800

08002eb0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af02      	add	r7, sp, #8
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	4608      	mov	r0, r1
 8002eba:	4611      	mov	r1, r2
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	817b      	strh	r3, [r7, #10]
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	813b      	strh	r3, [r7, #8]
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b20      	cmp	r3, #32
 8002ed4:	f040 80fd 	bne.w	80030d2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <HAL_I2C_Mem_Read+0x34>
 8002ede:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d105      	bne.n	8002ef0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0f1      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d101      	bne.n	8002efe <HAL_I2C_Mem_Read+0x4e>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e0ea      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f06:	f7ff fb4b 	bl	80025a0 <HAL_GetTick>
 8002f0a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	2319      	movs	r3, #25
 8002f12:	2201      	movs	r2, #1
 8002f14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 f9af 	bl	800327c <I2C_WaitOnFlagUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0d5      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2222      	movs	r2, #34	@ 0x22
 8002f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2240      	movs	r2, #64	@ 0x40
 8002f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	6a3a      	ldr	r2, [r7, #32]
 8002f42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f50:	88f8      	ldrh	r0, [r7, #6]
 8002f52:	893a      	ldrh	r2, [r7, #8]
 8002f54:	8979      	ldrh	r1, [r7, #10]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	9301      	str	r3, [sp, #4]
 8002f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	4603      	mov	r3, r0
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 f913 	bl	800318c <I2C_RequestMemoryRead>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e0ad      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	2bff      	cmp	r3, #255	@ 0xff
 8002f80:	d90e      	bls.n	8002fa0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	22ff      	movs	r2, #255	@ 0xff
 8002f86:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8c:	b2da      	uxtb	r2, r3
 8002f8e:	8979      	ldrh	r1, [r7, #10]
 8002f90:	4b52      	ldr	r3, [pc, #328]	@ (80030dc <HAL_I2C_Mem_Read+0x22c>)
 8002f92:	9300      	str	r3, [sp, #0]
 8002f94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 fb33 	bl	8003604 <I2C_TransferConfig>
 8002f9e:	e00f      	b.n	8002fc0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	8979      	ldrh	r1, [r7, #10]
 8002fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80030dc <HAL_I2C_Mem_Read+0x22c>)
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f000 fb22 	bl	8003604 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	2104      	movs	r1, #4
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 f956 	bl	800327c <I2C_WaitOnFlagUntilTimeout>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e07c      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe4:	b2d2      	uxtb	r2, r2
 8002fe6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fec:	1c5a      	adds	r2, r3, #1
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003002:	b29b      	uxth	r3, r3
 8003004:	3b01      	subs	r3, #1
 8003006:	b29a      	uxth	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003010:	b29b      	uxth	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d034      	beq.n	8003080 <HAL_I2C_Mem_Read+0x1d0>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301a:	2b00      	cmp	r3, #0
 800301c:	d130      	bne.n	8003080 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003024:	2200      	movs	r2, #0
 8003026:	2180      	movs	r1, #128	@ 0x80
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f927 	bl	800327c <I2C_WaitOnFlagUntilTimeout>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e04d      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800303c:	b29b      	uxth	r3, r3
 800303e:	2bff      	cmp	r3, #255	@ 0xff
 8003040:	d90e      	bls.n	8003060 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	22ff      	movs	r2, #255	@ 0xff
 8003046:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304c:	b2da      	uxtb	r2, r3
 800304e:	8979      	ldrh	r1, [r7, #10]
 8003050:	2300      	movs	r3, #0
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 fad3 	bl	8003604 <I2C_TransferConfig>
 800305e:	e00f      	b.n	8003080 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800306e:	b2da      	uxtb	r2, r3
 8003070:	8979      	ldrh	r1, [r7, #10]
 8003072:	2300      	movs	r3, #0
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f000 fac2 	bl	8003604 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003084:	b29b      	uxth	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d19a      	bne.n	8002fc0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 f994 	bl	80033bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e01a      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2220      	movs	r2, #32
 80030a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6859      	ldr	r1, [r3, #4]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	4b0b      	ldr	r3, [pc, #44]	@ (80030e0 <HAL_I2C_Mem_Read+0x230>)
 80030b2:	400b      	ands	r3, r1
 80030b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2220      	movs	r2, #32
 80030ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	e000      	b.n	80030d4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80030d2:	2302      	movs	r3, #2
  }
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	80002400 	.word	0x80002400
 80030e0:	fe00e800 	.word	0xfe00e800

080030e4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	4608      	mov	r0, r1
 80030ee:	4611      	mov	r1, r2
 80030f0:	461a      	mov	r2, r3
 80030f2:	4603      	mov	r3, r0
 80030f4:	817b      	strh	r3, [r7, #10]
 80030f6:	460b      	mov	r3, r1
 80030f8:	813b      	strh	r3, [r7, #8]
 80030fa:	4613      	mov	r3, r2
 80030fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80030fe:	88fb      	ldrh	r3, [r7, #6]
 8003100:	b2da      	uxtb	r2, r3
 8003102:	8979      	ldrh	r1, [r7, #10]
 8003104:	4b20      	ldr	r3, [pc, #128]	@ (8003188 <I2C_RequestMemoryWrite+0xa4>)
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 fa79 	bl	8003604 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003112:	69fa      	ldr	r2, [r7, #28]
 8003114:	69b9      	ldr	r1, [r7, #24]
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 f909 	bl	800332e <I2C_WaitOnTXISFlagUntilTimeout>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e02c      	b.n	8003180 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d105      	bne.n	8003138 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800312c:	893b      	ldrh	r3, [r7, #8]
 800312e:	b2da      	uxtb	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	629a      	str	r2, [r3, #40]	@ 0x28
 8003136:	e015      	b.n	8003164 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003138:	893b      	ldrh	r3, [r7, #8]
 800313a:	0a1b      	lsrs	r3, r3, #8
 800313c:	b29b      	uxth	r3, r3
 800313e:	b2da      	uxtb	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003146:	69fa      	ldr	r2, [r7, #28]
 8003148:	69b9      	ldr	r1, [r7, #24]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 f8ef 	bl	800332e <I2C_WaitOnTXISFlagUntilTimeout>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e012      	b.n	8003180 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800315a:	893b      	ldrh	r3, [r7, #8]
 800315c:	b2da      	uxtb	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	2200      	movs	r2, #0
 800316c:	2180      	movs	r1, #128	@ 0x80
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 f884 	bl	800327c <I2C_WaitOnFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e000      	b.n	8003180 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	80002000 	.word	0x80002000

0800318c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af02      	add	r7, sp, #8
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	4608      	mov	r0, r1
 8003196:	4611      	mov	r1, r2
 8003198:	461a      	mov	r2, r3
 800319a:	4603      	mov	r3, r0
 800319c:	817b      	strh	r3, [r7, #10]
 800319e:	460b      	mov	r3, r1
 80031a0:	813b      	strh	r3, [r7, #8]
 80031a2:	4613      	mov	r3, r2
 80031a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	8979      	ldrh	r1, [r7, #10]
 80031ac:	4b20      	ldr	r3, [pc, #128]	@ (8003230 <I2C_RequestMemoryRead+0xa4>)
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	2300      	movs	r3, #0
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f000 fa26 	bl	8003604 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031b8:	69fa      	ldr	r2, [r7, #28]
 80031ba:	69b9      	ldr	r1, [r7, #24]
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 f8b6 	bl	800332e <I2C_WaitOnTXISFlagUntilTimeout>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e02c      	b.n	8003226 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031cc:	88fb      	ldrh	r3, [r7, #6]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d105      	bne.n	80031de <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031d2:	893b      	ldrh	r3, [r7, #8]
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	629a      	str	r2, [r3, #40]	@ 0x28
 80031dc:	e015      	b.n	800320a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031de:	893b      	ldrh	r3, [r7, #8]
 80031e0:	0a1b      	lsrs	r3, r3, #8
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ec:	69fa      	ldr	r2, [r7, #28]
 80031ee:	69b9      	ldr	r1, [r7, #24]
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f000 f89c 	bl	800332e <I2C_WaitOnTXISFlagUntilTimeout>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e012      	b.n	8003226 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003200:	893b      	ldrh	r3, [r7, #8]
 8003202:	b2da      	uxtb	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	2200      	movs	r2, #0
 8003212:	2140      	movs	r1, #64	@ 0x40
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f831 	bl	800327c <I2C_WaitOnFlagUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e000      	b.n	8003226 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	80002000 	.word	0x80002000

08003234 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b02      	cmp	r3, #2
 8003248:	d103      	bne.n	8003252 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2200      	movs	r2, #0
 8003250:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b01      	cmp	r3, #1
 800325e:	d007      	beq.n	8003270 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699a      	ldr	r2, [r3, #24]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0201 	orr.w	r2, r2, #1
 800326e:	619a      	str	r2, [r3, #24]
  }
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	603b      	str	r3, [r7, #0]
 8003288:	4613      	mov	r3, r2
 800328a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800328c:	e03b      	b.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	6839      	ldr	r1, [r7, #0]
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 f8d6 	bl	8003444 <I2C_IsErrorOccurred>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e041      	b.n	8003326 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a8:	d02d      	beq.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032aa:	f7ff f979 	bl	80025a0 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d302      	bcc.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d122      	bne.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	699a      	ldr	r2, [r3, #24]
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	4013      	ands	r3, r2
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	bf0c      	ite	eq
 80032d0:	2301      	moveq	r3, #1
 80032d2:	2300      	movne	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	461a      	mov	r2, r3
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d113      	bne.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e2:	f043 0220 	orr.w	r2, r3, #32
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e00f      	b.n	8003326 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	699a      	ldr	r2, [r3, #24]
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	4013      	ands	r3, r2
 8003310:	68ba      	ldr	r2, [r7, #8]
 8003312:	429a      	cmp	r2, r3
 8003314:	bf0c      	ite	eq
 8003316:	2301      	moveq	r3, #1
 8003318:	2300      	movne	r3, #0
 800331a:	b2db      	uxtb	r3, r3
 800331c:	461a      	mov	r2, r3
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	429a      	cmp	r2, r3
 8003322:	d0b4      	beq.n	800328e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b084      	sub	sp, #16
 8003332:	af00      	add	r7, sp, #0
 8003334:	60f8      	str	r0, [r7, #12]
 8003336:	60b9      	str	r1, [r7, #8]
 8003338:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800333a:	e033      	b.n	80033a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	68b9      	ldr	r1, [r7, #8]
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 f87f 	bl	8003444 <I2C_IsErrorOccurred>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e031      	b.n	80033b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003356:	d025      	beq.n	80033a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003358:	f7ff f922 	bl	80025a0 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	429a      	cmp	r2, r3
 8003366:	d302      	bcc.n	800336e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d11a      	bne.n	80033a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b02      	cmp	r3, #2
 800337a:	d013      	beq.n	80033a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003380:	f043 0220 	orr.w	r2, r3, #32
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e007      	b.n	80033b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d1c4      	bne.n	800333c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3710      	adds	r7, #16
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033c8:	e02f      	b.n	800342a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	68b9      	ldr	r1, [r7, #8]
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 f838 	bl	8003444 <I2C_IsErrorOccurred>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e02d      	b.n	800343a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033de:	f7ff f8df 	bl	80025a0 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d302      	bcc.n	80033f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d11a      	bne.n	800342a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	f003 0320 	and.w	r3, r3, #32
 80033fe:	2b20      	cmp	r3, #32
 8003400:	d013      	beq.n	800342a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003406:	f043 0220 	orr.w	r2, r3, #32
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2220      	movs	r2, #32
 8003412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e007      	b.n	800343a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	f003 0320 	and.w	r3, r3, #32
 8003434:	2b20      	cmp	r3, #32
 8003436:	d1c8      	bne.n	80033ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b08a      	sub	sp, #40	@ 0x28
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003450:	2300      	movs	r3, #0
 8003452:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800345e:	2300      	movs	r3, #0
 8003460:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f003 0310 	and.w	r3, r3, #16
 800346c:	2b00      	cmp	r3, #0
 800346e:	d068      	beq.n	8003542 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2210      	movs	r2, #16
 8003476:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003478:	e049      	b.n	800350e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003480:	d045      	beq.n	800350e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003482:	f7ff f88d 	bl	80025a0 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	68ba      	ldr	r2, [r7, #8]
 800348e:	429a      	cmp	r2, r3
 8003490:	d302      	bcc.n	8003498 <I2C_IsErrorOccurred+0x54>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d13a      	bne.n	800350e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034ba:	d121      	bne.n	8003500 <I2C_IsErrorOccurred+0xbc>
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034c2:	d01d      	beq.n	8003500 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80034c4:	7cfb      	ldrb	r3, [r7, #19]
 80034c6:	2b20      	cmp	r3, #32
 80034c8:	d01a      	beq.n	8003500 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80034da:	f7ff f861 	bl	80025a0 <HAL_GetTick>
 80034de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034e0:	e00e      	b.n	8003500 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80034e2:	f7ff f85d 	bl	80025a0 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b19      	cmp	r3, #25
 80034ee:	d907      	bls.n	8003500 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80034f0:	6a3b      	ldr	r3, [r7, #32]
 80034f2:	f043 0320 	orr.w	r3, r3, #32
 80034f6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80034fe:	e006      	b.n	800350e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	f003 0320 	and.w	r3, r3, #32
 800350a:	2b20      	cmp	r3, #32
 800350c:	d1e9      	bne.n	80034e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	f003 0320 	and.w	r3, r3, #32
 8003518:	2b20      	cmp	r3, #32
 800351a:	d003      	beq.n	8003524 <I2C_IsErrorOccurred+0xe0>
 800351c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0aa      	beq.n	800347a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003524:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003528:	2b00      	cmp	r3, #0
 800352a:	d103      	bne.n	8003534 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2220      	movs	r2, #32
 8003532:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	f043 0304 	orr.w	r3, r3, #4
 800353a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00b      	beq.n	800356c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003554:	6a3b      	ldr	r3, [r7, #32]
 8003556:	f043 0301 	orr.w	r3, r3, #1
 800355a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003564:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00b      	beq.n	800358e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	f043 0308 	orr.w	r3, r3, #8
 800357c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003586:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00b      	beq.n	80035b0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003598:	6a3b      	ldr	r3, [r7, #32]
 800359a:	f043 0302 	orr.w	r3, r3, #2
 800359e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80035b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d01c      	beq.n	80035f2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f7ff fe3b 	bl	8003234 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	6859      	ldr	r1, [r3, #4]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003600 <I2C_IsErrorOccurred+0x1bc>)
 80035ca:	400b      	ands	r3, r1
 80035cc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035d2:	6a3b      	ldr	r3, [r7, #32]
 80035d4:	431a      	orrs	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2220      	movs	r2, #32
 80035de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80035f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3728      	adds	r7, #40	@ 0x28
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	fe00e800 	.word	0xfe00e800

08003604 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003604:	b480      	push	{r7}
 8003606:	b087      	sub	sp, #28
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	607b      	str	r3, [r7, #4]
 800360e:	460b      	mov	r3, r1
 8003610:	817b      	strh	r3, [r7, #10]
 8003612:	4613      	mov	r3, r2
 8003614:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003616:	897b      	ldrh	r3, [r7, #10]
 8003618:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800361c:	7a7b      	ldrb	r3, [r7, #9]
 800361e:	041b      	lsls	r3, r3, #16
 8003620:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003624:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	4313      	orrs	r3, r2
 800362e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003632:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	6a3b      	ldr	r3, [r7, #32]
 800363c:	0d5b      	lsrs	r3, r3, #21
 800363e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003642:	4b08      	ldr	r3, [pc, #32]	@ (8003664 <I2C_TransferConfig+0x60>)
 8003644:	430b      	orrs	r3, r1
 8003646:	43db      	mvns	r3, r3
 8003648:	ea02 0103 	and.w	r1, r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	430a      	orrs	r2, r1
 8003654:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003656:	bf00      	nop
 8003658:	371c      	adds	r7, #28
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	03ff63ff 	.word	0x03ff63ff

08003668 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b20      	cmp	r3, #32
 800367c:	d138      	bne.n	80036f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003688:	2302      	movs	r3, #2
 800368a:	e032      	b.n	80036f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2224      	movs	r2, #36	@ 0x24
 8003698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 0201 	bic.w	r2, r2, #1
 80036aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6819      	ldr	r1, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0201 	orr.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2220      	movs	r2, #32
 80036e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80036ec:	2300      	movs	r3, #0
 80036ee:	e000      	b.n	80036f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036f0:	2302      	movs	r3, #2
  }
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036fe:	b480      	push	{r7}
 8003700:	b085      	sub	sp, #20
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
 8003706:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b20      	cmp	r3, #32
 8003712:	d139      	bne.n	8003788 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800371e:	2302      	movs	r3, #2
 8003720:	e033      	b.n	800378a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2224      	movs	r2, #36	@ 0x24
 800372e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0201 	bic.w	r2, r2, #1
 8003740:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003750:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	4313      	orrs	r3, r2
 800375a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f042 0201 	orr.w	r2, r2, #1
 8003772:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2220      	movs	r2, #32
 8003778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003784:	2300      	movs	r3, #0
 8003786:	e000      	b.n	800378a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003788:	2302      	movs	r3, #2
  }
}
 800378a:	4618      	mov	r0, r3
 800378c:	3714      	adds	r7, #20
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
	...

08003798 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d141      	bne.n	800382a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037a6:	4b4b      	ldr	r3, [pc, #300]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b2:	d131      	bne.n	8003818 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037b4:	4b47      	ldr	r3, [pc, #284]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ba:	4a46      	ldr	r2, [pc, #280]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037c4:	4b43      	ldr	r3, [pc, #268]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037cc:	4a41      	ldr	r2, [pc, #260]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037d4:	4b40      	ldr	r3, [pc, #256]	@ (80038d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2232      	movs	r2, #50	@ 0x32
 80037da:	fb02 f303 	mul.w	r3, r2, r3
 80037de:	4a3f      	ldr	r2, [pc, #252]	@ (80038dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037e0:	fba2 2303 	umull	r2, r3, r2, r3
 80037e4:	0c9b      	lsrs	r3, r3, #18
 80037e6:	3301      	adds	r3, #1
 80037e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ea:	e002      	b.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	3b01      	subs	r3, #1
 80037f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037f2:	4b38      	ldr	r3, [pc, #224]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037fe:	d102      	bne.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f2      	bne.n	80037ec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003806:	4b33      	ldr	r3, [pc, #204]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800380e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003812:	d158      	bne.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e057      	b.n	80038c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003818:	4b2e      	ldr	r3, [pc, #184]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800381a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800381e:	4a2d      	ldr	r2, [pc, #180]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003824:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003828:	e04d      	b.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003830:	d141      	bne.n	80038b6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003832:	4b28      	ldr	r3, [pc, #160]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800383a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800383e:	d131      	bne.n	80038a4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003840:	4b24      	ldr	r3, [pc, #144]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003846:	4a23      	ldr	r2, [pc, #140]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800384c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003850:	4b20      	ldr	r3, [pc, #128]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003858:	4a1e      	ldr	r2, [pc, #120]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800385a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800385e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003860:	4b1d      	ldr	r3, [pc, #116]	@ (80038d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2232      	movs	r2, #50	@ 0x32
 8003866:	fb02 f303 	mul.w	r3, r2, r3
 800386a:	4a1c      	ldr	r2, [pc, #112]	@ (80038dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	0c9b      	lsrs	r3, r3, #18
 8003872:	3301      	adds	r3, #1
 8003874:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003876:	e002      	b.n	800387e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	3b01      	subs	r3, #1
 800387c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800387e:	4b15      	ldr	r3, [pc, #84]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800388a:	d102      	bne.n	8003892 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f2      	bne.n	8003878 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003892:	4b10      	ldr	r3, [pc, #64]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800389a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800389e:	d112      	bne.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e011      	b.n	80038c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038a4:	4b0b      	ldr	r3, [pc, #44]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038aa:	4a0a      	ldr	r2, [pc, #40]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80038b4:	e007      	b.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80038b6:	4b07      	ldr	r3, [pc, #28]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038be:	4a05      	ldr	r2, [pc, #20]	@ (80038d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80038c4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3714      	adds	r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr
 80038d4:	40007000 	.word	0x40007000
 80038d8:	20000000 	.word	0x20000000
 80038dc:	431bde83 	.word	0x431bde83

080038e0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80038e4:	4b05      	ldr	r3, [pc, #20]	@ (80038fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	4a04      	ldr	r2, [pc, #16]	@ (80038fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80038ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038ee:	6093      	str	r3, [r2, #8]
}
 80038f0:	bf00      	nop
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	40007000 	.word	0x40007000

08003900 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b088      	sub	sp, #32
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e2fe      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	2b00      	cmp	r3, #0
 800391c:	d075      	beq.n	8003a0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800391e:	4b97      	ldr	r3, [pc, #604]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 030c 	and.w	r3, r3, #12
 8003926:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003928:	4b94      	ldr	r3, [pc, #592]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f003 0303 	and.w	r3, r3, #3
 8003930:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003932:	69bb      	ldr	r3, [r7, #24]
 8003934:	2b0c      	cmp	r3, #12
 8003936:	d102      	bne.n	800393e <HAL_RCC_OscConfig+0x3e>
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	2b03      	cmp	r3, #3
 800393c:	d002      	beq.n	8003944 <HAL_RCC_OscConfig+0x44>
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	2b08      	cmp	r3, #8
 8003942:	d10b      	bne.n	800395c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003944:	4b8d      	ldr	r3, [pc, #564]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d05b      	beq.n	8003a08 <HAL_RCC_OscConfig+0x108>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d157      	bne.n	8003a08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e2d9      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003964:	d106      	bne.n	8003974 <HAL_RCC_OscConfig+0x74>
 8003966:	4b85      	ldr	r3, [pc, #532]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a84      	ldr	r2, [pc, #528]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 800396c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	e01d      	b.n	80039b0 <HAL_RCC_OscConfig+0xb0>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800397c:	d10c      	bne.n	8003998 <HAL_RCC_OscConfig+0x98>
 800397e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a7e      	ldr	r2, [pc, #504]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003984:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a7b      	ldr	r2, [pc, #492]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	e00b      	b.n	80039b0 <HAL_RCC_OscConfig+0xb0>
 8003998:	4b78      	ldr	r3, [pc, #480]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a77      	ldr	r2, [pc, #476]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 800399e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039a2:	6013      	str	r3, [r2, #0]
 80039a4:	4b75      	ldr	r3, [pc, #468]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a74      	ldr	r2, [pc, #464]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 80039aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d013      	beq.n	80039e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b8:	f7fe fdf2 	bl	80025a0 <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c0:	f7fe fdee 	bl	80025a0 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b64      	cmp	r3, #100	@ 0x64
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e29e      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039d2:	4b6a      	ldr	r3, [pc, #424]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0f0      	beq.n	80039c0 <HAL_RCC_OscConfig+0xc0>
 80039de:	e014      	b.n	8003a0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7fe fdde 	bl	80025a0 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e8:	f7fe fdda 	bl	80025a0 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b64      	cmp	r3, #100	@ 0x64
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e28a      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039fa:	4b60      	ldr	r3, [pc, #384]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0xe8>
 8003a06:	e000      	b.n	8003a0a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d075      	beq.n	8003b02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a16:	4b59      	ldr	r3, [pc, #356]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a20:	4b56      	ldr	r3, [pc, #344]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	2b0c      	cmp	r3, #12
 8003a2e:	d102      	bne.n	8003a36 <HAL_RCC_OscConfig+0x136>
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d002      	beq.n	8003a3c <HAL_RCC_OscConfig+0x13c>
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d11f      	bne.n	8003a7c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a3c:	4b4f      	ldr	r3, [pc, #316]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <HAL_RCC_OscConfig+0x154>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e25d      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a54:	4b49      	ldr	r3, [pc, #292]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	061b      	lsls	r3, r3, #24
 8003a62:	4946      	ldr	r1, [pc, #280]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003a68:	4b45      	ldr	r3, [pc, #276]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7fe fd4b 	bl	8002508 <HAL_InitTick>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d043      	beq.n	8003b00 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e249      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d023      	beq.n	8003acc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a84:	4b3d      	ldr	r3, [pc, #244]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a3c      	ldr	r2, [pc, #240]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003a8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a90:	f7fe fd86 	bl	80025a0 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a98:	f7fe fd82 	bl	80025a0 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e232      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aaa:	4b34      	ldr	r3, [pc, #208]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0f0      	beq.n	8003a98 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ab6:	4b31      	ldr	r3, [pc, #196]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	061b      	lsls	r3, r3, #24
 8003ac4:	492d      	ldr	r1, [pc, #180]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	604b      	str	r3, [r1, #4]
 8003aca:	e01a      	b.n	8003b02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003acc:	4b2b      	ldr	r3, [pc, #172]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a2a      	ldr	r2, [pc, #168]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003ad2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ad6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fd62 	bl	80025a0 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae0:	f7fe fd5e 	bl	80025a0 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e20e      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003af2:	4b22      	ldr	r3, [pc, #136]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x1e0>
 8003afe:	e000      	b.n	8003b02 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b00:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d041      	beq.n	8003b92 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d01c      	beq.n	8003b50 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b16:	4b19      	ldr	r3, [pc, #100]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b1c:	4a17      	ldr	r2, [pc, #92]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003b1e:	f043 0301 	orr.w	r3, r3, #1
 8003b22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b26:	f7fe fd3b 	bl	80025a0 <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b2e:	f7fe fd37 	bl	80025a0 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e1e7      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b40:	4b0e      	ldr	r3, [pc, #56]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003b42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d0ef      	beq.n	8003b2e <HAL_RCC_OscConfig+0x22e>
 8003b4e:	e020      	b.n	8003b92 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b50:	4b0a      	ldr	r3, [pc, #40]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003b52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b56:	4a09      	ldr	r2, [pc, #36]	@ (8003b7c <HAL_RCC_OscConfig+0x27c>)
 8003b58:	f023 0301 	bic.w	r3, r3, #1
 8003b5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b60:	f7fe fd1e 	bl	80025a0 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b66:	e00d      	b.n	8003b84 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b68:	f7fe fd1a 	bl	80025a0 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d906      	bls.n	8003b84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e1ca      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
 8003b7a:	bf00      	nop
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b84:	4b8c      	ldr	r3, [pc, #560]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1ea      	bne.n	8003b68 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0304 	and.w	r3, r3, #4
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 80a6 	beq.w	8003cec <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ba4:	4b84      	ldr	r3, [pc, #528]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x2b4>
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e000      	b.n	8003bb6 <HAL_RCC_OscConfig+0x2b6>
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00d      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bba:	4b7f      	ldr	r3, [pc, #508]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbe:	4a7e      	ldr	r2, [pc, #504]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003bc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bc6:	4b7c      	ldr	r3, [pc, #496]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bd6:	4b79      	ldr	r3, [pc, #484]	@ (8003dbc <HAL_RCC_OscConfig+0x4bc>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d118      	bne.n	8003c14 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003be2:	4b76      	ldr	r3, [pc, #472]	@ (8003dbc <HAL_RCC_OscConfig+0x4bc>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a75      	ldr	r2, [pc, #468]	@ (8003dbc <HAL_RCC_OscConfig+0x4bc>)
 8003be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bee:	f7fe fcd7 	bl	80025a0 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bf4:	e008      	b.n	8003c08 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf6:	f7fe fcd3 	bl	80025a0 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d901      	bls.n	8003c08 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e183      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c08:	4b6c      	ldr	r3, [pc, #432]	@ (8003dbc <HAL_RCC_OscConfig+0x4bc>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d0f0      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d108      	bne.n	8003c2e <HAL_RCC_OscConfig+0x32e>
 8003c1c:	4b66      	ldr	r3, [pc, #408]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c22:	4a65      	ldr	r2, [pc, #404]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c24:	f043 0301 	orr.w	r3, r3, #1
 8003c28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c2c:	e024      	b.n	8003c78 <HAL_RCC_OscConfig+0x378>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	2b05      	cmp	r3, #5
 8003c34:	d110      	bne.n	8003c58 <HAL_RCC_OscConfig+0x358>
 8003c36:	4b60      	ldr	r3, [pc, #384]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3c:	4a5e      	ldr	r2, [pc, #376]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c3e:	f043 0304 	orr.w	r3, r3, #4
 8003c42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c46:	4b5c      	ldr	r3, [pc, #368]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c4c:	4a5a      	ldr	r2, [pc, #360]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c56:	e00f      	b.n	8003c78 <HAL_RCC_OscConfig+0x378>
 8003c58:	4b57      	ldr	r3, [pc, #348]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5e:	4a56      	ldr	r2, [pc, #344]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c60:	f023 0301 	bic.w	r3, r3, #1
 8003c64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c68:	4b53      	ldr	r3, [pc, #332]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c6e:	4a52      	ldr	r2, [pc, #328]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003c70:	f023 0304 	bic.w	r3, r3, #4
 8003c74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d016      	beq.n	8003cae <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c80:	f7fe fc8e 	bl	80025a0 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c86:	e00a      	b.n	8003c9e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c88:	f7fe fc8a 	bl	80025a0 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e138      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c9e:	4b46      	ldr	r3, [pc, #280]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0ed      	beq.n	8003c88 <HAL_RCC_OscConfig+0x388>
 8003cac:	e015      	b.n	8003cda <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cae:	f7fe fc77 	bl	80025a0 <HAL_GetTick>
 8003cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cb4:	e00a      	b.n	8003ccc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb6:	f7fe fc73 	bl	80025a0 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e121      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ccc:	4b3a      	ldr	r3, [pc, #232]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1ed      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cda:	7ffb      	ldrb	r3, [r7, #31]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d105      	bne.n	8003cec <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce0:	4b35      	ldr	r3, [pc, #212]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce4:	4a34      	ldr	r2, [pc, #208]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003ce6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cea:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0320 	and.w	r3, r3, #32
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d03c      	beq.n	8003d72 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d01c      	beq.n	8003d3a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d00:	4b2d      	ldr	r3, [pc, #180]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d06:	4a2c      	ldr	r2, [pc, #176]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d08:	f043 0301 	orr.w	r3, r3, #1
 8003d0c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d10:	f7fe fc46 	bl	80025a0 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d18:	f7fe fc42 	bl	80025a0 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e0f2      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d2a:	4b23      	ldr	r3, [pc, #140]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d0ef      	beq.n	8003d18 <HAL_RCC_OscConfig+0x418>
 8003d38:	e01b      	b.n	8003d72 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d40:	4a1d      	ldr	r2, [pc, #116]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d42:	f023 0301 	bic.w	r3, r3, #1
 8003d46:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4a:	f7fe fc29 	bl	80025a0 <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d50:	e008      	b.n	8003d64 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d52:	f7fe fc25 	bl	80025a0 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d901      	bls.n	8003d64 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e0d5      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d64:	4b14      	ldr	r3, [pc, #80]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1ef      	bne.n	8003d52 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	f000 80c9 	beq.w	8003f0e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 030c 	and.w	r3, r3, #12
 8003d84:	2b0c      	cmp	r3, #12
 8003d86:	f000 8083 	beq.w	8003e90 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d15e      	bne.n	8003e50 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d92:	4b09      	ldr	r3, [pc, #36]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a08      	ldr	r2, [pc, #32]	@ (8003db8 <HAL_RCC_OscConfig+0x4b8>)
 8003d98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9e:	f7fe fbff 	bl	80025a0 <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003da4:	e00c      	b.n	8003dc0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003da6:	f7fe fbfb 	bl	80025a0 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d905      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e0ab      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc0:	4b55      	ldr	r3, [pc, #340]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1ec      	bne.n	8003da6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dcc:	4b52      	ldr	r3, [pc, #328]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003dce:	68da      	ldr	r2, [r3, #12]
 8003dd0:	4b52      	ldr	r3, [pc, #328]	@ (8003f1c <HAL_RCC_OscConfig+0x61c>)
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6a11      	ldr	r1, [r2, #32]
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ddc:	3a01      	subs	r2, #1
 8003dde:	0112      	lsls	r2, r2, #4
 8003de0:	4311      	orrs	r1, r2
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003de6:	0212      	lsls	r2, r2, #8
 8003de8:	4311      	orrs	r1, r2
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003dee:	0852      	lsrs	r2, r2, #1
 8003df0:	3a01      	subs	r2, #1
 8003df2:	0552      	lsls	r2, r2, #21
 8003df4:	4311      	orrs	r1, r2
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003dfa:	0852      	lsrs	r2, r2, #1
 8003dfc:	3a01      	subs	r2, #1
 8003dfe:	0652      	lsls	r2, r2, #25
 8003e00:	4311      	orrs	r1, r2
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003e06:	06d2      	lsls	r2, r2, #27
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	4943      	ldr	r1, [pc, #268]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e10:	4b41      	ldr	r3, [pc, #260]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a40      	ldr	r2, [pc, #256]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e1a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e1c:	4b3e      	ldr	r3, [pc, #248]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	4a3d      	ldr	r2, [pc, #244]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e28:	f7fe fbba 	bl	80025a0 <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e30:	f7fe fbb6 	bl	80025a0 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e066      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e42:	4b35      	ldr	r3, [pc, #212]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0f0      	beq.n	8003e30 <HAL_RCC_OscConfig+0x530>
 8003e4e:	e05e      	b.n	8003f0e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e50:	4b31      	ldr	r3, [pc, #196]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a30      	ldr	r2, [pc, #192]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5c:	f7fe fba0 	bl	80025a0 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e64:	f7fe fb9c 	bl	80025a0 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e04c      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e76:	4b28      	ldr	r3, [pc, #160]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1f0      	bne.n	8003e64 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003e82:	4b25      	ldr	r3, [pc, #148]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	4924      	ldr	r1, [pc, #144]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e88:	4b25      	ldr	r3, [pc, #148]	@ (8003f20 <HAL_RCC_OscConfig+0x620>)
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	60cb      	str	r3, [r1, #12]
 8003e8e:	e03e      	b.n	8003f0e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d101      	bne.n	8003e9c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e039      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f18 <HAL_RCC_OscConfig+0x618>)
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	f003 0203 	and.w	r2, r3, #3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a1b      	ldr	r3, [r3, #32]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d12c      	bne.n	8003f0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d123      	bne.n	8003f0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ecc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d11b      	bne.n	8003f0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003edc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d113      	bne.n	8003f0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eec:	085b      	lsrs	r3, r3, #1
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d109      	bne.n	8003f0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f00:	085b      	lsrs	r3, r3, #1
 8003f02:	3b01      	subs	r3, #1
 8003f04:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d001      	beq.n	8003f0e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e000      	b.n	8003f10 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3720      	adds	r7, #32
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	019f800c 	.word	0x019f800c
 8003f20:	feeefffc 	.word	0xfeeefffc

08003f24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d101      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e11e      	b.n	800417a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f3c:	4b91      	ldr	r3, [pc, #580]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 030f 	and.w	r3, r3, #15
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d910      	bls.n	8003f6c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f4a:	4b8e      	ldr	r3, [pc, #568]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f023 020f 	bic.w	r2, r3, #15
 8003f52:	498c      	ldr	r1, [pc, #560]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5a:	4b8a      	ldr	r3, [pc, #552]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d001      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e106      	b.n	800417a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d073      	beq.n	8004060 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b03      	cmp	r3, #3
 8003f7e:	d129      	bne.n	8003fd4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f80:	4b81      	ldr	r3, [pc, #516]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e0f4      	b.n	800417a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003f90:	f000 f99e 	bl	80042d0 <RCC_GetSysClockFreqFromPLLSource>
 8003f94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4a7c      	ldr	r2, [pc, #496]	@ (800418c <HAL_RCC_ClockConfig+0x268>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d93f      	bls.n	800401e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f9e:	4b7a      	ldr	r3, [pc, #488]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d009      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d033      	beq.n	800401e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d12f      	bne.n	800401e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fbe:	4b72      	ldr	r3, [pc, #456]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fc6:	4a70      	ldr	r2, [pc, #448]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8003fc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fcc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003fce:	2380      	movs	r3, #128	@ 0x80
 8003fd0:	617b      	str	r3, [r7, #20]
 8003fd2:	e024      	b.n	800401e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d107      	bne.n	8003fec <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fdc:	4b6a      	ldr	r3, [pc, #424]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d109      	bne.n	8003ffc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e0c6      	b.n	800417a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fec:	4b66      	ldr	r3, [pc, #408]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d101      	bne.n	8003ffc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e0be      	b.n	800417a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ffc:	f000 f8ce 	bl	800419c <HAL_RCC_GetSysClockFreq>
 8004000:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	4a61      	ldr	r2, [pc, #388]	@ (800418c <HAL_RCC_ClockConfig+0x268>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d909      	bls.n	800401e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800400a:	4b5f      	ldr	r3, [pc, #380]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004012:	4a5d      	ldr	r2, [pc, #372]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8004014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004018:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800401a:	2380      	movs	r3, #128	@ 0x80
 800401c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800401e:	4b5a      	ldr	r3, [pc, #360]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f023 0203 	bic.w	r2, r3, #3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	4957      	ldr	r1, [pc, #348]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800402c:	4313      	orrs	r3, r2
 800402e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004030:	f7fe fab6 	bl	80025a0 <HAL_GetTick>
 8004034:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004036:	e00a      	b.n	800404e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004038:	f7fe fab2 	bl	80025a0 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004046:	4293      	cmp	r3, r2
 8004048:	d901      	bls.n	800404e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e095      	b.n	800417a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800404e:	4b4e      	ldr	r3, [pc, #312]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 020c 	and.w	r2, r3, #12
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	429a      	cmp	r2, r3
 800405e:	d1eb      	bne.n	8004038 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d023      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b00      	cmp	r3, #0
 8004076:	d005      	beq.n	8004084 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004078:	4b43      	ldr	r3, [pc, #268]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	4a42      	ldr	r2, [pc, #264]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800407e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004082:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0308 	and.w	r3, r3, #8
 800408c:	2b00      	cmp	r3, #0
 800408e:	d007      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004090:	4b3d      	ldr	r3, [pc, #244]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004098:	4a3b      	ldr	r2, [pc, #236]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800409a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800409e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a0:	4b39      	ldr	r3, [pc, #228]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	4936      	ldr	r1, [pc, #216]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	608b      	str	r3, [r1, #8]
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	2b80      	cmp	r3, #128	@ 0x80
 80040b8:	d105      	bne.n	80040c6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80040ba:	4b33      	ldr	r3, [pc, #204]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	4a32      	ldr	r2, [pc, #200]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 80040c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040c4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040c6:	4b2f      	ldr	r3, [pc, #188]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 030f 	and.w	r3, r3, #15
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d21d      	bcs.n	8004110 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f023 020f 	bic.w	r2, r3, #15
 80040dc:	4929      	ldr	r1, [pc, #164]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80040e4:	f7fe fa5c 	bl	80025a0 <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ea:	e00a      	b.n	8004102 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ec:	f7fe fa58 	bl	80025a0 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e03b      	b.n	800417a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004102:	4b20      	ldr	r3, [pc, #128]	@ (8004184 <HAL_RCC_ClockConfig+0x260>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	683a      	ldr	r2, [r7, #0]
 800410c:	429a      	cmp	r2, r3
 800410e:	d1ed      	bne.n	80040ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	2b00      	cmp	r3, #0
 800411a:	d008      	beq.n	800412e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800411c:	4b1a      	ldr	r3, [pc, #104]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	4917      	ldr	r1, [pc, #92]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800412a:	4313      	orrs	r3, r2
 800412c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0308 	and.w	r3, r3, #8
 8004136:	2b00      	cmp	r3, #0
 8004138:	d009      	beq.n	800414e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800413a:	4b13      	ldr	r3, [pc, #76]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	490f      	ldr	r1, [pc, #60]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 800414a:	4313      	orrs	r3, r2
 800414c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800414e:	f000 f825 	bl	800419c <HAL_RCC_GetSysClockFreq>
 8004152:	4602      	mov	r2, r0
 8004154:	4b0c      	ldr	r3, [pc, #48]	@ (8004188 <HAL_RCC_ClockConfig+0x264>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	091b      	lsrs	r3, r3, #4
 800415a:	f003 030f 	and.w	r3, r3, #15
 800415e:	490c      	ldr	r1, [pc, #48]	@ (8004190 <HAL_RCC_ClockConfig+0x26c>)
 8004160:	5ccb      	ldrb	r3, [r1, r3]
 8004162:	f003 031f 	and.w	r3, r3, #31
 8004166:	fa22 f303 	lsr.w	r3, r2, r3
 800416a:	4a0a      	ldr	r2, [pc, #40]	@ (8004194 <HAL_RCC_ClockConfig+0x270>)
 800416c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800416e:	4b0a      	ldr	r3, [pc, #40]	@ (8004198 <HAL_RCC_ClockConfig+0x274>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f7fe f9c8 	bl	8002508 <HAL_InitTick>
 8004178:	4603      	mov	r3, r0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	40022000 	.word	0x40022000
 8004188:	40021000 	.word	0x40021000
 800418c:	04c4b400 	.word	0x04c4b400
 8004190:	0800ca10 	.word	0x0800ca10
 8004194:	20000000 	.word	0x20000000
 8004198:	20000004 	.word	0x20000004

0800419c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800419c:	b480      	push	{r7}
 800419e:	b087      	sub	sp, #28
 80041a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041a2:	4b2c      	ldr	r3, [pc, #176]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 030c 	and.w	r3, r3, #12
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d102      	bne.n	80041b4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041ae:	4b2a      	ldr	r3, [pc, #168]	@ (8004258 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041b0:	613b      	str	r3, [r7, #16]
 80041b2:	e047      	b.n	8004244 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80041b4:	4b27      	ldr	r3, [pc, #156]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d102      	bne.n	80041c6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041c0:	4b26      	ldr	r3, [pc, #152]	@ (800425c <HAL_RCC_GetSysClockFreq+0xc0>)
 80041c2:	613b      	str	r3, [r7, #16]
 80041c4:	e03e      	b.n	8004244 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80041c6:	4b23      	ldr	r3, [pc, #140]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f003 030c 	and.w	r3, r3, #12
 80041ce:	2b0c      	cmp	r3, #12
 80041d0:	d136      	bne.n	8004240 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041d2:	4b20      	ldr	r3, [pc, #128]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	3301      	adds	r3, #1
 80041e8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2b03      	cmp	r3, #3
 80041ee:	d10c      	bne.n	800420a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041f0:	4a1a      	ldr	r2, [pc, #104]	@ (800425c <HAL_RCC_GetSysClockFreq+0xc0>)
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f8:	4a16      	ldr	r2, [pc, #88]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 80041fa:	68d2      	ldr	r2, [r2, #12]
 80041fc:	0a12      	lsrs	r2, r2, #8
 80041fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004202:	fb02 f303 	mul.w	r3, r2, r3
 8004206:	617b      	str	r3, [r7, #20]
      break;
 8004208:	e00c      	b.n	8004224 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800420a:	4a13      	ldr	r2, [pc, #76]	@ (8004258 <HAL_RCC_GetSysClockFreq+0xbc>)
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004212:	4a10      	ldr	r2, [pc, #64]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004214:	68d2      	ldr	r2, [r2, #12]
 8004216:	0a12      	lsrs	r2, r2, #8
 8004218:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800421c:	fb02 f303 	mul.w	r3, r2, r3
 8004220:	617b      	str	r3, [r7, #20]
      break;
 8004222:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004224:	4b0b      	ldr	r3, [pc, #44]	@ (8004254 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	0e5b      	lsrs	r3, r3, #25
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	3301      	adds	r3, #1
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	fbb2 f3f3 	udiv	r3, r2, r3
 800423c:	613b      	str	r3, [r7, #16]
 800423e:	e001      	b.n	8004244 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004244:	693b      	ldr	r3, [r7, #16]
}
 8004246:	4618      	mov	r0, r3
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	40021000 	.word	0x40021000
 8004258:	00f42400 	.word	0x00f42400
 800425c:	016e3600 	.word	0x016e3600

08004260 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004264:	4b03      	ldr	r3, [pc, #12]	@ (8004274 <HAL_RCC_GetHCLKFreq+0x14>)
 8004266:	681b      	ldr	r3, [r3, #0]
}
 8004268:	4618      	mov	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	20000000 	.word	0x20000000

08004278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800427c:	f7ff fff0 	bl	8004260 <HAL_RCC_GetHCLKFreq>
 8004280:	4602      	mov	r2, r0
 8004282:	4b06      	ldr	r3, [pc, #24]	@ (800429c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	0a1b      	lsrs	r3, r3, #8
 8004288:	f003 0307 	and.w	r3, r3, #7
 800428c:	4904      	ldr	r1, [pc, #16]	@ (80042a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800428e:	5ccb      	ldrb	r3, [r1, r3]
 8004290:	f003 031f 	and.w	r3, r3, #31
 8004294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004298:	4618      	mov	r0, r3
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40021000 	.word	0x40021000
 80042a0:	0800ca20 	.word	0x0800ca20

080042a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042a8:	f7ff ffda 	bl	8004260 <HAL_RCC_GetHCLKFreq>
 80042ac:	4602      	mov	r2, r0
 80042ae:	4b06      	ldr	r3, [pc, #24]	@ (80042c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	0adb      	lsrs	r3, r3, #11
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	4904      	ldr	r1, [pc, #16]	@ (80042cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80042ba:	5ccb      	ldrb	r3, [r1, r3]
 80042bc:	f003 031f 	and.w	r3, r3, #31
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40021000 	.word	0x40021000
 80042cc:	0800ca20 	.word	0x0800ca20

080042d0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b087      	sub	sp, #28
 80042d4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	091b      	lsrs	r3, r3, #4
 80042e6:	f003 030f 	and.w	r3, r3, #15
 80042ea:	3301      	adds	r3, #1
 80042ec:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	2b03      	cmp	r3, #3
 80042f2:	d10c      	bne.n	800430e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042f4:	4a17      	ldr	r2, [pc, #92]	@ (8004354 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fc:	4a14      	ldr	r2, [pc, #80]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80042fe:	68d2      	ldr	r2, [r2, #12]
 8004300:	0a12      	lsrs	r2, r2, #8
 8004302:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004306:	fb02 f303 	mul.w	r3, r2, r3
 800430a:	617b      	str	r3, [r7, #20]
    break;
 800430c:	e00c      	b.n	8004328 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800430e:	4a12      	ldr	r2, [pc, #72]	@ (8004358 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	fbb2 f3f3 	udiv	r3, r2, r3
 8004316:	4a0e      	ldr	r2, [pc, #56]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004318:	68d2      	ldr	r2, [r2, #12]
 800431a:	0a12      	lsrs	r2, r2, #8
 800431c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004320:	fb02 f303 	mul.w	r3, r2, r3
 8004324:	617b      	str	r3, [r7, #20]
    break;
 8004326:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004328:	4b09      	ldr	r3, [pc, #36]	@ (8004350 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	0e5b      	lsrs	r3, r3, #25
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	3301      	adds	r3, #1
 8004334:	005b      	lsls	r3, r3, #1
 8004336:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004340:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004342:	687b      	ldr	r3, [r7, #4]
}
 8004344:	4618      	mov	r0, r3
 8004346:	371c      	adds	r7, #28
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	40021000 	.word	0x40021000
 8004354:	016e3600 	.word	0x016e3600
 8004358:	00f42400 	.word	0x00f42400

0800435c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004364:	2300      	movs	r3, #0
 8004366:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004368:	2300      	movs	r3, #0
 800436a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 8098 	beq.w	80044aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800437a:	2300      	movs	r3, #0
 800437c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800437e:	4b43      	ldr	r3, [pc, #268]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10d      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800438a:	4b40      	ldr	r3, [pc, #256]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800438c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800438e:	4a3f      	ldr	r2, [pc, #252]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004394:	6593      	str	r3, [r2, #88]	@ 0x58
 8004396:	4b3d      	ldr	r3, [pc, #244]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800439a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800439e:	60bb      	str	r3, [r7, #8]
 80043a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a2:	2301      	movs	r3, #1
 80043a4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043a6:	4b3a      	ldr	r3, [pc, #232]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a39      	ldr	r2, [pc, #228]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043b2:	f7fe f8f5 	bl	80025a0 <HAL_GetTick>
 80043b6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043b8:	e009      	b.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ba:	f7fe f8f1 	bl	80025a0 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d902      	bls.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	74fb      	strb	r3, [r7, #19]
        break;
 80043cc:	e005      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043ce:	4b30      	ldr	r3, [pc, #192]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0ef      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80043da:	7cfb      	ldrb	r3, [r7, #19]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d159      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80043e0:	4b2a      	ldr	r3, [pc, #168]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ea:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d01e      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d019      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043fc:	4b23      	ldr	r3, [pc, #140]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004402:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004406:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004408:	4b20      	ldr	r3, [pc, #128]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800440a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800440e:	4a1f      	ldr	r2, [pc, #124]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004414:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004418:	4b1c      	ldr	r3, [pc, #112]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800441a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441e:	4a1b      	ldr	r2, [pc, #108]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004420:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004424:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004428:	4a18      	ldr	r2, [pc, #96]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d016      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443a:	f7fe f8b1 	bl	80025a0 <HAL_GetTick>
 800443e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004440:	e00b      	b.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004442:	f7fe f8ad 	bl	80025a0 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004450:	4293      	cmp	r3, r2
 8004452:	d902      	bls.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	74fb      	strb	r3, [r7, #19]
            break;
 8004458:	e006      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800445a:	4b0c      	ldr	r3, [pc, #48]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800445c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0ec      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004468:	7cfb      	ldrb	r3, [r7, #19]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10b      	bne.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800446e:	4b07      	ldr	r3, [pc, #28]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004474:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800447c:	4903      	ldr	r1, [pc, #12]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800447e:	4313      	orrs	r3, r2
 8004480:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004484:	e008      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004486:	7cfb      	ldrb	r3, [r7, #19]
 8004488:	74bb      	strb	r3, [r7, #18]
 800448a:	e005      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800448c:	40021000 	.word	0x40021000
 8004490:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004494:	7cfb      	ldrb	r3, [r7, #19]
 8004496:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004498:	7c7b      	ldrb	r3, [r7, #17]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d105      	bne.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800449e:	4ba7      	ldr	r3, [pc, #668]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a2:	4aa6      	ldr	r2, [pc, #664]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044a8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00a      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044b6:	4ba1      	ldr	r3, [pc, #644]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044bc:	f023 0203 	bic.w	r2, r3, #3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	499d      	ldr	r1, [pc, #628]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c6:	4313      	orrs	r3, r2
 80044c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00a      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044d8:	4b98      	ldr	r3, [pc, #608]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044de:	f023 020c 	bic.w	r2, r3, #12
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	4995      	ldr	r1, [pc, #596]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00a      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044fa:	4b90      	ldr	r3, [pc, #576]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004500:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	498c      	ldr	r1, [pc, #560]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450a:	4313      	orrs	r3, r2
 800450c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0308 	and.w	r3, r3, #8
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00a      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800451c:	4b87      	ldr	r3, [pc, #540]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004522:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	4984      	ldr	r1, [pc, #528]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800452c:	4313      	orrs	r3, r2
 800452e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0310 	and.w	r3, r3, #16
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800453e:	4b7f      	ldr	r3, [pc, #508]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004544:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	497b      	ldr	r1, [pc, #492]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800454e:	4313      	orrs	r3, r2
 8004550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0320 	and.w	r3, r3, #32
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00a      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004560:	4b76      	ldr	r3, [pc, #472]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004566:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	4973      	ldr	r1, [pc, #460]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004570:	4313      	orrs	r3, r2
 8004572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00a      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004582:	4b6e      	ldr	r3, [pc, #440]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004584:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004588:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	496a      	ldr	r1, [pc, #424]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004592:	4313      	orrs	r3, r2
 8004594:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00a      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045a4:	4b65      	ldr	r3, [pc, #404]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045aa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	4962      	ldr	r1, [pc, #392]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00a      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045c6:	4b5d      	ldr	r3, [pc, #372]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d4:	4959      	ldr	r1, [pc, #356]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00a      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045e8:	4b54      	ldr	r3, [pc, #336]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045ee:	f023 0203 	bic.w	r2, r3, #3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	4951      	ldr	r1, [pc, #324]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00a      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800460a:	4b4c      	ldr	r3, [pc, #304]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004610:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004618:	4948      	ldr	r1, [pc, #288]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461a:	4313      	orrs	r3, r2
 800461c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d015      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800462c:	4b43      	ldr	r3, [pc, #268]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004632:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463a:	4940      	ldr	r1, [pc, #256]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800464a:	d105      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800464c:	4b3b      	ldr	r3, [pc, #236]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	4a3a      	ldr	r2, [pc, #232]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004652:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004656:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004660:	2b00      	cmp	r3, #0
 8004662:	d015      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004664:	4b35      	ldr	r3, [pc, #212]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800466a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004672:	4932      	ldr	r1, [pc, #200]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004674:	4313      	orrs	r3, r2
 8004676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004682:	d105      	bne.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004684:	4b2d      	ldr	r3, [pc, #180]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	4a2c      	ldr	r2, [pc, #176]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800468a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800468e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d015      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800469c:	4b27      	ldr	r3, [pc, #156]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800469e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046aa:	4924      	ldr	r1, [pc, #144]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046ba:	d105      	bne.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046bc:	4b1f      	ldr	r3, [pc, #124]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	4a1e      	ldr	r2, [pc, #120]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046c6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d015      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046d4:	4b19      	ldr	r3, [pc, #100]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e2:	4916      	ldr	r1, [pc, #88]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046f2:	d105      	bne.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046f4:	4b11      	ldr	r3, [pc, #68]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	4a10      	ldr	r2, [pc, #64]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046fe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d019      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800470c:	4b0b      	ldr	r3, [pc, #44]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004712:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471a:	4908      	ldr	r1, [pc, #32]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800471c:	4313      	orrs	r3, r2
 800471e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004726:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800472a:	d109      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800472c:	4b03      	ldr	r3, [pc, #12]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	4a02      	ldr	r2, [pc, #8]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004732:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004736:	60d3      	str	r3, [r2, #12]
 8004738:	e002      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800473a:	bf00      	nop
 800473c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d015      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800474c:	4b29      	ldr	r3, [pc, #164]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004752:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800475a:	4926      	ldr	r1, [pc, #152]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004766:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800476a:	d105      	bne.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800476c:	4b21      	ldr	r3, [pc, #132]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	4a20      	ldr	r2, [pc, #128]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004772:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004776:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d015      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004784:	4b1b      	ldr	r3, [pc, #108]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004792:	4918      	ldr	r1, [pc, #96]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004794:	4313      	orrs	r3, r2
 8004796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800479e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a2:	d105      	bne.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80047a4:	4b13      	ldr	r3, [pc, #76]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	4a12      	ldr	r2, [pc, #72]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ae:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d015      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80047bc:	4b0d      	ldr	r3, [pc, #52]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ca:	490a      	ldr	r1, [pc, #40]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047da:	d105      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047dc:	4b05      	ldr	r3, [pc, #20]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	4a04      	ldr	r2, [pc, #16]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80047e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	40021000 	.word	0x40021000

080047f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e049      	b.n	800489e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7fd fd28 	bl	8002274 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	3304      	adds	r3, #4
 8004834:	4619      	mov	r1, r3
 8004836:	4610      	mov	r0, r2
 8004838:	f000 fe9e 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
	...

080048a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d001      	beq.n	80048c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e054      	b.n	800496a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f042 0201 	orr.w	r2, r2, #1
 80048d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a26      	ldr	r2, [pc, #152]	@ (8004978 <HAL_TIM_Base_Start_IT+0xd0>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d022      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ea:	d01d      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a22      	ldr	r2, [pc, #136]	@ (800497c <HAL_TIM_Base_Start_IT+0xd4>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d018      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a21      	ldr	r2, [pc, #132]	@ (8004980 <HAL_TIM_Base_Start_IT+0xd8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d013      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a1f      	ldr	r2, [pc, #124]	@ (8004984 <HAL_TIM_Base_Start_IT+0xdc>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d00e      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a1e      	ldr	r2, [pc, #120]	@ (8004988 <HAL_TIM_Base_Start_IT+0xe0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d009      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a1c      	ldr	r2, [pc, #112]	@ (800498c <HAL_TIM_Base_Start_IT+0xe4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d004      	beq.n	8004928 <HAL_TIM_Base_Start_IT+0x80>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a1b      	ldr	r2, [pc, #108]	@ (8004990 <HAL_TIM_Base_Start_IT+0xe8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d115      	bne.n	8004954 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	4b19      	ldr	r3, [pc, #100]	@ (8004994 <HAL_TIM_Base_Start_IT+0xec>)
 8004930:	4013      	ands	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2b06      	cmp	r3, #6
 8004938:	d015      	beq.n	8004966 <HAL_TIM_Base_Start_IT+0xbe>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004940:	d011      	beq.n	8004966 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0201 	orr.w	r2, r2, #1
 8004950:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004952:	e008      	b.n	8004966 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f042 0201 	orr.w	r2, r2, #1
 8004962:	601a      	str	r2, [r3, #0]
 8004964:	e000      	b.n	8004968 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004966:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40012c00 	.word	0x40012c00
 800497c:	40000400 	.word	0x40000400
 8004980:	40000800 	.word	0x40000800
 8004984:	40000c00 	.word	0x40000c00
 8004988:	40013400 	.word	0x40013400
 800498c:	40014000 	.word	0x40014000
 8004990:	40015000 	.word	0x40015000
 8004994:	00010007 	.word	0x00010007

08004998 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e049      	b.n	8004a3e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d106      	bne.n	80049c4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f841 	bl	8004a46 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2202      	movs	r2, #2
 80049c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	3304      	adds	r3, #4
 80049d4:	4619      	mov	r1, r3
 80049d6:	4610      	mov	r0, r2
 80049d8:	f000 fdce 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3708      	adds	r7, #8
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b082      	sub	sp, #8
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e049      	b.n	8004b00 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 f841 	bl	8004b08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2202      	movs	r2, #2
 8004a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	3304      	adds	r3, #4
 8004a96:	4619      	mov	r1, r3
 8004a98:	4610      	mov	r0, r2
 8004a9a:	f000 fd6d 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d109      	bne.n	8004b40 <HAL_TIM_PWM_Start+0x24>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	bf14      	ite	ne
 8004b38:	2301      	movne	r3, #1
 8004b3a:	2300      	moveq	r3, #0
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	e03c      	b.n	8004bba <HAL_TIM_PWM_Start+0x9e>
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	d109      	bne.n	8004b5a <HAL_TIM_PWM_Start+0x3e>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	bf14      	ite	ne
 8004b52:	2301      	movne	r3, #1
 8004b54:	2300      	moveq	r3, #0
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	e02f      	b.n	8004bba <HAL_TIM_PWM_Start+0x9e>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b08      	cmp	r3, #8
 8004b5e:	d109      	bne.n	8004b74 <HAL_TIM_PWM_Start+0x58>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	bf14      	ite	ne
 8004b6c:	2301      	movne	r3, #1
 8004b6e:	2300      	moveq	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	e022      	b.n	8004bba <HAL_TIM_PWM_Start+0x9e>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	2b0c      	cmp	r3, #12
 8004b78:	d109      	bne.n	8004b8e <HAL_TIM_PWM_Start+0x72>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	bf14      	ite	ne
 8004b86:	2301      	movne	r3, #1
 8004b88:	2300      	moveq	r3, #0
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	e015      	b.n	8004bba <HAL_TIM_PWM_Start+0x9e>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b10      	cmp	r3, #16
 8004b92:	d109      	bne.n	8004ba8 <HAL_TIM_PWM_Start+0x8c>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	bf14      	ite	ne
 8004ba0:	2301      	movne	r3, #1
 8004ba2:	2300      	moveq	r3, #0
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	e008      	b.n	8004bba <HAL_TIM_PWM_Start+0x9e>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	bf14      	ite	ne
 8004bb4:	2301      	movne	r3, #1
 8004bb6:	2300      	moveq	r3, #0
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e0a6      	b.n	8004d10 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d104      	bne.n	8004bd2 <HAL_TIM_PWM_Start+0xb6>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bd0:	e023      	b.n	8004c1a <HAL_TIM_PWM_Start+0xfe>
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b04      	cmp	r3, #4
 8004bd6:	d104      	bne.n	8004be2 <HAL_TIM_PWM_Start+0xc6>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004be0:	e01b      	b.n	8004c1a <HAL_TIM_PWM_Start+0xfe>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	d104      	bne.n	8004bf2 <HAL_TIM_PWM_Start+0xd6>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2202      	movs	r2, #2
 8004bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bf0:	e013      	b.n	8004c1a <HAL_TIM_PWM_Start+0xfe>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b0c      	cmp	r3, #12
 8004bf6:	d104      	bne.n	8004c02 <HAL_TIM_PWM_Start+0xe6>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c00:	e00b      	b.n	8004c1a <HAL_TIM_PWM_Start+0xfe>
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b10      	cmp	r3, #16
 8004c06:	d104      	bne.n	8004c12 <HAL_TIM_PWM_Start+0xf6>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c10:	e003      	b.n	8004c1a <HAL_TIM_PWM_Start+0xfe>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2202      	movs	r2, #2
 8004c16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	6839      	ldr	r1, [r7, #0]
 8004c22:	4618      	mov	r0, r3
 8004c24:	f001 f922 	bl	8005e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a3a      	ldr	r2, [pc, #232]	@ (8004d18 <HAL_TIM_PWM_Start+0x1fc>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d018      	beq.n	8004c64 <HAL_TIM_PWM_Start+0x148>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a39      	ldr	r2, [pc, #228]	@ (8004d1c <HAL_TIM_PWM_Start+0x200>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d013      	beq.n	8004c64 <HAL_TIM_PWM_Start+0x148>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a37      	ldr	r2, [pc, #220]	@ (8004d20 <HAL_TIM_PWM_Start+0x204>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d00e      	beq.n	8004c64 <HAL_TIM_PWM_Start+0x148>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a36      	ldr	r2, [pc, #216]	@ (8004d24 <HAL_TIM_PWM_Start+0x208>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d009      	beq.n	8004c64 <HAL_TIM_PWM_Start+0x148>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a34      	ldr	r2, [pc, #208]	@ (8004d28 <HAL_TIM_PWM_Start+0x20c>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d004      	beq.n	8004c64 <HAL_TIM_PWM_Start+0x148>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a33      	ldr	r2, [pc, #204]	@ (8004d2c <HAL_TIM_PWM_Start+0x210>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d101      	bne.n	8004c68 <HAL_TIM_PWM_Start+0x14c>
 8004c64:	2301      	movs	r3, #1
 8004c66:	e000      	b.n	8004c6a <HAL_TIM_PWM_Start+0x14e>
 8004c68:	2300      	movs	r3, #0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d007      	beq.n	8004c7e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a25      	ldr	r2, [pc, #148]	@ (8004d18 <HAL_TIM_PWM_Start+0x1fc>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d022      	beq.n	8004cce <HAL_TIM_PWM_Start+0x1b2>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c90:	d01d      	beq.n	8004cce <HAL_TIM_PWM_Start+0x1b2>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a26      	ldr	r2, [pc, #152]	@ (8004d30 <HAL_TIM_PWM_Start+0x214>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d018      	beq.n	8004cce <HAL_TIM_PWM_Start+0x1b2>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a24      	ldr	r2, [pc, #144]	@ (8004d34 <HAL_TIM_PWM_Start+0x218>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d013      	beq.n	8004cce <HAL_TIM_PWM_Start+0x1b2>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a23      	ldr	r2, [pc, #140]	@ (8004d38 <HAL_TIM_PWM_Start+0x21c>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d00e      	beq.n	8004cce <HAL_TIM_PWM_Start+0x1b2>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a19      	ldr	r2, [pc, #100]	@ (8004d1c <HAL_TIM_PWM_Start+0x200>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d009      	beq.n	8004cce <HAL_TIM_PWM_Start+0x1b2>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a18      	ldr	r2, [pc, #96]	@ (8004d20 <HAL_TIM_PWM_Start+0x204>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d004      	beq.n	8004cce <HAL_TIM_PWM_Start+0x1b2>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a18      	ldr	r2, [pc, #96]	@ (8004d2c <HAL_TIM_PWM_Start+0x210>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d115      	bne.n	8004cfa <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	4b19      	ldr	r3, [pc, #100]	@ (8004d3c <HAL_TIM_PWM_Start+0x220>)
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2b06      	cmp	r3, #6
 8004cde:	d015      	beq.n	8004d0c <HAL_TIM_PWM_Start+0x1f0>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce6:	d011      	beq.n	8004d0c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f042 0201 	orr.w	r2, r2, #1
 8004cf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf8:	e008      	b.n	8004d0c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f042 0201 	orr.w	r2, r2, #1
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	e000      	b.n	8004d0e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d0c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40012c00 	.word	0x40012c00
 8004d1c:	40013400 	.word	0x40013400
 8004d20:	40014000 	.word	0x40014000
 8004d24:	40014400 	.word	0x40014400
 8004d28:	40014800 	.word	0x40014800
 8004d2c:	40015000 	.word	0x40015000
 8004d30:	40000400 	.word	0x40000400
 8004d34:	40000800 	.word	0x40000800
 8004d38:	40000c00 	.word	0x40000c00
 8004d3c:	00010007 	.word	0x00010007

08004d40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d020      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01b      	beq.n	8004da4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f06f 0202 	mvn.w	r2, #2
 8004d74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	f003 0303 	and.w	r3, r3, #3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 fbd6 	bl	800553c <HAL_TIM_IC_CaptureCallback>
 8004d90:	e005      	b.n	8004d9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fbc8 	bl	8005528 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 fbd9 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	f003 0304 	and.w	r3, r3, #4
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d020      	beq.n	8004df0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d01b      	beq.n	8004df0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0204 	mvn.w	r2, #4
 8004dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2202      	movs	r2, #2
 8004dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fbb0 	bl	800553c <HAL_TIM_IC_CaptureCallback>
 8004ddc:	e005      	b.n	8004dea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 fba2 	bl	8005528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 fbb3 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d020      	beq.n	8004e3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f003 0308 	and.w	r3, r3, #8
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d01b      	beq.n	8004e3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f06f 0208 	mvn.w	r2, #8
 8004e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2204      	movs	r2, #4
 8004e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	69db      	ldr	r3, [r3, #28]
 8004e1a:	f003 0303 	and.w	r3, r3, #3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d003      	beq.n	8004e2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fb8a 	bl	800553c <HAL_TIM_IC_CaptureCallback>
 8004e28:	e005      	b.n	8004e36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fb7c 	bl	8005528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 fb8d 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	f003 0310 	and.w	r3, r3, #16
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d020      	beq.n	8004e88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f003 0310 	and.w	r3, r3, #16
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d01b      	beq.n	8004e88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f06f 0210 	mvn.w	r2, #16
 8004e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2208      	movs	r2, #8
 8004e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fb64 	bl	800553c <HAL_TIM_IC_CaptureCallback>
 8004e74:	e005      	b.n	8004e82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 fb56 	bl	8005528 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 fb67 	bl	8005550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00c      	beq.n	8004eac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f003 0301 	and.w	r3, r3, #1
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d007      	beq.n	8004eac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f06f 0201 	mvn.w	r2, #1
 8004ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7fc fe32 	bl	8001b10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d104      	bne.n	8004ec0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00c      	beq.n	8004eda <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d007      	beq.n	8004eda <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f001 f923 	bl	8006120 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00c      	beq.n	8004efe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d007      	beq.n	8004efe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f001 f91b 	bl	8006134 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00c      	beq.n	8004f22 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d007      	beq.n	8004f22 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 fb21 	bl	8005564 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	f003 0320 	and.w	r3, r3, #32
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00c      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f003 0320 	and.w	r3, r3, #32
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d007      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f06f 0220 	mvn.w	r2, #32
 8004f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f001 f8e3 	bl	800610c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00c      	beq.n	8004f6a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d007      	beq.n	8004f6a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f001 f8ef 	bl	8006148 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00c      	beq.n	8004f8e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d007      	beq.n	8004f8e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f001 f8e7 	bl	800615c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00c      	beq.n	8004fb2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d007      	beq.n	8004fb2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f001 f8df 	bl	8006170 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d00c      	beq.n	8004fd6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d007      	beq.n	8004fd6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f001 f8d7 	bl	8006184 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fd6:	bf00      	nop
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
	...

08004fe0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d101      	bne.n	8004ffe <HAL_TIM_OC_ConfigChannel+0x1e>
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	e066      	b.n	80050cc <HAL_TIM_OC_ConfigChannel+0xec>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b14      	cmp	r3, #20
 800500a:	d857      	bhi.n	80050bc <HAL_TIM_OC_ConfigChannel+0xdc>
 800500c:	a201      	add	r2, pc, #4	@ (adr r2, 8005014 <HAL_TIM_OC_ConfigChannel+0x34>)
 800500e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005012:	bf00      	nop
 8005014:	08005069 	.word	0x08005069
 8005018:	080050bd 	.word	0x080050bd
 800501c:	080050bd 	.word	0x080050bd
 8005020:	080050bd 	.word	0x080050bd
 8005024:	08005077 	.word	0x08005077
 8005028:	080050bd 	.word	0x080050bd
 800502c:	080050bd 	.word	0x080050bd
 8005030:	080050bd 	.word	0x080050bd
 8005034:	08005085 	.word	0x08005085
 8005038:	080050bd 	.word	0x080050bd
 800503c:	080050bd 	.word	0x080050bd
 8005040:	080050bd 	.word	0x080050bd
 8005044:	08005093 	.word	0x08005093
 8005048:	080050bd 	.word	0x080050bd
 800504c:	080050bd 	.word	0x080050bd
 8005050:	080050bd 	.word	0x080050bd
 8005054:	080050a1 	.word	0x080050a1
 8005058:	080050bd 	.word	0x080050bd
 800505c:	080050bd 	.word	0x080050bd
 8005060:	080050bd 	.word	0x080050bd
 8005064:	080050af 	.word	0x080050af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68b9      	ldr	r1, [r7, #8]
 800506e:	4618      	mov	r0, r3
 8005070:	f000 fb36 	bl	80056e0 <TIM_OC1_SetConfig>
      break;
 8005074:	e025      	b.n	80050c2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68b9      	ldr	r1, [r7, #8]
 800507c:	4618      	mov	r0, r3
 800507e:	f000 fbc9 	bl	8005814 <TIM_OC2_SetConfig>
      break;
 8005082:	e01e      	b.n	80050c2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fc56 	bl	800593c <TIM_OC3_SetConfig>
      break;
 8005090:	e017      	b.n	80050c2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68b9      	ldr	r1, [r7, #8]
 8005098:	4618      	mov	r0, r3
 800509a:	f000 fce1 	bl	8005a60 <TIM_OC4_SetConfig>
      break;
 800509e:	e010      	b.n	80050c2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68b9      	ldr	r1, [r7, #8]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 fd6e 	bl	8005b88 <TIM_OC5_SetConfig>
      break;
 80050ac:	e009      	b.n	80050c2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f000 fdd1 	bl	8005c5c <TIM_OC6_SetConfig>
      break;
 80050ba:	e002      	b.n	80050c2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	75fb      	strb	r3, [r7, #23]
      break;
 80050c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d101      	bne.n	80050f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050ee:	2302      	movs	r3, #2
 80050f0:	e0ff      	b.n	80052f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b14      	cmp	r3, #20
 80050fe:	f200 80f0 	bhi.w	80052e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005102:	a201      	add	r2, pc, #4	@ (adr r2, 8005108 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005108:	0800515d 	.word	0x0800515d
 800510c:	080052e3 	.word	0x080052e3
 8005110:	080052e3 	.word	0x080052e3
 8005114:	080052e3 	.word	0x080052e3
 8005118:	0800519d 	.word	0x0800519d
 800511c:	080052e3 	.word	0x080052e3
 8005120:	080052e3 	.word	0x080052e3
 8005124:	080052e3 	.word	0x080052e3
 8005128:	080051df 	.word	0x080051df
 800512c:	080052e3 	.word	0x080052e3
 8005130:	080052e3 	.word	0x080052e3
 8005134:	080052e3 	.word	0x080052e3
 8005138:	0800521f 	.word	0x0800521f
 800513c:	080052e3 	.word	0x080052e3
 8005140:	080052e3 	.word	0x080052e3
 8005144:	080052e3 	.word	0x080052e3
 8005148:	08005261 	.word	0x08005261
 800514c:	080052e3 	.word	0x080052e3
 8005150:	080052e3 	.word	0x080052e3
 8005154:	080052e3 	.word	0x080052e3
 8005158:	080052a1 	.word	0x080052a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	4618      	mov	r0, r3
 8005164:	f000 fabc 	bl	80056e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699a      	ldr	r2, [r3, #24]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f042 0208 	orr.w	r2, r2, #8
 8005176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	699a      	ldr	r2, [r3, #24]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f022 0204 	bic.w	r2, r2, #4
 8005186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6999      	ldr	r1, [r3, #24]
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	691a      	ldr	r2, [r3, #16]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	619a      	str	r2, [r3, #24]
      break;
 800519a:	e0a5      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68b9      	ldr	r1, [r7, #8]
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fb36 	bl	8005814 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699a      	ldr	r2, [r3, #24]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	699a      	ldr	r2, [r3, #24]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6999      	ldr	r1, [r3, #24]
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	021a      	lsls	r2, r3, #8
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	619a      	str	r2, [r3, #24]
      break;
 80051dc:	e084      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f000 fba9 	bl	800593c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69da      	ldr	r2, [r3, #28]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 0208 	orr.w	r2, r2, #8
 80051f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69da      	ldr	r2, [r3, #28]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 0204 	bic.w	r2, r2, #4
 8005208:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	69d9      	ldr	r1, [r3, #28]
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	691a      	ldr	r2, [r3, #16]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	61da      	str	r2, [r3, #28]
      break;
 800521c:	e064      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68b9      	ldr	r1, [r7, #8]
 8005224:	4618      	mov	r0, r3
 8005226:	f000 fc1b 	bl	8005a60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	69da      	ldr	r2, [r3, #28]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	69da      	ldr	r2, [r3, #28]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	69d9      	ldr	r1, [r3, #28]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	021a      	lsls	r2, r3, #8
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	61da      	str	r2, [r3, #28]
      break;
 800525e:	e043      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	4618      	mov	r0, r3
 8005268:	f000 fc8e 	bl	8005b88 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f042 0208 	orr.w	r2, r2, #8
 800527a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f022 0204 	bic.w	r2, r2, #4
 800528a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	691a      	ldr	r2, [r3, #16]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800529e:	e023      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68b9      	ldr	r1, [r7, #8]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f000 fcd8 	bl	8005c5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052ba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052ca:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	021a      	lsls	r2, r3, #8
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80052e0:	e002      	b.n	80052e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	75fb      	strb	r3, [r7, #23]
      break;
 80052e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop

080052fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005306:	2300      	movs	r3, #0
 8005308:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_TIM_ConfigClockSource+0x1c>
 8005314:	2302      	movs	r3, #2
 8005316:	e0f6      	b.n	8005506 <HAL_TIM_ConfigClockSource+0x20a>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005336:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800533a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005342:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a6f      	ldr	r2, [pc, #444]	@ (8005510 <HAL_TIM_ConfigClockSource+0x214>)
 8005352:	4293      	cmp	r3, r2
 8005354:	f000 80c1 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005358:	4a6d      	ldr	r2, [pc, #436]	@ (8005510 <HAL_TIM_ConfigClockSource+0x214>)
 800535a:	4293      	cmp	r3, r2
 800535c:	f200 80c6 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 8005360:	4a6c      	ldr	r2, [pc, #432]	@ (8005514 <HAL_TIM_ConfigClockSource+0x218>)
 8005362:	4293      	cmp	r3, r2
 8005364:	f000 80b9 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005368:	4a6a      	ldr	r2, [pc, #424]	@ (8005514 <HAL_TIM_ConfigClockSource+0x218>)
 800536a:	4293      	cmp	r3, r2
 800536c:	f200 80be 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 8005370:	4a69      	ldr	r2, [pc, #420]	@ (8005518 <HAL_TIM_ConfigClockSource+0x21c>)
 8005372:	4293      	cmp	r3, r2
 8005374:	f000 80b1 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005378:	4a67      	ldr	r2, [pc, #412]	@ (8005518 <HAL_TIM_ConfigClockSource+0x21c>)
 800537a:	4293      	cmp	r3, r2
 800537c:	f200 80b6 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 8005380:	4a66      	ldr	r2, [pc, #408]	@ (800551c <HAL_TIM_ConfigClockSource+0x220>)
 8005382:	4293      	cmp	r3, r2
 8005384:	f000 80a9 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005388:	4a64      	ldr	r2, [pc, #400]	@ (800551c <HAL_TIM_ConfigClockSource+0x220>)
 800538a:	4293      	cmp	r3, r2
 800538c:	f200 80ae 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 8005390:	4a63      	ldr	r2, [pc, #396]	@ (8005520 <HAL_TIM_ConfigClockSource+0x224>)
 8005392:	4293      	cmp	r3, r2
 8005394:	f000 80a1 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005398:	4a61      	ldr	r2, [pc, #388]	@ (8005520 <HAL_TIM_ConfigClockSource+0x224>)
 800539a:	4293      	cmp	r3, r2
 800539c:	f200 80a6 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053a0:	4a60      	ldr	r2, [pc, #384]	@ (8005524 <HAL_TIM_ConfigClockSource+0x228>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	f000 8099 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 80053a8:	4a5e      	ldr	r2, [pc, #376]	@ (8005524 <HAL_TIM_ConfigClockSource+0x228>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	f200 809e 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80053b4:	f000 8091 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 80053b8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80053bc:	f200 8096 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053c4:	f000 8089 	beq.w	80054da <HAL_TIM_ConfigClockSource+0x1de>
 80053c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053cc:	f200 808e 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053d4:	d03e      	beq.n	8005454 <HAL_TIM_ConfigClockSource+0x158>
 80053d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053da:	f200 8087 	bhi.w	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053e2:	f000 8086 	beq.w	80054f2 <HAL_TIM_ConfigClockSource+0x1f6>
 80053e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ea:	d87f      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053ec:	2b70      	cmp	r3, #112	@ 0x70
 80053ee:	d01a      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0x12a>
 80053f0:	2b70      	cmp	r3, #112	@ 0x70
 80053f2:	d87b      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053f4:	2b60      	cmp	r3, #96	@ 0x60
 80053f6:	d050      	beq.n	800549a <HAL_TIM_ConfigClockSource+0x19e>
 80053f8:	2b60      	cmp	r3, #96	@ 0x60
 80053fa:	d877      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 80053fc:	2b50      	cmp	r3, #80	@ 0x50
 80053fe:	d03c      	beq.n	800547a <HAL_TIM_ConfigClockSource+0x17e>
 8005400:	2b50      	cmp	r3, #80	@ 0x50
 8005402:	d873      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 8005404:	2b40      	cmp	r3, #64	@ 0x40
 8005406:	d058      	beq.n	80054ba <HAL_TIM_ConfigClockSource+0x1be>
 8005408:	2b40      	cmp	r3, #64	@ 0x40
 800540a:	d86f      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 800540c:	2b30      	cmp	r3, #48	@ 0x30
 800540e:	d064      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005410:	2b30      	cmp	r3, #48	@ 0x30
 8005412:	d86b      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 8005414:	2b20      	cmp	r3, #32
 8005416:	d060      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005418:	2b20      	cmp	r3, #32
 800541a:	d867      	bhi.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
 800541c:	2b00      	cmp	r3, #0
 800541e:	d05c      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005420:	2b10      	cmp	r3, #16
 8005422:	d05a      	beq.n	80054da <HAL_TIM_ConfigClockSource+0x1de>
 8005424:	e062      	b.n	80054ec <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005436:	f000 fcf9 	bl	8005e2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005448:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	609a      	str	r2, [r3, #8]
      break;
 8005452:	e04f      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005464:	f000 fce2 	bl	8005e2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005476:	609a      	str	r2, [r3, #8]
      break;
 8005478:	e03c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005486:	461a      	mov	r2, r3
 8005488:	f000 fc54 	bl	8005d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2150      	movs	r1, #80	@ 0x50
 8005492:	4618      	mov	r0, r3
 8005494:	f000 fcad 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 8005498:	e02c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054a6:	461a      	mov	r2, r3
 80054a8:	f000 fc73 	bl	8005d92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2160      	movs	r1, #96	@ 0x60
 80054b2:	4618      	mov	r0, r3
 80054b4:	f000 fc9d 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 80054b8:	e01c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054c6:	461a      	mov	r2, r3
 80054c8:	f000 fc34 	bl	8005d34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2140      	movs	r1, #64	@ 0x40
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fc8d 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 80054d8:	e00c      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4619      	mov	r1, r3
 80054e4:	4610      	mov	r0, r2
 80054e6:	f000 fc84 	bl	8005df2 <TIM_ITRx_SetConfig>
      break;
 80054ea:	e003      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
      break;
 80054f0:	e000      	b.n	80054f4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80054f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005504:	7bfb      	ldrb	r3, [r7, #15]
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	00100070 	.word	0x00100070
 8005514:	00100060 	.word	0x00100060
 8005518:	00100050 	.word	0x00100050
 800551c:	00100040 	.word	0x00100040
 8005520:	00100030 	.word	0x00100030
 8005524:	00100020 	.word	0x00100020

08005528 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005530:	bf00      	nop
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553a:	4770      	bx	lr

0800553c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a4c      	ldr	r2, [pc, #304]	@ (80056bc <TIM_Base_SetConfig+0x144>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d017      	beq.n	80055c0 <TIM_Base_SetConfig+0x48>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005596:	d013      	beq.n	80055c0 <TIM_Base_SetConfig+0x48>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a49      	ldr	r2, [pc, #292]	@ (80056c0 <TIM_Base_SetConfig+0x148>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00f      	beq.n	80055c0 <TIM_Base_SetConfig+0x48>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a48      	ldr	r2, [pc, #288]	@ (80056c4 <TIM_Base_SetConfig+0x14c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d00b      	beq.n	80055c0 <TIM_Base_SetConfig+0x48>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a47      	ldr	r2, [pc, #284]	@ (80056c8 <TIM_Base_SetConfig+0x150>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d007      	beq.n	80055c0 <TIM_Base_SetConfig+0x48>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a46      	ldr	r2, [pc, #280]	@ (80056cc <TIM_Base_SetConfig+0x154>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d003      	beq.n	80055c0 <TIM_Base_SetConfig+0x48>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a45      	ldr	r2, [pc, #276]	@ (80056d0 <TIM_Base_SetConfig+0x158>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d108      	bne.n	80055d2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a39      	ldr	r2, [pc, #228]	@ (80056bc <TIM_Base_SetConfig+0x144>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d023      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e0:	d01f      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a36      	ldr	r2, [pc, #216]	@ (80056c0 <TIM_Base_SetConfig+0x148>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d01b      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a35      	ldr	r2, [pc, #212]	@ (80056c4 <TIM_Base_SetConfig+0x14c>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d017      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a34      	ldr	r2, [pc, #208]	@ (80056c8 <TIM_Base_SetConfig+0x150>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d013      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a33      	ldr	r2, [pc, #204]	@ (80056cc <TIM_Base_SetConfig+0x154>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d00f      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a33      	ldr	r2, [pc, #204]	@ (80056d4 <TIM_Base_SetConfig+0x15c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00b      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a32      	ldr	r2, [pc, #200]	@ (80056d8 <TIM_Base_SetConfig+0x160>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d007      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a31      	ldr	r2, [pc, #196]	@ (80056dc <TIM_Base_SetConfig+0x164>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d003      	beq.n	8005622 <TIM_Base_SetConfig+0xaa>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a2c      	ldr	r2, [pc, #176]	@ (80056d0 <TIM_Base_SetConfig+0x158>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d108      	bne.n	8005634 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	4313      	orrs	r3, r2
 8005632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	695b      	ldr	r3, [r3, #20]
 800563e:	4313      	orrs	r3, r2
 8005640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	689a      	ldr	r2, [r3, #8]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a18      	ldr	r2, [pc, #96]	@ (80056bc <TIM_Base_SetConfig+0x144>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d013      	beq.n	8005688 <TIM_Base_SetConfig+0x110>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a1a      	ldr	r2, [pc, #104]	@ (80056cc <TIM_Base_SetConfig+0x154>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d00f      	beq.n	8005688 <TIM_Base_SetConfig+0x110>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a1a      	ldr	r2, [pc, #104]	@ (80056d4 <TIM_Base_SetConfig+0x15c>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d00b      	beq.n	8005688 <TIM_Base_SetConfig+0x110>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a19      	ldr	r2, [pc, #100]	@ (80056d8 <TIM_Base_SetConfig+0x160>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d007      	beq.n	8005688 <TIM_Base_SetConfig+0x110>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a18      	ldr	r2, [pc, #96]	@ (80056dc <TIM_Base_SetConfig+0x164>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d003      	beq.n	8005688 <TIM_Base_SetConfig+0x110>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a13      	ldr	r2, [pc, #76]	@ (80056d0 <TIM_Base_SetConfig+0x158>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d103      	bne.n	8005690 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d105      	bne.n	80056ae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f023 0201 	bic.w	r2, r3, #1
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	611a      	str	r2, [r3, #16]
  }
}
 80056ae:	bf00      	nop
 80056b0:	3714      	adds	r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	40012c00 	.word	0x40012c00
 80056c0:	40000400 	.word	0x40000400
 80056c4:	40000800 	.word	0x40000800
 80056c8:	40000c00 	.word	0x40000c00
 80056cc:	40013400 	.word	0x40013400
 80056d0:	40015000 	.word	0x40015000
 80056d4:	40014000 	.word	0x40014000
 80056d8:	40014400 	.word	0x40014400
 80056dc:	40014800 	.word	0x40014800

080056e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a1b      	ldr	r3, [r3, #32]
 80056f4:	f023 0201 	bic.w	r2, r3, #1
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800570e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 0303 	bic.w	r3, r3, #3
 800571a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	4313      	orrs	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f023 0302 	bic.w	r3, r3, #2
 800572c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	4313      	orrs	r3, r2
 8005736:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a30      	ldr	r2, [pc, #192]	@ (80057fc <TIM_OC1_SetConfig+0x11c>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d013      	beq.n	8005768 <TIM_OC1_SetConfig+0x88>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a2f      	ldr	r2, [pc, #188]	@ (8005800 <TIM_OC1_SetConfig+0x120>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d00f      	beq.n	8005768 <TIM_OC1_SetConfig+0x88>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a2e      	ldr	r2, [pc, #184]	@ (8005804 <TIM_OC1_SetConfig+0x124>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d00b      	beq.n	8005768 <TIM_OC1_SetConfig+0x88>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a2d      	ldr	r2, [pc, #180]	@ (8005808 <TIM_OC1_SetConfig+0x128>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d007      	beq.n	8005768 <TIM_OC1_SetConfig+0x88>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a2c      	ldr	r2, [pc, #176]	@ (800580c <TIM_OC1_SetConfig+0x12c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d003      	beq.n	8005768 <TIM_OC1_SetConfig+0x88>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a2b      	ldr	r2, [pc, #172]	@ (8005810 <TIM_OC1_SetConfig+0x130>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d10c      	bne.n	8005782 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f023 0308 	bic.w	r3, r3, #8
 800576e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f023 0304 	bic.w	r3, r3, #4
 8005780:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a1d      	ldr	r2, [pc, #116]	@ (80057fc <TIM_OC1_SetConfig+0x11c>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d013      	beq.n	80057b2 <TIM_OC1_SetConfig+0xd2>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a1c      	ldr	r2, [pc, #112]	@ (8005800 <TIM_OC1_SetConfig+0x120>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d00f      	beq.n	80057b2 <TIM_OC1_SetConfig+0xd2>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a1b      	ldr	r2, [pc, #108]	@ (8005804 <TIM_OC1_SetConfig+0x124>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d00b      	beq.n	80057b2 <TIM_OC1_SetConfig+0xd2>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a1a      	ldr	r2, [pc, #104]	@ (8005808 <TIM_OC1_SetConfig+0x128>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d007      	beq.n	80057b2 <TIM_OC1_SetConfig+0xd2>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a19      	ldr	r2, [pc, #100]	@ (800580c <TIM_OC1_SetConfig+0x12c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d003      	beq.n	80057b2 <TIM_OC1_SetConfig+0xd2>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a18      	ldr	r2, [pc, #96]	@ (8005810 <TIM_OC1_SetConfig+0x130>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d111      	bne.n	80057d6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	621a      	str	r2, [r3, #32]
}
 80057f0:	bf00      	nop
 80057f2:	371c      	adds	r7, #28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr
 80057fc:	40012c00 	.word	0x40012c00
 8005800:	40013400 	.word	0x40013400
 8005804:	40014000 	.word	0x40014000
 8005808:	40014400 	.word	0x40014400
 800580c:	40014800 	.word	0x40014800
 8005810:	40015000 	.word	0x40015000

08005814 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	f023 0210 	bic.w	r2, r3, #16
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800584e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	021b      	lsls	r3, r3, #8
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f023 0320 	bic.w	r3, r3, #32
 8005862:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	011b      	lsls	r3, r3, #4
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	4313      	orrs	r3, r2
 800586e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a2c      	ldr	r2, [pc, #176]	@ (8005924 <TIM_OC2_SetConfig+0x110>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d007      	beq.n	8005888 <TIM_OC2_SetConfig+0x74>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a2b      	ldr	r2, [pc, #172]	@ (8005928 <TIM_OC2_SetConfig+0x114>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d003      	beq.n	8005888 <TIM_OC2_SetConfig+0x74>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a2a      	ldr	r2, [pc, #168]	@ (800592c <TIM_OC2_SetConfig+0x118>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d10d      	bne.n	80058a4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800588e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	011b      	lsls	r3, r3, #4
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005924 <TIM_OC2_SetConfig+0x110>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d013      	beq.n	80058d4 <TIM_OC2_SetConfig+0xc0>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005928 <TIM_OC2_SetConfig+0x114>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d00f      	beq.n	80058d4 <TIM_OC2_SetConfig+0xc0>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005930 <TIM_OC2_SetConfig+0x11c>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d00b      	beq.n	80058d4 <TIM_OC2_SetConfig+0xc0>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a1d      	ldr	r2, [pc, #116]	@ (8005934 <TIM_OC2_SetConfig+0x120>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d007      	beq.n	80058d4 <TIM_OC2_SetConfig+0xc0>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a1c      	ldr	r2, [pc, #112]	@ (8005938 <TIM_OC2_SetConfig+0x124>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d003      	beq.n	80058d4 <TIM_OC2_SetConfig+0xc0>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a17      	ldr	r2, [pc, #92]	@ (800592c <TIM_OC2_SetConfig+0x118>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d113      	bne.n	80058fc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	621a      	str	r2, [r3, #32]
}
 8005916:	bf00      	nop
 8005918:	371c      	adds	r7, #28
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	40012c00 	.word	0x40012c00
 8005928:	40013400 	.word	0x40013400
 800592c:	40015000 	.word	0x40015000
 8005930:	40014000 	.word	0x40014000
 8005934:	40014400 	.word	0x40014400
 8005938:	40014800 	.word	0x40014800

0800593c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800593c:	b480      	push	{r7}
 800593e:	b087      	sub	sp, #28
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800596a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800596e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0303 	bic.w	r3, r3, #3
 8005976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	4313      	orrs	r3, r2
 8005980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	021b      	lsls	r3, r3, #8
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	4313      	orrs	r3, r2
 8005994:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a2b      	ldr	r2, [pc, #172]	@ (8005a48 <TIM_OC3_SetConfig+0x10c>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d007      	beq.n	80059ae <TIM_OC3_SetConfig+0x72>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a2a      	ldr	r2, [pc, #168]	@ (8005a4c <TIM_OC3_SetConfig+0x110>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d003      	beq.n	80059ae <TIM_OC3_SetConfig+0x72>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a29      	ldr	r2, [pc, #164]	@ (8005a50 <TIM_OC3_SetConfig+0x114>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d10d      	bne.n	80059ca <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	021b      	lsls	r3, r3, #8
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	4313      	orrs	r3, r2
 80059c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005a48 <TIM_OC3_SetConfig+0x10c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d013      	beq.n	80059fa <TIM_OC3_SetConfig+0xbe>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a4c <TIM_OC3_SetConfig+0x110>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d00f      	beq.n	80059fa <TIM_OC3_SetConfig+0xbe>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005a54 <TIM_OC3_SetConfig+0x118>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00b      	beq.n	80059fa <TIM_OC3_SetConfig+0xbe>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005a58 <TIM_OC3_SetConfig+0x11c>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d007      	beq.n	80059fa <TIM_OC3_SetConfig+0xbe>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a1b      	ldr	r2, [pc, #108]	@ (8005a5c <TIM_OC3_SetConfig+0x120>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d003      	beq.n	80059fa <TIM_OC3_SetConfig+0xbe>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a16      	ldr	r2, [pc, #88]	@ (8005a50 <TIM_OC3_SetConfig+0x114>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d113      	bne.n	8005a22 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	011b      	lsls	r3, r3, #4
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	011b      	lsls	r3, r3, #4
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	621a      	str	r2, [r3, #32]
}
 8005a3c:	bf00      	nop
 8005a3e:	371c      	adds	r7, #28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	40012c00 	.word	0x40012c00
 8005a4c:	40013400 	.word	0x40013400
 8005a50:	40015000 	.word	0x40015000
 8005a54:	40014000 	.word	0x40014000
 8005a58:	40014400 	.word	0x40014400
 8005a5c:	40014800 	.word	0x40014800

08005a60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b087      	sub	sp, #28
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	69db      	ldr	r3, [r3, #28]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	021b      	lsls	r3, r3, #8
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005aae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	031b      	lsls	r3, r3, #12
 8005ab6:	697a      	ldr	r2, [r7, #20]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a2c      	ldr	r2, [pc, #176]	@ (8005b70 <TIM_OC4_SetConfig+0x110>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d007      	beq.n	8005ad4 <TIM_OC4_SetConfig+0x74>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a2b      	ldr	r2, [pc, #172]	@ (8005b74 <TIM_OC4_SetConfig+0x114>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d003      	beq.n	8005ad4 <TIM_OC4_SetConfig+0x74>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a2a      	ldr	r2, [pc, #168]	@ (8005b78 <TIM_OC4_SetConfig+0x118>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d10d      	bne.n	8005af0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	031b      	lsls	r3, r3, #12
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005aee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a1f      	ldr	r2, [pc, #124]	@ (8005b70 <TIM_OC4_SetConfig+0x110>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d013      	beq.n	8005b20 <TIM_OC4_SetConfig+0xc0>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a1e      	ldr	r2, [pc, #120]	@ (8005b74 <TIM_OC4_SetConfig+0x114>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d00f      	beq.n	8005b20 <TIM_OC4_SetConfig+0xc0>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a1e      	ldr	r2, [pc, #120]	@ (8005b7c <TIM_OC4_SetConfig+0x11c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d00b      	beq.n	8005b20 <TIM_OC4_SetConfig+0xc0>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b80 <TIM_OC4_SetConfig+0x120>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d007      	beq.n	8005b20 <TIM_OC4_SetConfig+0xc0>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a1c      	ldr	r2, [pc, #112]	@ (8005b84 <TIM_OC4_SetConfig+0x124>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d003      	beq.n	8005b20 <TIM_OC4_SetConfig+0xc0>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a17      	ldr	r2, [pc, #92]	@ (8005b78 <TIM_OC4_SetConfig+0x118>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d113      	bne.n	8005b48 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b26:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b2e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	019b      	lsls	r3, r3, #6
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	019b      	lsls	r3, r3, #6
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	621a      	str	r2, [r3, #32]
}
 8005b62:	bf00      	nop
 8005b64:	371c      	adds	r7, #28
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr
 8005b6e:	bf00      	nop
 8005b70:	40012c00 	.word	0x40012c00
 8005b74:	40013400 	.word	0x40013400
 8005b78:	40015000 	.word	0x40015000
 8005b7c:	40014000 	.word	0x40014000
 8005b80:	40014400 	.word	0x40014400
 8005b84:	40014800 	.word	0x40014800

08005b88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	68fa      	ldr	r2, [r7, #12]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005bcc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	041b      	lsls	r3, r3, #16
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a19      	ldr	r2, [pc, #100]	@ (8005c44 <TIM_OC5_SetConfig+0xbc>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d013      	beq.n	8005c0a <TIM_OC5_SetConfig+0x82>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a18      	ldr	r2, [pc, #96]	@ (8005c48 <TIM_OC5_SetConfig+0xc0>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d00f      	beq.n	8005c0a <TIM_OC5_SetConfig+0x82>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a17      	ldr	r2, [pc, #92]	@ (8005c4c <TIM_OC5_SetConfig+0xc4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00b      	beq.n	8005c0a <TIM_OC5_SetConfig+0x82>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a16      	ldr	r2, [pc, #88]	@ (8005c50 <TIM_OC5_SetConfig+0xc8>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d007      	beq.n	8005c0a <TIM_OC5_SetConfig+0x82>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a15      	ldr	r2, [pc, #84]	@ (8005c54 <TIM_OC5_SetConfig+0xcc>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d003      	beq.n	8005c0a <TIM_OC5_SetConfig+0x82>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a14      	ldr	r2, [pc, #80]	@ (8005c58 <TIM_OC5_SetConfig+0xd0>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d109      	bne.n	8005c1e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c10:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	021b      	lsls	r3, r3, #8
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	621a      	str	r2, [r3, #32]
}
 8005c38:	bf00      	nop
 8005c3a:	371c      	adds	r7, #28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr
 8005c44:	40012c00 	.word	0x40012c00
 8005c48:	40013400 	.word	0x40013400
 8005c4c:	40014000 	.word	0x40014000
 8005c50:	40014400 	.word	0x40014400
 8005c54:	40014800 	.word	0x40014800
 8005c58:	40015000 	.word	0x40015000

08005c5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b087      	sub	sp, #28
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	021b      	lsls	r3, r3, #8
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ca2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	051b      	lsls	r3, r3, #20
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8005d1c <TIM_OC6_SetConfig+0xc0>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d013      	beq.n	8005ce0 <TIM_OC6_SetConfig+0x84>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a19      	ldr	r2, [pc, #100]	@ (8005d20 <TIM_OC6_SetConfig+0xc4>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d00f      	beq.n	8005ce0 <TIM_OC6_SetConfig+0x84>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a18      	ldr	r2, [pc, #96]	@ (8005d24 <TIM_OC6_SetConfig+0xc8>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00b      	beq.n	8005ce0 <TIM_OC6_SetConfig+0x84>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a17      	ldr	r2, [pc, #92]	@ (8005d28 <TIM_OC6_SetConfig+0xcc>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d007      	beq.n	8005ce0 <TIM_OC6_SetConfig+0x84>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a16      	ldr	r2, [pc, #88]	@ (8005d2c <TIM_OC6_SetConfig+0xd0>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d003      	beq.n	8005ce0 <TIM_OC6_SetConfig+0x84>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a15      	ldr	r2, [pc, #84]	@ (8005d30 <TIM_OC6_SetConfig+0xd4>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d109      	bne.n	8005cf4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	029b      	lsls	r3, r3, #10
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	685a      	ldr	r2, [r3, #4]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	621a      	str	r2, [r3, #32]
}
 8005d0e:	bf00      	nop
 8005d10:	371c      	adds	r7, #28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40012c00 	.word	0x40012c00
 8005d20:	40013400 	.word	0x40013400
 8005d24:	40014000 	.word	0x40014000
 8005d28:	40014400 	.word	0x40014400
 8005d2c:	40014800 	.word	0x40014800
 8005d30:	40015000 	.word	0x40015000

08005d34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b087      	sub	sp, #28
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	f023 0201 	bic.w	r2, r3, #1
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	011b      	lsls	r3, r3, #4
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	f023 030a 	bic.w	r3, r3, #10
 8005d70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	697a      	ldr	r2, [r7, #20]
 8005d84:	621a      	str	r2, [r3, #32]
}
 8005d86:	bf00      	nop
 8005d88:	371c      	adds	r7, #28
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b087      	sub	sp, #28
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	60f8      	str	r0, [r7, #12]
 8005d9a:	60b9      	str	r1, [r7, #8]
 8005d9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	f023 0210 	bic.w	r2, r3, #16
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005dbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	031b      	lsls	r3, r3, #12
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005dce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	621a      	str	r2, [r3, #32]
}
 8005de6:	bf00      	nop
 8005de8:	371c      	adds	r7, #28
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b085      	sub	sp, #20
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
 8005dfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005e08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	f043 0307 	orr.w	r3, r3, #7
 8005e18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	bf00      	nop
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	021a      	lsls	r2, r3, #8
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	609a      	str	r2, [r3, #8]
}
 8005e60:	bf00      	nop
 8005e62:	371c      	adds	r7, #28
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f003 031f 	and.w	r3, r3, #31
 8005e7e:	2201      	movs	r2, #1
 8005e80:	fa02 f303 	lsl.w	r3, r2, r3
 8005e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6a1a      	ldr	r2, [r3, #32]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	43db      	mvns	r3, r3
 8005e8e:	401a      	ands	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a1a      	ldr	r2, [r3, #32]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 031f 	and.w	r3, r3, #31
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	621a      	str	r2, [r3, #32]
}
 8005eaa:	bf00      	nop
 8005eac:	371c      	adds	r7, #28
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
	...

08005eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e074      	b.n	8005fba <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a34      	ldr	r2, [pc, #208]	@ (8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d009      	beq.n	8005f0e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a33      	ldr	r2, [pc, #204]	@ (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d004      	beq.n	8005f0e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a31      	ldr	r2, [pc, #196]	@ (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d108      	bne.n	8005f20 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005f14:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005f26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a21      	ldr	r2, [pc, #132]	@ (8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d022      	beq.n	8005f8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f50:	d01d      	beq.n	8005f8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a1f      	ldr	r2, [pc, #124]	@ (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d018      	beq.n	8005f8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a1d      	ldr	r2, [pc, #116]	@ (8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d013      	beq.n	8005f8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d00e      	beq.n	8005f8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a15      	ldr	r2, [pc, #84]	@ (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d009      	beq.n	8005f8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a18      	ldr	r2, [pc, #96]	@ (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d004      	beq.n	8005f8e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a11      	ldr	r2, [pc, #68]	@ (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d10c      	bne.n	8005fa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3714      	adds	r7, #20
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	40012c00 	.word	0x40012c00
 8005fcc:	40013400 	.word	0x40013400
 8005fd0:	40015000 	.word	0x40015000
 8005fd4:	40000400 	.word	0x40000400
 8005fd8:	40000800 	.word	0x40000800
 8005fdc:	40000c00 	.word	0x40000c00
 8005fe0:	40014000 	.word	0x40014000

08005fe4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d101      	bne.n	8006000 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ffc:	2302      	movs	r3, #2
 8005ffe:	e078      	b.n	80060f2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	4313      	orrs	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	4313      	orrs	r3, r2
 8006022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	4313      	orrs	r3, r2
 8006030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4313      	orrs	r3, r2
 800603e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	4313      	orrs	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	695b      	ldr	r3, [r3, #20]
 8006058:	4313      	orrs	r3, r2
 800605a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006066:	4313      	orrs	r3, r2
 8006068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	041b      	lsls	r3, r3, #16
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	69db      	ldr	r3, [r3, #28]
 8006084:	4313      	orrs	r3, r2
 8006086:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1c      	ldr	r2, [pc, #112]	@ (8006100 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d009      	beq.n	80060a6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1b      	ldr	r2, [pc, #108]	@ (8006104 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d004      	beq.n	80060a6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a19      	ldr	r2, [pc, #100]	@ (8006108 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d11c      	bne.n	80060e0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b0:	051b      	lsls	r3, r3, #20
 80060b2:	4313      	orrs	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	6a1b      	ldr	r3, [r3, #32]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ce:	4313      	orrs	r3, r2
 80060d0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060dc:	4313      	orrs	r3, r2
 80060de:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3714      	adds	r7, #20
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	40012c00 	.word	0x40012c00
 8006104:	40013400 	.word	0x40013400
 8006108:	40015000 	.word	0x40015000

0800610c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006150:	bf00      	nop
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006164:	bf00      	nop
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006178:	bf00      	nop
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e042      	b.n	8006230 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d106      	bne.n	80061c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f7fc f909 	bl	80023d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2224      	movs	r2, #36	@ 0x24
 80061c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0201 	bic.w	r2, r2, #1
 80061d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d002      	beq.n	80061e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 fbb2 	bl	800694c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 f8b3 	bl	8006354 <UART_SetConfig>
 80061ee:	4603      	mov	r3, r0
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e01b      	b.n	8006230 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685a      	ldr	r2, [r3, #4]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006206:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	689a      	ldr	r2, [r3, #8]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006216:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f042 0201 	orr.w	r2, r2, #1
 8006226:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 fc31 	bl	8006a90 <UART_CheckIdleState>
 800622e:	4603      	mov	r3, r0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3708      	adds	r7, #8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b08a      	sub	sp, #40	@ 0x28
 800623c:	af02      	add	r7, sp, #8
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	603b      	str	r3, [r7, #0]
 8006244:	4613      	mov	r3, r2
 8006246:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800624e:	2b20      	cmp	r3, #32
 8006250:	d17b      	bne.n	800634a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d002      	beq.n	800625e <HAL_UART_Transmit+0x26>
 8006258:	88fb      	ldrh	r3, [r7, #6]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e074      	b.n	800634c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2221      	movs	r2, #33	@ 0x21
 800626e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006272:	f7fc f995 	bl	80025a0 <HAL_GetTick>
 8006276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	88fa      	ldrh	r2, [r7, #6]
 800627c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	88fa      	ldrh	r2, [r7, #6]
 8006284:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006290:	d108      	bne.n	80062a4 <HAL_UART_Transmit+0x6c>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d104      	bne.n	80062a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800629a:	2300      	movs	r3, #0
 800629c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	61bb      	str	r3, [r7, #24]
 80062a2:	e003      	b.n	80062ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062a8:	2300      	movs	r3, #0
 80062aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062ac:	e030      	b.n	8006310 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	2200      	movs	r2, #0
 80062b6:	2180      	movs	r1, #128	@ 0x80
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f000 fc93 	bl	8006be4 <UART_WaitOnFlagUntilTimeout>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d005      	beq.n	80062d0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2220      	movs	r2, #32
 80062c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80062cc:	2303      	movs	r3, #3
 80062ce:	e03d      	b.n	800634c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d10b      	bne.n	80062ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	881b      	ldrh	r3, [r3, #0]
 80062da:	461a      	mov	r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	3302      	adds	r3, #2
 80062ea:	61bb      	str	r3, [r7, #24]
 80062ec:	e007      	b.n	80062fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	781a      	ldrb	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	3301      	adds	r3, #1
 80062fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006304:	b29b      	uxth	r3, r3
 8006306:	3b01      	subs	r3, #1
 8006308:	b29a      	uxth	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006316:	b29b      	uxth	r3, r3
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1c8      	bne.n	80062ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2200      	movs	r2, #0
 8006324:	2140      	movs	r1, #64	@ 0x40
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 fc5c 	bl	8006be4 <UART_WaitOnFlagUntilTimeout>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d005      	beq.n	800633e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2220      	movs	r2, #32
 8006336:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e006      	b.n	800634c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2220      	movs	r2, #32
 8006342:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006346:	2300      	movs	r3, #0
 8006348:	e000      	b.n	800634c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800634a:	2302      	movs	r3, #2
  }
}
 800634c:	4618      	mov	r0, r3
 800634e:	3720      	adds	r7, #32
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006354:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006358:	b08c      	sub	sp, #48	@ 0x30
 800635a:	af00      	add	r7, sp, #0
 800635c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800635e:	2300      	movs	r3, #0
 8006360:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	689a      	ldr	r2, [r3, #8]
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	431a      	orrs	r2, r3
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	431a      	orrs	r2, r3
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	4313      	orrs	r3, r2
 800637a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	4baa      	ldr	r3, [pc, #680]	@ (800662c <UART_SetConfig+0x2d8>)
 8006384:	4013      	ands	r3, r2
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	6812      	ldr	r2, [r2, #0]
 800638a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800638c:	430b      	orrs	r3, r1
 800638e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a9f      	ldr	r2, [pc, #636]	@ (8006630 <UART_SetConfig+0x2dc>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d004      	beq.n	80063c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063bc:	4313      	orrs	r3, r2
 80063be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80063ca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	6812      	ldr	r2, [r2, #0]
 80063d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063d4:	430b      	orrs	r3, r1
 80063d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063de:	f023 010f 	bic.w	r1, r3, #15
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a90      	ldr	r2, [pc, #576]	@ (8006634 <UART_SetConfig+0x2e0>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d125      	bne.n	8006444 <UART_SetConfig+0xf0>
 80063f8:	4b8f      	ldr	r3, [pc, #572]	@ (8006638 <UART_SetConfig+0x2e4>)
 80063fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063fe:	f003 0303 	and.w	r3, r3, #3
 8006402:	2b03      	cmp	r3, #3
 8006404:	d81a      	bhi.n	800643c <UART_SetConfig+0xe8>
 8006406:	a201      	add	r2, pc, #4	@ (adr r2, 800640c <UART_SetConfig+0xb8>)
 8006408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640c:	0800641d 	.word	0x0800641d
 8006410:	0800642d 	.word	0x0800642d
 8006414:	08006425 	.word	0x08006425
 8006418:	08006435 	.word	0x08006435
 800641c:	2301      	movs	r3, #1
 800641e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006422:	e116      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006424:	2302      	movs	r3, #2
 8006426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800642a:	e112      	b.n	8006652 <UART_SetConfig+0x2fe>
 800642c:	2304      	movs	r3, #4
 800642e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006432:	e10e      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006434:	2308      	movs	r3, #8
 8006436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800643a:	e10a      	b.n	8006652 <UART_SetConfig+0x2fe>
 800643c:	2310      	movs	r3, #16
 800643e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006442:	e106      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a7c      	ldr	r2, [pc, #496]	@ (800663c <UART_SetConfig+0x2e8>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d138      	bne.n	80064c0 <UART_SetConfig+0x16c>
 800644e:	4b7a      	ldr	r3, [pc, #488]	@ (8006638 <UART_SetConfig+0x2e4>)
 8006450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006454:	f003 030c 	and.w	r3, r3, #12
 8006458:	2b0c      	cmp	r3, #12
 800645a:	d82d      	bhi.n	80064b8 <UART_SetConfig+0x164>
 800645c:	a201      	add	r2, pc, #4	@ (adr r2, 8006464 <UART_SetConfig+0x110>)
 800645e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006462:	bf00      	nop
 8006464:	08006499 	.word	0x08006499
 8006468:	080064b9 	.word	0x080064b9
 800646c:	080064b9 	.word	0x080064b9
 8006470:	080064b9 	.word	0x080064b9
 8006474:	080064a9 	.word	0x080064a9
 8006478:	080064b9 	.word	0x080064b9
 800647c:	080064b9 	.word	0x080064b9
 8006480:	080064b9 	.word	0x080064b9
 8006484:	080064a1 	.word	0x080064a1
 8006488:	080064b9 	.word	0x080064b9
 800648c:	080064b9 	.word	0x080064b9
 8006490:	080064b9 	.word	0x080064b9
 8006494:	080064b1 	.word	0x080064b1
 8006498:	2300      	movs	r3, #0
 800649a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800649e:	e0d8      	b.n	8006652 <UART_SetConfig+0x2fe>
 80064a0:	2302      	movs	r3, #2
 80064a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064a6:	e0d4      	b.n	8006652 <UART_SetConfig+0x2fe>
 80064a8:	2304      	movs	r3, #4
 80064aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ae:	e0d0      	b.n	8006652 <UART_SetConfig+0x2fe>
 80064b0:	2308      	movs	r3, #8
 80064b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064b6:	e0cc      	b.n	8006652 <UART_SetConfig+0x2fe>
 80064b8:	2310      	movs	r3, #16
 80064ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064be:	e0c8      	b.n	8006652 <UART_SetConfig+0x2fe>
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a5e      	ldr	r2, [pc, #376]	@ (8006640 <UART_SetConfig+0x2ec>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d125      	bne.n	8006516 <UART_SetConfig+0x1c2>
 80064ca:	4b5b      	ldr	r3, [pc, #364]	@ (8006638 <UART_SetConfig+0x2e4>)
 80064cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80064d4:	2b30      	cmp	r3, #48	@ 0x30
 80064d6:	d016      	beq.n	8006506 <UART_SetConfig+0x1b2>
 80064d8:	2b30      	cmp	r3, #48	@ 0x30
 80064da:	d818      	bhi.n	800650e <UART_SetConfig+0x1ba>
 80064dc:	2b20      	cmp	r3, #32
 80064de:	d00a      	beq.n	80064f6 <UART_SetConfig+0x1a2>
 80064e0:	2b20      	cmp	r3, #32
 80064e2:	d814      	bhi.n	800650e <UART_SetConfig+0x1ba>
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d002      	beq.n	80064ee <UART_SetConfig+0x19a>
 80064e8:	2b10      	cmp	r3, #16
 80064ea:	d008      	beq.n	80064fe <UART_SetConfig+0x1aa>
 80064ec:	e00f      	b.n	800650e <UART_SetConfig+0x1ba>
 80064ee:	2300      	movs	r3, #0
 80064f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064f4:	e0ad      	b.n	8006652 <UART_SetConfig+0x2fe>
 80064f6:	2302      	movs	r3, #2
 80064f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064fc:	e0a9      	b.n	8006652 <UART_SetConfig+0x2fe>
 80064fe:	2304      	movs	r3, #4
 8006500:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006504:	e0a5      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006506:	2308      	movs	r3, #8
 8006508:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800650c:	e0a1      	b.n	8006652 <UART_SetConfig+0x2fe>
 800650e:	2310      	movs	r3, #16
 8006510:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006514:	e09d      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a4a      	ldr	r2, [pc, #296]	@ (8006644 <UART_SetConfig+0x2f0>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d125      	bne.n	800656c <UART_SetConfig+0x218>
 8006520:	4b45      	ldr	r3, [pc, #276]	@ (8006638 <UART_SetConfig+0x2e4>)
 8006522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006526:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800652a:	2bc0      	cmp	r3, #192	@ 0xc0
 800652c:	d016      	beq.n	800655c <UART_SetConfig+0x208>
 800652e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006530:	d818      	bhi.n	8006564 <UART_SetConfig+0x210>
 8006532:	2b80      	cmp	r3, #128	@ 0x80
 8006534:	d00a      	beq.n	800654c <UART_SetConfig+0x1f8>
 8006536:	2b80      	cmp	r3, #128	@ 0x80
 8006538:	d814      	bhi.n	8006564 <UART_SetConfig+0x210>
 800653a:	2b00      	cmp	r3, #0
 800653c:	d002      	beq.n	8006544 <UART_SetConfig+0x1f0>
 800653e:	2b40      	cmp	r3, #64	@ 0x40
 8006540:	d008      	beq.n	8006554 <UART_SetConfig+0x200>
 8006542:	e00f      	b.n	8006564 <UART_SetConfig+0x210>
 8006544:	2300      	movs	r3, #0
 8006546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800654a:	e082      	b.n	8006652 <UART_SetConfig+0x2fe>
 800654c:	2302      	movs	r3, #2
 800654e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006552:	e07e      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006554:	2304      	movs	r3, #4
 8006556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800655a:	e07a      	b.n	8006652 <UART_SetConfig+0x2fe>
 800655c:	2308      	movs	r3, #8
 800655e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006562:	e076      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006564:	2310      	movs	r3, #16
 8006566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800656a:	e072      	b.n	8006652 <UART_SetConfig+0x2fe>
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a35      	ldr	r2, [pc, #212]	@ (8006648 <UART_SetConfig+0x2f4>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d12a      	bne.n	80065cc <UART_SetConfig+0x278>
 8006576:	4b30      	ldr	r3, [pc, #192]	@ (8006638 <UART_SetConfig+0x2e4>)
 8006578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800657c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006580:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006584:	d01a      	beq.n	80065bc <UART_SetConfig+0x268>
 8006586:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800658a:	d81b      	bhi.n	80065c4 <UART_SetConfig+0x270>
 800658c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006590:	d00c      	beq.n	80065ac <UART_SetConfig+0x258>
 8006592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006596:	d815      	bhi.n	80065c4 <UART_SetConfig+0x270>
 8006598:	2b00      	cmp	r3, #0
 800659a:	d003      	beq.n	80065a4 <UART_SetConfig+0x250>
 800659c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065a0:	d008      	beq.n	80065b4 <UART_SetConfig+0x260>
 80065a2:	e00f      	b.n	80065c4 <UART_SetConfig+0x270>
 80065a4:	2300      	movs	r3, #0
 80065a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065aa:	e052      	b.n	8006652 <UART_SetConfig+0x2fe>
 80065ac:	2302      	movs	r3, #2
 80065ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065b2:	e04e      	b.n	8006652 <UART_SetConfig+0x2fe>
 80065b4:	2304      	movs	r3, #4
 80065b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ba:	e04a      	b.n	8006652 <UART_SetConfig+0x2fe>
 80065bc:	2308      	movs	r3, #8
 80065be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065c2:	e046      	b.n	8006652 <UART_SetConfig+0x2fe>
 80065c4:	2310      	movs	r3, #16
 80065c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ca:	e042      	b.n	8006652 <UART_SetConfig+0x2fe>
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a17      	ldr	r2, [pc, #92]	@ (8006630 <UART_SetConfig+0x2dc>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d13a      	bne.n	800664c <UART_SetConfig+0x2f8>
 80065d6:	4b18      	ldr	r3, [pc, #96]	@ (8006638 <UART_SetConfig+0x2e4>)
 80065d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80065e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065e4:	d01a      	beq.n	800661c <UART_SetConfig+0x2c8>
 80065e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065ea:	d81b      	bhi.n	8006624 <UART_SetConfig+0x2d0>
 80065ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065f0:	d00c      	beq.n	800660c <UART_SetConfig+0x2b8>
 80065f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065f6:	d815      	bhi.n	8006624 <UART_SetConfig+0x2d0>
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d003      	beq.n	8006604 <UART_SetConfig+0x2b0>
 80065fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006600:	d008      	beq.n	8006614 <UART_SetConfig+0x2c0>
 8006602:	e00f      	b.n	8006624 <UART_SetConfig+0x2d0>
 8006604:	2300      	movs	r3, #0
 8006606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800660a:	e022      	b.n	8006652 <UART_SetConfig+0x2fe>
 800660c:	2302      	movs	r3, #2
 800660e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006612:	e01e      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006614:	2304      	movs	r3, #4
 8006616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800661a:	e01a      	b.n	8006652 <UART_SetConfig+0x2fe>
 800661c:	2308      	movs	r3, #8
 800661e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006622:	e016      	b.n	8006652 <UART_SetConfig+0x2fe>
 8006624:	2310      	movs	r3, #16
 8006626:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800662a:	e012      	b.n	8006652 <UART_SetConfig+0x2fe>
 800662c:	cfff69f3 	.word	0xcfff69f3
 8006630:	40008000 	.word	0x40008000
 8006634:	40013800 	.word	0x40013800
 8006638:	40021000 	.word	0x40021000
 800663c:	40004400 	.word	0x40004400
 8006640:	40004800 	.word	0x40004800
 8006644:	40004c00 	.word	0x40004c00
 8006648:	40005000 	.word	0x40005000
 800664c:	2310      	movs	r3, #16
 800664e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4aae      	ldr	r2, [pc, #696]	@ (8006910 <UART_SetConfig+0x5bc>)
 8006658:	4293      	cmp	r3, r2
 800665a:	f040 8097 	bne.w	800678c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800665e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006662:	2b08      	cmp	r3, #8
 8006664:	d823      	bhi.n	80066ae <UART_SetConfig+0x35a>
 8006666:	a201      	add	r2, pc, #4	@ (adr r2, 800666c <UART_SetConfig+0x318>)
 8006668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666c:	08006691 	.word	0x08006691
 8006670:	080066af 	.word	0x080066af
 8006674:	08006699 	.word	0x08006699
 8006678:	080066af 	.word	0x080066af
 800667c:	0800669f 	.word	0x0800669f
 8006680:	080066af 	.word	0x080066af
 8006684:	080066af 	.word	0x080066af
 8006688:	080066af 	.word	0x080066af
 800668c:	080066a7 	.word	0x080066a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006690:	f7fd fdf2 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 8006694:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006696:	e010      	b.n	80066ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006698:	4b9e      	ldr	r3, [pc, #632]	@ (8006914 <UART_SetConfig+0x5c0>)
 800669a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800669c:	e00d      	b.n	80066ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800669e:	f7fd fd7d 	bl	800419c <HAL_RCC_GetSysClockFreq>
 80066a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80066a4:	e009      	b.n	80066ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80066ac:	e005      	b.n	80066ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80066ae:	2300      	movs	r3, #0
 80066b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80066b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 8130 	beq.w	8006922 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c6:	4a94      	ldr	r2, [pc, #592]	@ (8006918 <UART_SetConfig+0x5c4>)
 80066c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066cc:	461a      	mov	r2, r3
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80066d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	685a      	ldr	r2, [r3, #4]
 80066da:	4613      	mov	r3, r2
 80066dc:	005b      	lsls	r3, r3, #1
 80066de:	4413      	add	r3, r2
 80066e0:	69ba      	ldr	r2, [r7, #24]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d305      	bcc.n	80066f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066ec:	69ba      	ldr	r2, [r7, #24]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d903      	bls.n	80066fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80066f8:	e113      	b.n	8006922 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fc:	2200      	movs	r2, #0
 80066fe:	60bb      	str	r3, [r7, #8]
 8006700:	60fa      	str	r2, [r7, #12]
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006706:	4a84      	ldr	r2, [pc, #528]	@ (8006918 <UART_SetConfig+0x5c4>)
 8006708:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800670c:	b29b      	uxth	r3, r3
 800670e:	2200      	movs	r2, #0
 8006710:	603b      	str	r3, [r7, #0]
 8006712:	607a      	str	r2, [r7, #4]
 8006714:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006718:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800671c:	f7fa fadc 	bl	8000cd8 <__aeabi_uldivmod>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4610      	mov	r0, r2
 8006726:	4619      	mov	r1, r3
 8006728:	f04f 0200 	mov.w	r2, #0
 800672c:	f04f 0300 	mov.w	r3, #0
 8006730:	020b      	lsls	r3, r1, #8
 8006732:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006736:	0202      	lsls	r2, r0, #8
 8006738:	6979      	ldr	r1, [r7, #20]
 800673a:	6849      	ldr	r1, [r1, #4]
 800673c:	0849      	lsrs	r1, r1, #1
 800673e:	2000      	movs	r0, #0
 8006740:	460c      	mov	r4, r1
 8006742:	4605      	mov	r5, r0
 8006744:	eb12 0804 	adds.w	r8, r2, r4
 8006748:	eb43 0905 	adc.w	r9, r3, r5
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	469a      	mov	sl, r3
 8006754:	4693      	mov	fp, r2
 8006756:	4652      	mov	r2, sl
 8006758:	465b      	mov	r3, fp
 800675a:	4640      	mov	r0, r8
 800675c:	4649      	mov	r1, r9
 800675e:	f7fa fabb 	bl	8000cd8 <__aeabi_uldivmod>
 8006762:	4602      	mov	r2, r0
 8006764:	460b      	mov	r3, r1
 8006766:	4613      	mov	r3, r2
 8006768:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800676a:	6a3b      	ldr	r3, [r7, #32]
 800676c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006770:	d308      	bcc.n	8006784 <UART_SetConfig+0x430>
 8006772:	6a3b      	ldr	r3, [r7, #32]
 8006774:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006778:	d204      	bcs.n	8006784 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	6a3a      	ldr	r2, [r7, #32]
 8006780:	60da      	str	r2, [r3, #12]
 8006782:	e0ce      	b.n	8006922 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800678a:	e0ca      	b.n	8006922 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	69db      	ldr	r3, [r3, #28]
 8006790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006794:	d166      	bne.n	8006864 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006796:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800679a:	2b08      	cmp	r3, #8
 800679c:	d827      	bhi.n	80067ee <UART_SetConfig+0x49a>
 800679e:	a201      	add	r2, pc, #4	@ (adr r2, 80067a4 <UART_SetConfig+0x450>)
 80067a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a4:	080067c9 	.word	0x080067c9
 80067a8:	080067d1 	.word	0x080067d1
 80067ac:	080067d9 	.word	0x080067d9
 80067b0:	080067ef 	.word	0x080067ef
 80067b4:	080067df 	.word	0x080067df
 80067b8:	080067ef 	.word	0x080067ef
 80067bc:	080067ef 	.word	0x080067ef
 80067c0:	080067ef 	.word	0x080067ef
 80067c4:	080067e7 	.word	0x080067e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067c8:	f7fd fd56 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 80067cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067ce:	e014      	b.n	80067fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067d0:	f7fd fd68 	bl	80042a4 <HAL_RCC_GetPCLK2Freq>
 80067d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067d6:	e010      	b.n	80067fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067d8:	4b4e      	ldr	r3, [pc, #312]	@ (8006914 <UART_SetConfig+0x5c0>)
 80067da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067dc:	e00d      	b.n	80067fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067de:	f7fd fcdd 	bl	800419c <HAL_RCC_GetSysClockFreq>
 80067e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067e4:	e009      	b.n	80067fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067ec:	e005      	b.n	80067fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80067f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 8090 	beq.w	8006922 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006806:	4a44      	ldr	r2, [pc, #272]	@ (8006918 <UART_SetConfig+0x5c4>)
 8006808:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800680c:	461a      	mov	r2, r3
 800680e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006810:	fbb3 f3f2 	udiv	r3, r3, r2
 8006814:	005a      	lsls	r2, r3, #1
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	085b      	lsrs	r3, r3, #1
 800681c:	441a      	add	r2, r3
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	fbb2 f3f3 	udiv	r3, r2, r3
 8006826:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	2b0f      	cmp	r3, #15
 800682c:	d916      	bls.n	800685c <UART_SetConfig+0x508>
 800682e:	6a3b      	ldr	r3, [r7, #32]
 8006830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006834:	d212      	bcs.n	800685c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	b29b      	uxth	r3, r3
 800683a:	f023 030f 	bic.w	r3, r3, #15
 800683e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006840:	6a3b      	ldr	r3, [r7, #32]
 8006842:	085b      	lsrs	r3, r3, #1
 8006844:	b29b      	uxth	r3, r3
 8006846:	f003 0307 	and.w	r3, r3, #7
 800684a:	b29a      	uxth	r2, r3
 800684c:	8bfb      	ldrh	r3, [r7, #30]
 800684e:	4313      	orrs	r3, r2
 8006850:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	8bfa      	ldrh	r2, [r7, #30]
 8006858:	60da      	str	r2, [r3, #12]
 800685a:	e062      	b.n	8006922 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006862:	e05e      	b.n	8006922 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006864:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006868:	2b08      	cmp	r3, #8
 800686a:	d828      	bhi.n	80068be <UART_SetConfig+0x56a>
 800686c:	a201      	add	r2, pc, #4	@ (adr r2, 8006874 <UART_SetConfig+0x520>)
 800686e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006872:	bf00      	nop
 8006874:	08006899 	.word	0x08006899
 8006878:	080068a1 	.word	0x080068a1
 800687c:	080068a9 	.word	0x080068a9
 8006880:	080068bf 	.word	0x080068bf
 8006884:	080068af 	.word	0x080068af
 8006888:	080068bf 	.word	0x080068bf
 800688c:	080068bf 	.word	0x080068bf
 8006890:	080068bf 	.word	0x080068bf
 8006894:	080068b7 	.word	0x080068b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006898:	f7fd fcee 	bl	8004278 <HAL_RCC_GetPCLK1Freq>
 800689c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800689e:	e014      	b.n	80068ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068a0:	f7fd fd00 	bl	80042a4 <HAL_RCC_GetPCLK2Freq>
 80068a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80068a6:	e010      	b.n	80068ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006914 <UART_SetConfig+0x5c0>)
 80068aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068ac:	e00d      	b.n	80068ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ae:	f7fd fc75 	bl	800419c <HAL_RCC_GetSysClockFreq>
 80068b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80068b4:	e009      	b.n	80068ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068bc:	e005      	b.n	80068ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80068c8:	bf00      	nop
    }

    if (pclk != 0U)
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d028      	beq.n	8006922 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d4:	4a10      	ldr	r2, [pc, #64]	@ (8006918 <UART_SetConfig+0x5c4>)
 80068d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068da:	461a      	mov	r2, r3
 80068dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068de:	fbb3 f2f2 	udiv	r2, r3, r2
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	085b      	lsrs	r3, r3, #1
 80068e8:	441a      	add	r2, r3
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f4:	6a3b      	ldr	r3, [r7, #32]
 80068f6:	2b0f      	cmp	r3, #15
 80068f8:	d910      	bls.n	800691c <UART_SetConfig+0x5c8>
 80068fa:	6a3b      	ldr	r3, [r7, #32]
 80068fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006900:	d20c      	bcs.n	800691c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	b29a      	uxth	r2, r3
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	60da      	str	r2, [r3, #12]
 800690c:	e009      	b.n	8006922 <UART_SetConfig+0x5ce>
 800690e:	bf00      	nop
 8006910:	40008000 	.word	0x40008000
 8006914:	00f42400 	.word	0x00f42400
 8006918:	0800ca28 	.word	0x0800ca28
      }
      else
      {
        ret = HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2201      	movs	r2, #1
 8006926:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2201      	movs	r2, #1
 800692e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	2200      	movs	r2, #0
 8006936:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	2200      	movs	r2, #0
 800693c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800693e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006942:	4618      	mov	r0, r3
 8006944:	3730      	adds	r7, #48	@ 0x30
 8006946:	46bd      	mov	sp, r7
 8006948:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800694c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006958:	f003 0308 	and.w	r3, r3, #8
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00a      	beq.n	8006976 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	430a      	orrs	r2, r1
 8006974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d00a      	beq.n	8006998 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	430a      	orrs	r2, r1
 8006996:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699c:	f003 0302 	and.w	r3, r3, #2
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d00a      	beq.n	80069ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069be:	f003 0304 	and.w	r3, r3, #4
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00a      	beq.n	80069dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	430a      	orrs	r2, r1
 80069da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e0:	f003 0310 	and.w	r3, r3, #16
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00a      	beq.n	80069fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	430a      	orrs	r2, r1
 80069fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a02:	f003 0320 	and.w	r3, r3, #32
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00a      	beq.n	8006a20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	430a      	orrs	r2, r1
 8006a1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d01a      	beq.n	8006a62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	430a      	orrs	r2, r1
 8006a40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a4a:	d10a      	bne.n	8006a62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00a      	beq.n	8006a84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	430a      	orrs	r2, r1
 8006a82:	605a      	str	r2, [r3, #4]
  }
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b098      	sub	sp, #96	@ 0x60
 8006a94:	af02      	add	r7, sp, #8
 8006a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006aa0:	f7fb fd7e 	bl	80025a0 <HAL_GetTick>
 8006aa4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0308 	and.w	r3, r3, #8
 8006ab0:	2b08      	cmp	r3, #8
 8006ab2:	d12f      	bne.n	8006b14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ab4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ab8:	9300      	str	r3, [sp, #0]
 8006aba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006abc:	2200      	movs	r2, #0
 8006abe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f88e 	bl	8006be4 <UART_WaitOnFlagUntilTimeout>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d022      	beq.n	8006b14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad6:	e853 3f00 	ldrex	r3, [r3]
 8006ada:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ae2:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	461a      	mov	r2, r3
 8006aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006aec:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006af2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006af4:	e841 2300 	strex	r3, r2, [r1]
 8006af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d1e6      	bne.n	8006ace <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2220      	movs	r2, #32
 8006b04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b10:	2303      	movs	r3, #3
 8006b12:	e063      	b.n	8006bdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 0304 	and.w	r3, r3, #4
 8006b1e:	2b04      	cmp	r3, #4
 8006b20:	d149      	bne.n	8006bb6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 f857 	bl	8006be4 <UART_WaitOnFlagUntilTimeout>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d03c      	beq.n	8006bb6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	e853 3f00 	ldrex	r3, [r3]
 8006b48:	623b      	str	r3, [r7, #32]
   return(result);
 8006b4a:	6a3b      	ldr	r3, [r7, #32]
 8006b4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	461a      	mov	r2, r3
 8006b58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b62:	e841 2300 	strex	r3, r2, [r1]
 8006b66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1e6      	bne.n	8006b3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3308      	adds	r3, #8
 8006b74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f023 0301 	bic.w	r3, r3, #1
 8006b84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	3308      	adds	r3, #8
 8006b8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b8e:	61fa      	str	r2, [r7, #28]
 8006b90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b92:	69b9      	ldr	r1, [r7, #24]
 8006b94:	69fa      	ldr	r2, [r7, #28]
 8006b96:	e841 2300 	strex	r3, r2, [r1]
 8006b9a:	617b      	str	r3, [r7, #20]
   return(result);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d1e5      	bne.n	8006b6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2220      	movs	r2, #32
 8006ba6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e012      	b.n	8006bdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2220      	movs	r2, #32
 8006bba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2220      	movs	r2, #32
 8006bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3758      	adds	r7, #88	@ 0x58
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	603b      	str	r3, [r7, #0]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bf4:	e04f      	b.n	8006c96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfc:	d04b      	beq.n	8006c96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bfe:	f7fb fccf 	bl	80025a0 <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	69ba      	ldr	r2, [r7, #24]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d302      	bcc.n	8006c14 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d101      	bne.n	8006c18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e04e      	b.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 0304 	and.w	r3, r3, #4
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d037      	beq.n	8006c96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2b80      	cmp	r3, #128	@ 0x80
 8006c2a:	d034      	beq.n	8006c96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2b40      	cmp	r3, #64	@ 0x40
 8006c30:	d031      	beq.n	8006c96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	69db      	ldr	r3, [r3, #28]
 8006c38:	f003 0308 	and.w	r3, r3, #8
 8006c3c:	2b08      	cmp	r3, #8
 8006c3e:	d110      	bne.n	8006c62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2208      	movs	r2, #8
 8006c46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 f838 	bl	8006cbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2208      	movs	r2, #8
 8006c52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e029      	b.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69db      	ldr	r3, [r3, #28]
 8006c68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c70:	d111      	bne.n	8006c96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	f000 f81e 	bl	8006cbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2220      	movs	r2, #32
 8006c86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e00f      	b.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	69da      	ldr	r2, [r3, #28]
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	bf0c      	ite	eq
 8006ca6:	2301      	moveq	r3, #1
 8006ca8:	2300      	movne	r3, #0
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	461a      	mov	r2, r3
 8006cae:	79fb      	ldrb	r3, [r7, #7]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d0a0      	beq.n	8006bf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b095      	sub	sp, #84	@ 0x54
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cce:	e853 3f00 	ldrex	r3, [r3]
 8006cd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ce4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ce6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cec:	e841 2300 	strex	r3, r2, [r1]
 8006cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1e6      	bne.n	8006cc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	3308      	adds	r3, #8
 8006cfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	e853 3f00 	ldrex	r3, [r3]
 8006d06:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d0e:	f023 0301 	bic.w	r3, r3, #1
 8006d12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	3308      	adds	r3, #8
 8006d1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d24:	e841 2300 	strex	r3, r2, [r1]
 8006d28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1e3      	bne.n	8006cf8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d118      	bne.n	8006d6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	e853 3f00 	ldrex	r3, [r3]
 8006d44:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	f023 0310 	bic.w	r3, r3, #16
 8006d4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	461a      	mov	r2, r3
 8006d54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d56:	61bb      	str	r3, [r7, #24]
 8006d58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5a:	6979      	ldr	r1, [r7, #20]
 8006d5c:	69ba      	ldr	r2, [r7, #24]
 8006d5e:	e841 2300 	strex	r3, r2, [r1]
 8006d62:	613b      	str	r3, [r7, #16]
   return(result);
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d1e6      	bne.n	8006d38 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2220      	movs	r2, #32
 8006d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006d7e:	bf00      	nop
 8006d80:	3754      	adds	r7, #84	@ 0x54
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr

08006d8a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b085      	sub	sp, #20
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d101      	bne.n	8006da0 <HAL_UARTEx_DisableFifoMode+0x16>
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	e027      	b.n	8006df0 <HAL_UARTEx_DisableFifoMode+0x66>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2224      	movs	r2, #36	@ 0x24
 8006dac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f022 0201 	bic.w	r2, r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006dce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2220      	movs	r2, #32
 8006de2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3714      	adds	r7, #20
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d101      	bne.n	8006e14 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006e10:	2302      	movs	r3, #2
 8006e12:	e02d      	b.n	8006e70 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2224      	movs	r2, #36	@ 0x24
 8006e20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f022 0201 	bic.w	r2, r2, #1
 8006e3a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	683a      	ldr	r2, [r7, #0]
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 f84f 	bl	8006ef4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2220      	movs	r2, #32
 8006e62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d101      	bne.n	8006e90 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e8c:	2302      	movs	r3, #2
 8006e8e:	e02d      	b.n	8006eec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2224      	movs	r2, #36	@ 0x24
 8006e9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f022 0201 	bic.w	r2, r2, #1
 8006eb6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	430a      	orrs	r2, r1
 8006eca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 f811 	bl	8006ef4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2220      	movs	r2, #32
 8006ede:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d108      	bne.n	8006f16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006f14:	e031      	b.n	8006f7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006f16:	2308      	movs	r3, #8
 8006f18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006f1a:	2308      	movs	r3, #8
 8006f1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	0e5b      	lsrs	r3, r3, #25
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	f003 0307 	and.w	r3, r3, #7
 8006f2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	0f5b      	lsrs	r3, r3, #29
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	f003 0307 	and.w	r3, r3, #7
 8006f3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f3e:	7bbb      	ldrb	r3, [r7, #14]
 8006f40:	7b3a      	ldrb	r2, [r7, #12]
 8006f42:	4911      	ldr	r1, [pc, #68]	@ (8006f88 <UARTEx_SetNbDataToProcess+0x94>)
 8006f44:	5c8a      	ldrb	r2, [r1, r2]
 8006f46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f4a:	7b3a      	ldrb	r2, [r7, #12]
 8006f4c:	490f      	ldr	r1, [pc, #60]	@ (8006f8c <UARTEx_SetNbDataToProcess+0x98>)
 8006f4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f50:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f5c:	7bfb      	ldrb	r3, [r7, #15]
 8006f5e:	7b7a      	ldrb	r2, [r7, #13]
 8006f60:	4909      	ldr	r1, [pc, #36]	@ (8006f88 <UARTEx_SetNbDataToProcess+0x94>)
 8006f62:	5c8a      	ldrb	r2, [r1, r2]
 8006f64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f68:	7b7a      	ldrb	r2, [r7, #13]
 8006f6a:	4908      	ldr	r1, [pc, #32]	@ (8006f8c <UARTEx_SetNbDataToProcess+0x98>)
 8006f6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f72:	b29a      	uxth	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006f7a:	bf00      	nop
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	0800ca40 	.word	0x0800ca40
 8006f8c:	0800ca48 	.word	0x0800ca48

08006f90 <__cvt>:
 8006f90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f94:	ec57 6b10 	vmov	r6, r7, d0
 8006f98:	2f00      	cmp	r7, #0
 8006f9a:	460c      	mov	r4, r1
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	463b      	mov	r3, r7
 8006fa0:	bfbb      	ittet	lt
 8006fa2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006fa6:	461f      	movlt	r7, r3
 8006fa8:	2300      	movge	r3, #0
 8006faa:	232d      	movlt	r3, #45	@ 0x2d
 8006fac:	700b      	strb	r3, [r1, #0]
 8006fae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fb0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006fb4:	4691      	mov	r9, r2
 8006fb6:	f023 0820 	bic.w	r8, r3, #32
 8006fba:	bfbc      	itt	lt
 8006fbc:	4632      	movlt	r2, r6
 8006fbe:	4616      	movlt	r6, r2
 8006fc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006fc4:	d005      	beq.n	8006fd2 <__cvt+0x42>
 8006fc6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006fca:	d100      	bne.n	8006fce <__cvt+0x3e>
 8006fcc:	3401      	adds	r4, #1
 8006fce:	2102      	movs	r1, #2
 8006fd0:	e000      	b.n	8006fd4 <__cvt+0x44>
 8006fd2:	2103      	movs	r1, #3
 8006fd4:	ab03      	add	r3, sp, #12
 8006fd6:	9301      	str	r3, [sp, #4]
 8006fd8:	ab02      	add	r3, sp, #8
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	ec47 6b10 	vmov	d0, r6, r7
 8006fe0:	4653      	mov	r3, sl
 8006fe2:	4622      	mov	r2, r4
 8006fe4:	f001 f870 	bl	80080c8 <_dtoa_r>
 8006fe8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006fec:	4605      	mov	r5, r0
 8006fee:	d119      	bne.n	8007024 <__cvt+0x94>
 8006ff0:	f019 0f01 	tst.w	r9, #1
 8006ff4:	d00e      	beq.n	8007014 <__cvt+0x84>
 8006ff6:	eb00 0904 	add.w	r9, r0, r4
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	4630      	mov	r0, r6
 8007000:	4639      	mov	r1, r7
 8007002:	f7f9 fd89 	bl	8000b18 <__aeabi_dcmpeq>
 8007006:	b108      	cbz	r0, 800700c <__cvt+0x7c>
 8007008:	f8cd 900c 	str.w	r9, [sp, #12]
 800700c:	2230      	movs	r2, #48	@ 0x30
 800700e:	9b03      	ldr	r3, [sp, #12]
 8007010:	454b      	cmp	r3, r9
 8007012:	d31e      	bcc.n	8007052 <__cvt+0xc2>
 8007014:	9b03      	ldr	r3, [sp, #12]
 8007016:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007018:	1b5b      	subs	r3, r3, r5
 800701a:	4628      	mov	r0, r5
 800701c:	6013      	str	r3, [r2, #0]
 800701e:	b004      	add	sp, #16
 8007020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007024:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007028:	eb00 0904 	add.w	r9, r0, r4
 800702c:	d1e5      	bne.n	8006ffa <__cvt+0x6a>
 800702e:	7803      	ldrb	r3, [r0, #0]
 8007030:	2b30      	cmp	r3, #48	@ 0x30
 8007032:	d10a      	bne.n	800704a <__cvt+0xba>
 8007034:	2200      	movs	r2, #0
 8007036:	2300      	movs	r3, #0
 8007038:	4630      	mov	r0, r6
 800703a:	4639      	mov	r1, r7
 800703c:	f7f9 fd6c 	bl	8000b18 <__aeabi_dcmpeq>
 8007040:	b918      	cbnz	r0, 800704a <__cvt+0xba>
 8007042:	f1c4 0401 	rsb	r4, r4, #1
 8007046:	f8ca 4000 	str.w	r4, [sl]
 800704a:	f8da 3000 	ldr.w	r3, [sl]
 800704e:	4499      	add	r9, r3
 8007050:	e7d3      	b.n	8006ffa <__cvt+0x6a>
 8007052:	1c59      	adds	r1, r3, #1
 8007054:	9103      	str	r1, [sp, #12]
 8007056:	701a      	strb	r2, [r3, #0]
 8007058:	e7d9      	b.n	800700e <__cvt+0x7e>

0800705a <__exponent>:
 800705a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800705c:	2900      	cmp	r1, #0
 800705e:	bfba      	itte	lt
 8007060:	4249      	neglt	r1, r1
 8007062:	232d      	movlt	r3, #45	@ 0x2d
 8007064:	232b      	movge	r3, #43	@ 0x2b
 8007066:	2909      	cmp	r1, #9
 8007068:	7002      	strb	r2, [r0, #0]
 800706a:	7043      	strb	r3, [r0, #1]
 800706c:	dd29      	ble.n	80070c2 <__exponent+0x68>
 800706e:	f10d 0307 	add.w	r3, sp, #7
 8007072:	461d      	mov	r5, r3
 8007074:	270a      	movs	r7, #10
 8007076:	461a      	mov	r2, r3
 8007078:	fbb1 f6f7 	udiv	r6, r1, r7
 800707c:	fb07 1416 	mls	r4, r7, r6, r1
 8007080:	3430      	adds	r4, #48	@ 0x30
 8007082:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007086:	460c      	mov	r4, r1
 8007088:	2c63      	cmp	r4, #99	@ 0x63
 800708a:	f103 33ff 	add.w	r3, r3, #4294967295
 800708e:	4631      	mov	r1, r6
 8007090:	dcf1      	bgt.n	8007076 <__exponent+0x1c>
 8007092:	3130      	adds	r1, #48	@ 0x30
 8007094:	1e94      	subs	r4, r2, #2
 8007096:	f803 1c01 	strb.w	r1, [r3, #-1]
 800709a:	1c41      	adds	r1, r0, #1
 800709c:	4623      	mov	r3, r4
 800709e:	42ab      	cmp	r3, r5
 80070a0:	d30a      	bcc.n	80070b8 <__exponent+0x5e>
 80070a2:	f10d 0309 	add.w	r3, sp, #9
 80070a6:	1a9b      	subs	r3, r3, r2
 80070a8:	42ac      	cmp	r4, r5
 80070aa:	bf88      	it	hi
 80070ac:	2300      	movhi	r3, #0
 80070ae:	3302      	adds	r3, #2
 80070b0:	4403      	add	r3, r0
 80070b2:	1a18      	subs	r0, r3, r0
 80070b4:	b003      	add	sp, #12
 80070b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80070bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80070c0:	e7ed      	b.n	800709e <__exponent+0x44>
 80070c2:	2330      	movs	r3, #48	@ 0x30
 80070c4:	3130      	adds	r1, #48	@ 0x30
 80070c6:	7083      	strb	r3, [r0, #2]
 80070c8:	70c1      	strb	r1, [r0, #3]
 80070ca:	1d03      	adds	r3, r0, #4
 80070cc:	e7f1      	b.n	80070b2 <__exponent+0x58>
	...

080070d0 <_printf_float>:
 80070d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d4:	b08d      	sub	sp, #52	@ 0x34
 80070d6:	460c      	mov	r4, r1
 80070d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80070dc:	4616      	mov	r6, r2
 80070de:	461f      	mov	r7, r3
 80070e0:	4605      	mov	r5, r0
 80070e2:	f000 fee9 	bl	8007eb8 <_localeconv_r>
 80070e6:	6803      	ldr	r3, [r0, #0]
 80070e8:	9304      	str	r3, [sp, #16]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7f9 f8e8 	bl	80002c0 <strlen>
 80070f0:	2300      	movs	r3, #0
 80070f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80070f4:	f8d8 3000 	ldr.w	r3, [r8]
 80070f8:	9005      	str	r0, [sp, #20]
 80070fa:	3307      	adds	r3, #7
 80070fc:	f023 0307 	bic.w	r3, r3, #7
 8007100:	f103 0208 	add.w	r2, r3, #8
 8007104:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007108:	f8d4 b000 	ldr.w	fp, [r4]
 800710c:	f8c8 2000 	str.w	r2, [r8]
 8007110:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007114:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007118:	9307      	str	r3, [sp, #28]
 800711a:	f8cd 8018 	str.w	r8, [sp, #24]
 800711e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007122:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007126:	4b9c      	ldr	r3, [pc, #624]	@ (8007398 <_printf_float+0x2c8>)
 8007128:	f04f 32ff 	mov.w	r2, #4294967295
 800712c:	f7f9 fd26 	bl	8000b7c <__aeabi_dcmpun>
 8007130:	bb70      	cbnz	r0, 8007190 <_printf_float+0xc0>
 8007132:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007136:	4b98      	ldr	r3, [pc, #608]	@ (8007398 <_printf_float+0x2c8>)
 8007138:	f04f 32ff 	mov.w	r2, #4294967295
 800713c:	f7f9 fd00 	bl	8000b40 <__aeabi_dcmple>
 8007140:	bb30      	cbnz	r0, 8007190 <_printf_float+0xc0>
 8007142:	2200      	movs	r2, #0
 8007144:	2300      	movs	r3, #0
 8007146:	4640      	mov	r0, r8
 8007148:	4649      	mov	r1, r9
 800714a:	f7f9 fcef 	bl	8000b2c <__aeabi_dcmplt>
 800714e:	b110      	cbz	r0, 8007156 <_printf_float+0x86>
 8007150:	232d      	movs	r3, #45	@ 0x2d
 8007152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007156:	4a91      	ldr	r2, [pc, #580]	@ (800739c <_printf_float+0x2cc>)
 8007158:	4b91      	ldr	r3, [pc, #580]	@ (80073a0 <_printf_float+0x2d0>)
 800715a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800715e:	bf8c      	ite	hi
 8007160:	4690      	movhi	r8, r2
 8007162:	4698      	movls	r8, r3
 8007164:	2303      	movs	r3, #3
 8007166:	6123      	str	r3, [r4, #16]
 8007168:	f02b 0304 	bic.w	r3, fp, #4
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	f04f 0900 	mov.w	r9, #0
 8007172:	9700      	str	r7, [sp, #0]
 8007174:	4633      	mov	r3, r6
 8007176:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007178:	4621      	mov	r1, r4
 800717a:	4628      	mov	r0, r5
 800717c:	f000 f9d2 	bl	8007524 <_printf_common>
 8007180:	3001      	adds	r0, #1
 8007182:	f040 808d 	bne.w	80072a0 <_printf_float+0x1d0>
 8007186:	f04f 30ff 	mov.w	r0, #4294967295
 800718a:	b00d      	add	sp, #52	@ 0x34
 800718c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007190:	4642      	mov	r2, r8
 8007192:	464b      	mov	r3, r9
 8007194:	4640      	mov	r0, r8
 8007196:	4649      	mov	r1, r9
 8007198:	f7f9 fcf0 	bl	8000b7c <__aeabi_dcmpun>
 800719c:	b140      	cbz	r0, 80071b0 <_printf_float+0xe0>
 800719e:	464b      	mov	r3, r9
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	bfbc      	itt	lt
 80071a4:	232d      	movlt	r3, #45	@ 0x2d
 80071a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80071aa:	4a7e      	ldr	r2, [pc, #504]	@ (80073a4 <_printf_float+0x2d4>)
 80071ac:	4b7e      	ldr	r3, [pc, #504]	@ (80073a8 <_printf_float+0x2d8>)
 80071ae:	e7d4      	b.n	800715a <_printf_float+0x8a>
 80071b0:	6863      	ldr	r3, [r4, #4]
 80071b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80071b6:	9206      	str	r2, [sp, #24]
 80071b8:	1c5a      	adds	r2, r3, #1
 80071ba:	d13b      	bne.n	8007234 <_printf_float+0x164>
 80071bc:	2306      	movs	r3, #6
 80071be:	6063      	str	r3, [r4, #4]
 80071c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80071c4:	2300      	movs	r3, #0
 80071c6:	6022      	str	r2, [r4, #0]
 80071c8:	9303      	str	r3, [sp, #12]
 80071ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80071cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80071d0:	ab09      	add	r3, sp, #36	@ 0x24
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	6861      	ldr	r1, [r4, #4]
 80071d6:	ec49 8b10 	vmov	d0, r8, r9
 80071da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80071de:	4628      	mov	r0, r5
 80071e0:	f7ff fed6 	bl	8006f90 <__cvt>
 80071e4:	9b06      	ldr	r3, [sp, #24]
 80071e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071e8:	2b47      	cmp	r3, #71	@ 0x47
 80071ea:	4680      	mov	r8, r0
 80071ec:	d129      	bne.n	8007242 <_printf_float+0x172>
 80071ee:	1cc8      	adds	r0, r1, #3
 80071f0:	db02      	blt.n	80071f8 <_printf_float+0x128>
 80071f2:	6863      	ldr	r3, [r4, #4]
 80071f4:	4299      	cmp	r1, r3
 80071f6:	dd41      	ble.n	800727c <_printf_float+0x1ac>
 80071f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80071fc:	fa5f fa8a 	uxtb.w	sl, sl
 8007200:	3901      	subs	r1, #1
 8007202:	4652      	mov	r2, sl
 8007204:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007208:	9109      	str	r1, [sp, #36]	@ 0x24
 800720a:	f7ff ff26 	bl	800705a <__exponent>
 800720e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007210:	1813      	adds	r3, r2, r0
 8007212:	2a01      	cmp	r2, #1
 8007214:	4681      	mov	r9, r0
 8007216:	6123      	str	r3, [r4, #16]
 8007218:	dc02      	bgt.n	8007220 <_printf_float+0x150>
 800721a:	6822      	ldr	r2, [r4, #0]
 800721c:	07d2      	lsls	r2, r2, #31
 800721e:	d501      	bpl.n	8007224 <_printf_float+0x154>
 8007220:	3301      	adds	r3, #1
 8007222:	6123      	str	r3, [r4, #16]
 8007224:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007228:	2b00      	cmp	r3, #0
 800722a:	d0a2      	beq.n	8007172 <_printf_float+0xa2>
 800722c:	232d      	movs	r3, #45	@ 0x2d
 800722e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007232:	e79e      	b.n	8007172 <_printf_float+0xa2>
 8007234:	9a06      	ldr	r2, [sp, #24]
 8007236:	2a47      	cmp	r2, #71	@ 0x47
 8007238:	d1c2      	bne.n	80071c0 <_printf_float+0xf0>
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1c0      	bne.n	80071c0 <_printf_float+0xf0>
 800723e:	2301      	movs	r3, #1
 8007240:	e7bd      	b.n	80071be <_printf_float+0xee>
 8007242:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007246:	d9db      	bls.n	8007200 <_printf_float+0x130>
 8007248:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800724c:	d118      	bne.n	8007280 <_printf_float+0x1b0>
 800724e:	2900      	cmp	r1, #0
 8007250:	6863      	ldr	r3, [r4, #4]
 8007252:	dd0b      	ble.n	800726c <_printf_float+0x19c>
 8007254:	6121      	str	r1, [r4, #16]
 8007256:	b913      	cbnz	r3, 800725e <_printf_float+0x18e>
 8007258:	6822      	ldr	r2, [r4, #0]
 800725a:	07d0      	lsls	r0, r2, #31
 800725c:	d502      	bpl.n	8007264 <_printf_float+0x194>
 800725e:	3301      	adds	r3, #1
 8007260:	440b      	add	r3, r1
 8007262:	6123      	str	r3, [r4, #16]
 8007264:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007266:	f04f 0900 	mov.w	r9, #0
 800726a:	e7db      	b.n	8007224 <_printf_float+0x154>
 800726c:	b913      	cbnz	r3, 8007274 <_printf_float+0x1a4>
 800726e:	6822      	ldr	r2, [r4, #0]
 8007270:	07d2      	lsls	r2, r2, #31
 8007272:	d501      	bpl.n	8007278 <_printf_float+0x1a8>
 8007274:	3302      	adds	r3, #2
 8007276:	e7f4      	b.n	8007262 <_printf_float+0x192>
 8007278:	2301      	movs	r3, #1
 800727a:	e7f2      	b.n	8007262 <_printf_float+0x192>
 800727c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007280:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007282:	4299      	cmp	r1, r3
 8007284:	db05      	blt.n	8007292 <_printf_float+0x1c2>
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	6121      	str	r1, [r4, #16]
 800728a:	07d8      	lsls	r0, r3, #31
 800728c:	d5ea      	bpl.n	8007264 <_printf_float+0x194>
 800728e:	1c4b      	adds	r3, r1, #1
 8007290:	e7e7      	b.n	8007262 <_printf_float+0x192>
 8007292:	2900      	cmp	r1, #0
 8007294:	bfd4      	ite	le
 8007296:	f1c1 0202 	rsble	r2, r1, #2
 800729a:	2201      	movgt	r2, #1
 800729c:	4413      	add	r3, r2
 800729e:	e7e0      	b.n	8007262 <_printf_float+0x192>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	055a      	lsls	r2, r3, #21
 80072a4:	d407      	bmi.n	80072b6 <_printf_float+0x1e6>
 80072a6:	6923      	ldr	r3, [r4, #16]
 80072a8:	4642      	mov	r2, r8
 80072aa:	4631      	mov	r1, r6
 80072ac:	4628      	mov	r0, r5
 80072ae:	47b8      	blx	r7
 80072b0:	3001      	adds	r0, #1
 80072b2:	d12b      	bne.n	800730c <_printf_float+0x23c>
 80072b4:	e767      	b.n	8007186 <_printf_float+0xb6>
 80072b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80072ba:	f240 80dd 	bls.w	8007478 <_printf_float+0x3a8>
 80072be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80072c2:	2200      	movs	r2, #0
 80072c4:	2300      	movs	r3, #0
 80072c6:	f7f9 fc27 	bl	8000b18 <__aeabi_dcmpeq>
 80072ca:	2800      	cmp	r0, #0
 80072cc:	d033      	beq.n	8007336 <_printf_float+0x266>
 80072ce:	4a37      	ldr	r2, [pc, #220]	@ (80073ac <_printf_float+0x2dc>)
 80072d0:	2301      	movs	r3, #1
 80072d2:	4631      	mov	r1, r6
 80072d4:	4628      	mov	r0, r5
 80072d6:	47b8      	blx	r7
 80072d8:	3001      	adds	r0, #1
 80072da:	f43f af54 	beq.w	8007186 <_printf_float+0xb6>
 80072de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80072e2:	4543      	cmp	r3, r8
 80072e4:	db02      	blt.n	80072ec <_printf_float+0x21c>
 80072e6:	6823      	ldr	r3, [r4, #0]
 80072e8:	07d8      	lsls	r0, r3, #31
 80072ea:	d50f      	bpl.n	800730c <_printf_float+0x23c>
 80072ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072f0:	4631      	mov	r1, r6
 80072f2:	4628      	mov	r0, r5
 80072f4:	47b8      	blx	r7
 80072f6:	3001      	adds	r0, #1
 80072f8:	f43f af45 	beq.w	8007186 <_printf_float+0xb6>
 80072fc:	f04f 0900 	mov.w	r9, #0
 8007300:	f108 38ff 	add.w	r8, r8, #4294967295
 8007304:	f104 0a1a 	add.w	sl, r4, #26
 8007308:	45c8      	cmp	r8, r9
 800730a:	dc09      	bgt.n	8007320 <_printf_float+0x250>
 800730c:	6823      	ldr	r3, [r4, #0]
 800730e:	079b      	lsls	r3, r3, #30
 8007310:	f100 8103 	bmi.w	800751a <_printf_float+0x44a>
 8007314:	68e0      	ldr	r0, [r4, #12]
 8007316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007318:	4298      	cmp	r0, r3
 800731a:	bfb8      	it	lt
 800731c:	4618      	movlt	r0, r3
 800731e:	e734      	b.n	800718a <_printf_float+0xba>
 8007320:	2301      	movs	r3, #1
 8007322:	4652      	mov	r2, sl
 8007324:	4631      	mov	r1, r6
 8007326:	4628      	mov	r0, r5
 8007328:	47b8      	blx	r7
 800732a:	3001      	adds	r0, #1
 800732c:	f43f af2b 	beq.w	8007186 <_printf_float+0xb6>
 8007330:	f109 0901 	add.w	r9, r9, #1
 8007334:	e7e8      	b.n	8007308 <_printf_float+0x238>
 8007336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007338:	2b00      	cmp	r3, #0
 800733a:	dc39      	bgt.n	80073b0 <_printf_float+0x2e0>
 800733c:	4a1b      	ldr	r2, [pc, #108]	@ (80073ac <_printf_float+0x2dc>)
 800733e:	2301      	movs	r3, #1
 8007340:	4631      	mov	r1, r6
 8007342:	4628      	mov	r0, r5
 8007344:	47b8      	blx	r7
 8007346:	3001      	adds	r0, #1
 8007348:	f43f af1d 	beq.w	8007186 <_printf_float+0xb6>
 800734c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007350:	ea59 0303 	orrs.w	r3, r9, r3
 8007354:	d102      	bne.n	800735c <_printf_float+0x28c>
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	07d9      	lsls	r1, r3, #31
 800735a:	d5d7      	bpl.n	800730c <_printf_float+0x23c>
 800735c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007360:	4631      	mov	r1, r6
 8007362:	4628      	mov	r0, r5
 8007364:	47b8      	blx	r7
 8007366:	3001      	adds	r0, #1
 8007368:	f43f af0d 	beq.w	8007186 <_printf_float+0xb6>
 800736c:	f04f 0a00 	mov.w	sl, #0
 8007370:	f104 0b1a 	add.w	fp, r4, #26
 8007374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007376:	425b      	negs	r3, r3
 8007378:	4553      	cmp	r3, sl
 800737a:	dc01      	bgt.n	8007380 <_printf_float+0x2b0>
 800737c:	464b      	mov	r3, r9
 800737e:	e793      	b.n	80072a8 <_printf_float+0x1d8>
 8007380:	2301      	movs	r3, #1
 8007382:	465a      	mov	r2, fp
 8007384:	4631      	mov	r1, r6
 8007386:	4628      	mov	r0, r5
 8007388:	47b8      	blx	r7
 800738a:	3001      	adds	r0, #1
 800738c:	f43f aefb 	beq.w	8007186 <_printf_float+0xb6>
 8007390:	f10a 0a01 	add.w	sl, sl, #1
 8007394:	e7ee      	b.n	8007374 <_printf_float+0x2a4>
 8007396:	bf00      	nop
 8007398:	7fefffff 	.word	0x7fefffff
 800739c:	0800ca54 	.word	0x0800ca54
 80073a0:	0800ca50 	.word	0x0800ca50
 80073a4:	0800ca5c 	.word	0x0800ca5c
 80073a8:	0800ca58 	.word	0x0800ca58
 80073ac:	0800ca60 	.word	0x0800ca60
 80073b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80073b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80073b6:	4553      	cmp	r3, sl
 80073b8:	bfa8      	it	ge
 80073ba:	4653      	movge	r3, sl
 80073bc:	2b00      	cmp	r3, #0
 80073be:	4699      	mov	r9, r3
 80073c0:	dc36      	bgt.n	8007430 <_printf_float+0x360>
 80073c2:	f04f 0b00 	mov.w	fp, #0
 80073c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073ca:	f104 021a 	add.w	r2, r4, #26
 80073ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80073d0:	9306      	str	r3, [sp, #24]
 80073d2:	eba3 0309 	sub.w	r3, r3, r9
 80073d6:	455b      	cmp	r3, fp
 80073d8:	dc31      	bgt.n	800743e <_printf_float+0x36e>
 80073da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073dc:	459a      	cmp	sl, r3
 80073de:	dc3a      	bgt.n	8007456 <_printf_float+0x386>
 80073e0:	6823      	ldr	r3, [r4, #0]
 80073e2:	07da      	lsls	r2, r3, #31
 80073e4:	d437      	bmi.n	8007456 <_printf_float+0x386>
 80073e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073e8:	ebaa 0903 	sub.w	r9, sl, r3
 80073ec:	9b06      	ldr	r3, [sp, #24]
 80073ee:	ebaa 0303 	sub.w	r3, sl, r3
 80073f2:	4599      	cmp	r9, r3
 80073f4:	bfa8      	it	ge
 80073f6:	4699      	movge	r9, r3
 80073f8:	f1b9 0f00 	cmp.w	r9, #0
 80073fc:	dc33      	bgt.n	8007466 <_printf_float+0x396>
 80073fe:	f04f 0800 	mov.w	r8, #0
 8007402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007406:	f104 0b1a 	add.w	fp, r4, #26
 800740a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740c:	ebaa 0303 	sub.w	r3, sl, r3
 8007410:	eba3 0309 	sub.w	r3, r3, r9
 8007414:	4543      	cmp	r3, r8
 8007416:	f77f af79 	ble.w	800730c <_printf_float+0x23c>
 800741a:	2301      	movs	r3, #1
 800741c:	465a      	mov	r2, fp
 800741e:	4631      	mov	r1, r6
 8007420:	4628      	mov	r0, r5
 8007422:	47b8      	blx	r7
 8007424:	3001      	adds	r0, #1
 8007426:	f43f aeae 	beq.w	8007186 <_printf_float+0xb6>
 800742a:	f108 0801 	add.w	r8, r8, #1
 800742e:	e7ec      	b.n	800740a <_printf_float+0x33a>
 8007430:	4642      	mov	r2, r8
 8007432:	4631      	mov	r1, r6
 8007434:	4628      	mov	r0, r5
 8007436:	47b8      	blx	r7
 8007438:	3001      	adds	r0, #1
 800743a:	d1c2      	bne.n	80073c2 <_printf_float+0x2f2>
 800743c:	e6a3      	b.n	8007186 <_printf_float+0xb6>
 800743e:	2301      	movs	r3, #1
 8007440:	4631      	mov	r1, r6
 8007442:	4628      	mov	r0, r5
 8007444:	9206      	str	r2, [sp, #24]
 8007446:	47b8      	blx	r7
 8007448:	3001      	adds	r0, #1
 800744a:	f43f ae9c 	beq.w	8007186 <_printf_float+0xb6>
 800744e:	9a06      	ldr	r2, [sp, #24]
 8007450:	f10b 0b01 	add.w	fp, fp, #1
 8007454:	e7bb      	b.n	80073ce <_printf_float+0x2fe>
 8007456:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800745a:	4631      	mov	r1, r6
 800745c:	4628      	mov	r0, r5
 800745e:	47b8      	blx	r7
 8007460:	3001      	adds	r0, #1
 8007462:	d1c0      	bne.n	80073e6 <_printf_float+0x316>
 8007464:	e68f      	b.n	8007186 <_printf_float+0xb6>
 8007466:	9a06      	ldr	r2, [sp, #24]
 8007468:	464b      	mov	r3, r9
 800746a:	4442      	add	r2, r8
 800746c:	4631      	mov	r1, r6
 800746e:	4628      	mov	r0, r5
 8007470:	47b8      	blx	r7
 8007472:	3001      	adds	r0, #1
 8007474:	d1c3      	bne.n	80073fe <_printf_float+0x32e>
 8007476:	e686      	b.n	8007186 <_printf_float+0xb6>
 8007478:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800747c:	f1ba 0f01 	cmp.w	sl, #1
 8007480:	dc01      	bgt.n	8007486 <_printf_float+0x3b6>
 8007482:	07db      	lsls	r3, r3, #31
 8007484:	d536      	bpl.n	80074f4 <_printf_float+0x424>
 8007486:	2301      	movs	r3, #1
 8007488:	4642      	mov	r2, r8
 800748a:	4631      	mov	r1, r6
 800748c:	4628      	mov	r0, r5
 800748e:	47b8      	blx	r7
 8007490:	3001      	adds	r0, #1
 8007492:	f43f ae78 	beq.w	8007186 <_printf_float+0xb6>
 8007496:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800749a:	4631      	mov	r1, r6
 800749c:	4628      	mov	r0, r5
 800749e:	47b8      	blx	r7
 80074a0:	3001      	adds	r0, #1
 80074a2:	f43f ae70 	beq.w	8007186 <_printf_float+0xb6>
 80074a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80074aa:	2200      	movs	r2, #0
 80074ac:	2300      	movs	r3, #0
 80074ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074b2:	f7f9 fb31 	bl	8000b18 <__aeabi_dcmpeq>
 80074b6:	b9c0      	cbnz	r0, 80074ea <_printf_float+0x41a>
 80074b8:	4653      	mov	r3, sl
 80074ba:	f108 0201 	add.w	r2, r8, #1
 80074be:	4631      	mov	r1, r6
 80074c0:	4628      	mov	r0, r5
 80074c2:	47b8      	blx	r7
 80074c4:	3001      	adds	r0, #1
 80074c6:	d10c      	bne.n	80074e2 <_printf_float+0x412>
 80074c8:	e65d      	b.n	8007186 <_printf_float+0xb6>
 80074ca:	2301      	movs	r3, #1
 80074cc:	465a      	mov	r2, fp
 80074ce:	4631      	mov	r1, r6
 80074d0:	4628      	mov	r0, r5
 80074d2:	47b8      	blx	r7
 80074d4:	3001      	adds	r0, #1
 80074d6:	f43f ae56 	beq.w	8007186 <_printf_float+0xb6>
 80074da:	f108 0801 	add.w	r8, r8, #1
 80074de:	45d0      	cmp	r8, sl
 80074e0:	dbf3      	blt.n	80074ca <_printf_float+0x3fa>
 80074e2:	464b      	mov	r3, r9
 80074e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80074e8:	e6df      	b.n	80072aa <_printf_float+0x1da>
 80074ea:	f04f 0800 	mov.w	r8, #0
 80074ee:	f104 0b1a 	add.w	fp, r4, #26
 80074f2:	e7f4      	b.n	80074de <_printf_float+0x40e>
 80074f4:	2301      	movs	r3, #1
 80074f6:	4642      	mov	r2, r8
 80074f8:	e7e1      	b.n	80074be <_printf_float+0x3ee>
 80074fa:	2301      	movs	r3, #1
 80074fc:	464a      	mov	r2, r9
 80074fe:	4631      	mov	r1, r6
 8007500:	4628      	mov	r0, r5
 8007502:	47b8      	blx	r7
 8007504:	3001      	adds	r0, #1
 8007506:	f43f ae3e 	beq.w	8007186 <_printf_float+0xb6>
 800750a:	f108 0801 	add.w	r8, r8, #1
 800750e:	68e3      	ldr	r3, [r4, #12]
 8007510:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007512:	1a5b      	subs	r3, r3, r1
 8007514:	4543      	cmp	r3, r8
 8007516:	dcf0      	bgt.n	80074fa <_printf_float+0x42a>
 8007518:	e6fc      	b.n	8007314 <_printf_float+0x244>
 800751a:	f04f 0800 	mov.w	r8, #0
 800751e:	f104 0919 	add.w	r9, r4, #25
 8007522:	e7f4      	b.n	800750e <_printf_float+0x43e>

08007524 <_printf_common>:
 8007524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007528:	4616      	mov	r6, r2
 800752a:	4698      	mov	r8, r3
 800752c:	688a      	ldr	r2, [r1, #8]
 800752e:	690b      	ldr	r3, [r1, #16]
 8007530:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007534:	4293      	cmp	r3, r2
 8007536:	bfb8      	it	lt
 8007538:	4613      	movlt	r3, r2
 800753a:	6033      	str	r3, [r6, #0]
 800753c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007540:	4607      	mov	r7, r0
 8007542:	460c      	mov	r4, r1
 8007544:	b10a      	cbz	r2, 800754a <_printf_common+0x26>
 8007546:	3301      	adds	r3, #1
 8007548:	6033      	str	r3, [r6, #0]
 800754a:	6823      	ldr	r3, [r4, #0]
 800754c:	0699      	lsls	r1, r3, #26
 800754e:	bf42      	ittt	mi
 8007550:	6833      	ldrmi	r3, [r6, #0]
 8007552:	3302      	addmi	r3, #2
 8007554:	6033      	strmi	r3, [r6, #0]
 8007556:	6825      	ldr	r5, [r4, #0]
 8007558:	f015 0506 	ands.w	r5, r5, #6
 800755c:	d106      	bne.n	800756c <_printf_common+0x48>
 800755e:	f104 0a19 	add.w	sl, r4, #25
 8007562:	68e3      	ldr	r3, [r4, #12]
 8007564:	6832      	ldr	r2, [r6, #0]
 8007566:	1a9b      	subs	r3, r3, r2
 8007568:	42ab      	cmp	r3, r5
 800756a:	dc26      	bgt.n	80075ba <_printf_common+0x96>
 800756c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007570:	6822      	ldr	r2, [r4, #0]
 8007572:	3b00      	subs	r3, #0
 8007574:	bf18      	it	ne
 8007576:	2301      	movne	r3, #1
 8007578:	0692      	lsls	r2, r2, #26
 800757a:	d42b      	bmi.n	80075d4 <_printf_common+0xb0>
 800757c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007580:	4641      	mov	r1, r8
 8007582:	4638      	mov	r0, r7
 8007584:	47c8      	blx	r9
 8007586:	3001      	adds	r0, #1
 8007588:	d01e      	beq.n	80075c8 <_printf_common+0xa4>
 800758a:	6823      	ldr	r3, [r4, #0]
 800758c:	6922      	ldr	r2, [r4, #16]
 800758e:	f003 0306 	and.w	r3, r3, #6
 8007592:	2b04      	cmp	r3, #4
 8007594:	bf02      	ittt	eq
 8007596:	68e5      	ldreq	r5, [r4, #12]
 8007598:	6833      	ldreq	r3, [r6, #0]
 800759a:	1aed      	subeq	r5, r5, r3
 800759c:	68a3      	ldr	r3, [r4, #8]
 800759e:	bf0c      	ite	eq
 80075a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075a4:	2500      	movne	r5, #0
 80075a6:	4293      	cmp	r3, r2
 80075a8:	bfc4      	itt	gt
 80075aa:	1a9b      	subgt	r3, r3, r2
 80075ac:	18ed      	addgt	r5, r5, r3
 80075ae:	2600      	movs	r6, #0
 80075b0:	341a      	adds	r4, #26
 80075b2:	42b5      	cmp	r5, r6
 80075b4:	d11a      	bne.n	80075ec <_printf_common+0xc8>
 80075b6:	2000      	movs	r0, #0
 80075b8:	e008      	b.n	80075cc <_printf_common+0xa8>
 80075ba:	2301      	movs	r3, #1
 80075bc:	4652      	mov	r2, sl
 80075be:	4641      	mov	r1, r8
 80075c0:	4638      	mov	r0, r7
 80075c2:	47c8      	blx	r9
 80075c4:	3001      	adds	r0, #1
 80075c6:	d103      	bne.n	80075d0 <_printf_common+0xac>
 80075c8:	f04f 30ff 	mov.w	r0, #4294967295
 80075cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d0:	3501      	adds	r5, #1
 80075d2:	e7c6      	b.n	8007562 <_printf_common+0x3e>
 80075d4:	18e1      	adds	r1, r4, r3
 80075d6:	1c5a      	adds	r2, r3, #1
 80075d8:	2030      	movs	r0, #48	@ 0x30
 80075da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075de:	4422      	add	r2, r4
 80075e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075e8:	3302      	adds	r3, #2
 80075ea:	e7c7      	b.n	800757c <_printf_common+0x58>
 80075ec:	2301      	movs	r3, #1
 80075ee:	4622      	mov	r2, r4
 80075f0:	4641      	mov	r1, r8
 80075f2:	4638      	mov	r0, r7
 80075f4:	47c8      	blx	r9
 80075f6:	3001      	adds	r0, #1
 80075f8:	d0e6      	beq.n	80075c8 <_printf_common+0xa4>
 80075fa:	3601      	adds	r6, #1
 80075fc:	e7d9      	b.n	80075b2 <_printf_common+0x8e>
	...

08007600 <_printf_i>:
 8007600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007604:	7e0f      	ldrb	r7, [r1, #24]
 8007606:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007608:	2f78      	cmp	r7, #120	@ 0x78
 800760a:	4691      	mov	r9, r2
 800760c:	4680      	mov	r8, r0
 800760e:	460c      	mov	r4, r1
 8007610:	469a      	mov	sl, r3
 8007612:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007616:	d807      	bhi.n	8007628 <_printf_i+0x28>
 8007618:	2f62      	cmp	r7, #98	@ 0x62
 800761a:	d80a      	bhi.n	8007632 <_printf_i+0x32>
 800761c:	2f00      	cmp	r7, #0
 800761e:	f000 80d1 	beq.w	80077c4 <_printf_i+0x1c4>
 8007622:	2f58      	cmp	r7, #88	@ 0x58
 8007624:	f000 80b8 	beq.w	8007798 <_printf_i+0x198>
 8007628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800762c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007630:	e03a      	b.n	80076a8 <_printf_i+0xa8>
 8007632:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007636:	2b15      	cmp	r3, #21
 8007638:	d8f6      	bhi.n	8007628 <_printf_i+0x28>
 800763a:	a101      	add	r1, pc, #4	@ (adr r1, 8007640 <_printf_i+0x40>)
 800763c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007640:	08007699 	.word	0x08007699
 8007644:	080076ad 	.word	0x080076ad
 8007648:	08007629 	.word	0x08007629
 800764c:	08007629 	.word	0x08007629
 8007650:	08007629 	.word	0x08007629
 8007654:	08007629 	.word	0x08007629
 8007658:	080076ad 	.word	0x080076ad
 800765c:	08007629 	.word	0x08007629
 8007660:	08007629 	.word	0x08007629
 8007664:	08007629 	.word	0x08007629
 8007668:	08007629 	.word	0x08007629
 800766c:	080077ab 	.word	0x080077ab
 8007670:	080076d7 	.word	0x080076d7
 8007674:	08007765 	.word	0x08007765
 8007678:	08007629 	.word	0x08007629
 800767c:	08007629 	.word	0x08007629
 8007680:	080077cd 	.word	0x080077cd
 8007684:	08007629 	.word	0x08007629
 8007688:	080076d7 	.word	0x080076d7
 800768c:	08007629 	.word	0x08007629
 8007690:	08007629 	.word	0x08007629
 8007694:	0800776d 	.word	0x0800776d
 8007698:	6833      	ldr	r3, [r6, #0]
 800769a:	1d1a      	adds	r2, r3, #4
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	6032      	str	r2, [r6, #0]
 80076a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076a8:	2301      	movs	r3, #1
 80076aa:	e09c      	b.n	80077e6 <_printf_i+0x1e6>
 80076ac:	6833      	ldr	r3, [r6, #0]
 80076ae:	6820      	ldr	r0, [r4, #0]
 80076b0:	1d19      	adds	r1, r3, #4
 80076b2:	6031      	str	r1, [r6, #0]
 80076b4:	0606      	lsls	r6, r0, #24
 80076b6:	d501      	bpl.n	80076bc <_printf_i+0xbc>
 80076b8:	681d      	ldr	r5, [r3, #0]
 80076ba:	e003      	b.n	80076c4 <_printf_i+0xc4>
 80076bc:	0645      	lsls	r5, r0, #25
 80076be:	d5fb      	bpl.n	80076b8 <_printf_i+0xb8>
 80076c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076c4:	2d00      	cmp	r5, #0
 80076c6:	da03      	bge.n	80076d0 <_printf_i+0xd0>
 80076c8:	232d      	movs	r3, #45	@ 0x2d
 80076ca:	426d      	negs	r5, r5
 80076cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076d0:	4858      	ldr	r0, [pc, #352]	@ (8007834 <_printf_i+0x234>)
 80076d2:	230a      	movs	r3, #10
 80076d4:	e011      	b.n	80076fa <_printf_i+0xfa>
 80076d6:	6821      	ldr	r1, [r4, #0]
 80076d8:	6833      	ldr	r3, [r6, #0]
 80076da:	0608      	lsls	r0, r1, #24
 80076dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80076e0:	d402      	bmi.n	80076e8 <_printf_i+0xe8>
 80076e2:	0649      	lsls	r1, r1, #25
 80076e4:	bf48      	it	mi
 80076e6:	b2ad      	uxthmi	r5, r5
 80076e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80076ea:	4852      	ldr	r0, [pc, #328]	@ (8007834 <_printf_i+0x234>)
 80076ec:	6033      	str	r3, [r6, #0]
 80076ee:	bf14      	ite	ne
 80076f0:	230a      	movne	r3, #10
 80076f2:	2308      	moveq	r3, #8
 80076f4:	2100      	movs	r1, #0
 80076f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076fa:	6866      	ldr	r6, [r4, #4]
 80076fc:	60a6      	str	r6, [r4, #8]
 80076fe:	2e00      	cmp	r6, #0
 8007700:	db05      	blt.n	800770e <_printf_i+0x10e>
 8007702:	6821      	ldr	r1, [r4, #0]
 8007704:	432e      	orrs	r6, r5
 8007706:	f021 0104 	bic.w	r1, r1, #4
 800770a:	6021      	str	r1, [r4, #0]
 800770c:	d04b      	beq.n	80077a6 <_printf_i+0x1a6>
 800770e:	4616      	mov	r6, r2
 8007710:	fbb5 f1f3 	udiv	r1, r5, r3
 8007714:	fb03 5711 	mls	r7, r3, r1, r5
 8007718:	5dc7      	ldrb	r7, [r0, r7]
 800771a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800771e:	462f      	mov	r7, r5
 8007720:	42bb      	cmp	r3, r7
 8007722:	460d      	mov	r5, r1
 8007724:	d9f4      	bls.n	8007710 <_printf_i+0x110>
 8007726:	2b08      	cmp	r3, #8
 8007728:	d10b      	bne.n	8007742 <_printf_i+0x142>
 800772a:	6823      	ldr	r3, [r4, #0]
 800772c:	07df      	lsls	r7, r3, #31
 800772e:	d508      	bpl.n	8007742 <_printf_i+0x142>
 8007730:	6923      	ldr	r3, [r4, #16]
 8007732:	6861      	ldr	r1, [r4, #4]
 8007734:	4299      	cmp	r1, r3
 8007736:	bfde      	ittt	le
 8007738:	2330      	movle	r3, #48	@ 0x30
 800773a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800773e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007742:	1b92      	subs	r2, r2, r6
 8007744:	6122      	str	r2, [r4, #16]
 8007746:	f8cd a000 	str.w	sl, [sp]
 800774a:	464b      	mov	r3, r9
 800774c:	aa03      	add	r2, sp, #12
 800774e:	4621      	mov	r1, r4
 8007750:	4640      	mov	r0, r8
 8007752:	f7ff fee7 	bl	8007524 <_printf_common>
 8007756:	3001      	adds	r0, #1
 8007758:	d14a      	bne.n	80077f0 <_printf_i+0x1f0>
 800775a:	f04f 30ff 	mov.w	r0, #4294967295
 800775e:	b004      	add	sp, #16
 8007760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007764:	6823      	ldr	r3, [r4, #0]
 8007766:	f043 0320 	orr.w	r3, r3, #32
 800776a:	6023      	str	r3, [r4, #0]
 800776c:	4832      	ldr	r0, [pc, #200]	@ (8007838 <_printf_i+0x238>)
 800776e:	2778      	movs	r7, #120	@ 0x78
 8007770:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	6831      	ldr	r1, [r6, #0]
 8007778:	061f      	lsls	r7, r3, #24
 800777a:	f851 5b04 	ldr.w	r5, [r1], #4
 800777e:	d402      	bmi.n	8007786 <_printf_i+0x186>
 8007780:	065f      	lsls	r7, r3, #25
 8007782:	bf48      	it	mi
 8007784:	b2ad      	uxthmi	r5, r5
 8007786:	6031      	str	r1, [r6, #0]
 8007788:	07d9      	lsls	r1, r3, #31
 800778a:	bf44      	itt	mi
 800778c:	f043 0320 	orrmi.w	r3, r3, #32
 8007790:	6023      	strmi	r3, [r4, #0]
 8007792:	b11d      	cbz	r5, 800779c <_printf_i+0x19c>
 8007794:	2310      	movs	r3, #16
 8007796:	e7ad      	b.n	80076f4 <_printf_i+0xf4>
 8007798:	4826      	ldr	r0, [pc, #152]	@ (8007834 <_printf_i+0x234>)
 800779a:	e7e9      	b.n	8007770 <_printf_i+0x170>
 800779c:	6823      	ldr	r3, [r4, #0]
 800779e:	f023 0320 	bic.w	r3, r3, #32
 80077a2:	6023      	str	r3, [r4, #0]
 80077a4:	e7f6      	b.n	8007794 <_printf_i+0x194>
 80077a6:	4616      	mov	r6, r2
 80077a8:	e7bd      	b.n	8007726 <_printf_i+0x126>
 80077aa:	6833      	ldr	r3, [r6, #0]
 80077ac:	6825      	ldr	r5, [r4, #0]
 80077ae:	6961      	ldr	r1, [r4, #20]
 80077b0:	1d18      	adds	r0, r3, #4
 80077b2:	6030      	str	r0, [r6, #0]
 80077b4:	062e      	lsls	r6, r5, #24
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	d501      	bpl.n	80077be <_printf_i+0x1be>
 80077ba:	6019      	str	r1, [r3, #0]
 80077bc:	e002      	b.n	80077c4 <_printf_i+0x1c4>
 80077be:	0668      	lsls	r0, r5, #25
 80077c0:	d5fb      	bpl.n	80077ba <_printf_i+0x1ba>
 80077c2:	8019      	strh	r1, [r3, #0]
 80077c4:	2300      	movs	r3, #0
 80077c6:	6123      	str	r3, [r4, #16]
 80077c8:	4616      	mov	r6, r2
 80077ca:	e7bc      	b.n	8007746 <_printf_i+0x146>
 80077cc:	6833      	ldr	r3, [r6, #0]
 80077ce:	1d1a      	adds	r2, r3, #4
 80077d0:	6032      	str	r2, [r6, #0]
 80077d2:	681e      	ldr	r6, [r3, #0]
 80077d4:	6862      	ldr	r2, [r4, #4]
 80077d6:	2100      	movs	r1, #0
 80077d8:	4630      	mov	r0, r6
 80077da:	f7f8 fd21 	bl	8000220 <memchr>
 80077de:	b108      	cbz	r0, 80077e4 <_printf_i+0x1e4>
 80077e0:	1b80      	subs	r0, r0, r6
 80077e2:	6060      	str	r0, [r4, #4]
 80077e4:	6863      	ldr	r3, [r4, #4]
 80077e6:	6123      	str	r3, [r4, #16]
 80077e8:	2300      	movs	r3, #0
 80077ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077ee:	e7aa      	b.n	8007746 <_printf_i+0x146>
 80077f0:	6923      	ldr	r3, [r4, #16]
 80077f2:	4632      	mov	r2, r6
 80077f4:	4649      	mov	r1, r9
 80077f6:	4640      	mov	r0, r8
 80077f8:	47d0      	blx	sl
 80077fa:	3001      	adds	r0, #1
 80077fc:	d0ad      	beq.n	800775a <_printf_i+0x15a>
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	079b      	lsls	r3, r3, #30
 8007802:	d413      	bmi.n	800782c <_printf_i+0x22c>
 8007804:	68e0      	ldr	r0, [r4, #12]
 8007806:	9b03      	ldr	r3, [sp, #12]
 8007808:	4298      	cmp	r0, r3
 800780a:	bfb8      	it	lt
 800780c:	4618      	movlt	r0, r3
 800780e:	e7a6      	b.n	800775e <_printf_i+0x15e>
 8007810:	2301      	movs	r3, #1
 8007812:	4632      	mov	r2, r6
 8007814:	4649      	mov	r1, r9
 8007816:	4640      	mov	r0, r8
 8007818:	47d0      	blx	sl
 800781a:	3001      	adds	r0, #1
 800781c:	d09d      	beq.n	800775a <_printf_i+0x15a>
 800781e:	3501      	adds	r5, #1
 8007820:	68e3      	ldr	r3, [r4, #12]
 8007822:	9903      	ldr	r1, [sp, #12]
 8007824:	1a5b      	subs	r3, r3, r1
 8007826:	42ab      	cmp	r3, r5
 8007828:	dcf2      	bgt.n	8007810 <_printf_i+0x210>
 800782a:	e7eb      	b.n	8007804 <_printf_i+0x204>
 800782c:	2500      	movs	r5, #0
 800782e:	f104 0619 	add.w	r6, r4, #25
 8007832:	e7f5      	b.n	8007820 <_printf_i+0x220>
 8007834:	0800ca62 	.word	0x0800ca62
 8007838:	0800ca73 	.word	0x0800ca73

0800783c <_scanf_float>:
 800783c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007840:	b087      	sub	sp, #28
 8007842:	4691      	mov	r9, r2
 8007844:	9303      	str	r3, [sp, #12]
 8007846:	688b      	ldr	r3, [r1, #8]
 8007848:	1e5a      	subs	r2, r3, #1
 800784a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800784e:	bf81      	itttt	hi
 8007850:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007854:	eb03 0b05 	addhi.w	fp, r3, r5
 8007858:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800785c:	608b      	strhi	r3, [r1, #8]
 800785e:	680b      	ldr	r3, [r1, #0]
 8007860:	460a      	mov	r2, r1
 8007862:	f04f 0500 	mov.w	r5, #0
 8007866:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800786a:	f842 3b1c 	str.w	r3, [r2], #28
 800786e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007872:	4680      	mov	r8, r0
 8007874:	460c      	mov	r4, r1
 8007876:	bf98      	it	ls
 8007878:	f04f 0b00 	movls.w	fp, #0
 800787c:	9201      	str	r2, [sp, #4]
 800787e:	4616      	mov	r6, r2
 8007880:	46aa      	mov	sl, r5
 8007882:	462f      	mov	r7, r5
 8007884:	9502      	str	r5, [sp, #8]
 8007886:	68a2      	ldr	r2, [r4, #8]
 8007888:	b15a      	cbz	r2, 80078a2 <_scanf_float+0x66>
 800788a:	f8d9 3000 	ldr.w	r3, [r9]
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	2b4e      	cmp	r3, #78	@ 0x4e
 8007892:	d863      	bhi.n	800795c <_scanf_float+0x120>
 8007894:	2b40      	cmp	r3, #64	@ 0x40
 8007896:	d83b      	bhi.n	8007910 <_scanf_float+0xd4>
 8007898:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800789c:	b2c8      	uxtb	r0, r1
 800789e:	280e      	cmp	r0, #14
 80078a0:	d939      	bls.n	8007916 <_scanf_float+0xda>
 80078a2:	b11f      	cbz	r7, 80078ac <_scanf_float+0x70>
 80078a4:	6823      	ldr	r3, [r4, #0]
 80078a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078aa:	6023      	str	r3, [r4, #0]
 80078ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078b0:	f1ba 0f01 	cmp.w	sl, #1
 80078b4:	f200 8114 	bhi.w	8007ae0 <_scanf_float+0x2a4>
 80078b8:	9b01      	ldr	r3, [sp, #4]
 80078ba:	429e      	cmp	r6, r3
 80078bc:	f200 8105 	bhi.w	8007aca <_scanf_float+0x28e>
 80078c0:	2001      	movs	r0, #1
 80078c2:	b007      	add	sp, #28
 80078c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80078cc:	2a0d      	cmp	r2, #13
 80078ce:	d8e8      	bhi.n	80078a2 <_scanf_float+0x66>
 80078d0:	a101      	add	r1, pc, #4	@ (adr r1, 80078d8 <_scanf_float+0x9c>)
 80078d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80078d6:	bf00      	nop
 80078d8:	08007a21 	.word	0x08007a21
 80078dc:	080078a3 	.word	0x080078a3
 80078e0:	080078a3 	.word	0x080078a3
 80078e4:	080078a3 	.word	0x080078a3
 80078e8:	08007a7d 	.word	0x08007a7d
 80078ec:	08007a57 	.word	0x08007a57
 80078f0:	080078a3 	.word	0x080078a3
 80078f4:	080078a3 	.word	0x080078a3
 80078f8:	08007a2f 	.word	0x08007a2f
 80078fc:	080078a3 	.word	0x080078a3
 8007900:	080078a3 	.word	0x080078a3
 8007904:	080078a3 	.word	0x080078a3
 8007908:	080078a3 	.word	0x080078a3
 800790c:	080079eb 	.word	0x080079eb
 8007910:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007914:	e7da      	b.n	80078cc <_scanf_float+0x90>
 8007916:	290e      	cmp	r1, #14
 8007918:	d8c3      	bhi.n	80078a2 <_scanf_float+0x66>
 800791a:	a001      	add	r0, pc, #4	@ (adr r0, 8007920 <_scanf_float+0xe4>)
 800791c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007920:	080079db 	.word	0x080079db
 8007924:	080078a3 	.word	0x080078a3
 8007928:	080079db 	.word	0x080079db
 800792c:	08007a6b 	.word	0x08007a6b
 8007930:	080078a3 	.word	0x080078a3
 8007934:	0800797d 	.word	0x0800797d
 8007938:	080079c1 	.word	0x080079c1
 800793c:	080079c1 	.word	0x080079c1
 8007940:	080079c1 	.word	0x080079c1
 8007944:	080079c1 	.word	0x080079c1
 8007948:	080079c1 	.word	0x080079c1
 800794c:	080079c1 	.word	0x080079c1
 8007950:	080079c1 	.word	0x080079c1
 8007954:	080079c1 	.word	0x080079c1
 8007958:	080079c1 	.word	0x080079c1
 800795c:	2b6e      	cmp	r3, #110	@ 0x6e
 800795e:	d809      	bhi.n	8007974 <_scanf_float+0x138>
 8007960:	2b60      	cmp	r3, #96	@ 0x60
 8007962:	d8b1      	bhi.n	80078c8 <_scanf_float+0x8c>
 8007964:	2b54      	cmp	r3, #84	@ 0x54
 8007966:	d07b      	beq.n	8007a60 <_scanf_float+0x224>
 8007968:	2b59      	cmp	r3, #89	@ 0x59
 800796a:	d19a      	bne.n	80078a2 <_scanf_float+0x66>
 800796c:	2d07      	cmp	r5, #7
 800796e:	d198      	bne.n	80078a2 <_scanf_float+0x66>
 8007970:	2508      	movs	r5, #8
 8007972:	e02f      	b.n	80079d4 <_scanf_float+0x198>
 8007974:	2b74      	cmp	r3, #116	@ 0x74
 8007976:	d073      	beq.n	8007a60 <_scanf_float+0x224>
 8007978:	2b79      	cmp	r3, #121	@ 0x79
 800797a:	e7f6      	b.n	800796a <_scanf_float+0x12e>
 800797c:	6821      	ldr	r1, [r4, #0]
 800797e:	05c8      	lsls	r0, r1, #23
 8007980:	d51e      	bpl.n	80079c0 <_scanf_float+0x184>
 8007982:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007986:	6021      	str	r1, [r4, #0]
 8007988:	3701      	adds	r7, #1
 800798a:	f1bb 0f00 	cmp.w	fp, #0
 800798e:	d003      	beq.n	8007998 <_scanf_float+0x15c>
 8007990:	3201      	adds	r2, #1
 8007992:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007996:	60a2      	str	r2, [r4, #8]
 8007998:	68a3      	ldr	r3, [r4, #8]
 800799a:	3b01      	subs	r3, #1
 800799c:	60a3      	str	r3, [r4, #8]
 800799e:	6923      	ldr	r3, [r4, #16]
 80079a0:	3301      	adds	r3, #1
 80079a2:	6123      	str	r3, [r4, #16]
 80079a4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80079a8:	3b01      	subs	r3, #1
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f8c9 3004 	str.w	r3, [r9, #4]
 80079b0:	f340 8082 	ble.w	8007ab8 <_scanf_float+0x27c>
 80079b4:	f8d9 3000 	ldr.w	r3, [r9]
 80079b8:	3301      	adds	r3, #1
 80079ba:	f8c9 3000 	str.w	r3, [r9]
 80079be:	e762      	b.n	8007886 <_scanf_float+0x4a>
 80079c0:	eb1a 0105 	adds.w	r1, sl, r5
 80079c4:	f47f af6d 	bne.w	80078a2 <_scanf_float+0x66>
 80079c8:	6822      	ldr	r2, [r4, #0]
 80079ca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80079ce:	6022      	str	r2, [r4, #0]
 80079d0:	460d      	mov	r5, r1
 80079d2:	468a      	mov	sl, r1
 80079d4:	f806 3b01 	strb.w	r3, [r6], #1
 80079d8:	e7de      	b.n	8007998 <_scanf_float+0x15c>
 80079da:	6822      	ldr	r2, [r4, #0]
 80079dc:	0610      	lsls	r0, r2, #24
 80079de:	f57f af60 	bpl.w	80078a2 <_scanf_float+0x66>
 80079e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079e6:	6022      	str	r2, [r4, #0]
 80079e8:	e7f4      	b.n	80079d4 <_scanf_float+0x198>
 80079ea:	f1ba 0f00 	cmp.w	sl, #0
 80079ee:	d10c      	bne.n	8007a0a <_scanf_float+0x1ce>
 80079f0:	b977      	cbnz	r7, 8007a10 <_scanf_float+0x1d4>
 80079f2:	6822      	ldr	r2, [r4, #0]
 80079f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80079f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80079fc:	d108      	bne.n	8007a10 <_scanf_float+0x1d4>
 80079fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a02:	6022      	str	r2, [r4, #0]
 8007a04:	f04f 0a01 	mov.w	sl, #1
 8007a08:	e7e4      	b.n	80079d4 <_scanf_float+0x198>
 8007a0a:	f1ba 0f02 	cmp.w	sl, #2
 8007a0e:	d050      	beq.n	8007ab2 <_scanf_float+0x276>
 8007a10:	2d01      	cmp	r5, #1
 8007a12:	d002      	beq.n	8007a1a <_scanf_float+0x1de>
 8007a14:	2d04      	cmp	r5, #4
 8007a16:	f47f af44 	bne.w	80078a2 <_scanf_float+0x66>
 8007a1a:	3501      	adds	r5, #1
 8007a1c:	b2ed      	uxtb	r5, r5
 8007a1e:	e7d9      	b.n	80079d4 <_scanf_float+0x198>
 8007a20:	f1ba 0f01 	cmp.w	sl, #1
 8007a24:	f47f af3d 	bne.w	80078a2 <_scanf_float+0x66>
 8007a28:	f04f 0a02 	mov.w	sl, #2
 8007a2c:	e7d2      	b.n	80079d4 <_scanf_float+0x198>
 8007a2e:	b975      	cbnz	r5, 8007a4e <_scanf_float+0x212>
 8007a30:	2f00      	cmp	r7, #0
 8007a32:	f47f af37 	bne.w	80078a4 <_scanf_float+0x68>
 8007a36:	6822      	ldr	r2, [r4, #0]
 8007a38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007a3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007a40:	f040 8103 	bne.w	8007c4a <_scanf_float+0x40e>
 8007a44:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a48:	6022      	str	r2, [r4, #0]
 8007a4a:	2501      	movs	r5, #1
 8007a4c:	e7c2      	b.n	80079d4 <_scanf_float+0x198>
 8007a4e:	2d03      	cmp	r5, #3
 8007a50:	d0e3      	beq.n	8007a1a <_scanf_float+0x1de>
 8007a52:	2d05      	cmp	r5, #5
 8007a54:	e7df      	b.n	8007a16 <_scanf_float+0x1da>
 8007a56:	2d02      	cmp	r5, #2
 8007a58:	f47f af23 	bne.w	80078a2 <_scanf_float+0x66>
 8007a5c:	2503      	movs	r5, #3
 8007a5e:	e7b9      	b.n	80079d4 <_scanf_float+0x198>
 8007a60:	2d06      	cmp	r5, #6
 8007a62:	f47f af1e 	bne.w	80078a2 <_scanf_float+0x66>
 8007a66:	2507      	movs	r5, #7
 8007a68:	e7b4      	b.n	80079d4 <_scanf_float+0x198>
 8007a6a:	6822      	ldr	r2, [r4, #0]
 8007a6c:	0591      	lsls	r1, r2, #22
 8007a6e:	f57f af18 	bpl.w	80078a2 <_scanf_float+0x66>
 8007a72:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007a76:	6022      	str	r2, [r4, #0]
 8007a78:	9702      	str	r7, [sp, #8]
 8007a7a:	e7ab      	b.n	80079d4 <_scanf_float+0x198>
 8007a7c:	6822      	ldr	r2, [r4, #0]
 8007a7e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007a82:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007a86:	d005      	beq.n	8007a94 <_scanf_float+0x258>
 8007a88:	0550      	lsls	r0, r2, #21
 8007a8a:	f57f af0a 	bpl.w	80078a2 <_scanf_float+0x66>
 8007a8e:	2f00      	cmp	r7, #0
 8007a90:	f000 80db 	beq.w	8007c4a <_scanf_float+0x40e>
 8007a94:	0591      	lsls	r1, r2, #22
 8007a96:	bf58      	it	pl
 8007a98:	9902      	ldrpl	r1, [sp, #8]
 8007a9a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007a9e:	bf58      	it	pl
 8007aa0:	1a79      	subpl	r1, r7, r1
 8007aa2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007aa6:	bf58      	it	pl
 8007aa8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007aac:	6022      	str	r2, [r4, #0]
 8007aae:	2700      	movs	r7, #0
 8007ab0:	e790      	b.n	80079d4 <_scanf_float+0x198>
 8007ab2:	f04f 0a03 	mov.w	sl, #3
 8007ab6:	e78d      	b.n	80079d4 <_scanf_float+0x198>
 8007ab8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007abc:	4649      	mov	r1, r9
 8007abe:	4640      	mov	r0, r8
 8007ac0:	4798      	blx	r3
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	f43f aedf 	beq.w	8007886 <_scanf_float+0x4a>
 8007ac8:	e6eb      	b.n	80078a2 <_scanf_float+0x66>
 8007aca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ace:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ad2:	464a      	mov	r2, r9
 8007ad4:	4640      	mov	r0, r8
 8007ad6:	4798      	blx	r3
 8007ad8:	6923      	ldr	r3, [r4, #16]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	6123      	str	r3, [r4, #16]
 8007ade:	e6eb      	b.n	80078b8 <_scanf_float+0x7c>
 8007ae0:	1e6b      	subs	r3, r5, #1
 8007ae2:	2b06      	cmp	r3, #6
 8007ae4:	d824      	bhi.n	8007b30 <_scanf_float+0x2f4>
 8007ae6:	2d02      	cmp	r5, #2
 8007ae8:	d836      	bhi.n	8007b58 <_scanf_float+0x31c>
 8007aea:	9b01      	ldr	r3, [sp, #4]
 8007aec:	429e      	cmp	r6, r3
 8007aee:	f67f aee7 	bls.w	80078c0 <_scanf_float+0x84>
 8007af2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007af6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007afa:	464a      	mov	r2, r9
 8007afc:	4640      	mov	r0, r8
 8007afe:	4798      	blx	r3
 8007b00:	6923      	ldr	r3, [r4, #16]
 8007b02:	3b01      	subs	r3, #1
 8007b04:	6123      	str	r3, [r4, #16]
 8007b06:	e7f0      	b.n	8007aea <_scanf_float+0x2ae>
 8007b08:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b0c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007b10:	464a      	mov	r2, r9
 8007b12:	4640      	mov	r0, r8
 8007b14:	4798      	blx	r3
 8007b16:	6923      	ldr	r3, [r4, #16]
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	6123      	str	r3, [r4, #16]
 8007b1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b20:	fa5f fa8a 	uxtb.w	sl, sl
 8007b24:	f1ba 0f02 	cmp.w	sl, #2
 8007b28:	d1ee      	bne.n	8007b08 <_scanf_float+0x2cc>
 8007b2a:	3d03      	subs	r5, #3
 8007b2c:	b2ed      	uxtb	r5, r5
 8007b2e:	1b76      	subs	r6, r6, r5
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	05da      	lsls	r2, r3, #23
 8007b34:	d530      	bpl.n	8007b98 <_scanf_float+0x35c>
 8007b36:	055b      	lsls	r3, r3, #21
 8007b38:	d511      	bpl.n	8007b5e <_scanf_float+0x322>
 8007b3a:	9b01      	ldr	r3, [sp, #4]
 8007b3c:	429e      	cmp	r6, r3
 8007b3e:	f67f aebf 	bls.w	80078c0 <_scanf_float+0x84>
 8007b42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007b4a:	464a      	mov	r2, r9
 8007b4c:	4640      	mov	r0, r8
 8007b4e:	4798      	blx	r3
 8007b50:	6923      	ldr	r3, [r4, #16]
 8007b52:	3b01      	subs	r3, #1
 8007b54:	6123      	str	r3, [r4, #16]
 8007b56:	e7f0      	b.n	8007b3a <_scanf_float+0x2fe>
 8007b58:	46aa      	mov	sl, r5
 8007b5a:	46b3      	mov	fp, r6
 8007b5c:	e7de      	b.n	8007b1c <_scanf_float+0x2e0>
 8007b5e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	2965      	cmp	r1, #101	@ 0x65
 8007b66:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b6a:	f106 35ff 	add.w	r5, r6, #4294967295
 8007b6e:	6123      	str	r3, [r4, #16]
 8007b70:	d00c      	beq.n	8007b8c <_scanf_float+0x350>
 8007b72:	2945      	cmp	r1, #69	@ 0x45
 8007b74:	d00a      	beq.n	8007b8c <_scanf_float+0x350>
 8007b76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b7a:	464a      	mov	r2, r9
 8007b7c:	4640      	mov	r0, r8
 8007b7e:	4798      	blx	r3
 8007b80:	6923      	ldr	r3, [r4, #16]
 8007b82:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007b86:	3b01      	subs	r3, #1
 8007b88:	1eb5      	subs	r5, r6, #2
 8007b8a:	6123      	str	r3, [r4, #16]
 8007b8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007b90:	464a      	mov	r2, r9
 8007b92:	4640      	mov	r0, r8
 8007b94:	4798      	blx	r3
 8007b96:	462e      	mov	r6, r5
 8007b98:	6822      	ldr	r2, [r4, #0]
 8007b9a:	f012 0210 	ands.w	r2, r2, #16
 8007b9e:	d001      	beq.n	8007ba4 <_scanf_float+0x368>
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	e68e      	b.n	80078c2 <_scanf_float+0x86>
 8007ba4:	7032      	strb	r2, [r6, #0]
 8007ba6:	6823      	ldr	r3, [r4, #0]
 8007ba8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007bac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bb0:	d125      	bne.n	8007bfe <_scanf_float+0x3c2>
 8007bb2:	9b02      	ldr	r3, [sp, #8]
 8007bb4:	429f      	cmp	r7, r3
 8007bb6:	d00a      	beq.n	8007bce <_scanf_float+0x392>
 8007bb8:	1bda      	subs	r2, r3, r7
 8007bba:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007bbe:	429e      	cmp	r6, r3
 8007bc0:	bf28      	it	cs
 8007bc2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007bc6:	4922      	ldr	r1, [pc, #136]	@ (8007c50 <_scanf_float+0x414>)
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f000 f907 	bl	8007ddc <siprintf>
 8007bce:	9901      	ldr	r1, [sp, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	4640      	mov	r0, r8
 8007bd4:	f002 fbf4 	bl	800a3c0 <_strtod_r>
 8007bd8:	9b03      	ldr	r3, [sp, #12]
 8007bda:	6821      	ldr	r1, [r4, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f011 0f02 	tst.w	r1, #2
 8007be2:	ec57 6b10 	vmov	r6, r7, d0
 8007be6:	f103 0204 	add.w	r2, r3, #4
 8007bea:	d015      	beq.n	8007c18 <_scanf_float+0x3dc>
 8007bec:	9903      	ldr	r1, [sp, #12]
 8007bee:	600a      	str	r2, [r1, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	e9c3 6700 	strd	r6, r7, [r3]
 8007bf6:	68e3      	ldr	r3, [r4, #12]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	60e3      	str	r3, [r4, #12]
 8007bfc:	e7d0      	b.n	8007ba0 <_scanf_float+0x364>
 8007bfe:	9b04      	ldr	r3, [sp, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d0e4      	beq.n	8007bce <_scanf_float+0x392>
 8007c04:	9905      	ldr	r1, [sp, #20]
 8007c06:	230a      	movs	r3, #10
 8007c08:	3101      	adds	r1, #1
 8007c0a:	4640      	mov	r0, r8
 8007c0c:	f002 fc58 	bl	800a4c0 <_strtol_r>
 8007c10:	9b04      	ldr	r3, [sp, #16]
 8007c12:	9e05      	ldr	r6, [sp, #20]
 8007c14:	1ac2      	subs	r2, r0, r3
 8007c16:	e7d0      	b.n	8007bba <_scanf_float+0x37e>
 8007c18:	f011 0f04 	tst.w	r1, #4
 8007c1c:	9903      	ldr	r1, [sp, #12]
 8007c1e:	600a      	str	r2, [r1, #0]
 8007c20:	d1e6      	bne.n	8007bf0 <_scanf_float+0x3b4>
 8007c22:	681d      	ldr	r5, [r3, #0]
 8007c24:	4632      	mov	r2, r6
 8007c26:	463b      	mov	r3, r7
 8007c28:	4630      	mov	r0, r6
 8007c2a:	4639      	mov	r1, r7
 8007c2c:	f7f8 ffa6 	bl	8000b7c <__aeabi_dcmpun>
 8007c30:	b128      	cbz	r0, 8007c3e <_scanf_float+0x402>
 8007c32:	4808      	ldr	r0, [pc, #32]	@ (8007c54 <_scanf_float+0x418>)
 8007c34:	f000 f9b8 	bl	8007fa8 <nanf>
 8007c38:	ed85 0a00 	vstr	s0, [r5]
 8007c3c:	e7db      	b.n	8007bf6 <_scanf_float+0x3ba>
 8007c3e:	4630      	mov	r0, r6
 8007c40:	4639      	mov	r1, r7
 8007c42:	f7f8 fff9 	bl	8000c38 <__aeabi_d2f>
 8007c46:	6028      	str	r0, [r5, #0]
 8007c48:	e7d5      	b.n	8007bf6 <_scanf_float+0x3ba>
 8007c4a:	2700      	movs	r7, #0
 8007c4c:	e62e      	b.n	80078ac <_scanf_float+0x70>
 8007c4e:	bf00      	nop
 8007c50:	0800ca84 	.word	0x0800ca84
 8007c54:	0800cbc5 	.word	0x0800cbc5

08007c58 <std>:
 8007c58:	2300      	movs	r3, #0
 8007c5a:	b510      	push	{r4, lr}
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	e9c0 3300 	strd	r3, r3, [r0]
 8007c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c66:	6083      	str	r3, [r0, #8]
 8007c68:	8181      	strh	r1, [r0, #12]
 8007c6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c6c:	81c2      	strh	r2, [r0, #14]
 8007c6e:	6183      	str	r3, [r0, #24]
 8007c70:	4619      	mov	r1, r3
 8007c72:	2208      	movs	r2, #8
 8007c74:	305c      	adds	r0, #92	@ 0x5c
 8007c76:	f000 f916 	bl	8007ea6 <memset>
 8007c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb0 <std+0x58>)
 8007c7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb4 <std+0x5c>)
 8007c80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c82:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb8 <std+0x60>)
 8007c84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c86:	4b0d      	ldr	r3, [pc, #52]	@ (8007cbc <std+0x64>)
 8007c88:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc0 <std+0x68>)
 8007c8c:	6224      	str	r4, [r4, #32]
 8007c8e:	429c      	cmp	r4, r3
 8007c90:	d006      	beq.n	8007ca0 <std+0x48>
 8007c92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c96:	4294      	cmp	r4, r2
 8007c98:	d002      	beq.n	8007ca0 <std+0x48>
 8007c9a:	33d0      	adds	r3, #208	@ 0xd0
 8007c9c:	429c      	cmp	r4, r3
 8007c9e:	d105      	bne.n	8007cac <std+0x54>
 8007ca0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ca8:	f000 b97a 	b.w	8007fa0 <__retarget_lock_init_recursive>
 8007cac:	bd10      	pop	{r4, pc}
 8007cae:	bf00      	nop
 8007cb0:	08007e21 	.word	0x08007e21
 8007cb4:	08007e43 	.word	0x08007e43
 8007cb8:	08007e7b 	.word	0x08007e7b
 8007cbc:	08007e9f 	.word	0x08007e9f
 8007cc0:	200003ac 	.word	0x200003ac

08007cc4 <stdio_exit_handler>:
 8007cc4:	4a02      	ldr	r2, [pc, #8]	@ (8007cd0 <stdio_exit_handler+0xc>)
 8007cc6:	4903      	ldr	r1, [pc, #12]	@ (8007cd4 <stdio_exit_handler+0x10>)
 8007cc8:	4803      	ldr	r0, [pc, #12]	@ (8007cd8 <stdio_exit_handler+0x14>)
 8007cca:	f000 b869 	b.w	8007da0 <_fwalk_sglue>
 8007cce:	bf00      	nop
 8007cd0:	2000000c 	.word	0x2000000c
 8007cd4:	0800a87d 	.word	0x0800a87d
 8007cd8:	2000001c 	.word	0x2000001c

08007cdc <cleanup_stdio>:
 8007cdc:	6841      	ldr	r1, [r0, #4]
 8007cde:	4b0c      	ldr	r3, [pc, #48]	@ (8007d10 <cleanup_stdio+0x34>)
 8007ce0:	4299      	cmp	r1, r3
 8007ce2:	b510      	push	{r4, lr}
 8007ce4:	4604      	mov	r4, r0
 8007ce6:	d001      	beq.n	8007cec <cleanup_stdio+0x10>
 8007ce8:	f002 fdc8 	bl	800a87c <_fflush_r>
 8007cec:	68a1      	ldr	r1, [r4, #8]
 8007cee:	4b09      	ldr	r3, [pc, #36]	@ (8007d14 <cleanup_stdio+0x38>)
 8007cf0:	4299      	cmp	r1, r3
 8007cf2:	d002      	beq.n	8007cfa <cleanup_stdio+0x1e>
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	f002 fdc1 	bl	800a87c <_fflush_r>
 8007cfa:	68e1      	ldr	r1, [r4, #12]
 8007cfc:	4b06      	ldr	r3, [pc, #24]	@ (8007d18 <cleanup_stdio+0x3c>)
 8007cfe:	4299      	cmp	r1, r3
 8007d00:	d004      	beq.n	8007d0c <cleanup_stdio+0x30>
 8007d02:	4620      	mov	r0, r4
 8007d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d08:	f002 bdb8 	b.w	800a87c <_fflush_r>
 8007d0c:	bd10      	pop	{r4, pc}
 8007d0e:	bf00      	nop
 8007d10:	200003ac 	.word	0x200003ac
 8007d14:	20000414 	.word	0x20000414
 8007d18:	2000047c 	.word	0x2000047c

08007d1c <global_stdio_init.part.0>:
 8007d1c:	b510      	push	{r4, lr}
 8007d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8007d4c <global_stdio_init.part.0+0x30>)
 8007d20:	4c0b      	ldr	r4, [pc, #44]	@ (8007d50 <global_stdio_init.part.0+0x34>)
 8007d22:	4a0c      	ldr	r2, [pc, #48]	@ (8007d54 <global_stdio_init.part.0+0x38>)
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	4620      	mov	r0, r4
 8007d28:	2200      	movs	r2, #0
 8007d2a:	2104      	movs	r1, #4
 8007d2c:	f7ff ff94 	bl	8007c58 <std>
 8007d30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d34:	2201      	movs	r2, #1
 8007d36:	2109      	movs	r1, #9
 8007d38:	f7ff ff8e 	bl	8007c58 <std>
 8007d3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d40:	2202      	movs	r2, #2
 8007d42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d46:	2112      	movs	r1, #18
 8007d48:	f7ff bf86 	b.w	8007c58 <std>
 8007d4c:	200004e4 	.word	0x200004e4
 8007d50:	200003ac 	.word	0x200003ac
 8007d54:	08007cc5 	.word	0x08007cc5

08007d58 <__sfp_lock_acquire>:
 8007d58:	4801      	ldr	r0, [pc, #4]	@ (8007d60 <__sfp_lock_acquire+0x8>)
 8007d5a:	f000 b922 	b.w	8007fa2 <__retarget_lock_acquire_recursive>
 8007d5e:	bf00      	nop
 8007d60:	200004ed 	.word	0x200004ed

08007d64 <__sfp_lock_release>:
 8007d64:	4801      	ldr	r0, [pc, #4]	@ (8007d6c <__sfp_lock_release+0x8>)
 8007d66:	f000 b91d 	b.w	8007fa4 <__retarget_lock_release_recursive>
 8007d6a:	bf00      	nop
 8007d6c:	200004ed 	.word	0x200004ed

08007d70 <__sinit>:
 8007d70:	b510      	push	{r4, lr}
 8007d72:	4604      	mov	r4, r0
 8007d74:	f7ff fff0 	bl	8007d58 <__sfp_lock_acquire>
 8007d78:	6a23      	ldr	r3, [r4, #32]
 8007d7a:	b11b      	cbz	r3, 8007d84 <__sinit+0x14>
 8007d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d80:	f7ff bff0 	b.w	8007d64 <__sfp_lock_release>
 8007d84:	4b04      	ldr	r3, [pc, #16]	@ (8007d98 <__sinit+0x28>)
 8007d86:	6223      	str	r3, [r4, #32]
 8007d88:	4b04      	ldr	r3, [pc, #16]	@ (8007d9c <__sinit+0x2c>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1f5      	bne.n	8007d7c <__sinit+0xc>
 8007d90:	f7ff ffc4 	bl	8007d1c <global_stdio_init.part.0>
 8007d94:	e7f2      	b.n	8007d7c <__sinit+0xc>
 8007d96:	bf00      	nop
 8007d98:	08007cdd 	.word	0x08007cdd
 8007d9c:	200004e4 	.word	0x200004e4

08007da0 <_fwalk_sglue>:
 8007da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007da4:	4607      	mov	r7, r0
 8007da6:	4688      	mov	r8, r1
 8007da8:	4614      	mov	r4, r2
 8007daa:	2600      	movs	r6, #0
 8007dac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007db0:	f1b9 0901 	subs.w	r9, r9, #1
 8007db4:	d505      	bpl.n	8007dc2 <_fwalk_sglue+0x22>
 8007db6:	6824      	ldr	r4, [r4, #0]
 8007db8:	2c00      	cmp	r4, #0
 8007dba:	d1f7      	bne.n	8007dac <_fwalk_sglue+0xc>
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dc2:	89ab      	ldrh	r3, [r5, #12]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d907      	bls.n	8007dd8 <_fwalk_sglue+0x38>
 8007dc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	d003      	beq.n	8007dd8 <_fwalk_sglue+0x38>
 8007dd0:	4629      	mov	r1, r5
 8007dd2:	4638      	mov	r0, r7
 8007dd4:	47c0      	blx	r8
 8007dd6:	4306      	orrs	r6, r0
 8007dd8:	3568      	adds	r5, #104	@ 0x68
 8007dda:	e7e9      	b.n	8007db0 <_fwalk_sglue+0x10>

08007ddc <siprintf>:
 8007ddc:	b40e      	push	{r1, r2, r3}
 8007dde:	b510      	push	{r4, lr}
 8007de0:	b09d      	sub	sp, #116	@ 0x74
 8007de2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007de4:	9002      	str	r0, [sp, #8]
 8007de6:	9006      	str	r0, [sp, #24]
 8007de8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007dec:	480a      	ldr	r0, [pc, #40]	@ (8007e18 <siprintf+0x3c>)
 8007dee:	9107      	str	r1, [sp, #28]
 8007df0:	9104      	str	r1, [sp, #16]
 8007df2:	490a      	ldr	r1, [pc, #40]	@ (8007e1c <siprintf+0x40>)
 8007df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007df8:	9105      	str	r1, [sp, #20]
 8007dfa:	2400      	movs	r4, #0
 8007dfc:	a902      	add	r1, sp, #8
 8007dfe:	6800      	ldr	r0, [r0, #0]
 8007e00:	9301      	str	r3, [sp, #4]
 8007e02:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007e04:	f002 fbba 	bl	800a57c <_svfiprintf_r>
 8007e08:	9b02      	ldr	r3, [sp, #8]
 8007e0a:	701c      	strb	r4, [r3, #0]
 8007e0c:	b01d      	add	sp, #116	@ 0x74
 8007e0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e12:	b003      	add	sp, #12
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop
 8007e18:	20000018 	.word	0x20000018
 8007e1c:	ffff0208 	.word	0xffff0208

08007e20 <__sread>:
 8007e20:	b510      	push	{r4, lr}
 8007e22:	460c      	mov	r4, r1
 8007e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e28:	f000 f86c 	bl	8007f04 <_read_r>
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	bfab      	itete	ge
 8007e30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e32:	89a3      	ldrhlt	r3, [r4, #12]
 8007e34:	181b      	addge	r3, r3, r0
 8007e36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e3a:	bfac      	ite	ge
 8007e3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e3e:	81a3      	strhlt	r3, [r4, #12]
 8007e40:	bd10      	pop	{r4, pc}

08007e42 <__swrite>:
 8007e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e46:	461f      	mov	r7, r3
 8007e48:	898b      	ldrh	r3, [r1, #12]
 8007e4a:	05db      	lsls	r3, r3, #23
 8007e4c:	4605      	mov	r5, r0
 8007e4e:	460c      	mov	r4, r1
 8007e50:	4616      	mov	r6, r2
 8007e52:	d505      	bpl.n	8007e60 <__swrite+0x1e>
 8007e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e58:	2302      	movs	r3, #2
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f000 f840 	bl	8007ee0 <_lseek_r>
 8007e60:	89a3      	ldrh	r3, [r4, #12]
 8007e62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e6a:	81a3      	strh	r3, [r4, #12]
 8007e6c:	4632      	mov	r2, r6
 8007e6e:	463b      	mov	r3, r7
 8007e70:	4628      	mov	r0, r5
 8007e72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e76:	f000 b857 	b.w	8007f28 <_write_r>

08007e7a <__sseek>:
 8007e7a:	b510      	push	{r4, lr}
 8007e7c:	460c      	mov	r4, r1
 8007e7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e82:	f000 f82d 	bl	8007ee0 <_lseek_r>
 8007e86:	1c43      	adds	r3, r0, #1
 8007e88:	89a3      	ldrh	r3, [r4, #12]
 8007e8a:	bf15      	itete	ne
 8007e8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e96:	81a3      	strheq	r3, [r4, #12]
 8007e98:	bf18      	it	ne
 8007e9a:	81a3      	strhne	r3, [r4, #12]
 8007e9c:	bd10      	pop	{r4, pc}

08007e9e <__sclose>:
 8007e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ea2:	f000 b80d 	b.w	8007ec0 <_close_r>

08007ea6 <memset>:
 8007ea6:	4402      	add	r2, r0
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d100      	bne.n	8007eb0 <memset+0xa>
 8007eae:	4770      	bx	lr
 8007eb0:	f803 1b01 	strb.w	r1, [r3], #1
 8007eb4:	e7f9      	b.n	8007eaa <memset+0x4>
	...

08007eb8 <_localeconv_r>:
 8007eb8:	4800      	ldr	r0, [pc, #0]	@ (8007ebc <_localeconv_r+0x4>)
 8007eba:	4770      	bx	lr
 8007ebc:	20000158 	.word	0x20000158

08007ec0 <_close_r>:
 8007ec0:	b538      	push	{r3, r4, r5, lr}
 8007ec2:	4d06      	ldr	r5, [pc, #24]	@ (8007edc <_close_r+0x1c>)
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	4604      	mov	r4, r0
 8007ec8:	4608      	mov	r0, r1
 8007eca:	602b      	str	r3, [r5, #0]
 8007ecc:	f7fa f832 	bl	8001f34 <_close>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	d102      	bne.n	8007eda <_close_r+0x1a>
 8007ed4:	682b      	ldr	r3, [r5, #0]
 8007ed6:	b103      	cbz	r3, 8007eda <_close_r+0x1a>
 8007ed8:	6023      	str	r3, [r4, #0]
 8007eda:	bd38      	pop	{r3, r4, r5, pc}
 8007edc:	200004e8 	.word	0x200004e8

08007ee0 <_lseek_r>:
 8007ee0:	b538      	push	{r3, r4, r5, lr}
 8007ee2:	4d07      	ldr	r5, [pc, #28]	@ (8007f00 <_lseek_r+0x20>)
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	4608      	mov	r0, r1
 8007ee8:	4611      	mov	r1, r2
 8007eea:	2200      	movs	r2, #0
 8007eec:	602a      	str	r2, [r5, #0]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	f7fa f847 	bl	8001f82 <_lseek>
 8007ef4:	1c43      	adds	r3, r0, #1
 8007ef6:	d102      	bne.n	8007efe <_lseek_r+0x1e>
 8007ef8:	682b      	ldr	r3, [r5, #0]
 8007efa:	b103      	cbz	r3, 8007efe <_lseek_r+0x1e>
 8007efc:	6023      	str	r3, [r4, #0]
 8007efe:	bd38      	pop	{r3, r4, r5, pc}
 8007f00:	200004e8 	.word	0x200004e8

08007f04 <_read_r>:
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	4d07      	ldr	r5, [pc, #28]	@ (8007f24 <_read_r+0x20>)
 8007f08:	4604      	mov	r4, r0
 8007f0a:	4608      	mov	r0, r1
 8007f0c:	4611      	mov	r1, r2
 8007f0e:	2200      	movs	r2, #0
 8007f10:	602a      	str	r2, [r5, #0]
 8007f12:	461a      	mov	r2, r3
 8007f14:	f7f9 ffd5 	bl	8001ec2 <_read>
 8007f18:	1c43      	adds	r3, r0, #1
 8007f1a:	d102      	bne.n	8007f22 <_read_r+0x1e>
 8007f1c:	682b      	ldr	r3, [r5, #0]
 8007f1e:	b103      	cbz	r3, 8007f22 <_read_r+0x1e>
 8007f20:	6023      	str	r3, [r4, #0]
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	200004e8 	.word	0x200004e8

08007f28 <_write_r>:
 8007f28:	b538      	push	{r3, r4, r5, lr}
 8007f2a:	4d07      	ldr	r5, [pc, #28]	@ (8007f48 <_write_r+0x20>)
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	4608      	mov	r0, r1
 8007f30:	4611      	mov	r1, r2
 8007f32:	2200      	movs	r2, #0
 8007f34:	602a      	str	r2, [r5, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	f7f9 ffe0 	bl	8001efc <_write>
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	d102      	bne.n	8007f46 <_write_r+0x1e>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	b103      	cbz	r3, 8007f46 <_write_r+0x1e>
 8007f44:	6023      	str	r3, [r4, #0]
 8007f46:	bd38      	pop	{r3, r4, r5, pc}
 8007f48:	200004e8 	.word	0x200004e8

08007f4c <__errno>:
 8007f4c:	4b01      	ldr	r3, [pc, #4]	@ (8007f54 <__errno+0x8>)
 8007f4e:	6818      	ldr	r0, [r3, #0]
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	20000018 	.word	0x20000018

08007f58 <__libc_init_array>:
 8007f58:	b570      	push	{r4, r5, r6, lr}
 8007f5a:	4d0d      	ldr	r5, [pc, #52]	@ (8007f90 <__libc_init_array+0x38>)
 8007f5c:	4c0d      	ldr	r4, [pc, #52]	@ (8007f94 <__libc_init_array+0x3c>)
 8007f5e:	1b64      	subs	r4, r4, r5
 8007f60:	10a4      	asrs	r4, r4, #2
 8007f62:	2600      	movs	r6, #0
 8007f64:	42a6      	cmp	r6, r4
 8007f66:	d109      	bne.n	8007f7c <__libc_init_array+0x24>
 8007f68:	4d0b      	ldr	r5, [pc, #44]	@ (8007f98 <__libc_init_array+0x40>)
 8007f6a:	4c0c      	ldr	r4, [pc, #48]	@ (8007f9c <__libc_init_array+0x44>)
 8007f6c:	f004 fd3c 	bl	800c9e8 <_init>
 8007f70:	1b64      	subs	r4, r4, r5
 8007f72:	10a4      	asrs	r4, r4, #2
 8007f74:	2600      	movs	r6, #0
 8007f76:	42a6      	cmp	r6, r4
 8007f78:	d105      	bne.n	8007f86 <__libc_init_array+0x2e>
 8007f7a:	bd70      	pop	{r4, r5, r6, pc}
 8007f7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f80:	4798      	blx	r3
 8007f82:	3601      	adds	r6, #1
 8007f84:	e7ee      	b.n	8007f64 <__libc_init_array+0xc>
 8007f86:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f8a:	4798      	blx	r3
 8007f8c:	3601      	adds	r6, #1
 8007f8e:	e7f2      	b.n	8007f76 <__libc_init_array+0x1e>
 8007f90:	0800d098 	.word	0x0800d098
 8007f94:	0800d098 	.word	0x0800d098
 8007f98:	0800d098 	.word	0x0800d098
 8007f9c:	0800d09c 	.word	0x0800d09c

08007fa0 <__retarget_lock_init_recursive>:
 8007fa0:	4770      	bx	lr

08007fa2 <__retarget_lock_acquire_recursive>:
 8007fa2:	4770      	bx	lr

08007fa4 <__retarget_lock_release_recursive>:
 8007fa4:	4770      	bx	lr
	...

08007fa8 <nanf>:
 8007fa8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007fb0 <nanf+0x8>
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	7fc00000 	.word	0x7fc00000

08007fb4 <quorem>:
 8007fb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb8:	6903      	ldr	r3, [r0, #16]
 8007fba:	690c      	ldr	r4, [r1, #16]
 8007fbc:	42a3      	cmp	r3, r4
 8007fbe:	4607      	mov	r7, r0
 8007fc0:	db7e      	blt.n	80080c0 <quorem+0x10c>
 8007fc2:	3c01      	subs	r4, #1
 8007fc4:	f101 0814 	add.w	r8, r1, #20
 8007fc8:	00a3      	lsls	r3, r4, #2
 8007fca:	f100 0514 	add.w	r5, r0, #20
 8007fce:	9300      	str	r3, [sp, #0]
 8007fd0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fd4:	9301      	str	r3, [sp, #4]
 8007fd6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fde:	3301      	adds	r3, #1
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fe6:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fea:	d32e      	bcc.n	800804a <quorem+0x96>
 8007fec:	f04f 0a00 	mov.w	sl, #0
 8007ff0:	46c4      	mov	ip, r8
 8007ff2:	46ae      	mov	lr, r5
 8007ff4:	46d3      	mov	fp, sl
 8007ff6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ffa:	b298      	uxth	r0, r3
 8007ffc:	fb06 a000 	mla	r0, r6, r0, sl
 8008000:	0c02      	lsrs	r2, r0, #16
 8008002:	0c1b      	lsrs	r3, r3, #16
 8008004:	fb06 2303 	mla	r3, r6, r3, r2
 8008008:	f8de 2000 	ldr.w	r2, [lr]
 800800c:	b280      	uxth	r0, r0
 800800e:	b292      	uxth	r2, r2
 8008010:	1a12      	subs	r2, r2, r0
 8008012:	445a      	add	r2, fp
 8008014:	f8de 0000 	ldr.w	r0, [lr]
 8008018:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800801c:	b29b      	uxth	r3, r3
 800801e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008022:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008026:	b292      	uxth	r2, r2
 8008028:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800802c:	45e1      	cmp	r9, ip
 800802e:	f84e 2b04 	str.w	r2, [lr], #4
 8008032:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008036:	d2de      	bcs.n	8007ff6 <quorem+0x42>
 8008038:	9b00      	ldr	r3, [sp, #0]
 800803a:	58eb      	ldr	r3, [r5, r3]
 800803c:	b92b      	cbnz	r3, 800804a <quorem+0x96>
 800803e:	9b01      	ldr	r3, [sp, #4]
 8008040:	3b04      	subs	r3, #4
 8008042:	429d      	cmp	r5, r3
 8008044:	461a      	mov	r2, r3
 8008046:	d32f      	bcc.n	80080a8 <quorem+0xf4>
 8008048:	613c      	str	r4, [r7, #16]
 800804a:	4638      	mov	r0, r7
 800804c:	f001 f9c8 	bl	80093e0 <__mcmp>
 8008050:	2800      	cmp	r0, #0
 8008052:	db25      	blt.n	80080a0 <quorem+0xec>
 8008054:	4629      	mov	r1, r5
 8008056:	2000      	movs	r0, #0
 8008058:	f858 2b04 	ldr.w	r2, [r8], #4
 800805c:	f8d1 c000 	ldr.w	ip, [r1]
 8008060:	fa1f fe82 	uxth.w	lr, r2
 8008064:	fa1f f38c 	uxth.w	r3, ip
 8008068:	eba3 030e 	sub.w	r3, r3, lr
 800806c:	4403      	add	r3, r0
 800806e:	0c12      	lsrs	r2, r2, #16
 8008070:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008074:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008078:	b29b      	uxth	r3, r3
 800807a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800807e:	45c1      	cmp	r9, r8
 8008080:	f841 3b04 	str.w	r3, [r1], #4
 8008084:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008088:	d2e6      	bcs.n	8008058 <quorem+0xa4>
 800808a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800808e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008092:	b922      	cbnz	r2, 800809e <quorem+0xea>
 8008094:	3b04      	subs	r3, #4
 8008096:	429d      	cmp	r5, r3
 8008098:	461a      	mov	r2, r3
 800809a:	d30b      	bcc.n	80080b4 <quorem+0x100>
 800809c:	613c      	str	r4, [r7, #16]
 800809e:	3601      	adds	r6, #1
 80080a0:	4630      	mov	r0, r6
 80080a2:	b003      	add	sp, #12
 80080a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080a8:	6812      	ldr	r2, [r2, #0]
 80080aa:	3b04      	subs	r3, #4
 80080ac:	2a00      	cmp	r2, #0
 80080ae:	d1cb      	bne.n	8008048 <quorem+0x94>
 80080b0:	3c01      	subs	r4, #1
 80080b2:	e7c6      	b.n	8008042 <quorem+0x8e>
 80080b4:	6812      	ldr	r2, [r2, #0]
 80080b6:	3b04      	subs	r3, #4
 80080b8:	2a00      	cmp	r2, #0
 80080ba:	d1ef      	bne.n	800809c <quorem+0xe8>
 80080bc:	3c01      	subs	r4, #1
 80080be:	e7ea      	b.n	8008096 <quorem+0xe2>
 80080c0:	2000      	movs	r0, #0
 80080c2:	e7ee      	b.n	80080a2 <quorem+0xee>
 80080c4:	0000      	movs	r0, r0
	...

080080c8 <_dtoa_r>:
 80080c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080cc:	69c7      	ldr	r7, [r0, #28]
 80080ce:	b097      	sub	sp, #92	@ 0x5c
 80080d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80080d4:	ec55 4b10 	vmov	r4, r5, d0
 80080d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80080da:	9107      	str	r1, [sp, #28]
 80080dc:	4681      	mov	r9, r0
 80080de:	920c      	str	r2, [sp, #48]	@ 0x30
 80080e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80080e2:	b97f      	cbnz	r7, 8008104 <_dtoa_r+0x3c>
 80080e4:	2010      	movs	r0, #16
 80080e6:	f000 fe09 	bl	8008cfc <malloc>
 80080ea:	4602      	mov	r2, r0
 80080ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80080f0:	b920      	cbnz	r0, 80080fc <_dtoa_r+0x34>
 80080f2:	4ba9      	ldr	r3, [pc, #676]	@ (8008398 <_dtoa_r+0x2d0>)
 80080f4:	21ef      	movs	r1, #239	@ 0xef
 80080f6:	48a9      	ldr	r0, [pc, #676]	@ (800839c <_dtoa_r+0x2d4>)
 80080f8:	f002 fc3a 	bl	800a970 <__assert_func>
 80080fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008100:	6007      	str	r7, [r0, #0]
 8008102:	60c7      	str	r7, [r0, #12]
 8008104:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008108:	6819      	ldr	r1, [r3, #0]
 800810a:	b159      	cbz	r1, 8008124 <_dtoa_r+0x5c>
 800810c:	685a      	ldr	r2, [r3, #4]
 800810e:	604a      	str	r2, [r1, #4]
 8008110:	2301      	movs	r3, #1
 8008112:	4093      	lsls	r3, r2
 8008114:	608b      	str	r3, [r1, #8]
 8008116:	4648      	mov	r0, r9
 8008118:	f000 fee6 	bl	8008ee8 <_Bfree>
 800811c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008120:	2200      	movs	r2, #0
 8008122:	601a      	str	r2, [r3, #0]
 8008124:	1e2b      	subs	r3, r5, #0
 8008126:	bfb9      	ittee	lt
 8008128:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800812c:	9305      	strlt	r3, [sp, #20]
 800812e:	2300      	movge	r3, #0
 8008130:	6033      	strge	r3, [r6, #0]
 8008132:	9f05      	ldr	r7, [sp, #20]
 8008134:	4b9a      	ldr	r3, [pc, #616]	@ (80083a0 <_dtoa_r+0x2d8>)
 8008136:	bfbc      	itt	lt
 8008138:	2201      	movlt	r2, #1
 800813a:	6032      	strlt	r2, [r6, #0]
 800813c:	43bb      	bics	r3, r7
 800813e:	d112      	bne.n	8008166 <_dtoa_r+0x9e>
 8008140:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008142:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008146:	6013      	str	r3, [r2, #0]
 8008148:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800814c:	4323      	orrs	r3, r4
 800814e:	f000 855a 	beq.w	8008c06 <_dtoa_r+0xb3e>
 8008152:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008154:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80083b4 <_dtoa_r+0x2ec>
 8008158:	2b00      	cmp	r3, #0
 800815a:	f000 855c 	beq.w	8008c16 <_dtoa_r+0xb4e>
 800815e:	f10a 0303 	add.w	r3, sl, #3
 8008162:	f000 bd56 	b.w	8008c12 <_dtoa_r+0xb4a>
 8008166:	ed9d 7b04 	vldr	d7, [sp, #16]
 800816a:	2200      	movs	r2, #0
 800816c:	ec51 0b17 	vmov	r0, r1, d7
 8008170:	2300      	movs	r3, #0
 8008172:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008176:	f7f8 fccf 	bl	8000b18 <__aeabi_dcmpeq>
 800817a:	4680      	mov	r8, r0
 800817c:	b158      	cbz	r0, 8008196 <_dtoa_r+0xce>
 800817e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008180:	2301      	movs	r3, #1
 8008182:	6013      	str	r3, [r2, #0]
 8008184:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008186:	b113      	cbz	r3, 800818e <_dtoa_r+0xc6>
 8008188:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800818a:	4b86      	ldr	r3, [pc, #536]	@ (80083a4 <_dtoa_r+0x2dc>)
 800818c:	6013      	str	r3, [r2, #0]
 800818e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80083b8 <_dtoa_r+0x2f0>
 8008192:	f000 bd40 	b.w	8008c16 <_dtoa_r+0xb4e>
 8008196:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800819a:	aa14      	add	r2, sp, #80	@ 0x50
 800819c:	a915      	add	r1, sp, #84	@ 0x54
 800819e:	4648      	mov	r0, r9
 80081a0:	f001 fa3e 	bl	8009620 <__d2b>
 80081a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80081a8:	9002      	str	r0, [sp, #8]
 80081aa:	2e00      	cmp	r6, #0
 80081ac:	d078      	beq.n	80082a0 <_dtoa_r+0x1d8>
 80081ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80081b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80081c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80081c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80081c8:	4619      	mov	r1, r3
 80081ca:	2200      	movs	r2, #0
 80081cc:	4b76      	ldr	r3, [pc, #472]	@ (80083a8 <_dtoa_r+0x2e0>)
 80081ce:	f7f8 f883 	bl	80002d8 <__aeabi_dsub>
 80081d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008380 <_dtoa_r+0x2b8>)
 80081d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d8:	f7f8 fa36 	bl	8000648 <__aeabi_dmul>
 80081dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8008388 <_dtoa_r+0x2c0>)
 80081de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e2:	f7f8 f87b 	bl	80002dc <__adddf3>
 80081e6:	4604      	mov	r4, r0
 80081e8:	4630      	mov	r0, r6
 80081ea:	460d      	mov	r5, r1
 80081ec:	f7f8 f9c2 	bl	8000574 <__aeabi_i2d>
 80081f0:	a367      	add	r3, pc, #412	@ (adr r3, 8008390 <_dtoa_r+0x2c8>)
 80081f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f6:	f7f8 fa27 	bl	8000648 <__aeabi_dmul>
 80081fa:	4602      	mov	r2, r0
 80081fc:	460b      	mov	r3, r1
 80081fe:	4620      	mov	r0, r4
 8008200:	4629      	mov	r1, r5
 8008202:	f7f8 f86b 	bl	80002dc <__adddf3>
 8008206:	4604      	mov	r4, r0
 8008208:	460d      	mov	r5, r1
 800820a:	f7f8 fccd 	bl	8000ba8 <__aeabi_d2iz>
 800820e:	2200      	movs	r2, #0
 8008210:	4607      	mov	r7, r0
 8008212:	2300      	movs	r3, #0
 8008214:	4620      	mov	r0, r4
 8008216:	4629      	mov	r1, r5
 8008218:	f7f8 fc88 	bl	8000b2c <__aeabi_dcmplt>
 800821c:	b140      	cbz	r0, 8008230 <_dtoa_r+0x168>
 800821e:	4638      	mov	r0, r7
 8008220:	f7f8 f9a8 	bl	8000574 <__aeabi_i2d>
 8008224:	4622      	mov	r2, r4
 8008226:	462b      	mov	r3, r5
 8008228:	f7f8 fc76 	bl	8000b18 <__aeabi_dcmpeq>
 800822c:	b900      	cbnz	r0, 8008230 <_dtoa_r+0x168>
 800822e:	3f01      	subs	r7, #1
 8008230:	2f16      	cmp	r7, #22
 8008232:	d852      	bhi.n	80082da <_dtoa_r+0x212>
 8008234:	4b5d      	ldr	r3, [pc, #372]	@ (80083ac <_dtoa_r+0x2e4>)
 8008236:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800823a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008242:	f7f8 fc73 	bl	8000b2c <__aeabi_dcmplt>
 8008246:	2800      	cmp	r0, #0
 8008248:	d049      	beq.n	80082de <_dtoa_r+0x216>
 800824a:	3f01      	subs	r7, #1
 800824c:	2300      	movs	r3, #0
 800824e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008250:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008252:	1b9b      	subs	r3, r3, r6
 8008254:	1e5a      	subs	r2, r3, #1
 8008256:	bf45      	ittet	mi
 8008258:	f1c3 0301 	rsbmi	r3, r3, #1
 800825c:	9300      	strmi	r3, [sp, #0]
 800825e:	2300      	movpl	r3, #0
 8008260:	2300      	movmi	r3, #0
 8008262:	9206      	str	r2, [sp, #24]
 8008264:	bf54      	ite	pl
 8008266:	9300      	strpl	r3, [sp, #0]
 8008268:	9306      	strmi	r3, [sp, #24]
 800826a:	2f00      	cmp	r7, #0
 800826c:	db39      	blt.n	80082e2 <_dtoa_r+0x21a>
 800826e:	9b06      	ldr	r3, [sp, #24]
 8008270:	970d      	str	r7, [sp, #52]	@ 0x34
 8008272:	443b      	add	r3, r7
 8008274:	9306      	str	r3, [sp, #24]
 8008276:	2300      	movs	r3, #0
 8008278:	9308      	str	r3, [sp, #32]
 800827a:	9b07      	ldr	r3, [sp, #28]
 800827c:	2b09      	cmp	r3, #9
 800827e:	d863      	bhi.n	8008348 <_dtoa_r+0x280>
 8008280:	2b05      	cmp	r3, #5
 8008282:	bfc4      	itt	gt
 8008284:	3b04      	subgt	r3, #4
 8008286:	9307      	strgt	r3, [sp, #28]
 8008288:	9b07      	ldr	r3, [sp, #28]
 800828a:	f1a3 0302 	sub.w	r3, r3, #2
 800828e:	bfcc      	ite	gt
 8008290:	2400      	movgt	r4, #0
 8008292:	2401      	movle	r4, #1
 8008294:	2b03      	cmp	r3, #3
 8008296:	d863      	bhi.n	8008360 <_dtoa_r+0x298>
 8008298:	e8df f003 	tbb	[pc, r3]
 800829c:	2b375452 	.word	0x2b375452
 80082a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80082a4:	441e      	add	r6, r3
 80082a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80082aa:	2b20      	cmp	r3, #32
 80082ac:	bfc1      	itttt	gt
 80082ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80082b2:	409f      	lslgt	r7, r3
 80082b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80082b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80082bc:	bfd6      	itet	le
 80082be:	f1c3 0320 	rsble	r3, r3, #32
 80082c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80082c6:	fa04 f003 	lslle.w	r0, r4, r3
 80082ca:	f7f8 f943 	bl	8000554 <__aeabi_ui2d>
 80082ce:	2201      	movs	r2, #1
 80082d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80082d4:	3e01      	subs	r6, #1
 80082d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80082d8:	e776      	b.n	80081c8 <_dtoa_r+0x100>
 80082da:	2301      	movs	r3, #1
 80082dc:	e7b7      	b.n	800824e <_dtoa_r+0x186>
 80082de:	9010      	str	r0, [sp, #64]	@ 0x40
 80082e0:	e7b6      	b.n	8008250 <_dtoa_r+0x188>
 80082e2:	9b00      	ldr	r3, [sp, #0]
 80082e4:	1bdb      	subs	r3, r3, r7
 80082e6:	9300      	str	r3, [sp, #0]
 80082e8:	427b      	negs	r3, r7
 80082ea:	9308      	str	r3, [sp, #32]
 80082ec:	2300      	movs	r3, #0
 80082ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80082f0:	e7c3      	b.n	800827a <_dtoa_r+0x1b2>
 80082f2:	2301      	movs	r3, #1
 80082f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082f8:	eb07 0b03 	add.w	fp, r7, r3
 80082fc:	f10b 0301 	add.w	r3, fp, #1
 8008300:	2b01      	cmp	r3, #1
 8008302:	9303      	str	r3, [sp, #12]
 8008304:	bfb8      	it	lt
 8008306:	2301      	movlt	r3, #1
 8008308:	e006      	b.n	8008318 <_dtoa_r+0x250>
 800830a:	2301      	movs	r3, #1
 800830c:	9309      	str	r3, [sp, #36]	@ 0x24
 800830e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008310:	2b00      	cmp	r3, #0
 8008312:	dd28      	ble.n	8008366 <_dtoa_r+0x29e>
 8008314:	469b      	mov	fp, r3
 8008316:	9303      	str	r3, [sp, #12]
 8008318:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800831c:	2100      	movs	r1, #0
 800831e:	2204      	movs	r2, #4
 8008320:	f102 0514 	add.w	r5, r2, #20
 8008324:	429d      	cmp	r5, r3
 8008326:	d926      	bls.n	8008376 <_dtoa_r+0x2ae>
 8008328:	6041      	str	r1, [r0, #4]
 800832a:	4648      	mov	r0, r9
 800832c:	f000 fd9c 	bl	8008e68 <_Balloc>
 8008330:	4682      	mov	sl, r0
 8008332:	2800      	cmp	r0, #0
 8008334:	d142      	bne.n	80083bc <_dtoa_r+0x2f4>
 8008336:	4b1e      	ldr	r3, [pc, #120]	@ (80083b0 <_dtoa_r+0x2e8>)
 8008338:	4602      	mov	r2, r0
 800833a:	f240 11af 	movw	r1, #431	@ 0x1af
 800833e:	e6da      	b.n	80080f6 <_dtoa_r+0x2e>
 8008340:	2300      	movs	r3, #0
 8008342:	e7e3      	b.n	800830c <_dtoa_r+0x244>
 8008344:	2300      	movs	r3, #0
 8008346:	e7d5      	b.n	80082f4 <_dtoa_r+0x22c>
 8008348:	2401      	movs	r4, #1
 800834a:	2300      	movs	r3, #0
 800834c:	9307      	str	r3, [sp, #28]
 800834e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008350:	f04f 3bff 	mov.w	fp, #4294967295
 8008354:	2200      	movs	r2, #0
 8008356:	f8cd b00c 	str.w	fp, [sp, #12]
 800835a:	2312      	movs	r3, #18
 800835c:	920c      	str	r2, [sp, #48]	@ 0x30
 800835e:	e7db      	b.n	8008318 <_dtoa_r+0x250>
 8008360:	2301      	movs	r3, #1
 8008362:	9309      	str	r3, [sp, #36]	@ 0x24
 8008364:	e7f4      	b.n	8008350 <_dtoa_r+0x288>
 8008366:	f04f 0b01 	mov.w	fp, #1
 800836a:	f8cd b00c 	str.w	fp, [sp, #12]
 800836e:	465b      	mov	r3, fp
 8008370:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008374:	e7d0      	b.n	8008318 <_dtoa_r+0x250>
 8008376:	3101      	adds	r1, #1
 8008378:	0052      	lsls	r2, r2, #1
 800837a:	e7d1      	b.n	8008320 <_dtoa_r+0x258>
 800837c:	f3af 8000 	nop.w
 8008380:	636f4361 	.word	0x636f4361
 8008384:	3fd287a7 	.word	0x3fd287a7
 8008388:	8b60c8b3 	.word	0x8b60c8b3
 800838c:	3fc68a28 	.word	0x3fc68a28
 8008390:	509f79fb 	.word	0x509f79fb
 8008394:	3fd34413 	.word	0x3fd34413
 8008398:	0800ca96 	.word	0x0800ca96
 800839c:	0800caad 	.word	0x0800caad
 80083a0:	7ff00000 	.word	0x7ff00000
 80083a4:	0800ca61 	.word	0x0800ca61
 80083a8:	3ff80000 	.word	0x3ff80000
 80083ac:	0800cc60 	.word	0x0800cc60
 80083b0:	0800cb05 	.word	0x0800cb05
 80083b4:	0800ca92 	.word	0x0800ca92
 80083b8:	0800ca60 	.word	0x0800ca60
 80083bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80083c0:	6018      	str	r0, [r3, #0]
 80083c2:	9b03      	ldr	r3, [sp, #12]
 80083c4:	2b0e      	cmp	r3, #14
 80083c6:	f200 80a1 	bhi.w	800850c <_dtoa_r+0x444>
 80083ca:	2c00      	cmp	r4, #0
 80083cc:	f000 809e 	beq.w	800850c <_dtoa_r+0x444>
 80083d0:	2f00      	cmp	r7, #0
 80083d2:	dd33      	ble.n	800843c <_dtoa_r+0x374>
 80083d4:	4b9c      	ldr	r3, [pc, #624]	@ (8008648 <_dtoa_r+0x580>)
 80083d6:	f007 020f 	and.w	r2, r7, #15
 80083da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083de:	ed93 7b00 	vldr	d7, [r3]
 80083e2:	05f8      	lsls	r0, r7, #23
 80083e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80083e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80083ec:	d516      	bpl.n	800841c <_dtoa_r+0x354>
 80083ee:	4b97      	ldr	r3, [pc, #604]	@ (800864c <_dtoa_r+0x584>)
 80083f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80083f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083f8:	f7f8 fa50 	bl	800089c <__aeabi_ddiv>
 80083fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008400:	f004 040f 	and.w	r4, r4, #15
 8008404:	2603      	movs	r6, #3
 8008406:	4d91      	ldr	r5, [pc, #580]	@ (800864c <_dtoa_r+0x584>)
 8008408:	b954      	cbnz	r4, 8008420 <_dtoa_r+0x358>
 800840a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800840e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008412:	f7f8 fa43 	bl	800089c <__aeabi_ddiv>
 8008416:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800841a:	e028      	b.n	800846e <_dtoa_r+0x3a6>
 800841c:	2602      	movs	r6, #2
 800841e:	e7f2      	b.n	8008406 <_dtoa_r+0x33e>
 8008420:	07e1      	lsls	r1, r4, #31
 8008422:	d508      	bpl.n	8008436 <_dtoa_r+0x36e>
 8008424:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008428:	e9d5 2300 	ldrd	r2, r3, [r5]
 800842c:	f7f8 f90c 	bl	8000648 <__aeabi_dmul>
 8008430:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008434:	3601      	adds	r6, #1
 8008436:	1064      	asrs	r4, r4, #1
 8008438:	3508      	adds	r5, #8
 800843a:	e7e5      	b.n	8008408 <_dtoa_r+0x340>
 800843c:	f000 80af 	beq.w	800859e <_dtoa_r+0x4d6>
 8008440:	427c      	negs	r4, r7
 8008442:	4b81      	ldr	r3, [pc, #516]	@ (8008648 <_dtoa_r+0x580>)
 8008444:	4d81      	ldr	r5, [pc, #516]	@ (800864c <_dtoa_r+0x584>)
 8008446:	f004 020f 	and.w	r2, r4, #15
 800844a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800844e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008452:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008456:	f7f8 f8f7 	bl	8000648 <__aeabi_dmul>
 800845a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800845e:	1124      	asrs	r4, r4, #4
 8008460:	2300      	movs	r3, #0
 8008462:	2602      	movs	r6, #2
 8008464:	2c00      	cmp	r4, #0
 8008466:	f040 808f 	bne.w	8008588 <_dtoa_r+0x4c0>
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1d3      	bne.n	8008416 <_dtoa_r+0x34e>
 800846e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008470:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008474:	2b00      	cmp	r3, #0
 8008476:	f000 8094 	beq.w	80085a2 <_dtoa_r+0x4da>
 800847a:	4b75      	ldr	r3, [pc, #468]	@ (8008650 <_dtoa_r+0x588>)
 800847c:	2200      	movs	r2, #0
 800847e:	4620      	mov	r0, r4
 8008480:	4629      	mov	r1, r5
 8008482:	f7f8 fb53 	bl	8000b2c <__aeabi_dcmplt>
 8008486:	2800      	cmp	r0, #0
 8008488:	f000 808b 	beq.w	80085a2 <_dtoa_r+0x4da>
 800848c:	9b03      	ldr	r3, [sp, #12]
 800848e:	2b00      	cmp	r3, #0
 8008490:	f000 8087 	beq.w	80085a2 <_dtoa_r+0x4da>
 8008494:	f1bb 0f00 	cmp.w	fp, #0
 8008498:	dd34      	ble.n	8008504 <_dtoa_r+0x43c>
 800849a:	4620      	mov	r0, r4
 800849c:	4b6d      	ldr	r3, [pc, #436]	@ (8008654 <_dtoa_r+0x58c>)
 800849e:	2200      	movs	r2, #0
 80084a0:	4629      	mov	r1, r5
 80084a2:	f7f8 f8d1 	bl	8000648 <__aeabi_dmul>
 80084a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80084ae:	3601      	adds	r6, #1
 80084b0:	465c      	mov	r4, fp
 80084b2:	4630      	mov	r0, r6
 80084b4:	f7f8 f85e 	bl	8000574 <__aeabi_i2d>
 80084b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084bc:	f7f8 f8c4 	bl	8000648 <__aeabi_dmul>
 80084c0:	4b65      	ldr	r3, [pc, #404]	@ (8008658 <_dtoa_r+0x590>)
 80084c2:	2200      	movs	r2, #0
 80084c4:	f7f7 ff0a 	bl	80002dc <__adddf3>
 80084c8:	4605      	mov	r5, r0
 80084ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80084ce:	2c00      	cmp	r4, #0
 80084d0:	d16a      	bne.n	80085a8 <_dtoa_r+0x4e0>
 80084d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084d6:	4b61      	ldr	r3, [pc, #388]	@ (800865c <_dtoa_r+0x594>)
 80084d8:	2200      	movs	r2, #0
 80084da:	f7f7 fefd 	bl	80002d8 <__aeabi_dsub>
 80084de:	4602      	mov	r2, r0
 80084e0:	460b      	mov	r3, r1
 80084e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084e6:	462a      	mov	r2, r5
 80084e8:	4633      	mov	r3, r6
 80084ea:	f7f8 fb3d 	bl	8000b68 <__aeabi_dcmpgt>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	f040 8298 	bne.w	8008a24 <_dtoa_r+0x95c>
 80084f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084f8:	462a      	mov	r2, r5
 80084fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80084fe:	f7f8 fb15 	bl	8000b2c <__aeabi_dcmplt>
 8008502:	bb38      	cbnz	r0, 8008554 <_dtoa_r+0x48c>
 8008504:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008508:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800850c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800850e:	2b00      	cmp	r3, #0
 8008510:	f2c0 8157 	blt.w	80087c2 <_dtoa_r+0x6fa>
 8008514:	2f0e      	cmp	r7, #14
 8008516:	f300 8154 	bgt.w	80087c2 <_dtoa_r+0x6fa>
 800851a:	4b4b      	ldr	r3, [pc, #300]	@ (8008648 <_dtoa_r+0x580>)
 800851c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008520:	ed93 7b00 	vldr	d7, [r3]
 8008524:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008526:	2b00      	cmp	r3, #0
 8008528:	ed8d 7b00 	vstr	d7, [sp]
 800852c:	f280 80e5 	bge.w	80086fa <_dtoa_r+0x632>
 8008530:	9b03      	ldr	r3, [sp, #12]
 8008532:	2b00      	cmp	r3, #0
 8008534:	f300 80e1 	bgt.w	80086fa <_dtoa_r+0x632>
 8008538:	d10c      	bne.n	8008554 <_dtoa_r+0x48c>
 800853a:	4b48      	ldr	r3, [pc, #288]	@ (800865c <_dtoa_r+0x594>)
 800853c:	2200      	movs	r2, #0
 800853e:	ec51 0b17 	vmov	r0, r1, d7
 8008542:	f7f8 f881 	bl	8000648 <__aeabi_dmul>
 8008546:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800854a:	f7f8 fb03 	bl	8000b54 <__aeabi_dcmpge>
 800854e:	2800      	cmp	r0, #0
 8008550:	f000 8266 	beq.w	8008a20 <_dtoa_r+0x958>
 8008554:	2400      	movs	r4, #0
 8008556:	4625      	mov	r5, r4
 8008558:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800855a:	4656      	mov	r6, sl
 800855c:	ea6f 0803 	mvn.w	r8, r3
 8008560:	2700      	movs	r7, #0
 8008562:	4621      	mov	r1, r4
 8008564:	4648      	mov	r0, r9
 8008566:	f000 fcbf 	bl	8008ee8 <_Bfree>
 800856a:	2d00      	cmp	r5, #0
 800856c:	f000 80bd 	beq.w	80086ea <_dtoa_r+0x622>
 8008570:	b12f      	cbz	r7, 800857e <_dtoa_r+0x4b6>
 8008572:	42af      	cmp	r7, r5
 8008574:	d003      	beq.n	800857e <_dtoa_r+0x4b6>
 8008576:	4639      	mov	r1, r7
 8008578:	4648      	mov	r0, r9
 800857a:	f000 fcb5 	bl	8008ee8 <_Bfree>
 800857e:	4629      	mov	r1, r5
 8008580:	4648      	mov	r0, r9
 8008582:	f000 fcb1 	bl	8008ee8 <_Bfree>
 8008586:	e0b0      	b.n	80086ea <_dtoa_r+0x622>
 8008588:	07e2      	lsls	r2, r4, #31
 800858a:	d505      	bpl.n	8008598 <_dtoa_r+0x4d0>
 800858c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008590:	f7f8 f85a 	bl	8000648 <__aeabi_dmul>
 8008594:	3601      	adds	r6, #1
 8008596:	2301      	movs	r3, #1
 8008598:	1064      	asrs	r4, r4, #1
 800859a:	3508      	adds	r5, #8
 800859c:	e762      	b.n	8008464 <_dtoa_r+0x39c>
 800859e:	2602      	movs	r6, #2
 80085a0:	e765      	b.n	800846e <_dtoa_r+0x3a6>
 80085a2:	9c03      	ldr	r4, [sp, #12]
 80085a4:	46b8      	mov	r8, r7
 80085a6:	e784      	b.n	80084b2 <_dtoa_r+0x3ea>
 80085a8:	4b27      	ldr	r3, [pc, #156]	@ (8008648 <_dtoa_r+0x580>)
 80085aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80085ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085b4:	4454      	add	r4, sl
 80085b6:	2900      	cmp	r1, #0
 80085b8:	d054      	beq.n	8008664 <_dtoa_r+0x59c>
 80085ba:	4929      	ldr	r1, [pc, #164]	@ (8008660 <_dtoa_r+0x598>)
 80085bc:	2000      	movs	r0, #0
 80085be:	f7f8 f96d 	bl	800089c <__aeabi_ddiv>
 80085c2:	4633      	mov	r3, r6
 80085c4:	462a      	mov	r2, r5
 80085c6:	f7f7 fe87 	bl	80002d8 <__aeabi_dsub>
 80085ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80085ce:	4656      	mov	r6, sl
 80085d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085d4:	f7f8 fae8 	bl	8000ba8 <__aeabi_d2iz>
 80085d8:	4605      	mov	r5, r0
 80085da:	f7f7 ffcb 	bl	8000574 <__aeabi_i2d>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085e6:	f7f7 fe77 	bl	80002d8 <__aeabi_dsub>
 80085ea:	3530      	adds	r5, #48	@ 0x30
 80085ec:	4602      	mov	r2, r0
 80085ee:	460b      	mov	r3, r1
 80085f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80085f4:	f806 5b01 	strb.w	r5, [r6], #1
 80085f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80085fc:	f7f8 fa96 	bl	8000b2c <__aeabi_dcmplt>
 8008600:	2800      	cmp	r0, #0
 8008602:	d172      	bne.n	80086ea <_dtoa_r+0x622>
 8008604:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008608:	4911      	ldr	r1, [pc, #68]	@ (8008650 <_dtoa_r+0x588>)
 800860a:	2000      	movs	r0, #0
 800860c:	f7f7 fe64 	bl	80002d8 <__aeabi_dsub>
 8008610:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008614:	f7f8 fa8a 	bl	8000b2c <__aeabi_dcmplt>
 8008618:	2800      	cmp	r0, #0
 800861a:	f040 80b4 	bne.w	8008786 <_dtoa_r+0x6be>
 800861e:	42a6      	cmp	r6, r4
 8008620:	f43f af70 	beq.w	8008504 <_dtoa_r+0x43c>
 8008624:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008628:	4b0a      	ldr	r3, [pc, #40]	@ (8008654 <_dtoa_r+0x58c>)
 800862a:	2200      	movs	r2, #0
 800862c:	f7f8 f80c 	bl	8000648 <__aeabi_dmul>
 8008630:	4b08      	ldr	r3, [pc, #32]	@ (8008654 <_dtoa_r+0x58c>)
 8008632:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008636:	2200      	movs	r2, #0
 8008638:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800863c:	f7f8 f804 	bl	8000648 <__aeabi_dmul>
 8008640:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008644:	e7c4      	b.n	80085d0 <_dtoa_r+0x508>
 8008646:	bf00      	nop
 8008648:	0800cc60 	.word	0x0800cc60
 800864c:	0800cc38 	.word	0x0800cc38
 8008650:	3ff00000 	.word	0x3ff00000
 8008654:	40240000 	.word	0x40240000
 8008658:	401c0000 	.word	0x401c0000
 800865c:	40140000 	.word	0x40140000
 8008660:	3fe00000 	.word	0x3fe00000
 8008664:	4631      	mov	r1, r6
 8008666:	4628      	mov	r0, r5
 8008668:	f7f7 ffee 	bl	8000648 <__aeabi_dmul>
 800866c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008670:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008672:	4656      	mov	r6, sl
 8008674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008678:	f7f8 fa96 	bl	8000ba8 <__aeabi_d2iz>
 800867c:	4605      	mov	r5, r0
 800867e:	f7f7 ff79 	bl	8000574 <__aeabi_i2d>
 8008682:	4602      	mov	r2, r0
 8008684:	460b      	mov	r3, r1
 8008686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800868a:	f7f7 fe25 	bl	80002d8 <__aeabi_dsub>
 800868e:	3530      	adds	r5, #48	@ 0x30
 8008690:	f806 5b01 	strb.w	r5, [r6], #1
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	42a6      	cmp	r6, r4
 800869a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800869e:	f04f 0200 	mov.w	r2, #0
 80086a2:	d124      	bne.n	80086ee <_dtoa_r+0x626>
 80086a4:	4baf      	ldr	r3, [pc, #700]	@ (8008964 <_dtoa_r+0x89c>)
 80086a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086aa:	f7f7 fe17 	bl	80002dc <__adddf3>
 80086ae:	4602      	mov	r2, r0
 80086b0:	460b      	mov	r3, r1
 80086b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086b6:	f7f8 fa57 	bl	8000b68 <__aeabi_dcmpgt>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d163      	bne.n	8008786 <_dtoa_r+0x6be>
 80086be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086c2:	49a8      	ldr	r1, [pc, #672]	@ (8008964 <_dtoa_r+0x89c>)
 80086c4:	2000      	movs	r0, #0
 80086c6:	f7f7 fe07 	bl	80002d8 <__aeabi_dsub>
 80086ca:	4602      	mov	r2, r0
 80086cc:	460b      	mov	r3, r1
 80086ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086d2:	f7f8 fa2b 	bl	8000b2c <__aeabi_dcmplt>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	f43f af14 	beq.w	8008504 <_dtoa_r+0x43c>
 80086dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80086de:	1e73      	subs	r3, r6, #1
 80086e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80086e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80086e6:	2b30      	cmp	r3, #48	@ 0x30
 80086e8:	d0f8      	beq.n	80086dc <_dtoa_r+0x614>
 80086ea:	4647      	mov	r7, r8
 80086ec:	e03b      	b.n	8008766 <_dtoa_r+0x69e>
 80086ee:	4b9e      	ldr	r3, [pc, #632]	@ (8008968 <_dtoa_r+0x8a0>)
 80086f0:	f7f7 ffaa 	bl	8000648 <__aeabi_dmul>
 80086f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086f8:	e7bc      	b.n	8008674 <_dtoa_r+0x5ac>
 80086fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80086fe:	4656      	mov	r6, sl
 8008700:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008704:	4620      	mov	r0, r4
 8008706:	4629      	mov	r1, r5
 8008708:	f7f8 f8c8 	bl	800089c <__aeabi_ddiv>
 800870c:	f7f8 fa4c 	bl	8000ba8 <__aeabi_d2iz>
 8008710:	4680      	mov	r8, r0
 8008712:	f7f7 ff2f 	bl	8000574 <__aeabi_i2d>
 8008716:	e9dd 2300 	ldrd	r2, r3, [sp]
 800871a:	f7f7 ff95 	bl	8000648 <__aeabi_dmul>
 800871e:	4602      	mov	r2, r0
 8008720:	460b      	mov	r3, r1
 8008722:	4620      	mov	r0, r4
 8008724:	4629      	mov	r1, r5
 8008726:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800872a:	f7f7 fdd5 	bl	80002d8 <__aeabi_dsub>
 800872e:	f806 4b01 	strb.w	r4, [r6], #1
 8008732:	9d03      	ldr	r5, [sp, #12]
 8008734:	eba6 040a 	sub.w	r4, r6, sl
 8008738:	42a5      	cmp	r5, r4
 800873a:	4602      	mov	r2, r0
 800873c:	460b      	mov	r3, r1
 800873e:	d133      	bne.n	80087a8 <_dtoa_r+0x6e0>
 8008740:	f7f7 fdcc 	bl	80002dc <__adddf3>
 8008744:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008748:	4604      	mov	r4, r0
 800874a:	460d      	mov	r5, r1
 800874c:	f7f8 fa0c 	bl	8000b68 <__aeabi_dcmpgt>
 8008750:	b9c0      	cbnz	r0, 8008784 <_dtoa_r+0x6bc>
 8008752:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008756:	4620      	mov	r0, r4
 8008758:	4629      	mov	r1, r5
 800875a:	f7f8 f9dd 	bl	8000b18 <__aeabi_dcmpeq>
 800875e:	b110      	cbz	r0, 8008766 <_dtoa_r+0x69e>
 8008760:	f018 0f01 	tst.w	r8, #1
 8008764:	d10e      	bne.n	8008784 <_dtoa_r+0x6bc>
 8008766:	9902      	ldr	r1, [sp, #8]
 8008768:	4648      	mov	r0, r9
 800876a:	f000 fbbd 	bl	8008ee8 <_Bfree>
 800876e:	2300      	movs	r3, #0
 8008770:	7033      	strb	r3, [r6, #0]
 8008772:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008774:	3701      	adds	r7, #1
 8008776:	601f      	str	r7, [r3, #0]
 8008778:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800877a:	2b00      	cmp	r3, #0
 800877c:	f000 824b 	beq.w	8008c16 <_dtoa_r+0xb4e>
 8008780:	601e      	str	r6, [r3, #0]
 8008782:	e248      	b.n	8008c16 <_dtoa_r+0xb4e>
 8008784:	46b8      	mov	r8, r7
 8008786:	4633      	mov	r3, r6
 8008788:	461e      	mov	r6, r3
 800878a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800878e:	2a39      	cmp	r2, #57	@ 0x39
 8008790:	d106      	bne.n	80087a0 <_dtoa_r+0x6d8>
 8008792:	459a      	cmp	sl, r3
 8008794:	d1f8      	bne.n	8008788 <_dtoa_r+0x6c0>
 8008796:	2230      	movs	r2, #48	@ 0x30
 8008798:	f108 0801 	add.w	r8, r8, #1
 800879c:	f88a 2000 	strb.w	r2, [sl]
 80087a0:	781a      	ldrb	r2, [r3, #0]
 80087a2:	3201      	adds	r2, #1
 80087a4:	701a      	strb	r2, [r3, #0]
 80087a6:	e7a0      	b.n	80086ea <_dtoa_r+0x622>
 80087a8:	4b6f      	ldr	r3, [pc, #444]	@ (8008968 <_dtoa_r+0x8a0>)
 80087aa:	2200      	movs	r2, #0
 80087ac:	f7f7 ff4c 	bl	8000648 <__aeabi_dmul>
 80087b0:	2200      	movs	r2, #0
 80087b2:	2300      	movs	r3, #0
 80087b4:	4604      	mov	r4, r0
 80087b6:	460d      	mov	r5, r1
 80087b8:	f7f8 f9ae 	bl	8000b18 <__aeabi_dcmpeq>
 80087bc:	2800      	cmp	r0, #0
 80087be:	d09f      	beq.n	8008700 <_dtoa_r+0x638>
 80087c0:	e7d1      	b.n	8008766 <_dtoa_r+0x69e>
 80087c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087c4:	2a00      	cmp	r2, #0
 80087c6:	f000 80ea 	beq.w	800899e <_dtoa_r+0x8d6>
 80087ca:	9a07      	ldr	r2, [sp, #28]
 80087cc:	2a01      	cmp	r2, #1
 80087ce:	f300 80cd 	bgt.w	800896c <_dtoa_r+0x8a4>
 80087d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80087d4:	2a00      	cmp	r2, #0
 80087d6:	f000 80c1 	beq.w	800895c <_dtoa_r+0x894>
 80087da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80087de:	9c08      	ldr	r4, [sp, #32]
 80087e0:	9e00      	ldr	r6, [sp, #0]
 80087e2:	9a00      	ldr	r2, [sp, #0]
 80087e4:	441a      	add	r2, r3
 80087e6:	9200      	str	r2, [sp, #0]
 80087e8:	9a06      	ldr	r2, [sp, #24]
 80087ea:	2101      	movs	r1, #1
 80087ec:	441a      	add	r2, r3
 80087ee:	4648      	mov	r0, r9
 80087f0:	9206      	str	r2, [sp, #24]
 80087f2:	f000 fc77 	bl	80090e4 <__i2b>
 80087f6:	4605      	mov	r5, r0
 80087f8:	b166      	cbz	r6, 8008814 <_dtoa_r+0x74c>
 80087fa:	9b06      	ldr	r3, [sp, #24]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	dd09      	ble.n	8008814 <_dtoa_r+0x74c>
 8008800:	42b3      	cmp	r3, r6
 8008802:	9a00      	ldr	r2, [sp, #0]
 8008804:	bfa8      	it	ge
 8008806:	4633      	movge	r3, r6
 8008808:	1ad2      	subs	r2, r2, r3
 800880a:	9200      	str	r2, [sp, #0]
 800880c:	9a06      	ldr	r2, [sp, #24]
 800880e:	1af6      	subs	r6, r6, r3
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	9306      	str	r3, [sp, #24]
 8008814:	9b08      	ldr	r3, [sp, #32]
 8008816:	b30b      	cbz	r3, 800885c <_dtoa_r+0x794>
 8008818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 80c6 	beq.w	80089ac <_dtoa_r+0x8e4>
 8008820:	2c00      	cmp	r4, #0
 8008822:	f000 80c0 	beq.w	80089a6 <_dtoa_r+0x8de>
 8008826:	4629      	mov	r1, r5
 8008828:	4622      	mov	r2, r4
 800882a:	4648      	mov	r0, r9
 800882c:	f000 fd12 	bl	8009254 <__pow5mult>
 8008830:	9a02      	ldr	r2, [sp, #8]
 8008832:	4601      	mov	r1, r0
 8008834:	4605      	mov	r5, r0
 8008836:	4648      	mov	r0, r9
 8008838:	f000 fc6a 	bl	8009110 <__multiply>
 800883c:	9902      	ldr	r1, [sp, #8]
 800883e:	4680      	mov	r8, r0
 8008840:	4648      	mov	r0, r9
 8008842:	f000 fb51 	bl	8008ee8 <_Bfree>
 8008846:	9b08      	ldr	r3, [sp, #32]
 8008848:	1b1b      	subs	r3, r3, r4
 800884a:	9308      	str	r3, [sp, #32]
 800884c:	f000 80b1 	beq.w	80089b2 <_dtoa_r+0x8ea>
 8008850:	9a08      	ldr	r2, [sp, #32]
 8008852:	4641      	mov	r1, r8
 8008854:	4648      	mov	r0, r9
 8008856:	f000 fcfd 	bl	8009254 <__pow5mult>
 800885a:	9002      	str	r0, [sp, #8]
 800885c:	2101      	movs	r1, #1
 800885e:	4648      	mov	r0, r9
 8008860:	f000 fc40 	bl	80090e4 <__i2b>
 8008864:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008866:	4604      	mov	r4, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	f000 81d8 	beq.w	8008c1e <_dtoa_r+0xb56>
 800886e:	461a      	mov	r2, r3
 8008870:	4601      	mov	r1, r0
 8008872:	4648      	mov	r0, r9
 8008874:	f000 fcee 	bl	8009254 <__pow5mult>
 8008878:	9b07      	ldr	r3, [sp, #28]
 800887a:	2b01      	cmp	r3, #1
 800887c:	4604      	mov	r4, r0
 800887e:	f300 809f 	bgt.w	80089c0 <_dtoa_r+0x8f8>
 8008882:	9b04      	ldr	r3, [sp, #16]
 8008884:	2b00      	cmp	r3, #0
 8008886:	f040 8097 	bne.w	80089b8 <_dtoa_r+0x8f0>
 800888a:	9b05      	ldr	r3, [sp, #20]
 800888c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008890:	2b00      	cmp	r3, #0
 8008892:	f040 8093 	bne.w	80089bc <_dtoa_r+0x8f4>
 8008896:	9b05      	ldr	r3, [sp, #20]
 8008898:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800889c:	0d1b      	lsrs	r3, r3, #20
 800889e:	051b      	lsls	r3, r3, #20
 80088a0:	b133      	cbz	r3, 80088b0 <_dtoa_r+0x7e8>
 80088a2:	9b00      	ldr	r3, [sp, #0]
 80088a4:	3301      	adds	r3, #1
 80088a6:	9300      	str	r3, [sp, #0]
 80088a8:	9b06      	ldr	r3, [sp, #24]
 80088aa:	3301      	adds	r3, #1
 80088ac:	9306      	str	r3, [sp, #24]
 80088ae:	2301      	movs	r3, #1
 80088b0:	9308      	str	r3, [sp, #32]
 80088b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 81b8 	beq.w	8008c2a <_dtoa_r+0xb62>
 80088ba:	6923      	ldr	r3, [r4, #16]
 80088bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80088c0:	6918      	ldr	r0, [r3, #16]
 80088c2:	f000 fbc3 	bl	800904c <__hi0bits>
 80088c6:	f1c0 0020 	rsb	r0, r0, #32
 80088ca:	9b06      	ldr	r3, [sp, #24]
 80088cc:	4418      	add	r0, r3
 80088ce:	f010 001f 	ands.w	r0, r0, #31
 80088d2:	f000 8082 	beq.w	80089da <_dtoa_r+0x912>
 80088d6:	f1c0 0320 	rsb	r3, r0, #32
 80088da:	2b04      	cmp	r3, #4
 80088dc:	dd73      	ble.n	80089c6 <_dtoa_r+0x8fe>
 80088de:	9b00      	ldr	r3, [sp, #0]
 80088e0:	f1c0 001c 	rsb	r0, r0, #28
 80088e4:	4403      	add	r3, r0
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	9b06      	ldr	r3, [sp, #24]
 80088ea:	4403      	add	r3, r0
 80088ec:	4406      	add	r6, r0
 80088ee:	9306      	str	r3, [sp, #24]
 80088f0:	9b00      	ldr	r3, [sp, #0]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	dd05      	ble.n	8008902 <_dtoa_r+0x83a>
 80088f6:	9902      	ldr	r1, [sp, #8]
 80088f8:	461a      	mov	r2, r3
 80088fa:	4648      	mov	r0, r9
 80088fc:	f000 fd04 	bl	8009308 <__lshift>
 8008900:	9002      	str	r0, [sp, #8]
 8008902:	9b06      	ldr	r3, [sp, #24]
 8008904:	2b00      	cmp	r3, #0
 8008906:	dd05      	ble.n	8008914 <_dtoa_r+0x84c>
 8008908:	4621      	mov	r1, r4
 800890a:	461a      	mov	r2, r3
 800890c:	4648      	mov	r0, r9
 800890e:	f000 fcfb 	bl	8009308 <__lshift>
 8008912:	4604      	mov	r4, r0
 8008914:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008916:	2b00      	cmp	r3, #0
 8008918:	d061      	beq.n	80089de <_dtoa_r+0x916>
 800891a:	9802      	ldr	r0, [sp, #8]
 800891c:	4621      	mov	r1, r4
 800891e:	f000 fd5f 	bl	80093e0 <__mcmp>
 8008922:	2800      	cmp	r0, #0
 8008924:	da5b      	bge.n	80089de <_dtoa_r+0x916>
 8008926:	2300      	movs	r3, #0
 8008928:	9902      	ldr	r1, [sp, #8]
 800892a:	220a      	movs	r2, #10
 800892c:	4648      	mov	r0, r9
 800892e:	f000 fafd 	bl	8008f2c <__multadd>
 8008932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008934:	9002      	str	r0, [sp, #8]
 8008936:	f107 38ff 	add.w	r8, r7, #4294967295
 800893a:	2b00      	cmp	r3, #0
 800893c:	f000 8177 	beq.w	8008c2e <_dtoa_r+0xb66>
 8008940:	4629      	mov	r1, r5
 8008942:	2300      	movs	r3, #0
 8008944:	220a      	movs	r2, #10
 8008946:	4648      	mov	r0, r9
 8008948:	f000 faf0 	bl	8008f2c <__multadd>
 800894c:	f1bb 0f00 	cmp.w	fp, #0
 8008950:	4605      	mov	r5, r0
 8008952:	dc6f      	bgt.n	8008a34 <_dtoa_r+0x96c>
 8008954:	9b07      	ldr	r3, [sp, #28]
 8008956:	2b02      	cmp	r3, #2
 8008958:	dc49      	bgt.n	80089ee <_dtoa_r+0x926>
 800895a:	e06b      	b.n	8008a34 <_dtoa_r+0x96c>
 800895c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800895e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008962:	e73c      	b.n	80087de <_dtoa_r+0x716>
 8008964:	3fe00000 	.word	0x3fe00000
 8008968:	40240000 	.word	0x40240000
 800896c:	9b03      	ldr	r3, [sp, #12]
 800896e:	1e5c      	subs	r4, r3, #1
 8008970:	9b08      	ldr	r3, [sp, #32]
 8008972:	42a3      	cmp	r3, r4
 8008974:	db09      	blt.n	800898a <_dtoa_r+0x8c2>
 8008976:	1b1c      	subs	r4, r3, r4
 8008978:	9b03      	ldr	r3, [sp, #12]
 800897a:	2b00      	cmp	r3, #0
 800897c:	f6bf af30 	bge.w	80087e0 <_dtoa_r+0x718>
 8008980:	9b00      	ldr	r3, [sp, #0]
 8008982:	9a03      	ldr	r2, [sp, #12]
 8008984:	1a9e      	subs	r6, r3, r2
 8008986:	2300      	movs	r3, #0
 8008988:	e72b      	b.n	80087e2 <_dtoa_r+0x71a>
 800898a:	9b08      	ldr	r3, [sp, #32]
 800898c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800898e:	9408      	str	r4, [sp, #32]
 8008990:	1ae3      	subs	r3, r4, r3
 8008992:	441a      	add	r2, r3
 8008994:	9e00      	ldr	r6, [sp, #0]
 8008996:	9b03      	ldr	r3, [sp, #12]
 8008998:	920d      	str	r2, [sp, #52]	@ 0x34
 800899a:	2400      	movs	r4, #0
 800899c:	e721      	b.n	80087e2 <_dtoa_r+0x71a>
 800899e:	9c08      	ldr	r4, [sp, #32]
 80089a0:	9e00      	ldr	r6, [sp, #0]
 80089a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80089a4:	e728      	b.n	80087f8 <_dtoa_r+0x730>
 80089a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80089aa:	e751      	b.n	8008850 <_dtoa_r+0x788>
 80089ac:	9a08      	ldr	r2, [sp, #32]
 80089ae:	9902      	ldr	r1, [sp, #8]
 80089b0:	e750      	b.n	8008854 <_dtoa_r+0x78c>
 80089b2:	f8cd 8008 	str.w	r8, [sp, #8]
 80089b6:	e751      	b.n	800885c <_dtoa_r+0x794>
 80089b8:	2300      	movs	r3, #0
 80089ba:	e779      	b.n	80088b0 <_dtoa_r+0x7e8>
 80089bc:	9b04      	ldr	r3, [sp, #16]
 80089be:	e777      	b.n	80088b0 <_dtoa_r+0x7e8>
 80089c0:	2300      	movs	r3, #0
 80089c2:	9308      	str	r3, [sp, #32]
 80089c4:	e779      	b.n	80088ba <_dtoa_r+0x7f2>
 80089c6:	d093      	beq.n	80088f0 <_dtoa_r+0x828>
 80089c8:	9a00      	ldr	r2, [sp, #0]
 80089ca:	331c      	adds	r3, #28
 80089cc:	441a      	add	r2, r3
 80089ce:	9200      	str	r2, [sp, #0]
 80089d0:	9a06      	ldr	r2, [sp, #24]
 80089d2:	441a      	add	r2, r3
 80089d4:	441e      	add	r6, r3
 80089d6:	9206      	str	r2, [sp, #24]
 80089d8:	e78a      	b.n	80088f0 <_dtoa_r+0x828>
 80089da:	4603      	mov	r3, r0
 80089dc:	e7f4      	b.n	80089c8 <_dtoa_r+0x900>
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	46b8      	mov	r8, r7
 80089e4:	dc20      	bgt.n	8008a28 <_dtoa_r+0x960>
 80089e6:	469b      	mov	fp, r3
 80089e8:	9b07      	ldr	r3, [sp, #28]
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	dd1e      	ble.n	8008a2c <_dtoa_r+0x964>
 80089ee:	f1bb 0f00 	cmp.w	fp, #0
 80089f2:	f47f adb1 	bne.w	8008558 <_dtoa_r+0x490>
 80089f6:	4621      	mov	r1, r4
 80089f8:	465b      	mov	r3, fp
 80089fa:	2205      	movs	r2, #5
 80089fc:	4648      	mov	r0, r9
 80089fe:	f000 fa95 	bl	8008f2c <__multadd>
 8008a02:	4601      	mov	r1, r0
 8008a04:	4604      	mov	r4, r0
 8008a06:	9802      	ldr	r0, [sp, #8]
 8008a08:	f000 fcea 	bl	80093e0 <__mcmp>
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	f77f ada3 	ble.w	8008558 <_dtoa_r+0x490>
 8008a12:	4656      	mov	r6, sl
 8008a14:	2331      	movs	r3, #49	@ 0x31
 8008a16:	f806 3b01 	strb.w	r3, [r6], #1
 8008a1a:	f108 0801 	add.w	r8, r8, #1
 8008a1e:	e59f      	b.n	8008560 <_dtoa_r+0x498>
 8008a20:	9c03      	ldr	r4, [sp, #12]
 8008a22:	46b8      	mov	r8, r7
 8008a24:	4625      	mov	r5, r4
 8008a26:	e7f4      	b.n	8008a12 <_dtoa_r+0x94a>
 8008a28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008a2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f000 8101 	beq.w	8008c36 <_dtoa_r+0xb6e>
 8008a34:	2e00      	cmp	r6, #0
 8008a36:	dd05      	ble.n	8008a44 <_dtoa_r+0x97c>
 8008a38:	4629      	mov	r1, r5
 8008a3a:	4632      	mov	r2, r6
 8008a3c:	4648      	mov	r0, r9
 8008a3e:	f000 fc63 	bl	8009308 <__lshift>
 8008a42:	4605      	mov	r5, r0
 8008a44:	9b08      	ldr	r3, [sp, #32]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d05c      	beq.n	8008b04 <_dtoa_r+0xa3c>
 8008a4a:	6869      	ldr	r1, [r5, #4]
 8008a4c:	4648      	mov	r0, r9
 8008a4e:	f000 fa0b 	bl	8008e68 <_Balloc>
 8008a52:	4606      	mov	r6, r0
 8008a54:	b928      	cbnz	r0, 8008a62 <_dtoa_r+0x99a>
 8008a56:	4b82      	ldr	r3, [pc, #520]	@ (8008c60 <_dtoa_r+0xb98>)
 8008a58:	4602      	mov	r2, r0
 8008a5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008a5e:	f7ff bb4a 	b.w	80080f6 <_dtoa_r+0x2e>
 8008a62:	692a      	ldr	r2, [r5, #16]
 8008a64:	3202      	adds	r2, #2
 8008a66:	0092      	lsls	r2, r2, #2
 8008a68:	f105 010c 	add.w	r1, r5, #12
 8008a6c:	300c      	adds	r0, #12
 8008a6e:	f001 ff69 	bl	800a944 <memcpy>
 8008a72:	2201      	movs	r2, #1
 8008a74:	4631      	mov	r1, r6
 8008a76:	4648      	mov	r0, r9
 8008a78:	f000 fc46 	bl	8009308 <__lshift>
 8008a7c:	f10a 0301 	add.w	r3, sl, #1
 8008a80:	9300      	str	r3, [sp, #0]
 8008a82:	eb0a 030b 	add.w	r3, sl, fp
 8008a86:	9308      	str	r3, [sp, #32]
 8008a88:	9b04      	ldr	r3, [sp, #16]
 8008a8a:	f003 0301 	and.w	r3, r3, #1
 8008a8e:	462f      	mov	r7, r5
 8008a90:	9306      	str	r3, [sp, #24]
 8008a92:	4605      	mov	r5, r0
 8008a94:	9b00      	ldr	r3, [sp, #0]
 8008a96:	9802      	ldr	r0, [sp, #8]
 8008a98:	4621      	mov	r1, r4
 8008a9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008a9e:	f7ff fa89 	bl	8007fb4 <quorem>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	3330      	adds	r3, #48	@ 0x30
 8008aa6:	9003      	str	r0, [sp, #12]
 8008aa8:	4639      	mov	r1, r7
 8008aaa:	9802      	ldr	r0, [sp, #8]
 8008aac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aae:	f000 fc97 	bl	80093e0 <__mcmp>
 8008ab2:	462a      	mov	r2, r5
 8008ab4:	9004      	str	r0, [sp, #16]
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	4648      	mov	r0, r9
 8008aba:	f000 fcad 	bl	8009418 <__mdiff>
 8008abe:	68c2      	ldr	r2, [r0, #12]
 8008ac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ac2:	4606      	mov	r6, r0
 8008ac4:	bb02      	cbnz	r2, 8008b08 <_dtoa_r+0xa40>
 8008ac6:	4601      	mov	r1, r0
 8008ac8:	9802      	ldr	r0, [sp, #8]
 8008aca:	f000 fc89 	bl	80093e0 <__mcmp>
 8008ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	4631      	mov	r1, r6
 8008ad4:	4648      	mov	r0, r9
 8008ad6:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ad8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ada:	f000 fa05 	bl	8008ee8 <_Bfree>
 8008ade:	9b07      	ldr	r3, [sp, #28]
 8008ae0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008ae2:	9e00      	ldr	r6, [sp, #0]
 8008ae4:	ea42 0103 	orr.w	r1, r2, r3
 8008ae8:	9b06      	ldr	r3, [sp, #24]
 8008aea:	4319      	orrs	r1, r3
 8008aec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aee:	d10d      	bne.n	8008b0c <_dtoa_r+0xa44>
 8008af0:	2b39      	cmp	r3, #57	@ 0x39
 8008af2:	d027      	beq.n	8008b44 <_dtoa_r+0xa7c>
 8008af4:	9a04      	ldr	r2, [sp, #16]
 8008af6:	2a00      	cmp	r2, #0
 8008af8:	dd01      	ble.n	8008afe <_dtoa_r+0xa36>
 8008afa:	9b03      	ldr	r3, [sp, #12]
 8008afc:	3331      	adds	r3, #49	@ 0x31
 8008afe:	f88b 3000 	strb.w	r3, [fp]
 8008b02:	e52e      	b.n	8008562 <_dtoa_r+0x49a>
 8008b04:	4628      	mov	r0, r5
 8008b06:	e7b9      	b.n	8008a7c <_dtoa_r+0x9b4>
 8008b08:	2201      	movs	r2, #1
 8008b0a:	e7e2      	b.n	8008ad2 <_dtoa_r+0xa0a>
 8008b0c:	9904      	ldr	r1, [sp, #16]
 8008b0e:	2900      	cmp	r1, #0
 8008b10:	db04      	blt.n	8008b1c <_dtoa_r+0xa54>
 8008b12:	9807      	ldr	r0, [sp, #28]
 8008b14:	4301      	orrs	r1, r0
 8008b16:	9806      	ldr	r0, [sp, #24]
 8008b18:	4301      	orrs	r1, r0
 8008b1a:	d120      	bne.n	8008b5e <_dtoa_r+0xa96>
 8008b1c:	2a00      	cmp	r2, #0
 8008b1e:	ddee      	ble.n	8008afe <_dtoa_r+0xa36>
 8008b20:	9902      	ldr	r1, [sp, #8]
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	2201      	movs	r2, #1
 8008b26:	4648      	mov	r0, r9
 8008b28:	f000 fbee 	bl	8009308 <__lshift>
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	9002      	str	r0, [sp, #8]
 8008b30:	f000 fc56 	bl	80093e0 <__mcmp>
 8008b34:	2800      	cmp	r0, #0
 8008b36:	9b00      	ldr	r3, [sp, #0]
 8008b38:	dc02      	bgt.n	8008b40 <_dtoa_r+0xa78>
 8008b3a:	d1e0      	bne.n	8008afe <_dtoa_r+0xa36>
 8008b3c:	07da      	lsls	r2, r3, #31
 8008b3e:	d5de      	bpl.n	8008afe <_dtoa_r+0xa36>
 8008b40:	2b39      	cmp	r3, #57	@ 0x39
 8008b42:	d1da      	bne.n	8008afa <_dtoa_r+0xa32>
 8008b44:	2339      	movs	r3, #57	@ 0x39
 8008b46:	f88b 3000 	strb.w	r3, [fp]
 8008b4a:	4633      	mov	r3, r6
 8008b4c:	461e      	mov	r6, r3
 8008b4e:	3b01      	subs	r3, #1
 8008b50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008b54:	2a39      	cmp	r2, #57	@ 0x39
 8008b56:	d04e      	beq.n	8008bf6 <_dtoa_r+0xb2e>
 8008b58:	3201      	adds	r2, #1
 8008b5a:	701a      	strb	r2, [r3, #0]
 8008b5c:	e501      	b.n	8008562 <_dtoa_r+0x49a>
 8008b5e:	2a00      	cmp	r2, #0
 8008b60:	dd03      	ble.n	8008b6a <_dtoa_r+0xaa2>
 8008b62:	2b39      	cmp	r3, #57	@ 0x39
 8008b64:	d0ee      	beq.n	8008b44 <_dtoa_r+0xa7c>
 8008b66:	3301      	adds	r3, #1
 8008b68:	e7c9      	b.n	8008afe <_dtoa_r+0xa36>
 8008b6a:	9a00      	ldr	r2, [sp, #0]
 8008b6c:	9908      	ldr	r1, [sp, #32]
 8008b6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008b72:	428a      	cmp	r2, r1
 8008b74:	d028      	beq.n	8008bc8 <_dtoa_r+0xb00>
 8008b76:	9902      	ldr	r1, [sp, #8]
 8008b78:	2300      	movs	r3, #0
 8008b7a:	220a      	movs	r2, #10
 8008b7c:	4648      	mov	r0, r9
 8008b7e:	f000 f9d5 	bl	8008f2c <__multadd>
 8008b82:	42af      	cmp	r7, r5
 8008b84:	9002      	str	r0, [sp, #8]
 8008b86:	f04f 0300 	mov.w	r3, #0
 8008b8a:	f04f 020a 	mov.w	r2, #10
 8008b8e:	4639      	mov	r1, r7
 8008b90:	4648      	mov	r0, r9
 8008b92:	d107      	bne.n	8008ba4 <_dtoa_r+0xadc>
 8008b94:	f000 f9ca 	bl	8008f2c <__multadd>
 8008b98:	4607      	mov	r7, r0
 8008b9a:	4605      	mov	r5, r0
 8008b9c:	9b00      	ldr	r3, [sp, #0]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	9300      	str	r3, [sp, #0]
 8008ba2:	e777      	b.n	8008a94 <_dtoa_r+0x9cc>
 8008ba4:	f000 f9c2 	bl	8008f2c <__multadd>
 8008ba8:	4629      	mov	r1, r5
 8008baa:	4607      	mov	r7, r0
 8008bac:	2300      	movs	r3, #0
 8008bae:	220a      	movs	r2, #10
 8008bb0:	4648      	mov	r0, r9
 8008bb2:	f000 f9bb 	bl	8008f2c <__multadd>
 8008bb6:	4605      	mov	r5, r0
 8008bb8:	e7f0      	b.n	8008b9c <_dtoa_r+0xad4>
 8008bba:	f1bb 0f00 	cmp.w	fp, #0
 8008bbe:	bfcc      	ite	gt
 8008bc0:	465e      	movgt	r6, fp
 8008bc2:	2601      	movle	r6, #1
 8008bc4:	4456      	add	r6, sl
 8008bc6:	2700      	movs	r7, #0
 8008bc8:	9902      	ldr	r1, [sp, #8]
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	4648      	mov	r0, r9
 8008bd0:	f000 fb9a 	bl	8009308 <__lshift>
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	9002      	str	r0, [sp, #8]
 8008bd8:	f000 fc02 	bl	80093e0 <__mcmp>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	dcb4      	bgt.n	8008b4a <_dtoa_r+0xa82>
 8008be0:	d102      	bne.n	8008be8 <_dtoa_r+0xb20>
 8008be2:	9b00      	ldr	r3, [sp, #0]
 8008be4:	07db      	lsls	r3, r3, #31
 8008be6:	d4b0      	bmi.n	8008b4a <_dtoa_r+0xa82>
 8008be8:	4633      	mov	r3, r6
 8008bea:	461e      	mov	r6, r3
 8008bec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bf0:	2a30      	cmp	r2, #48	@ 0x30
 8008bf2:	d0fa      	beq.n	8008bea <_dtoa_r+0xb22>
 8008bf4:	e4b5      	b.n	8008562 <_dtoa_r+0x49a>
 8008bf6:	459a      	cmp	sl, r3
 8008bf8:	d1a8      	bne.n	8008b4c <_dtoa_r+0xa84>
 8008bfa:	2331      	movs	r3, #49	@ 0x31
 8008bfc:	f108 0801 	add.w	r8, r8, #1
 8008c00:	f88a 3000 	strb.w	r3, [sl]
 8008c04:	e4ad      	b.n	8008562 <_dtoa_r+0x49a>
 8008c06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008c64 <_dtoa_r+0xb9c>
 8008c0c:	b11b      	cbz	r3, 8008c16 <_dtoa_r+0xb4e>
 8008c0e:	f10a 0308 	add.w	r3, sl, #8
 8008c12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008c14:	6013      	str	r3, [r2, #0]
 8008c16:	4650      	mov	r0, sl
 8008c18:	b017      	add	sp, #92	@ 0x5c
 8008c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c1e:	9b07      	ldr	r3, [sp, #28]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	f77f ae2e 	ble.w	8008882 <_dtoa_r+0x7ba>
 8008c26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c28:	9308      	str	r3, [sp, #32]
 8008c2a:	2001      	movs	r0, #1
 8008c2c:	e64d      	b.n	80088ca <_dtoa_r+0x802>
 8008c2e:	f1bb 0f00 	cmp.w	fp, #0
 8008c32:	f77f aed9 	ble.w	80089e8 <_dtoa_r+0x920>
 8008c36:	4656      	mov	r6, sl
 8008c38:	9802      	ldr	r0, [sp, #8]
 8008c3a:	4621      	mov	r1, r4
 8008c3c:	f7ff f9ba 	bl	8007fb4 <quorem>
 8008c40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008c44:	f806 3b01 	strb.w	r3, [r6], #1
 8008c48:	eba6 020a 	sub.w	r2, r6, sl
 8008c4c:	4593      	cmp	fp, r2
 8008c4e:	ddb4      	ble.n	8008bba <_dtoa_r+0xaf2>
 8008c50:	9902      	ldr	r1, [sp, #8]
 8008c52:	2300      	movs	r3, #0
 8008c54:	220a      	movs	r2, #10
 8008c56:	4648      	mov	r0, r9
 8008c58:	f000 f968 	bl	8008f2c <__multadd>
 8008c5c:	9002      	str	r0, [sp, #8]
 8008c5e:	e7eb      	b.n	8008c38 <_dtoa_r+0xb70>
 8008c60:	0800cb05 	.word	0x0800cb05
 8008c64:	0800ca89 	.word	0x0800ca89

08008c68 <_free_r>:
 8008c68:	b538      	push	{r3, r4, r5, lr}
 8008c6a:	4605      	mov	r5, r0
 8008c6c:	2900      	cmp	r1, #0
 8008c6e:	d041      	beq.n	8008cf4 <_free_r+0x8c>
 8008c70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c74:	1f0c      	subs	r4, r1, #4
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	bfb8      	it	lt
 8008c7a:	18e4      	addlt	r4, r4, r3
 8008c7c:	f000 f8e8 	bl	8008e50 <__malloc_lock>
 8008c80:	4a1d      	ldr	r2, [pc, #116]	@ (8008cf8 <_free_r+0x90>)
 8008c82:	6813      	ldr	r3, [r2, #0]
 8008c84:	b933      	cbnz	r3, 8008c94 <_free_r+0x2c>
 8008c86:	6063      	str	r3, [r4, #4]
 8008c88:	6014      	str	r4, [r2, #0]
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c90:	f000 b8e4 	b.w	8008e5c <__malloc_unlock>
 8008c94:	42a3      	cmp	r3, r4
 8008c96:	d908      	bls.n	8008caa <_free_r+0x42>
 8008c98:	6820      	ldr	r0, [r4, #0]
 8008c9a:	1821      	adds	r1, r4, r0
 8008c9c:	428b      	cmp	r3, r1
 8008c9e:	bf01      	itttt	eq
 8008ca0:	6819      	ldreq	r1, [r3, #0]
 8008ca2:	685b      	ldreq	r3, [r3, #4]
 8008ca4:	1809      	addeq	r1, r1, r0
 8008ca6:	6021      	streq	r1, [r4, #0]
 8008ca8:	e7ed      	b.n	8008c86 <_free_r+0x1e>
 8008caa:	461a      	mov	r2, r3
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	b10b      	cbz	r3, 8008cb4 <_free_r+0x4c>
 8008cb0:	42a3      	cmp	r3, r4
 8008cb2:	d9fa      	bls.n	8008caa <_free_r+0x42>
 8008cb4:	6811      	ldr	r1, [r2, #0]
 8008cb6:	1850      	adds	r0, r2, r1
 8008cb8:	42a0      	cmp	r0, r4
 8008cba:	d10b      	bne.n	8008cd4 <_free_r+0x6c>
 8008cbc:	6820      	ldr	r0, [r4, #0]
 8008cbe:	4401      	add	r1, r0
 8008cc0:	1850      	adds	r0, r2, r1
 8008cc2:	4283      	cmp	r3, r0
 8008cc4:	6011      	str	r1, [r2, #0]
 8008cc6:	d1e0      	bne.n	8008c8a <_free_r+0x22>
 8008cc8:	6818      	ldr	r0, [r3, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	6053      	str	r3, [r2, #4]
 8008cce:	4408      	add	r0, r1
 8008cd0:	6010      	str	r0, [r2, #0]
 8008cd2:	e7da      	b.n	8008c8a <_free_r+0x22>
 8008cd4:	d902      	bls.n	8008cdc <_free_r+0x74>
 8008cd6:	230c      	movs	r3, #12
 8008cd8:	602b      	str	r3, [r5, #0]
 8008cda:	e7d6      	b.n	8008c8a <_free_r+0x22>
 8008cdc:	6820      	ldr	r0, [r4, #0]
 8008cde:	1821      	adds	r1, r4, r0
 8008ce0:	428b      	cmp	r3, r1
 8008ce2:	bf04      	itt	eq
 8008ce4:	6819      	ldreq	r1, [r3, #0]
 8008ce6:	685b      	ldreq	r3, [r3, #4]
 8008ce8:	6063      	str	r3, [r4, #4]
 8008cea:	bf04      	itt	eq
 8008cec:	1809      	addeq	r1, r1, r0
 8008cee:	6021      	streq	r1, [r4, #0]
 8008cf0:	6054      	str	r4, [r2, #4]
 8008cf2:	e7ca      	b.n	8008c8a <_free_r+0x22>
 8008cf4:	bd38      	pop	{r3, r4, r5, pc}
 8008cf6:	bf00      	nop
 8008cf8:	200004f4 	.word	0x200004f4

08008cfc <malloc>:
 8008cfc:	4b02      	ldr	r3, [pc, #8]	@ (8008d08 <malloc+0xc>)
 8008cfe:	4601      	mov	r1, r0
 8008d00:	6818      	ldr	r0, [r3, #0]
 8008d02:	f000 b825 	b.w	8008d50 <_malloc_r>
 8008d06:	bf00      	nop
 8008d08:	20000018 	.word	0x20000018

08008d0c <sbrk_aligned>:
 8008d0c:	b570      	push	{r4, r5, r6, lr}
 8008d0e:	4e0f      	ldr	r6, [pc, #60]	@ (8008d4c <sbrk_aligned+0x40>)
 8008d10:	460c      	mov	r4, r1
 8008d12:	6831      	ldr	r1, [r6, #0]
 8008d14:	4605      	mov	r5, r0
 8008d16:	b911      	cbnz	r1, 8008d1e <sbrk_aligned+0x12>
 8008d18:	f001 fe04 	bl	800a924 <_sbrk_r>
 8008d1c:	6030      	str	r0, [r6, #0]
 8008d1e:	4621      	mov	r1, r4
 8008d20:	4628      	mov	r0, r5
 8008d22:	f001 fdff 	bl	800a924 <_sbrk_r>
 8008d26:	1c43      	adds	r3, r0, #1
 8008d28:	d103      	bne.n	8008d32 <sbrk_aligned+0x26>
 8008d2a:	f04f 34ff 	mov.w	r4, #4294967295
 8008d2e:	4620      	mov	r0, r4
 8008d30:	bd70      	pop	{r4, r5, r6, pc}
 8008d32:	1cc4      	adds	r4, r0, #3
 8008d34:	f024 0403 	bic.w	r4, r4, #3
 8008d38:	42a0      	cmp	r0, r4
 8008d3a:	d0f8      	beq.n	8008d2e <sbrk_aligned+0x22>
 8008d3c:	1a21      	subs	r1, r4, r0
 8008d3e:	4628      	mov	r0, r5
 8008d40:	f001 fdf0 	bl	800a924 <_sbrk_r>
 8008d44:	3001      	adds	r0, #1
 8008d46:	d1f2      	bne.n	8008d2e <sbrk_aligned+0x22>
 8008d48:	e7ef      	b.n	8008d2a <sbrk_aligned+0x1e>
 8008d4a:	bf00      	nop
 8008d4c:	200004f0 	.word	0x200004f0

08008d50 <_malloc_r>:
 8008d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d54:	1ccd      	adds	r5, r1, #3
 8008d56:	f025 0503 	bic.w	r5, r5, #3
 8008d5a:	3508      	adds	r5, #8
 8008d5c:	2d0c      	cmp	r5, #12
 8008d5e:	bf38      	it	cc
 8008d60:	250c      	movcc	r5, #12
 8008d62:	2d00      	cmp	r5, #0
 8008d64:	4606      	mov	r6, r0
 8008d66:	db01      	blt.n	8008d6c <_malloc_r+0x1c>
 8008d68:	42a9      	cmp	r1, r5
 8008d6a:	d904      	bls.n	8008d76 <_malloc_r+0x26>
 8008d6c:	230c      	movs	r3, #12
 8008d6e:	6033      	str	r3, [r6, #0]
 8008d70:	2000      	movs	r0, #0
 8008d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e4c <_malloc_r+0xfc>
 8008d7a:	f000 f869 	bl	8008e50 <__malloc_lock>
 8008d7e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d82:	461c      	mov	r4, r3
 8008d84:	bb44      	cbnz	r4, 8008dd8 <_malloc_r+0x88>
 8008d86:	4629      	mov	r1, r5
 8008d88:	4630      	mov	r0, r6
 8008d8a:	f7ff ffbf 	bl	8008d0c <sbrk_aligned>
 8008d8e:	1c43      	adds	r3, r0, #1
 8008d90:	4604      	mov	r4, r0
 8008d92:	d158      	bne.n	8008e46 <_malloc_r+0xf6>
 8008d94:	f8d8 4000 	ldr.w	r4, [r8]
 8008d98:	4627      	mov	r7, r4
 8008d9a:	2f00      	cmp	r7, #0
 8008d9c:	d143      	bne.n	8008e26 <_malloc_r+0xd6>
 8008d9e:	2c00      	cmp	r4, #0
 8008da0:	d04b      	beq.n	8008e3a <_malloc_r+0xea>
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	4639      	mov	r1, r7
 8008da6:	4630      	mov	r0, r6
 8008da8:	eb04 0903 	add.w	r9, r4, r3
 8008dac:	f001 fdba 	bl	800a924 <_sbrk_r>
 8008db0:	4581      	cmp	r9, r0
 8008db2:	d142      	bne.n	8008e3a <_malloc_r+0xea>
 8008db4:	6821      	ldr	r1, [r4, #0]
 8008db6:	1a6d      	subs	r5, r5, r1
 8008db8:	4629      	mov	r1, r5
 8008dba:	4630      	mov	r0, r6
 8008dbc:	f7ff ffa6 	bl	8008d0c <sbrk_aligned>
 8008dc0:	3001      	adds	r0, #1
 8008dc2:	d03a      	beq.n	8008e3a <_malloc_r+0xea>
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	442b      	add	r3, r5
 8008dc8:	6023      	str	r3, [r4, #0]
 8008dca:	f8d8 3000 	ldr.w	r3, [r8]
 8008dce:	685a      	ldr	r2, [r3, #4]
 8008dd0:	bb62      	cbnz	r2, 8008e2c <_malloc_r+0xdc>
 8008dd2:	f8c8 7000 	str.w	r7, [r8]
 8008dd6:	e00f      	b.n	8008df8 <_malloc_r+0xa8>
 8008dd8:	6822      	ldr	r2, [r4, #0]
 8008dda:	1b52      	subs	r2, r2, r5
 8008ddc:	d420      	bmi.n	8008e20 <_malloc_r+0xd0>
 8008dde:	2a0b      	cmp	r2, #11
 8008de0:	d917      	bls.n	8008e12 <_malloc_r+0xc2>
 8008de2:	1961      	adds	r1, r4, r5
 8008de4:	42a3      	cmp	r3, r4
 8008de6:	6025      	str	r5, [r4, #0]
 8008de8:	bf18      	it	ne
 8008dea:	6059      	strne	r1, [r3, #4]
 8008dec:	6863      	ldr	r3, [r4, #4]
 8008dee:	bf08      	it	eq
 8008df0:	f8c8 1000 	streq.w	r1, [r8]
 8008df4:	5162      	str	r2, [r4, r5]
 8008df6:	604b      	str	r3, [r1, #4]
 8008df8:	4630      	mov	r0, r6
 8008dfa:	f000 f82f 	bl	8008e5c <__malloc_unlock>
 8008dfe:	f104 000b 	add.w	r0, r4, #11
 8008e02:	1d23      	adds	r3, r4, #4
 8008e04:	f020 0007 	bic.w	r0, r0, #7
 8008e08:	1ac2      	subs	r2, r0, r3
 8008e0a:	bf1c      	itt	ne
 8008e0c:	1a1b      	subne	r3, r3, r0
 8008e0e:	50a3      	strne	r3, [r4, r2]
 8008e10:	e7af      	b.n	8008d72 <_malloc_r+0x22>
 8008e12:	6862      	ldr	r2, [r4, #4]
 8008e14:	42a3      	cmp	r3, r4
 8008e16:	bf0c      	ite	eq
 8008e18:	f8c8 2000 	streq.w	r2, [r8]
 8008e1c:	605a      	strne	r2, [r3, #4]
 8008e1e:	e7eb      	b.n	8008df8 <_malloc_r+0xa8>
 8008e20:	4623      	mov	r3, r4
 8008e22:	6864      	ldr	r4, [r4, #4]
 8008e24:	e7ae      	b.n	8008d84 <_malloc_r+0x34>
 8008e26:	463c      	mov	r4, r7
 8008e28:	687f      	ldr	r7, [r7, #4]
 8008e2a:	e7b6      	b.n	8008d9a <_malloc_r+0x4a>
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	42a3      	cmp	r3, r4
 8008e32:	d1fb      	bne.n	8008e2c <_malloc_r+0xdc>
 8008e34:	2300      	movs	r3, #0
 8008e36:	6053      	str	r3, [r2, #4]
 8008e38:	e7de      	b.n	8008df8 <_malloc_r+0xa8>
 8008e3a:	230c      	movs	r3, #12
 8008e3c:	6033      	str	r3, [r6, #0]
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f000 f80c 	bl	8008e5c <__malloc_unlock>
 8008e44:	e794      	b.n	8008d70 <_malloc_r+0x20>
 8008e46:	6005      	str	r5, [r0, #0]
 8008e48:	e7d6      	b.n	8008df8 <_malloc_r+0xa8>
 8008e4a:	bf00      	nop
 8008e4c:	200004f4 	.word	0x200004f4

08008e50 <__malloc_lock>:
 8008e50:	4801      	ldr	r0, [pc, #4]	@ (8008e58 <__malloc_lock+0x8>)
 8008e52:	f7ff b8a6 	b.w	8007fa2 <__retarget_lock_acquire_recursive>
 8008e56:	bf00      	nop
 8008e58:	200004ec 	.word	0x200004ec

08008e5c <__malloc_unlock>:
 8008e5c:	4801      	ldr	r0, [pc, #4]	@ (8008e64 <__malloc_unlock+0x8>)
 8008e5e:	f7ff b8a1 	b.w	8007fa4 <__retarget_lock_release_recursive>
 8008e62:	bf00      	nop
 8008e64:	200004ec 	.word	0x200004ec

08008e68 <_Balloc>:
 8008e68:	b570      	push	{r4, r5, r6, lr}
 8008e6a:	69c6      	ldr	r6, [r0, #28]
 8008e6c:	4604      	mov	r4, r0
 8008e6e:	460d      	mov	r5, r1
 8008e70:	b976      	cbnz	r6, 8008e90 <_Balloc+0x28>
 8008e72:	2010      	movs	r0, #16
 8008e74:	f7ff ff42 	bl	8008cfc <malloc>
 8008e78:	4602      	mov	r2, r0
 8008e7a:	61e0      	str	r0, [r4, #28]
 8008e7c:	b920      	cbnz	r0, 8008e88 <_Balloc+0x20>
 8008e7e:	4b18      	ldr	r3, [pc, #96]	@ (8008ee0 <_Balloc+0x78>)
 8008e80:	4818      	ldr	r0, [pc, #96]	@ (8008ee4 <_Balloc+0x7c>)
 8008e82:	216b      	movs	r1, #107	@ 0x6b
 8008e84:	f001 fd74 	bl	800a970 <__assert_func>
 8008e88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e8c:	6006      	str	r6, [r0, #0]
 8008e8e:	60c6      	str	r6, [r0, #12]
 8008e90:	69e6      	ldr	r6, [r4, #28]
 8008e92:	68f3      	ldr	r3, [r6, #12]
 8008e94:	b183      	cbz	r3, 8008eb8 <_Balloc+0x50>
 8008e96:	69e3      	ldr	r3, [r4, #28]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e9e:	b9b8      	cbnz	r0, 8008ed0 <_Balloc+0x68>
 8008ea0:	2101      	movs	r1, #1
 8008ea2:	fa01 f605 	lsl.w	r6, r1, r5
 8008ea6:	1d72      	adds	r2, r6, #5
 8008ea8:	0092      	lsls	r2, r2, #2
 8008eaa:	4620      	mov	r0, r4
 8008eac:	f001 fd7e 	bl	800a9ac <_calloc_r>
 8008eb0:	b160      	cbz	r0, 8008ecc <_Balloc+0x64>
 8008eb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008eb6:	e00e      	b.n	8008ed6 <_Balloc+0x6e>
 8008eb8:	2221      	movs	r2, #33	@ 0x21
 8008eba:	2104      	movs	r1, #4
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	f001 fd75 	bl	800a9ac <_calloc_r>
 8008ec2:	69e3      	ldr	r3, [r4, #28]
 8008ec4:	60f0      	str	r0, [r6, #12]
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d1e4      	bne.n	8008e96 <_Balloc+0x2e>
 8008ecc:	2000      	movs	r0, #0
 8008ece:	bd70      	pop	{r4, r5, r6, pc}
 8008ed0:	6802      	ldr	r2, [r0, #0]
 8008ed2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008edc:	e7f7      	b.n	8008ece <_Balloc+0x66>
 8008ede:	bf00      	nop
 8008ee0:	0800ca96 	.word	0x0800ca96
 8008ee4:	0800cb16 	.word	0x0800cb16

08008ee8 <_Bfree>:
 8008ee8:	b570      	push	{r4, r5, r6, lr}
 8008eea:	69c6      	ldr	r6, [r0, #28]
 8008eec:	4605      	mov	r5, r0
 8008eee:	460c      	mov	r4, r1
 8008ef0:	b976      	cbnz	r6, 8008f10 <_Bfree+0x28>
 8008ef2:	2010      	movs	r0, #16
 8008ef4:	f7ff ff02 	bl	8008cfc <malloc>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	61e8      	str	r0, [r5, #28]
 8008efc:	b920      	cbnz	r0, 8008f08 <_Bfree+0x20>
 8008efe:	4b09      	ldr	r3, [pc, #36]	@ (8008f24 <_Bfree+0x3c>)
 8008f00:	4809      	ldr	r0, [pc, #36]	@ (8008f28 <_Bfree+0x40>)
 8008f02:	218f      	movs	r1, #143	@ 0x8f
 8008f04:	f001 fd34 	bl	800a970 <__assert_func>
 8008f08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f0c:	6006      	str	r6, [r0, #0]
 8008f0e:	60c6      	str	r6, [r0, #12]
 8008f10:	b13c      	cbz	r4, 8008f22 <_Bfree+0x3a>
 8008f12:	69eb      	ldr	r3, [r5, #28]
 8008f14:	6862      	ldr	r2, [r4, #4]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f1c:	6021      	str	r1, [r4, #0]
 8008f1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f22:	bd70      	pop	{r4, r5, r6, pc}
 8008f24:	0800ca96 	.word	0x0800ca96
 8008f28:	0800cb16 	.word	0x0800cb16

08008f2c <__multadd>:
 8008f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f30:	690d      	ldr	r5, [r1, #16]
 8008f32:	4607      	mov	r7, r0
 8008f34:	460c      	mov	r4, r1
 8008f36:	461e      	mov	r6, r3
 8008f38:	f101 0c14 	add.w	ip, r1, #20
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	f8dc 3000 	ldr.w	r3, [ip]
 8008f42:	b299      	uxth	r1, r3
 8008f44:	fb02 6101 	mla	r1, r2, r1, r6
 8008f48:	0c1e      	lsrs	r6, r3, #16
 8008f4a:	0c0b      	lsrs	r3, r1, #16
 8008f4c:	fb02 3306 	mla	r3, r2, r6, r3
 8008f50:	b289      	uxth	r1, r1
 8008f52:	3001      	adds	r0, #1
 8008f54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f58:	4285      	cmp	r5, r0
 8008f5a:	f84c 1b04 	str.w	r1, [ip], #4
 8008f5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f62:	dcec      	bgt.n	8008f3e <__multadd+0x12>
 8008f64:	b30e      	cbz	r6, 8008faa <__multadd+0x7e>
 8008f66:	68a3      	ldr	r3, [r4, #8]
 8008f68:	42ab      	cmp	r3, r5
 8008f6a:	dc19      	bgt.n	8008fa0 <__multadd+0x74>
 8008f6c:	6861      	ldr	r1, [r4, #4]
 8008f6e:	4638      	mov	r0, r7
 8008f70:	3101      	adds	r1, #1
 8008f72:	f7ff ff79 	bl	8008e68 <_Balloc>
 8008f76:	4680      	mov	r8, r0
 8008f78:	b928      	cbnz	r0, 8008f86 <__multadd+0x5a>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8008fb0 <__multadd+0x84>)
 8008f7e:	480d      	ldr	r0, [pc, #52]	@ (8008fb4 <__multadd+0x88>)
 8008f80:	21ba      	movs	r1, #186	@ 0xba
 8008f82:	f001 fcf5 	bl	800a970 <__assert_func>
 8008f86:	6922      	ldr	r2, [r4, #16]
 8008f88:	3202      	adds	r2, #2
 8008f8a:	f104 010c 	add.w	r1, r4, #12
 8008f8e:	0092      	lsls	r2, r2, #2
 8008f90:	300c      	adds	r0, #12
 8008f92:	f001 fcd7 	bl	800a944 <memcpy>
 8008f96:	4621      	mov	r1, r4
 8008f98:	4638      	mov	r0, r7
 8008f9a:	f7ff ffa5 	bl	8008ee8 <_Bfree>
 8008f9e:	4644      	mov	r4, r8
 8008fa0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fa4:	3501      	adds	r5, #1
 8008fa6:	615e      	str	r6, [r3, #20]
 8008fa8:	6125      	str	r5, [r4, #16]
 8008faa:	4620      	mov	r0, r4
 8008fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fb0:	0800cb05 	.word	0x0800cb05
 8008fb4:	0800cb16 	.word	0x0800cb16

08008fb8 <__s2b>:
 8008fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fbc:	460c      	mov	r4, r1
 8008fbe:	4615      	mov	r5, r2
 8008fc0:	461f      	mov	r7, r3
 8008fc2:	2209      	movs	r2, #9
 8008fc4:	3308      	adds	r3, #8
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fcc:	2100      	movs	r1, #0
 8008fce:	2201      	movs	r2, #1
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	db09      	blt.n	8008fe8 <__s2b+0x30>
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f7ff ff47 	bl	8008e68 <_Balloc>
 8008fda:	b940      	cbnz	r0, 8008fee <__s2b+0x36>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	4b19      	ldr	r3, [pc, #100]	@ (8009044 <__s2b+0x8c>)
 8008fe0:	4819      	ldr	r0, [pc, #100]	@ (8009048 <__s2b+0x90>)
 8008fe2:	21d3      	movs	r1, #211	@ 0xd3
 8008fe4:	f001 fcc4 	bl	800a970 <__assert_func>
 8008fe8:	0052      	lsls	r2, r2, #1
 8008fea:	3101      	adds	r1, #1
 8008fec:	e7f0      	b.n	8008fd0 <__s2b+0x18>
 8008fee:	9b08      	ldr	r3, [sp, #32]
 8008ff0:	6143      	str	r3, [r0, #20]
 8008ff2:	2d09      	cmp	r5, #9
 8008ff4:	f04f 0301 	mov.w	r3, #1
 8008ff8:	6103      	str	r3, [r0, #16]
 8008ffa:	dd16      	ble.n	800902a <__s2b+0x72>
 8008ffc:	f104 0909 	add.w	r9, r4, #9
 8009000:	46c8      	mov	r8, r9
 8009002:	442c      	add	r4, r5
 8009004:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009008:	4601      	mov	r1, r0
 800900a:	3b30      	subs	r3, #48	@ 0x30
 800900c:	220a      	movs	r2, #10
 800900e:	4630      	mov	r0, r6
 8009010:	f7ff ff8c 	bl	8008f2c <__multadd>
 8009014:	45a0      	cmp	r8, r4
 8009016:	d1f5      	bne.n	8009004 <__s2b+0x4c>
 8009018:	f1a5 0408 	sub.w	r4, r5, #8
 800901c:	444c      	add	r4, r9
 800901e:	1b2d      	subs	r5, r5, r4
 8009020:	1963      	adds	r3, r4, r5
 8009022:	42bb      	cmp	r3, r7
 8009024:	db04      	blt.n	8009030 <__s2b+0x78>
 8009026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800902a:	340a      	adds	r4, #10
 800902c:	2509      	movs	r5, #9
 800902e:	e7f6      	b.n	800901e <__s2b+0x66>
 8009030:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009034:	4601      	mov	r1, r0
 8009036:	3b30      	subs	r3, #48	@ 0x30
 8009038:	220a      	movs	r2, #10
 800903a:	4630      	mov	r0, r6
 800903c:	f7ff ff76 	bl	8008f2c <__multadd>
 8009040:	e7ee      	b.n	8009020 <__s2b+0x68>
 8009042:	bf00      	nop
 8009044:	0800cb05 	.word	0x0800cb05
 8009048:	0800cb16 	.word	0x0800cb16

0800904c <__hi0bits>:
 800904c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009050:	4603      	mov	r3, r0
 8009052:	bf36      	itet	cc
 8009054:	0403      	lslcc	r3, r0, #16
 8009056:	2000      	movcs	r0, #0
 8009058:	2010      	movcc	r0, #16
 800905a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800905e:	bf3c      	itt	cc
 8009060:	021b      	lslcc	r3, r3, #8
 8009062:	3008      	addcc	r0, #8
 8009064:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009068:	bf3c      	itt	cc
 800906a:	011b      	lslcc	r3, r3, #4
 800906c:	3004      	addcc	r0, #4
 800906e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009072:	bf3c      	itt	cc
 8009074:	009b      	lslcc	r3, r3, #2
 8009076:	3002      	addcc	r0, #2
 8009078:	2b00      	cmp	r3, #0
 800907a:	db05      	blt.n	8009088 <__hi0bits+0x3c>
 800907c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009080:	f100 0001 	add.w	r0, r0, #1
 8009084:	bf08      	it	eq
 8009086:	2020      	moveq	r0, #32
 8009088:	4770      	bx	lr

0800908a <__lo0bits>:
 800908a:	6803      	ldr	r3, [r0, #0]
 800908c:	4602      	mov	r2, r0
 800908e:	f013 0007 	ands.w	r0, r3, #7
 8009092:	d00b      	beq.n	80090ac <__lo0bits+0x22>
 8009094:	07d9      	lsls	r1, r3, #31
 8009096:	d421      	bmi.n	80090dc <__lo0bits+0x52>
 8009098:	0798      	lsls	r0, r3, #30
 800909a:	bf49      	itett	mi
 800909c:	085b      	lsrmi	r3, r3, #1
 800909e:	089b      	lsrpl	r3, r3, #2
 80090a0:	2001      	movmi	r0, #1
 80090a2:	6013      	strmi	r3, [r2, #0]
 80090a4:	bf5c      	itt	pl
 80090a6:	6013      	strpl	r3, [r2, #0]
 80090a8:	2002      	movpl	r0, #2
 80090aa:	4770      	bx	lr
 80090ac:	b299      	uxth	r1, r3
 80090ae:	b909      	cbnz	r1, 80090b4 <__lo0bits+0x2a>
 80090b0:	0c1b      	lsrs	r3, r3, #16
 80090b2:	2010      	movs	r0, #16
 80090b4:	b2d9      	uxtb	r1, r3
 80090b6:	b909      	cbnz	r1, 80090bc <__lo0bits+0x32>
 80090b8:	3008      	adds	r0, #8
 80090ba:	0a1b      	lsrs	r3, r3, #8
 80090bc:	0719      	lsls	r1, r3, #28
 80090be:	bf04      	itt	eq
 80090c0:	091b      	lsreq	r3, r3, #4
 80090c2:	3004      	addeq	r0, #4
 80090c4:	0799      	lsls	r1, r3, #30
 80090c6:	bf04      	itt	eq
 80090c8:	089b      	lsreq	r3, r3, #2
 80090ca:	3002      	addeq	r0, #2
 80090cc:	07d9      	lsls	r1, r3, #31
 80090ce:	d403      	bmi.n	80090d8 <__lo0bits+0x4e>
 80090d0:	085b      	lsrs	r3, r3, #1
 80090d2:	f100 0001 	add.w	r0, r0, #1
 80090d6:	d003      	beq.n	80090e0 <__lo0bits+0x56>
 80090d8:	6013      	str	r3, [r2, #0]
 80090da:	4770      	bx	lr
 80090dc:	2000      	movs	r0, #0
 80090de:	4770      	bx	lr
 80090e0:	2020      	movs	r0, #32
 80090e2:	4770      	bx	lr

080090e4 <__i2b>:
 80090e4:	b510      	push	{r4, lr}
 80090e6:	460c      	mov	r4, r1
 80090e8:	2101      	movs	r1, #1
 80090ea:	f7ff febd 	bl	8008e68 <_Balloc>
 80090ee:	4602      	mov	r2, r0
 80090f0:	b928      	cbnz	r0, 80090fe <__i2b+0x1a>
 80090f2:	4b05      	ldr	r3, [pc, #20]	@ (8009108 <__i2b+0x24>)
 80090f4:	4805      	ldr	r0, [pc, #20]	@ (800910c <__i2b+0x28>)
 80090f6:	f240 1145 	movw	r1, #325	@ 0x145
 80090fa:	f001 fc39 	bl	800a970 <__assert_func>
 80090fe:	2301      	movs	r3, #1
 8009100:	6144      	str	r4, [r0, #20]
 8009102:	6103      	str	r3, [r0, #16]
 8009104:	bd10      	pop	{r4, pc}
 8009106:	bf00      	nop
 8009108:	0800cb05 	.word	0x0800cb05
 800910c:	0800cb16 	.word	0x0800cb16

08009110 <__multiply>:
 8009110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009114:	4617      	mov	r7, r2
 8009116:	690a      	ldr	r2, [r1, #16]
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	429a      	cmp	r2, r3
 800911c:	bfa8      	it	ge
 800911e:	463b      	movge	r3, r7
 8009120:	4689      	mov	r9, r1
 8009122:	bfa4      	itt	ge
 8009124:	460f      	movge	r7, r1
 8009126:	4699      	movge	r9, r3
 8009128:	693d      	ldr	r5, [r7, #16]
 800912a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	6879      	ldr	r1, [r7, #4]
 8009132:	eb05 060a 	add.w	r6, r5, sl
 8009136:	42b3      	cmp	r3, r6
 8009138:	b085      	sub	sp, #20
 800913a:	bfb8      	it	lt
 800913c:	3101      	addlt	r1, #1
 800913e:	f7ff fe93 	bl	8008e68 <_Balloc>
 8009142:	b930      	cbnz	r0, 8009152 <__multiply+0x42>
 8009144:	4602      	mov	r2, r0
 8009146:	4b41      	ldr	r3, [pc, #260]	@ (800924c <__multiply+0x13c>)
 8009148:	4841      	ldr	r0, [pc, #260]	@ (8009250 <__multiply+0x140>)
 800914a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800914e:	f001 fc0f 	bl	800a970 <__assert_func>
 8009152:	f100 0414 	add.w	r4, r0, #20
 8009156:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800915a:	4623      	mov	r3, r4
 800915c:	2200      	movs	r2, #0
 800915e:	4573      	cmp	r3, lr
 8009160:	d320      	bcc.n	80091a4 <__multiply+0x94>
 8009162:	f107 0814 	add.w	r8, r7, #20
 8009166:	f109 0114 	add.w	r1, r9, #20
 800916a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800916e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009172:	9302      	str	r3, [sp, #8]
 8009174:	1beb      	subs	r3, r5, r7
 8009176:	3b15      	subs	r3, #21
 8009178:	f023 0303 	bic.w	r3, r3, #3
 800917c:	3304      	adds	r3, #4
 800917e:	3715      	adds	r7, #21
 8009180:	42bd      	cmp	r5, r7
 8009182:	bf38      	it	cc
 8009184:	2304      	movcc	r3, #4
 8009186:	9301      	str	r3, [sp, #4]
 8009188:	9b02      	ldr	r3, [sp, #8]
 800918a:	9103      	str	r1, [sp, #12]
 800918c:	428b      	cmp	r3, r1
 800918e:	d80c      	bhi.n	80091aa <__multiply+0x9a>
 8009190:	2e00      	cmp	r6, #0
 8009192:	dd03      	ble.n	800919c <__multiply+0x8c>
 8009194:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009198:	2b00      	cmp	r3, #0
 800919a:	d055      	beq.n	8009248 <__multiply+0x138>
 800919c:	6106      	str	r6, [r0, #16]
 800919e:	b005      	add	sp, #20
 80091a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a4:	f843 2b04 	str.w	r2, [r3], #4
 80091a8:	e7d9      	b.n	800915e <__multiply+0x4e>
 80091aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80091ae:	f1ba 0f00 	cmp.w	sl, #0
 80091b2:	d01f      	beq.n	80091f4 <__multiply+0xe4>
 80091b4:	46c4      	mov	ip, r8
 80091b6:	46a1      	mov	r9, r4
 80091b8:	2700      	movs	r7, #0
 80091ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 80091be:	f8d9 3000 	ldr.w	r3, [r9]
 80091c2:	fa1f fb82 	uxth.w	fp, r2
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80091cc:	443b      	add	r3, r7
 80091ce:	f8d9 7000 	ldr.w	r7, [r9]
 80091d2:	0c12      	lsrs	r2, r2, #16
 80091d4:	0c3f      	lsrs	r7, r7, #16
 80091d6:	fb0a 7202 	mla	r2, sl, r2, r7
 80091da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80091de:	b29b      	uxth	r3, r3
 80091e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091e4:	4565      	cmp	r5, ip
 80091e6:	f849 3b04 	str.w	r3, [r9], #4
 80091ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80091ee:	d8e4      	bhi.n	80091ba <__multiply+0xaa>
 80091f0:	9b01      	ldr	r3, [sp, #4]
 80091f2:	50e7      	str	r7, [r4, r3]
 80091f4:	9b03      	ldr	r3, [sp, #12]
 80091f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80091fa:	3104      	adds	r1, #4
 80091fc:	f1b9 0f00 	cmp.w	r9, #0
 8009200:	d020      	beq.n	8009244 <__multiply+0x134>
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	4647      	mov	r7, r8
 8009206:	46a4      	mov	ip, r4
 8009208:	f04f 0a00 	mov.w	sl, #0
 800920c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009210:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009214:	fb09 220b 	mla	r2, r9, fp, r2
 8009218:	4452      	add	r2, sl
 800921a:	b29b      	uxth	r3, r3
 800921c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009220:	f84c 3b04 	str.w	r3, [ip], #4
 8009224:	f857 3b04 	ldr.w	r3, [r7], #4
 8009228:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800922c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009230:	fb09 330a 	mla	r3, r9, sl, r3
 8009234:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009238:	42bd      	cmp	r5, r7
 800923a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800923e:	d8e5      	bhi.n	800920c <__multiply+0xfc>
 8009240:	9a01      	ldr	r2, [sp, #4]
 8009242:	50a3      	str	r3, [r4, r2]
 8009244:	3404      	adds	r4, #4
 8009246:	e79f      	b.n	8009188 <__multiply+0x78>
 8009248:	3e01      	subs	r6, #1
 800924a:	e7a1      	b.n	8009190 <__multiply+0x80>
 800924c:	0800cb05 	.word	0x0800cb05
 8009250:	0800cb16 	.word	0x0800cb16

08009254 <__pow5mult>:
 8009254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009258:	4615      	mov	r5, r2
 800925a:	f012 0203 	ands.w	r2, r2, #3
 800925e:	4607      	mov	r7, r0
 8009260:	460e      	mov	r6, r1
 8009262:	d007      	beq.n	8009274 <__pow5mult+0x20>
 8009264:	4c25      	ldr	r4, [pc, #148]	@ (80092fc <__pow5mult+0xa8>)
 8009266:	3a01      	subs	r2, #1
 8009268:	2300      	movs	r3, #0
 800926a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800926e:	f7ff fe5d 	bl	8008f2c <__multadd>
 8009272:	4606      	mov	r6, r0
 8009274:	10ad      	asrs	r5, r5, #2
 8009276:	d03d      	beq.n	80092f4 <__pow5mult+0xa0>
 8009278:	69fc      	ldr	r4, [r7, #28]
 800927a:	b97c      	cbnz	r4, 800929c <__pow5mult+0x48>
 800927c:	2010      	movs	r0, #16
 800927e:	f7ff fd3d 	bl	8008cfc <malloc>
 8009282:	4602      	mov	r2, r0
 8009284:	61f8      	str	r0, [r7, #28]
 8009286:	b928      	cbnz	r0, 8009294 <__pow5mult+0x40>
 8009288:	4b1d      	ldr	r3, [pc, #116]	@ (8009300 <__pow5mult+0xac>)
 800928a:	481e      	ldr	r0, [pc, #120]	@ (8009304 <__pow5mult+0xb0>)
 800928c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009290:	f001 fb6e 	bl	800a970 <__assert_func>
 8009294:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009298:	6004      	str	r4, [r0, #0]
 800929a:	60c4      	str	r4, [r0, #12]
 800929c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80092a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092a4:	b94c      	cbnz	r4, 80092ba <__pow5mult+0x66>
 80092a6:	f240 2171 	movw	r1, #625	@ 0x271
 80092aa:	4638      	mov	r0, r7
 80092ac:	f7ff ff1a 	bl	80090e4 <__i2b>
 80092b0:	2300      	movs	r3, #0
 80092b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80092b6:	4604      	mov	r4, r0
 80092b8:	6003      	str	r3, [r0, #0]
 80092ba:	f04f 0900 	mov.w	r9, #0
 80092be:	07eb      	lsls	r3, r5, #31
 80092c0:	d50a      	bpl.n	80092d8 <__pow5mult+0x84>
 80092c2:	4631      	mov	r1, r6
 80092c4:	4622      	mov	r2, r4
 80092c6:	4638      	mov	r0, r7
 80092c8:	f7ff ff22 	bl	8009110 <__multiply>
 80092cc:	4631      	mov	r1, r6
 80092ce:	4680      	mov	r8, r0
 80092d0:	4638      	mov	r0, r7
 80092d2:	f7ff fe09 	bl	8008ee8 <_Bfree>
 80092d6:	4646      	mov	r6, r8
 80092d8:	106d      	asrs	r5, r5, #1
 80092da:	d00b      	beq.n	80092f4 <__pow5mult+0xa0>
 80092dc:	6820      	ldr	r0, [r4, #0]
 80092de:	b938      	cbnz	r0, 80092f0 <__pow5mult+0x9c>
 80092e0:	4622      	mov	r2, r4
 80092e2:	4621      	mov	r1, r4
 80092e4:	4638      	mov	r0, r7
 80092e6:	f7ff ff13 	bl	8009110 <__multiply>
 80092ea:	6020      	str	r0, [r4, #0]
 80092ec:	f8c0 9000 	str.w	r9, [r0]
 80092f0:	4604      	mov	r4, r0
 80092f2:	e7e4      	b.n	80092be <__pow5mult+0x6a>
 80092f4:	4630      	mov	r0, r6
 80092f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092fa:	bf00      	nop
 80092fc:	0800cc28 	.word	0x0800cc28
 8009300:	0800ca96 	.word	0x0800ca96
 8009304:	0800cb16 	.word	0x0800cb16

08009308 <__lshift>:
 8009308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800930c:	460c      	mov	r4, r1
 800930e:	6849      	ldr	r1, [r1, #4]
 8009310:	6923      	ldr	r3, [r4, #16]
 8009312:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009316:	68a3      	ldr	r3, [r4, #8]
 8009318:	4607      	mov	r7, r0
 800931a:	4691      	mov	r9, r2
 800931c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009320:	f108 0601 	add.w	r6, r8, #1
 8009324:	42b3      	cmp	r3, r6
 8009326:	db0b      	blt.n	8009340 <__lshift+0x38>
 8009328:	4638      	mov	r0, r7
 800932a:	f7ff fd9d 	bl	8008e68 <_Balloc>
 800932e:	4605      	mov	r5, r0
 8009330:	b948      	cbnz	r0, 8009346 <__lshift+0x3e>
 8009332:	4602      	mov	r2, r0
 8009334:	4b28      	ldr	r3, [pc, #160]	@ (80093d8 <__lshift+0xd0>)
 8009336:	4829      	ldr	r0, [pc, #164]	@ (80093dc <__lshift+0xd4>)
 8009338:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800933c:	f001 fb18 	bl	800a970 <__assert_func>
 8009340:	3101      	adds	r1, #1
 8009342:	005b      	lsls	r3, r3, #1
 8009344:	e7ee      	b.n	8009324 <__lshift+0x1c>
 8009346:	2300      	movs	r3, #0
 8009348:	f100 0114 	add.w	r1, r0, #20
 800934c:	f100 0210 	add.w	r2, r0, #16
 8009350:	4618      	mov	r0, r3
 8009352:	4553      	cmp	r3, sl
 8009354:	db33      	blt.n	80093be <__lshift+0xb6>
 8009356:	6920      	ldr	r0, [r4, #16]
 8009358:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800935c:	f104 0314 	add.w	r3, r4, #20
 8009360:	f019 091f 	ands.w	r9, r9, #31
 8009364:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009368:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800936c:	d02b      	beq.n	80093c6 <__lshift+0xbe>
 800936e:	f1c9 0e20 	rsb	lr, r9, #32
 8009372:	468a      	mov	sl, r1
 8009374:	2200      	movs	r2, #0
 8009376:	6818      	ldr	r0, [r3, #0]
 8009378:	fa00 f009 	lsl.w	r0, r0, r9
 800937c:	4310      	orrs	r0, r2
 800937e:	f84a 0b04 	str.w	r0, [sl], #4
 8009382:	f853 2b04 	ldr.w	r2, [r3], #4
 8009386:	459c      	cmp	ip, r3
 8009388:	fa22 f20e 	lsr.w	r2, r2, lr
 800938c:	d8f3      	bhi.n	8009376 <__lshift+0x6e>
 800938e:	ebac 0304 	sub.w	r3, ip, r4
 8009392:	3b15      	subs	r3, #21
 8009394:	f023 0303 	bic.w	r3, r3, #3
 8009398:	3304      	adds	r3, #4
 800939a:	f104 0015 	add.w	r0, r4, #21
 800939e:	4560      	cmp	r0, ip
 80093a0:	bf88      	it	hi
 80093a2:	2304      	movhi	r3, #4
 80093a4:	50ca      	str	r2, [r1, r3]
 80093a6:	b10a      	cbz	r2, 80093ac <__lshift+0xa4>
 80093a8:	f108 0602 	add.w	r6, r8, #2
 80093ac:	3e01      	subs	r6, #1
 80093ae:	4638      	mov	r0, r7
 80093b0:	612e      	str	r6, [r5, #16]
 80093b2:	4621      	mov	r1, r4
 80093b4:	f7ff fd98 	bl	8008ee8 <_Bfree>
 80093b8:	4628      	mov	r0, r5
 80093ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093be:	f842 0f04 	str.w	r0, [r2, #4]!
 80093c2:	3301      	adds	r3, #1
 80093c4:	e7c5      	b.n	8009352 <__lshift+0x4a>
 80093c6:	3904      	subs	r1, #4
 80093c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80093cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80093d0:	459c      	cmp	ip, r3
 80093d2:	d8f9      	bhi.n	80093c8 <__lshift+0xc0>
 80093d4:	e7ea      	b.n	80093ac <__lshift+0xa4>
 80093d6:	bf00      	nop
 80093d8:	0800cb05 	.word	0x0800cb05
 80093dc:	0800cb16 	.word	0x0800cb16

080093e0 <__mcmp>:
 80093e0:	690a      	ldr	r2, [r1, #16]
 80093e2:	4603      	mov	r3, r0
 80093e4:	6900      	ldr	r0, [r0, #16]
 80093e6:	1a80      	subs	r0, r0, r2
 80093e8:	b530      	push	{r4, r5, lr}
 80093ea:	d10e      	bne.n	800940a <__mcmp+0x2a>
 80093ec:	3314      	adds	r3, #20
 80093ee:	3114      	adds	r1, #20
 80093f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80093f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80093f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80093fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009400:	4295      	cmp	r5, r2
 8009402:	d003      	beq.n	800940c <__mcmp+0x2c>
 8009404:	d205      	bcs.n	8009412 <__mcmp+0x32>
 8009406:	f04f 30ff 	mov.w	r0, #4294967295
 800940a:	bd30      	pop	{r4, r5, pc}
 800940c:	42a3      	cmp	r3, r4
 800940e:	d3f3      	bcc.n	80093f8 <__mcmp+0x18>
 8009410:	e7fb      	b.n	800940a <__mcmp+0x2a>
 8009412:	2001      	movs	r0, #1
 8009414:	e7f9      	b.n	800940a <__mcmp+0x2a>
	...

08009418 <__mdiff>:
 8009418:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800941c:	4689      	mov	r9, r1
 800941e:	4606      	mov	r6, r0
 8009420:	4611      	mov	r1, r2
 8009422:	4648      	mov	r0, r9
 8009424:	4614      	mov	r4, r2
 8009426:	f7ff ffdb 	bl	80093e0 <__mcmp>
 800942a:	1e05      	subs	r5, r0, #0
 800942c:	d112      	bne.n	8009454 <__mdiff+0x3c>
 800942e:	4629      	mov	r1, r5
 8009430:	4630      	mov	r0, r6
 8009432:	f7ff fd19 	bl	8008e68 <_Balloc>
 8009436:	4602      	mov	r2, r0
 8009438:	b928      	cbnz	r0, 8009446 <__mdiff+0x2e>
 800943a:	4b3f      	ldr	r3, [pc, #252]	@ (8009538 <__mdiff+0x120>)
 800943c:	f240 2137 	movw	r1, #567	@ 0x237
 8009440:	483e      	ldr	r0, [pc, #248]	@ (800953c <__mdiff+0x124>)
 8009442:	f001 fa95 	bl	800a970 <__assert_func>
 8009446:	2301      	movs	r3, #1
 8009448:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800944c:	4610      	mov	r0, r2
 800944e:	b003      	add	sp, #12
 8009450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009454:	bfbc      	itt	lt
 8009456:	464b      	movlt	r3, r9
 8009458:	46a1      	movlt	r9, r4
 800945a:	4630      	mov	r0, r6
 800945c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009460:	bfba      	itte	lt
 8009462:	461c      	movlt	r4, r3
 8009464:	2501      	movlt	r5, #1
 8009466:	2500      	movge	r5, #0
 8009468:	f7ff fcfe 	bl	8008e68 <_Balloc>
 800946c:	4602      	mov	r2, r0
 800946e:	b918      	cbnz	r0, 8009478 <__mdiff+0x60>
 8009470:	4b31      	ldr	r3, [pc, #196]	@ (8009538 <__mdiff+0x120>)
 8009472:	f240 2145 	movw	r1, #581	@ 0x245
 8009476:	e7e3      	b.n	8009440 <__mdiff+0x28>
 8009478:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800947c:	6926      	ldr	r6, [r4, #16]
 800947e:	60c5      	str	r5, [r0, #12]
 8009480:	f109 0310 	add.w	r3, r9, #16
 8009484:	f109 0514 	add.w	r5, r9, #20
 8009488:	f104 0e14 	add.w	lr, r4, #20
 800948c:	f100 0b14 	add.w	fp, r0, #20
 8009490:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009494:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009498:	9301      	str	r3, [sp, #4]
 800949a:	46d9      	mov	r9, fp
 800949c:	f04f 0c00 	mov.w	ip, #0
 80094a0:	9b01      	ldr	r3, [sp, #4]
 80094a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80094a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80094aa:	9301      	str	r3, [sp, #4]
 80094ac:	fa1f f38a 	uxth.w	r3, sl
 80094b0:	4619      	mov	r1, r3
 80094b2:	b283      	uxth	r3, r0
 80094b4:	1acb      	subs	r3, r1, r3
 80094b6:	0c00      	lsrs	r0, r0, #16
 80094b8:	4463      	add	r3, ip
 80094ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80094be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80094c8:	4576      	cmp	r6, lr
 80094ca:	f849 3b04 	str.w	r3, [r9], #4
 80094ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094d2:	d8e5      	bhi.n	80094a0 <__mdiff+0x88>
 80094d4:	1b33      	subs	r3, r6, r4
 80094d6:	3b15      	subs	r3, #21
 80094d8:	f023 0303 	bic.w	r3, r3, #3
 80094dc:	3415      	adds	r4, #21
 80094de:	3304      	adds	r3, #4
 80094e0:	42a6      	cmp	r6, r4
 80094e2:	bf38      	it	cc
 80094e4:	2304      	movcc	r3, #4
 80094e6:	441d      	add	r5, r3
 80094e8:	445b      	add	r3, fp
 80094ea:	461e      	mov	r6, r3
 80094ec:	462c      	mov	r4, r5
 80094ee:	4544      	cmp	r4, r8
 80094f0:	d30e      	bcc.n	8009510 <__mdiff+0xf8>
 80094f2:	f108 0103 	add.w	r1, r8, #3
 80094f6:	1b49      	subs	r1, r1, r5
 80094f8:	f021 0103 	bic.w	r1, r1, #3
 80094fc:	3d03      	subs	r5, #3
 80094fe:	45a8      	cmp	r8, r5
 8009500:	bf38      	it	cc
 8009502:	2100      	movcc	r1, #0
 8009504:	440b      	add	r3, r1
 8009506:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800950a:	b191      	cbz	r1, 8009532 <__mdiff+0x11a>
 800950c:	6117      	str	r7, [r2, #16]
 800950e:	e79d      	b.n	800944c <__mdiff+0x34>
 8009510:	f854 1b04 	ldr.w	r1, [r4], #4
 8009514:	46e6      	mov	lr, ip
 8009516:	0c08      	lsrs	r0, r1, #16
 8009518:	fa1c fc81 	uxtah	ip, ip, r1
 800951c:	4471      	add	r1, lr
 800951e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009522:	b289      	uxth	r1, r1
 8009524:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009528:	f846 1b04 	str.w	r1, [r6], #4
 800952c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009530:	e7dd      	b.n	80094ee <__mdiff+0xd6>
 8009532:	3f01      	subs	r7, #1
 8009534:	e7e7      	b.n	8009506 <__mdiff+0xee>
 8009536:	bf00      	nop
 8009538:	0800cb05 	.word	0x0800cb05
 800953c:	0800cb16 	.word	0x0800cb16

08009540 <__ulp>:
 8009540:	b082      	sub	sp, #8
 8009542:	ed8d 0b00 	vstr	d0, [sp]
 8009546:	9a01      	ldr	r2, [sp, #4]
 8009548:	4b0f      	ldr	r3, [pc, #60]	@ (8009588 <__ulp+0x48>)
 800954a:	4013      	ands	r3, r2
 800954c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009550:	2b00      	cmp	r3, #0
 8009552:	dc08      	bgt.n	8009566 <__ulp+0x26>
 8009554:	425b      	negs	r3, r3
 8009556:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800955a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800955e:	da04      	bge.n	800956a <__ulp+0x2a>
 8009560:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009564:	4113      	asrs	r3, r2
 8009566:	2200      	movs	r2, #0
 8009568:	e008      	b.n	800957c <__ulp+0x3c>
 800956a:	f1a2 0314 	sub.w	r3, r2, #20
 800956e:	2b1e      	cmp	r3, #30
 8009570:	bfda      	itte	le
 8009572:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009576:	40da      	lsrle	r2, r3
 8009578:	2201      	movgt	r2, #1
 800957a:	2300      	movs	r3, #0
 800957c:	4619      	mov	r1, r3
 800957e:	4610      	mov	r0, r2
 8009580:	ec41 0b10 	vmov	d0, r0, r1
 8009584:	b002      	add	sp, #8
 8009586:	4770      	bx	lr
 8009588:	7ff00000 	.word	0x7ff00000

0800958c <__b2d>:
 800958c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009590:	6906      	ldr	r6, [r0, #16]
 8009592:	f100 0814 	add.w	r8, r0, #20
 8009596:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800959a:	1f37      	subs	r7, r6, #4
 800959c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80095a0:	4610      	mov	r0, r2
 80095a2:	f7ff fd53 	bl	800904c <__hi0bits>
 80095a6:	f1c0 0320 	rsb	r3, r0, #32
 80095aa:	280a      	cmp	r0, #10
 80095ac:	600b      	str	r3, [r1, #0]
 80095ae:	491b      	ldr	r1, [pc, #108]	@ (800961c <__b2d+0x90>)
 80095b0:	dc15      	bgt.n	80095de <__b2d+0x52>
 80095b2:	f1c0 0c0b 	rsb	ip, r0, #11
 80095b6:	fa22 f30c 	lsr.w	r3, r2, ip
 80095ba:	45b8      	cmp	r8, r7
 80095bc:	ea43 0501 	orr.w	r5, r3, r1
 80095c0:	bf34      	ite	cc
 80095c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80095c6:	2300      	movcs	r3, #0
 80095c8:	3015      	adds	r0, #21
 80095ca:	fa02 f000 	lsl.w	r0, r2, r0
 80095ce:	fa23 f30c 	lsr.w	r3, r3, ip
 80095d2:	4303      	orrs	r3, r0
 80095d4:	461c      	mov	r4, r3
 80095d6:	ec45 4b10 	vmov	d0, r4, r5
 80095da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095de:	45b8      	cmp	r8, r7
 80095e0:	bf3a      	itte	cc
 80095e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80095e6:	f1a6 0708 	subcc.w	r7, r6, #8
 80095ea:	2300      	movcs	r3, #0
 80095ec:	380b      	subs	r0, #11
 80095ee:	d012      	beq.n	8009616 <__b2d+0x8a>
 80095f0:	f1c0 0120 	rsb	r1, r0, #32
 80095f4:	fa23 f401 	lsr.w	r4, r3, r1
 80095f8:	4082      	lsls	r2, r0
 80095fa:	4322      	orrs	r2, r4
 80095fc:	4547      	cmp	r7, r8
 80095fe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009602:	bf8c      	ite	hi
 8009604:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009608:	2200      	movls	r2, #0
 800960a:	4083      	lsls	r3, r0
 800960c:	40ca      	lsrs	r2, r1
 800960e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009612:	4313      	orrs	r3, r2
 8009614:	e7de      	b.n	80095d4 <__b2d+0x48>
 8009616:	ea42 0501 	orr.w	r5, r2, r1
 800961a:	e7db      	b.n	80095d4 <__b2d+0x48>
 800961c:	3ff00000 	.word	0x3ff00000

08009620 <__d2b>:
 8009620:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009624:	460f      	mov	r7, r1
 8009626:	2101      	movs	r1, #1
 8009628:	ec59 8b10 	vmov	r8, r9, d0
 800962c:	4616      	mov	r6, r2
 800962e:	f7ff fc1b 	bl	8008e68 <_Balloc>
 8009632:	4604      	mov	r4, r0
 8009634:	b930      	cbnz	r0, 8009644 <__d2b+0x24>
 8009636:	4602      	mov	r2, r0
 8009638:	4b23      	ldr	r3, [pc, #140]	@ (80096c8 <__d2b+0xa8>)
 800963a:	4824      	ldr	r0, [pc, #144]	@ (80096cc <__d2b+0xac>)
 800963c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009640:	f001 f996 	bl	800a970 <__assert_func>
 8009644:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009648:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800964c:	b10d      	cbz	r5, 8009652 <__d2b+0x32>
 800964e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009652:	9301      	str	r3, [sp, #4]
 8009654:	f1b8 0300 	subs.w	r3, r8, #0
 8009658:	d023      	beq.n	80096a2 <__d2b+0x82>
 800965a:	4668      	mov	r0, sp
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	f7ff fd14 	bl	800908a <__lo0bits>
 8009662:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009666:	b1d0      	cbz	r0, 800969e <__d2b+0x7e>
 8009668:	f1c0 0320 	rsb	r3, r0, #32
 800966c:	fa02 f303 	lsl.w	r3, r2, r3
 8009670:	430b      	orrs	r3, r1
 8009672:	40c2      	lsrs	r2, r0
 8009674:	6163      	str	r3, [r4, #20]
 8009676:	9201      	str	r2, [sp, #4]
 8009678:	9b01      	ldr	r3, [sp, #4]
 800967a:	61a3      	str	r3, [r4, #24]
 800967c:	2b00      	cmp	r3, #0
 800967e:	bf0c      	ite	eq
 8009680:	2201      	moveq	r2, #1
 8009682:	2202      	movne	r2, #2
 8009684:	6122      	str	r2, [r4, #16]
 8009686:	b1a5      	cbz	r5, 80096b2 <__d2b+0x92>
 8009688:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800968c:	4405      	add	r5, r0
 800968e:	603d      	str	r5, [r7, #0]
 8009690:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009694:	6030      	str	r0, [r6, #0]
 8009696:	4620      	mov	r0, r4
 8009698:	b003      	add	sp, #12
 800969a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800969e:	6161      	str	r1, [r4, #20]
 80096a0:	e7ea      	b.n	8009678 <__d2b+0x58>
 80096a2:	a801      	add	r0, sp, #4
 80096a4:	f7ff fcf1 	bl	800908a <__lo0bits>
 80096a8:	9b01      	ldr	r3, [sp, #4]
 80096aa:	6163      	str	r3, [r4, #20]
 80096ac:	3020      	adds	r0, #32
 80096ae:	2201      	movs	r2, #1
 80096b0:	e7e8      	b.n	8009684 <__d2b+0x64>
 80096b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80096ba:	6038      	str	r0, [r7, #0]
 80096bc:	6918      	ldr	r0, [r3, #16]
 80096be:	f7ff fcc5 	bl	800904c <__hi0bits>
 80096c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096c6:	e7e5      	b.n	8009694 <__d2b+0x74>
 80096c8:	0800cb05 	.word	0x0800cb05
 80096cc:	0800cb16 	.word	0x0800cb16

080096d0 <__ratio>:
 80096d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d4:	b085      	sub	sp, #20
 80096d6:	e9cd 1000 	strd	r1, r0, [sp]
 80096da:	a902      	add	r1, sp, #8
 80096dc:	f7ff ff56 	bl	800958c <__b2d>
 80096e0:	9800      	ldr	r0, [sp, #0]
 80096e2:	a903      	add	r1, sp, #12
 80096e4:	ec55 4b10 	vmov	r4, r5, d0
 80096e8:	f7ff ff50 	bl	800958c <__b2d>
 80096ec:	9b01      	ldr	r3, [sp, #4]
 80096ee:	6919      	ldr	r1, [r3, #16]
 80096f0:	9b00      	ldr	r3, [sp, #0]
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	1ac9      	subs	r1, r1, r3
 80096f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80096fa:	1a9b      	subs	r3, r3, r2
 80096fc:	ec5b ab10 	vmov	sl, fp, d0
 8009700:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009704:	2b00      	cmp	r3, #0
 8009706:	bfce      	itee	gt
 8009708:	462a      	movgt	r2, r5
 800970a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800970e:	465a      	movle	r2, fp
 8009710:	462f      	mov	r7, r5
 8009712:	46d9      	mov	r9, fp
 8009714:	bfcc      	ite	gt
 8009716:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800971a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800971e:	464b      	mov	r3, r9
 8009720:	4652      	mov	r2, sl
 8009722:	4620      	mov	r0, r4
 8009724:	4639      	mov	r1, r7
 8009726:	f7f7 f8b9 	bl	800089c <__aeabi_ddiv>
 800972a:	ec41 0b10 	vmov	d0, r0, r1
 800972e:	b005      	add	sp, #20
 8009730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009734 <__copybits>:
 8009734:	3901      	subs	r1, #1
 8009736:	b570      	push	{r4, r5, r6, lr}
 8009738:	1149      	asrs	r1, r1, #5
 800973a:	6914      	ldr	r4, [r2, #16]
 800973c:	3101      	adds	r1, #1
 800973e:	f102 0314 	add.w	r3, r2, #20
 8009742:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009746:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800974a:	1f05      	subs	r5, r0, #4
 800974c:	42a3      	cmp	r3, r4
 800974e:	d30c      	bcc.n	800976a <__copybits+0x36>
 8009750:	1aa3      	subs	r3, r4, r2
 8009752:	3b11      	subs	r3, #17
 8009754:	f023 0303 	bic.w	r3, r3, #3
 8009758:	3211      	adds	r2, #17
 800975a:	42a2      	cmp	r2, r4
 800975c:	bf88      	it	hi
 800975e:	2300      	movhi	r3, #0
 8009760:	4418      	add	r0, r3
 8009762:	2300      	movs	r3, #0
 8009764:	4288      	cmp	r0, r1
 8009766:	d305      	bcc.n	8009774 <__copybits+0x40>
 8009768:	bd70      	pop	{r4, r5, r6, pc}
 800976a:	f853 6b04 	ldr.w	r6, [r3], #4
 800976e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009772:	e7eb      	b.n	800974c <__copybits+0x18>
 8009774:	f840 3b04 	str.w	r3, [r0], #4
 8009778:	e7f4      	b.n	8009764 <__copybits+0x30>

0800977a <__any_on>:
 800977a:	f100 0214 	add.w	r2, r0, #20
 800977e:	6900      	ldr	r0, [r0, #16]
 8009780:	114b      	asrs	r3, r1, #5
 8009782:	4298      	cmp	r0, r3
 8009784:	b510      	push	{r4, lr}
 8009786:	db11      	blt.n	80097ac <__any_on+0x32>
 8009788:	dd0a      	ble.n	80097a0 <__any_on+0x26>
 800978a:	f011 011f 	ands.w	r1, r1, #31
 800978e:	d007      	beq.n	80097a0 <__any_on+0x26>
 8009790:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009794:	fa24 f001 	lsr.w	r0, r4, r1
 8009798:	fa00 f101 	lsl.w	r1, r0, r1
 800979c:	428c      	cmp	r4, r1
 800979e:	d10b      	bne.n	80097b8 <__any_on+0x3e>
 80097a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d803      	bhi.n	80097b0 <__any_on+0x36>
 80097a8:	2000      	movs	r0, #0
 80097aa:	bd10      	pop	{r4, pc}
 80097ac:	4603      	mov	r3, r0
 80097ae:	e7f7      	b.n	80097a0 <__any_on+0x26>
 80097b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097b4:	2900      	cmp	r1, #0
 80097b6:	d0f5      	beq.n	80097a4 <__any_on+0x2a>
 80097b8:	2001      	movs	r0, #1
 80097ba:	e7f6      	b.n	80097aa <__any_on+0x30>

080097bc <sulp>:
 80097bc:	b570      	push	{r4, r5, r6, lr}
 80097be:	4604      	mov	r4, r0
 80097c0:	460d      	mov	r5, r1
 80097c2:	ec45 4b10 	vmov	d0, r4, r5
 80097c6:	4616      	mov	r6, r2
 80097c8:	f7ff feba 	bl	8009540 <__ulp>
 80097cc:	ec51 0b10 	vmov	r0, r1, d0
 80097d0:	b17e      	cbz	r6, 80097f2 <sulp+0x36>
 80097d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80097d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80097da:	2b00      	cmp	r3, #0
 80097dc:	dd09      	ble.n	80097f2 <sulp+0x36>
 80097de:	051b      	lsls	r3, r3, #20
 80097e0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80097e4:	2400      	movs	r4, #0
 80097e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80097ea:	4622      	mov	r2, r4
 80097ec:	462b      	mov	r3, r5
 80097ee:	f7f6 ff2b 	bl	8000648 <__aeabi_dmul>
 80097f2:	ec41 0b10 	vmov	d0, r0, r1
 80097f6:	bd70      	pop	{r4, r5, r6, pc}

080097f8 <_strtod_l>:
 80097f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fc:	b09f      	sub	sp, #124	@ 0x7c
 80097fe:	460c      	mov	r4, r1
 8009800:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009802:	2200      	movs	r2, #0
 8009804:	921a      	str	r2, [sp, #104]	@ 0x68
 8009806:	9005      	str	r0, [sp, #20]
 8009808:	f04f 0a00 	mov.w	sl, #0
 800980c:	f04f 0b00 	mov.w	fp, #0
 8009810:	460a      	mov	r2, r1
 8009812:	9219      	str	r2, [sp, #100]	@ 0x64
 8009814:	7811      	ldrb	r1, [r2, #0]
 8009816:	292b      	cmp	r1, #43	@ 0x2b
 8009818:	d04a      	beq.n	80098b0 <_strtod_l+0xb8>
 800981a:	d838      	bhi.n	800988e <_strtod_l+0x96>
 800981c:	290d      	cmp	r1, #13
 800981e:	d832      	bhi.n	8009886 <_strtod_l+0x8e>
 8009820:	2908      	cmp	r1, #8
 8009822:	d832      	bhi.n	800988a <_strtod_l+0x92>
 8009824:	2900      	cmp	r1, #0
 8009826:	d03b      	beq.n	80098a0 <_strtod_l+0xa8>
 8009828:	2200      	movs	r2, #0
 800982a:	920e      	str	r2, [sp, #56]	@ 0x38
 800982c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800982e:	782a      	ldrb	r2, [r5, #0]
 8009830:	2a30      	cmp	r2, #48	@ 0x30
 8009832:	f040 80b2 	bne.w	800999a <_strtod_l+0x1a2>
 8009836:	786a      	ldrb	r2, [r5, #1]
 8009838:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800983c:	2a58      	cmp	r2, #88	@ 0x58
 800983e:	d16e      	bne.n	800991e <_strtod_l+0x126>
 8009840:	9302      	str	r3, [sp, #8]
 8009842:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009844:	9301      	str	r3, [sp, #4]
 8009846:	ab1a      	add	r3, sp, #104	@ 0x68
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	4a8f      	ldr	r2, [pc, #572]	@ (8009a88 <_strtod_l+0x290>)
 800984c:	9805      	ldr	r0, [sp, #20]
 800984e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009850:	a919      	add	r1, sp, #100	@ 0x64
 8009852:	f001 f927 	bl	800aaa4 <__gethex>
 8009856:	f010 060f 	ands.w	r6, r0, #15
 800985a:	4604      	mov	r4, r0
 800985c:	d005      	beq.n	800986a <_strtod_l+0x72>
 800985e:	2e06      	cmp	r6, #6
 8009860:	d128      	bne.n	80098b4 <_strtod_l+0xbc>
 8009862:	3501      	adds	r5, #1
 8009864:	2300      	movs	r3, #0
 8009866:	9519      	str	r5, [sp, #100]	@ 0x64
 8009868:	930e      	str	r3, [sp, #56]	@ 0x38
 800986a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800986c:	2b00      	cmp	r3, #0
 800986e:	f040 858e 	bne.w	800a38e <_strtod_l+0xb96>
 8009872:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009874:	b1cb      	cbz	r3, 80098aa <_strtod_l+0xb2>
 8009876:	4652      	mov	r2, sl
 8009878:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800987c:	ec43 2b10 	vmov	d0, r2, r3
 8009880:	b01f      	add	sp, #124	@ 0x7c
 8009882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009886:	2920      	cmp	r1, #32
 8009888:	d1ce      	bne.n	8009828 <_strtod_l+0x30>
 800988a:	3201      	adds	r2, #1
 800988c:	e7c1      	b.n	8009812 <_strtod_l+0x1a>
 800988e:	292d      	cmp	r1, #45	@ 0x2d
 8009890:	d1ca      	bne.n	8009828 <_strtod_l+0x30>
 8009892:	2101      	movs	r1, #1
 8009894:	910e      	str	r1, [sp, #56]	@ 0x38
 8009896:	1c51      	adds	r1, r2, #1
 8009898:	9119      	str	r1, [sp, #100]	@ 0x64
 800989a:	7852      	ldrb	r2, [r2, #1]
 800989c:	2a00      	cmp	r2, #0
 800989e:	d1c5      	bne.n	800982c <_strtod_l+0x34>
 80098a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098a2:	9419      	str	r4, [sp, #100]	@ 0x64
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	f040 8570 	bne.w	800a38a <_strtod_l+0xb92>
 80098aa:	4652      	mov	r2, sl
 80098ac:	465b      	mov	r3, fp
 80098ae:	e7e5      	b.n	800987c <_strtod_l+0x84>
 80098b0:	2100      	movs	r1, #0
 80098b2:	e7ef      	b.n	8009894 <_strtod_l+0x9c>
 80098b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098b6:	b13a      	cbz	r2, 80098c8 <_strtod_l+0xd0>
 80098b8:	2135      	movs	r1, #53	@ 0x35
 80098ba:	a81c      	add	r0, sp, #112	@ 0x70
 80098bc:	f7ff ff3a 	bl	8009734 <__copybits>
 80098c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098c2:	9805      	ldr	r0, [sp, #20]
 80098c4:	f7ff fb10 	bl	8008ee8 <_Bfree>
 80098c8:	3e01      	subs	r6, #1
 80098ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80098cc:	2e04      	cmp	r6, #4
 80098ce:	d806      	bhi.n	80098de <_strtod_l+0xe6>
 80098d0:	e8df f006 	tbb	[pc, r6]
 80098d4:	201d0314 	.word	0x201d0314
 80098d8:	14          	.byte	0x14
 80098d9:	00          	.byte	0x00
 80098da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80098de:	05e1      	lsls	r1, r4, #23
 80098e0:	bf48      	it	mi
 80098e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80098e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098ea:	0d1b      	lsrs	r3, r3, #20
 80098ec:	051b      	lsls	r3, r3, #20
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1bb      	bne.n	800986a <_strtod_l+0x72>
 80098f2:	f7fe fb2b 	bl	8007f4c <__errno>
 80098f6:	2322      	movs	r3, #34	@ 0x22
 80098f8:	6003      	str	r3, [r0, #0]
 80098fa:	e7b6      	b.n	800986a <_strtod_l+0x72>
 80098fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009900:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009904:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009908:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800990c:	e7e7      	b.n	80098de <_strtod_l+0xe6>
 800990e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009a90 <_strtod_l+0x298>
 8009912:	e7e4      	b.n	80098de <_strtod_l+0xe6>
 8009914:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009918:	f04f 3aff 	mov.w	sl, #4294967295
 800991c:	e7df      	b.n	80098de <_strtod_l+0xe6>
 800991e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009920:	1c5a      	adds	r2, r3, #1
 8009922:	9219      	str	r2, [sp, #100]	@ 0x64
 8009924:	785b      	ldrb	r3, [r3, #1]
 8009926:	2b30      	cmp	r3, #48	@ 0x30
 8009928:	d0f9      	beq.n	800991e <_strtod_l+0x126>
 800992a:	2b00      	cmp	r3, #0
 800992c:	d09d      	beq.n	800986a <_strtod_l+0x72>
 800992e:	2301      	movs	r3, #1
 8009930:	2700      	movs	r7, #0
 8009932:	9308      	str	r3, [sp, #32]
 8009934:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009936:	930c      	str	r3, [sp, #48]	@ 0x30
 8009938:	970b      	str	r7, [sp, #44]	@ 0x2c
 800993a:	46b9      	mov	r9, r7
 800993c:	220a      	movs	r2, #10
 800993e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009940:	7805      	ldrb	r5, [r0, #0]
 8009942:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009946:	b2d9      	uxtb	r1, r3
 8009948:	2909      	cmp	r1, #9
 800994a:	d928      	bls.n	800999e <_strtod_l+0x1a6>
 800994c:	494f      	ldr	r1, [pc, #316]	@ (8009a8c <_strtod_l+0x294>)
 800994e:	2201      	movs	r2, #1
 8009950:	f000 ffd6 	bl	800a900 <strncmp>
 8009954:	2800      	cmp	r0, #0
 8009956:	d032      	beq.n	80099be <_strtod_l+0x1c6>
 8009958:	2000      	movs	r0, #0
 800995a:	462a      	mov	r2, r5
 800995c:	900a      	str	r0, [sp, #40]	@ 0x28
 800995e:	464d      	mov	r5, r9
 8009960:	4603      	mov	r3, r0
 8009962:	2a65      	cmp	r2, #101	@ 0x65
 8009964:	d001      	beq.n	800996a <_strtod_l+0x172>
 8009966:	2a45      	cmp	r2, #69	@ 0x45
 8009968:	d114      	bne.n	8009994 <_strtod_l+0x19c>
 800996a:	b91d      	cbnz	r5, 8009974 <_strtod_l+0x17c>
 800996c:	9a08      	ldr	r2, [sp, #32]
 800996e:	4302      	orrs	r2, r0
 8009970:	d096      	beq.n	80098a0 <_strtod_l+0xa8>
 8009972:	2500      	movs	r5, #0
 8009974:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009976:	1c62      	adds	r2, r4, #1
 8009978:	9219      	str	r2, [sp, #100]	@ 0x64
 800997a:	7862      	ldrb	r2, [r4, #1]
 800997c:	2a2b      	cmp	r2, #43	@ 0x2b
 800997e:	d07a      	beq.n	8009a76 <_strtod_l+0x27e>
 8009980:	2a2d      	cmp	r2, #45	@ 0x2d
 8009982:	d07e      	beq.n	8009a82 <_strtod_l+0x28a>
 8009984:	f04f 0c00 	mov.w	ip, #0
 8009988:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800998c:	2909      	cmp	r1, #9
 800998e:	f240 8085 	bls.w	8009a9c <_strtod_l+0x2a4>
 8009992:	9419      	str	r4, [sp, #100]	@ 0x64
 8009994:	f04f 0800 	mov.w	r8, #0
 8009998:	e0a5      	b.n	8009ae6 <_strtod_l+0x2ee>
 800999a:	2300      	movs	r3, #0
 800999c:	e7c8      	b.n	8009930 <_strtod_l+0x138>
 800999e:	f1b9 0f08 	cmp.w	r9, #8
 80099a2:	bfd8      	it	le
 80099a4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80099a6:	f100 0001 	add.w	r0, r0, #1
 80099aa:	bfda      	itte	le
 80099ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80099b0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80099b2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80099b6:	f109 0901 	add.w	r9, r9, #1
 80099ba:	9019      	str	r0, [sp, #100]	@ 0x64
 80099bc:	e7bf      	b.n	800993e <_strtod_l+0x146>
 80099be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099c0:	1c5a      	adds	r2, r3, #1
 80099c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099c4:	785a      	ldrb	r2, [r3, #1]
 80099c6:	f1b9 0f00 	cmp.w	r9, #0
 80099ca:	d03b      	beq.n	8009a44 <_strtod_l+0x24c>
 80099cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80099ce:	464d      	mov	r5, r9
 80099d0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80099d4:	2b09      	cmp	r3, #9
 80099d6:	d912      	bls.n	80099fe <_strtod_l+0x206>
 80099d8:	2301      	movs	r3, #1
 80099da:	e7c2      	b.n	8009962 <_strtod_l+0x16a>
 80099dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099de:	1c5a      	adds	r2, r3, #1
 80099e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80099e2:	785a      	ldrb	r2, [r3, #1]
 80099e4:	3001      	adds	r0, #1
 80099e6:	2a30      	cmp	r2, #48	@ 0x30
 80099e8:	d0f8      	beq.n	80099dc <_strtod_l+0x1e4>
 80099ea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80099ee:	2b08      	cmp	r3, #8
 80099f0:	f200 84d2 	bhi.w	800a398 <_strtod_l+0xba0>
 80099f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099f6:	900a      	str	r0, [sp, #40]	@ 0x28
 80099f8:	2000      	movs	r0, #0
 80099fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80099fc:	4605      	mov	r5, r0
 80099fe:	3a30      	subs	r2, #48	@ 0x30
 8009a00:	f100 0301 	add.w	r3, r0, #1
 8009a04:	d018      	beq.n	8009a38 <_strtod_l+0x240>
 8009a06:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009a08:	4419      	add	r1, r3
 8009a0a:	910a      	str	r1, [sp, #40]	@ 0x28
 8009a0c:	462e      	mov	r6, r5
 8009a0e:	f04f 0e0a 	mov.w	lr, #10
 8009a12:	1c71      	adds	r1, r6, #1
 8009a14:	eba1 0c05 	sub.w	ip, r1, r5
 8009a18:	4563      	cmp	r3, ip
 8009a1a:	dc15      	bgt.n	8009a48 <_strtod_l+0x250>
 8009a1c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009a20:	182b      	adds	r3, r5, r0
 8009a22:	2b08      	cmp	r3, #8
 8009a24:	f105 0501 	add.w	r5, r5, #1
 8009a28:	4405      	add	r5, r0
 8009a2a:	dc1a      	bgt.n	8009a62 <_strtod_l+0x26a>
 8009a2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009a2e:	230a      	movs	r3, #10
 8009a30:	fb03 2301 	mla	r3, r3, r1, r2
 8009a34:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a36:	2300      	movs	r3, #0
 8009a38:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a3a:	1c51      	adds	r1, r2, #1
 8009a3c:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a3e:	7852      	ldrb	r2, [r2, #1]
 8009a40:	4618      	mov	r0, r3
 8009a42:	e7c5      	b.n	80099d0 <_strtod_l+0x1d8>
 8009a44:	4648      	mov	r0, r9
 8009a46:	e7ce      	b.n	80099e6 <_strtod_l+0x1ee>
 8009a48:	2e08      	cmp	r6, #8
 8009a4a:	dc05      	bgt.n	8009a58 <_strtod_l+0x260>
 8009a4c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009a4e:	fb0e f606 	mul.w	r6, lr, r6
 8009a52:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009a54:	460e      	mov	r6, r1
 8009a56:	e7dc      	b.n	8009a12 <_strtod_l+0x21a>
 8009a58:	2910      	cmp	r1, #16
 8009a5a:	bfd8      	it	le
 8009a5c:	fb0e f707 	mulle.w	r7, lr, r7
 8009a60:	e7f8      	b.n	8009a54 <_strtod_l+0x25c>
 8009a62:	2b0f      	cmp	r3, #15
 8009a64:	bfdc      	itt	le
 8009a66:	230a      	movle	r3, #10
 8009a68:	fb03 2707 	mlale	r7, r3, r7, r2
 8009a6c:	e7e3      	b.n	8009a36 <_strtod_l+0x23e>
 8009a6e:	2300      	movs	r3, #0
 8009a70:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a72:	2301      	movs	r3, #1
 8009a74:	e77a      	b.n	800996c <_strtod_l+0x174>
 8009a76:	f04f 0c00 	mov.w	ip, #0
 8009a7a:	1ca2      	adds	r2, r4, #2
 8009a7c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a7e:	78a2      	ldrb	r2, [r4, #2]
 8009a80:	e782      	b.n	8009988 <_strtod_l+0x190>
 8009a82:	f04f 0c01 	mov.w	ip, #1
 8009a86:	e7f8      	b.n	8009a7a <_strtod_l+0x282>
 8009a88:	0800cd3c 	.word	0x0800cd3c
 8009a8c:	0800cb6f 	.word	0x0800cb6f
 8009a90:	7ff00000 	.word	0x7ff00000
 8009a94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009a96:	1c51      	adds	r1, r2, #1
 8009a98:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a9a:	7852      	ldrb	r2, [r2, #1]
 8009a9c:	2a30      	cmp	r2, #48	@ 0x30
 8009a9e:	d0f9      	beq.n	8009a94 <_strtod_l+0x29c>
 8009aa0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009aa4:	2908      	cmp	r1, #8
 8009aa6:	f63f af75 	bhi.w	8009994 <_strtod_l+0x19c>
 8009aaa:	3a30      	subs	r2, #48	@ 0x30
 8009aac:	9209      	str	r2, [sp, #36]	@ 0x24
 8009aae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ab0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009ab2:	f04f 080a 	mov.w	r8, #10
 8009ab6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ab8:	1c56      	adds	r6, r2, #1
 8009aba:	9619      	str	r6, [sp, #100]	@ 0x64
 8009abc:	7852      	ldrb	r2, [r2, #1]
 8009abe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009ac2:	f1be 0f09 	cmp.w	lr, #9
 8009ac6:	d939      	bls.n	8009b3c <_strtod_l+0x344>
 8009ac8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009aca:	1a76      	subs	r6, r6, r1
 8009acc:	2e08      	cmp	r6, #8
 8009ace:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009ad2:	dc03      	bgt.n	8009adc <_strtod_l+0x2e4>
 8009ad4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ad6:	4588      	cmp	r8, r1
 8009ad8:	bfa8      	it	ge
 8009ada:	4688      	movge	r8, r1
 8009adc:	f1bc 0f00 	cmp.w	ip, #0
 8009ae0:	d001      	beq.n	8009ae6 <_strtod_l+0x2ee>
 8009ae2:	f1c8 0800 	rsb	r8, r8, #0
 8009ae6:	2d00      	cmp	r5, #0
 8009ae8:	d14e      	bne.n	8009b88 <_strtod_l+0x390>
 8009aea:	9908      	ldr	r1, [sp, #32]
 8009aec:	4308      	orrs	r0, r1
 8009aee:	f47f aebc 	bne.w	800986a <_strtod_l+0x72>
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	f47f aed4 	bne.w	80098a0 <_strtod_l+0xa8>
 8009af8:	2a69      	cmp	r2, #105	@ 0x69
 8009afa:	d028      	beq.n	8009b4e <_strtod_l+0x356>
 8009afc:	dc25      	bgt.n	8009b4a <_strtod_l+0x352>
 8009afe:	2a49      	cmp	r2, #73	@ 0x49
 8009b00:	d025      	beq.n	8009b4e <_strtod_l+0x356>
 8009b02:	2a4e      	cmp	r2, #78	@ 0x4e
 8009b04:	f47f aecc 	bne.w	80098a0 <_strtod_l+0xa8>
 8009b08:	499a      	ldr	r1, [pc, #616]	@ (8009d74 <_strtod_l+0x57c>)
 8009b0a:	a819      	add	r0, sp, #100	@ 0x64
 8009b0c:	f001 f9ec 	bl	800aee8 <__match>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	f43f aec5 	beq.w	80098a0 <_strtod_l+0xa8>
 8009b16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	2b28      	cmp	r3, #40	@ 0x28
 8009b1c:	d12e      	bne.n	8009b7c <_strtod_l+0x384>
 8009b1e:	4996      	ldr	r1, [pc, #600]	@ (8009d78 <_strtod_l+0x580>)
 8009b20:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b22:	a819      	add	r0, sp, #100	@ 0x64
 8009b24:	f001 f9f4 	bl	800af10 <__hexnan>
 8009b28:	2805      	cmp	r0, #5
 8009b2a:	d127      	bne.n	8009b7c <_strtod_l+0x384>
 8009b2c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b2e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009b32:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009b36:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009b3a:	e696      	b.n	800986a <_strtod_l+0x72>
 8009b3c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b3e:	fb08 2101 	mla	r1, r8, r1, r2
 8009b42:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009b46:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b48:	e7b5      	b.n	8009ab6 <_strtod_l+0x2be>
 8009b4a:	2a6e      	cmp	r2, #110	@ 0x6e
 8009b4c:	e7da      	b.n	8009b04 <_strtod_l+0x30c>
 8009b4e:	498b      	ldr	r1, [pc, #556]	@ (8009d7c <_strtod_l+0x584>)
 8009b50:	a819      	add	r0, sp, #100	@ 0x64
 8009b52:	f001 f9c9 	bl	800aee8 <__match>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	f43f aea2 	beq.w	80098a0 <_strtod_l+0xa8>
 8009b5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b5e:	4988      	ldr	r1, [pc, #544]	@ (8009d80 <_strtod_l+0x588>)
 8009b60:	3b01      	subs	r3, #1
 8009b62:	a819      	add	r0, sp, #100	@ 0x64
 8009b64:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b66:	f001 f9bf 	bl	800aee8 <__match>
 8009b6a:	b910      	cbnz	r0, 8009b72 <_strtod_l+0x37a>
 8009b6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b6e:	3301      	adds	r3, #1
 8009b70:	9319      	str	r3, [sp, #100]	@ 0x64
 8009b72:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009d90 <_strtod_l+0x598>
 8009b76:	f04f 0a00 	mov.w	sl, #0
 8009b7a:	e676      	b.n	800986a <_strtod_l+0x72>
 8009b7c:	4881      	ldr	r0, [pc, #516]	@ (8009d84 <_strtod_l+0x58c>)
 8009b7e:	f000 feef 	bl	800a960 <nan>
 8009b82:	ec5b ab10 	vmov	sl, fp, d0
 8009b86:	e670      	b.n	800986a <_strtod_l+0x72>
 8009b88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b8a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009b8c:	eba8 0303 	sub.w	r3, r8, r3
 8009b90:	f1b9 0f00 	cmp.w	r9, #0
 8009b94:	bf08      	it	eq
 8009b96:	46a9      	moveq	r9, r5
 8009b98:	2d10      	cmp	r5, #16
 8009b9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b9c:	462c      	mov	r4, r5
 8009b9e:	bfa8      	it	ge
 8009ba0:	2410      	movge	r4, #16
 8009ba2:	f7f6 fcd7 	bl	8000554 <__aeabi_ui2d>
 8009ba6:	2d09      	cmp	r5, #9
 8009ba8:	4682      	mov	sl, r0
 8009baa:	468b      	mov	fp, r1
 8009bac:	dc13      	bgt.n	8009bd6 <_strtod_l+0x3de>
 8009bae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f43f ae5a 	beq.w	800986a <_strtod_l+0x72>
 8009bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb8:	dd78      	ble.n	8009cac <_strtod_l+0x4b4>
 8009bba:	2b16      	cmp	r3, #22
 8009bbc:	dc5f      	bgt.n	8009c7e <_strtod_l+0x486>
 8009bbe:	4972      	ldr	r1, [pc, #456]	@ (8009d88 <_strtod_l+0x590>)
 8009bc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009bc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bc8:	4652      	mov	r2, sl
 8009bca:	465b      	mov	r3, fp
 8009bcc:	f7f6 fd3c 	bl	8000648 <__aeabi_dmul>
 8009bd0:	4682      	mov	sl, r0
 8009bd2:	468b      	mov	fp, r1
 8009bd4:	e649      	b.n	800986a <_strtod_l+0x72>
 8009bd6:	4b6c      	ldr	r3, [pc, #432]	@ (8009d88 <_strtod_l+0x590>)
 8009bd8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009bdc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009be0:	f7f6 fd32 	bl	8000648 <__aeabi_dmul>
 8009be4:	4682      	mov	sl, r0
 8009be6:	4638      	mov	r0, r7
 8009be8:	468b      	mov	fp, r1
 8009bea:	f7f6 fcb3 	bl	8000554 <__aeabi_ui2d>
 8009bee:	4602      	mov	r2, r0
 8009bf0:	460b      	mov	r3, r1
 8009bf2:	4650      	mov	r0, sl
 8009bf4:	4659      	mov	r1, fp
 8009bf6:	f7f6 fb71 	bl	80002dc <__adddf3>
 8009bfa:	2d0f      	cmp	r5, #15
 8009bfc:	4682      	mov	sl, r0
 8009bfe:	468b      	mov	fp, r1
 8009c00:	ddd5      	ble.n	8009bae <_strtod_l+0x3b6>
 8009c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c04:	1b2c      	subs	r4, r5, r4
 8009c06:	441c      	add	r4, r3
 8009c08:	2c00      	cmp	r4, #0
 8009c0a:	f340 8093 	ble.w	8009d34 <_strtod_l+0x53c>
 8009c0e:	f014 030f 	ands.w	r3, r4, #15
 8009c12:	d00a      	beq.n	8009c2a <_strtod_l+0x432>
 8009c14:	495c      	ldr	r1, [pc, #368]	@ (8009d88 <_strtod_l+0x590>)
 8009c16:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c1a:	4652      	mov	r2, sl
 8009c1c:	465b      	mov	r3, fp
 8009c1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c22:	f7f6 fd11 	bl	8000648 <__aeabi_dmul>
 8009c26:	4682      	mov	sl, r0
 8009c28:	468b      	mov	fp, r1
 8009c2a:	f034 040f 	bics.w	r4, r4, #15
 8009c2e:	d073      	beq.n	8009d18 <_strtod_l+0x520>
 8009c30:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009c34:	dd49      	ble.n	8009cca <_strtod_l+0x4d2>
 8009c36:	2400      	movs	r4, #0
 8009c38:	46a0      	mov	r8, r4
 8009c3a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009c3c:	46a1      	mov	r9, r4
 8009c3e:	9a05      	ldr	r2, [sp, #20]
 8009c40:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009d90 <_strtod_l+0x598>
 8009c44:	2322      	movs	r3, #34	@ 0x22
 8009c46:	6013      	str	r3, [r2, #0]
 8009c48:	f04f 0a00 	mov.w	sl, #0
 8009c4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f43f ae0b 	beq.w	800986a <_strtod_l+0x72>
 8009c54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c56:	9805      	ldr	r0, [sp, #20]
 8009c58:	f7ff f946 	bl	8008ee8 <_Bfree>
 8009c5c:	9805      	ldr	r0, [sp, #20]
 8009c5e:	4649      	mov	r1, r9
 8009c60:	f7ff f942 	bl	8008ee8 <_Bfree>
 8009c64:	9805      	ldr	r0, [sp, #20]
 8009c66:	4641      	mov	r1, r8
 8009c68:	f7ff f93e 	bl	8008ee8 <_Bfree>
 8009c6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c6e:	9805      	ldr	r0, [sp, #20]
 8009c70:	f7ff f93a 	bl	8008ee8 <_Bfree>
 8009c74:	9805      	ldr	r0, [sp, #20]
 8009c76:	4621      	mov	r1, r4
 8009c78:	f7ff f936 	bl	8008ee8 <_Bfree>
 8009c7c:	e5f5      	b.n	800986a <_strtod_l+0x72>
 8009c7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c80:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009c84:	4293      	cmp	r3, r2
 8009c86:	dbbc      	blt.n	8009c02 <_strtod_l+0x40a>
 8009c88:	4c3f      	ldr	r4, [pc, #252]	@ (8009d88 <_strtod_l+0x590>)
 8009c8a:	f1c5 050f 	rsb	r5, r5, #15
 8009c8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009c92:	4652      	mov	r2, sl
 8009c94:	465b      	mov	r3, fp
 8009c96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c9a:	f7f6 fcd5 	bl	8000648 <__aeabi_dmul>
 8009c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ca0:	1b5d      	subs	r5, r3, r5
 8009ca2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009ca6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009caa:	e78f      	b.n	8009bcc <_strtod_l+0x3d4>
 8009cac:	3316      	adds	r3, #22
 8009cae:	dba8      	blt.n	8009c02 <_strtod_l+0x40a>
 8009cb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cb2:	eba3 0808 	sub.w	r8, r3, r8
 8009cb6:	4b34      	ldr	r3, [pc, #208]	@ (8009d88 <_strtod_l+0x590>)
 8009cb8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009cbc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009cc0:	4650      	mov	r0, sl
 8009cc2:	4659      	mov	r1, fp
 8009cc4:	f7f6 fdea 	bl	800089c <__aeabi_ddiv>
 8009cc8:	e782      	b.n	8009bd0 <_strtod_l+0x3d8>
 8009cca:	2300      	movs	r3, #0
 8009ccc:	4f2f      	ldr	r7, [pc, #188]	@ (8009d8c <_strtod_l+0x594>)
 8009cce:	1124      	asrs	r4, r4, #4
 8009cd0:	4650      	mov	r0, sl
 8009cd2:	4659      	mov	r1, fp
 8009cd4:	461e      	mov	r6, r3
 8009cd6:	2c01      	cmp	r4, #1
 8009cd8:	dc21      	bgt.n	8009d1e <_strtod_l+0x526>
 8009cda:	b10b      	cbz	r3, 8009ce0 <_strtod_l+0x4e8>
 8009cdc:	4682      	mov	sl, r0
 8009cde:	468b      	mov	fp, r1
 8009ce0:	492a      	ldr	r1, [pc, #168]	@ (8009d8c <_strtod_l+0x594>)
 8009ce2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009ce6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009cea:	4652      	mov	r2, sl
 8009cec:	465b      	mov	r3, fp
 8009cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cf2:	f7f6 fca9 	bl	8000648 <__aeabi_dmul>
 8009cf6:	4b26      	ldr	r3, [pc, #152]	@ (8009d90 <_strtod_l+0x598>)
 8009cf8:	460a      	mov	r2, r1
 8009cfa:	400b      	ands	r3, r1
 8009cfc:	4925      	ldr	r1, [pc, #148]	@ (8009d94 <_strtod_l+0x59c>)
 8009cfe:	428b      	cmp	r3, r1
 8009d00:	4682      	mov	sl, r0
 8009d02:	d898      	bhi.n	8009c36 <_strtod_l+0x43e>
 8009d04:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009d08:	428b      	cmp	r3, r1
 8009d0a:	bf86      	itte	hi
 8009d0c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009d98 <_strtod_l+0x5a0>
 8009d10:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d14:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009d18:	2300      	movs	r3, #0
 8009d1a:	9308      	str	r3, [sp, #32]
 8009d1c:	e076      	b.n	8009e0c <_strtod_l+0x614>
 8009d1e:	07e2      	lsls	r2, r4, #31
 8009d20:	d504      	bpl.n	8009d2c <_strtod_l+0x534>
 8009d22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d26:	f7f6 fc8f 	bl	8000648 <__aeabi_dmul>
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	3601      	adds	r6, #1
 8009d2e:	1064      	asrs	r4, r4, #1
 8009d30:	3708      	adds	r7, #8
 8009d32:	e7d0      	b.n	8009cd6 <_strtod_l+0x4de>
 8009d34:	d0f0      	beq.n	8009d18 <_strtod_l+0x520>
 8009d36:	4264      	negs	r4, r4
 8009d38:	f014 020f 	ands.w	r2, r4, #15
 8009d3c:	d00a      	beq.n	8009d54 <_strtod_l+0x55c>
 8009d3e:	4b12      	ldr	r3, [pc, #72]	@ (8009d88 <_strtod_l+0x590>)
 8009d40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d44:	4650      	mov	r0, sl
 8009d46:	4659      	mov	r1, fp
 8009d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4c:	f7f6 fda6 	bl	800089c <__aeabi_ddiv>
 8009d50:	4682      	mov	sl, r0
 8009d52:	468b      	mov	fp, r1
 8009d54:	1124      	asrs	r4, r4, #4
 8009d56:	d0df      	beq.n	8009d18 <_strtod_l+0x520>
 8009d58:	2c1f      	cmp	r4, #31
 8009d5a:	dd1f      	ble.n	8009d9c <_strtod_l+0x5a4>
 8009d5c:	2400      	movs	r4, #0
 8009d5e:	46a0      	mov	r8, r4
 8009d60:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009d62:	46a1      	mov	r9, r4
 8009d64:	9a05      	ldr	r2, [sp, #20]
 8009d66:	2322      	movs	r3, #34	@ 0x22
 8009d68:	f04f 0a00 	mov.w	sl, #0
 8009d6c:	f04f 0b00 	mov.w	fp, #0
 8009d70:	6013      	str	r3, [r2, #0]
 8009d72:	e76b      	b.n	8009c4c <_strtod_l+0x454>
 8009d74:	0800ca5d 	.word	0x0800ca5d
 8009d78:	0800cd28 	.word	0x0800cd28
 8009d7c:	0800ca55 	.word	0x0800ca55
 8009d80:	0800ca8c 	.word	0x0800ca8c
 8009d84:	0800cbc5 	.word	0x0800cbc5
 8009d88:	0800cc60 	.word	0x0800cc60
 8009d8c:	0800cc38 	.word	0x0800cc38
 8009d90:	7ff00000 	.word	0x7ff00000
 8009d94:	7ca00000 	.word	0x7ca00000
 8009d98:	7fefffff 	.word	0x7fefffff
 8009d9c:	f014 0310 	ands.w	r3, r4, #16
 8009da0:	bf18      	it	ne
 8009da2:	236a      	movne	r3, #106	@ 0x6a
 8009da4:	4ea9      	ldr	r6, [pc, #676]	@ (800a04c <_strtod_l+0x854>)
 8009da6:	9308      	str	r3, [sp, #32]
 8009da8:	4650      	mov	r0, sl
 8009daa:	4659      	mov	r1, fp
 8009dac:	2300      	movs	r3, #0
 8009dae:	07e7      	lsls	r7, r4, #31
 8009db0:	d504      	bpl.n	8009dbc <_strtod_l+0x5c4>
 8009db2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009db6:	f7f6 fc47 	bl	8000648 <__aeabi_dmul>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	1064      	asrs	r4, r4, #1
 8009dbe:	f106 0608 	add.w	r6, r6, #8
 8009dc2:	d1f4      	bne.n	8009dae <_strtod_l+0x5b6>
 8009dc4:	b10b      	cbz	r3, 8009dca <_strtod_l+0x5d2>
 8009dc6:	4682      	mov	sl, r0
 8009dc8:	468b      	mov	fp, r1
 8009dca:	9b08      	ldr	r3, [sp, #32]
 8009dcc:	b1b3      	cbz	r3, 8009dfc <_strtod_l+0x604>
 8009dce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009dd2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	4659      	mov	r1, fp
 8009dda:	dd0f      	ble.n	8009dfc <_strtod_l+0x604>
 8009ddc:	2b1f      	cmp	r3, #31
 8009dde:	dd56      	ble.n	8009e8e <_strtod_l+0x696>
 8009de0:	2b34      	cmp	r3, #52	@ 0x34
 8009de2:	bfde      	ittt	le
 8009de4:	f04f 33ff 	movle.w	r3, #4294967295
 8009de8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009dec:	4093      	lslle	r3, r2
 8009dee:	f04f 0a00 	mov.w	sl, #0
 8009df2:	bfcc      	ite	gt
 8009df4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009df8:	ea03 0b01 	andle.w	fp, r3, r1
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	2300      	movs	r3, #0
 8009e00:	4650      	mov	r0, sl
 8009e02:	4659      	mov	r1, fp
 8009e04:	f7f6 fe88 	bl	8000b18 <__aeabi_dcmpeq>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	d1a7      	bne.n	8009d5c <_strtod_l+0x564>
 8009e0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009e12:	9805      	ldr	r0, [sp, #20]
 8009e14:	462b      	mov	r3, r5
 8009e16:	464a      	mov	r2, r9
 8009e18:	f7ff f8ce 	bl	8008fb8 <__s2b>
 8009e1c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009e1e:	2800      	cmp	r0, #0
 8009e20:	f43f af09 	beq.w	8009c36 <_strtod_l+0x43e>
 8009e24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e28:	2a00      	cmp	r2, #0
 8009e2a:	eba3 0308 	sub.w	r3, r3, r8
 8009e2e:	bfa8      	it	ge
 8009e30:	2300      	movge	r3, #0
 8009e32:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e34:	2400      	movs	r4, #0
 8009e36:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009e3a:	9316      	str	r3, [sp, #88]	@ 0x58
 8009e3c:	46a0      	mov	r8, r4
 8009e3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e40:	9805      	ldr	r0, [sp, #20]
 8009e42:	6859      	ldr	r1, [r3, #4]
 8009e44:	f7ff f810 	bl	8008e68 <_Balloc>
 8009e48:	4681      	mov	r9, r0
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	f43f aef7 	beq.w	8009c3e <_strtod_l+0x446>
 8009e50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e52:	691a      	ldr	r2, [r3, #16]
 8009e54:	3202      	adds	r2, #2
 8009e56:	f103 010c 	add.w	r1, r3, #12
 8009e5a:	0092      	lsls	r2, r2, #2
 8009e5c:	300c      	adds	r0, #12
 8009e5e:	f000 fd71 	bl	800a944 <memcpy>
 8009e62:	ec4b ab10 	vmov	d0, sl, fp
 8009e66:	9805      	ldr	r0, [sp, #20]
 8009e68:	aa1c      	add	r2, sp, #112	@ 0x70
 8009e6a:	a91b      	add	r1, sp, #108	@ 0x6c
 8009e6c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009e70:	f7ff fbd6 	bl	8009620 <__d2b>
 8009e74:	901a      	str	r0, [sp, #104]	@ 0x68
 8009e76:	2800      	cmp	r0, #0
 8009e78:	f43f aee1 	beq.w	8009c3e <_strtod_l+0x446>
 8009e7c:	9805      	ldr	r0, [sp, #20]
 8009e7e:	2101      	movs	r1, #1
 8009e80:	f7ff f930 	bl	80090e4 <__i2b>
 8009e84:	4680      	mov	r8, r0
 8009e86:	b948      	cbnz	r0, 8009e9c <_strtod_l+0x6a4>
 8009e88:	f04f 0800 	mov.w	r8, #0
 8009e8c:	e6d7      	b.n	8009c3e <_strtod_l+0x446>
 8009e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e92:	fa02 f303 	lsl.w	r3, r2, r3
 8009e96:	ea03 0a0a 	and.w	sl, r3, sl
 8009e9a:	e7af      	b.n	8009dfc <_strtod_l+0x604>
 8009e9c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009e9e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009ea0:	2d00      	cmp	r5, #0
 8009ea2:	bfab      	itete	ge
 8009ea4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009ea6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009ea8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009eaa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009eac:	bfac      	ite	ge
 8009eae:	18ef      	addge	r7, r5, r3
 8009eb0:	1b5e      	sublt	r6, r3, r5
 8009eb2:	9b08      	ldr	r3, [sp, #32]
 8009eb4:	1aed      	subs	r5, r5, r3
 8009eb6:	4415      	add	r5, r2
 8009eb8:	4b65      	ldr	r3, [pc, #404]	@ (800a050 <_strtod_l+0x858>)
 8009eba:	3d01      	subs	r5, #1
 8009ebc:	429d      	cmp	r5, r3
 8009ebe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009ec2:	da50      	bge.n	8009f66 <_strtod_l+0x76e>
 8009ec4:	1b5b      	subs	r3, r3, r5
 8009ec6:	2b1f      	cmp	r3, #31
 8009ec8:	eba2 0203 	sub.w	r2, r2, r3
 8009ecc:	f04f 0101 	mov.w	r1, #1
 8009ed0:	dc3d      	bgt.n	8009f4e <_strtod_l+0x756>
 8009ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8009ed6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ed8:	2300      	movs	r3, #0
 8009eda:	9310      	str	r3, [sp, #64]	@ 0x40
 8009edc:	18bd      	adds	r5, r7, r2
 8009ede:	9b08      	ldr	r3, [sp, #32]
 8009ee0:	42af      	cmp	r7, r5
 8009ee2:	4416      	add	r6, r2
 8009ee4:	441e      	add	r6, r3
 8009ee6:	463b      	mov	r3, r7
 8009ee8:	bfa8      	it	ge
 8009eea:	462b      	movge	r3, r5
 8009eec:	42b3      	cmp	r3, r6
 8009eee:	bfa8      	it	ge
 8009ef0:	4633      	movge	r3, r6
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	bfc2      	ittt	gt
 8009ef6:	1aed      	subgt	r5, r5, r3
 8009ef8:	1af6      	subgt	r6, r6, r3
 8009efa:	1aff      	subgt	r7, r7, r3
 8009efc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	dd16      	ble.n	8009f30 <_strtod_l+0x738>
 8009f02:	4641      	mov	r1, r8
 8009f04:	9805      	ldr	r0, [sp, #20]
 8009f06:	461a      	mov	r2, r3
 8009f08:	f7ff f9a4 	bl	8009254 <__pow5mult>
 8009f0c:	4680      	mov	r8, r0
 8009f0e:	2800      	cmp	r0, #0
 8009f10:	d0ba      	beq.n	8009e88 <_strtod_l+0x690>
 8009f12:	4601      	mov	r1, r0
 8009f14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f16:	9805      	ldr	r0, [sp, #20]
 8009f18:	f7ff f8fa 	bl	8009110 <__multiply>
 8009f1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009f1e:	2800      	cmp	r0, #0
 8009f20:	f43f ae8d 	beq.w	8009c3e <_strtod_l+0x446>
 8009f24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f26:	9805      	ldr	r0, [sp, #20]
 8009f28:	f7fe ffde 	bl	8008ee8 <_Bfree>
 8009f2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f30:	2d00      	cmp	r5, #0
 8009f32:	dc1d      	bgt.n	8009f70 <_strtod_l+0x778>
 8009f34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	dd23      	ble.n	8009f82 <_strtod_l+0x78a>
 8009f3a:	4649      	mov	r1, r9
 8009f3c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009f3e:	9805      	ldr	r0, [sp, #20]
 8009f40:	f7ff f988 	bl	8009254 <__pow5mult>
 8009f44:	4681      	mov	r9, r0
 8009f46:	b9e0      	cbnz	r0, 8009f82 <_strtod_l+0x78a>
 8009f48:	f04f 0900 	mov.w	r9, #0
 8009f4c:	e677      	b.n	8009c3e <_strtod_l+0x446>
 8009f4e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009f52:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009f56:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009f5a:	35e2      	adds	r5, #226	@ 0xe2
 8009f5c:	fa01 f305 	lsl.w	r3, r1, r5
 8009f60:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f62:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009f64:	e7ba      	b.n	8009edc <_strtod_l+0x6e4>
 8009f66:	2300      	movs	r3, #0
 8009f68:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f6e:	e7b5      	b.n	8009edc <_strtod_l+0x6e4>
 8009f70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f72:	9805      	ldr	r0, [sp, #20]
 8009f74:	462a      	mov	r2, r5
 8009f76:	f7ff f9c7 	bl	8009308 <__lshift>
 8009f7a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	d1d9      	bne.n	8009f34 <_strtod_l+0x73c>
 8009f80:	e65d      	b.n	8009c3e <_strtod_l+0x446>
 8009f82:	2e00      	cmp	r6, #0
 8009f84:	dd07      	ble.n	8009f96 <_strtod_l+0x79e>
 8009f86:	4649      	mov	r1, r9
 8009f88:	9805      	ldr	r0, [sp, #20]
 8009f8a:	4632      	mov	r2, r6
 8009f8c:	f7ff f9bc 	bl	8009308 <__lshift>
 8009f90:	4681      	mov	r9, r0
 8009f92:	2800      	cmp	r0, #0
 8009f94:	d0d8      	beq.n	8009f48 <_strtod_l+0x750>
 8009f96:	2f00      	cmp	r7, #0
 8009f98:	dd08      	ble.n	8009fac <_strtod_l+0x7b4>
 8009f9a:	4641      	mov	r1, r8
 8009f9c:	9805      	ldr	r0, [sp, #20]
 8009f9e:	463a      	mov	r2, r7
 8009fa0:	f7ff f9b2 	bl	8009308 <__lshift>
 8009fa4:	4680      	mov	r8, r0
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	f43f ae49 	beq.w	8009c3e <_strtod_l+0x446>
 8009fac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fae:	9805      	ldr	r0, [sp, #20]
 8009fb0:	464a      	mov	r2, r9
 8009fb2:	f7ff fa31 	bl	8009418 <__mdiff>
 8009fb6:	4604      	mov	r4, r0
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	f43f ae40 	beq.w	8009c3e <_strtod_l+0x446>
 8009fbe:	68c3      	ldr	r3, [r0, #12]
 8009fc0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	60c3      	str	r3, [r0, #12]
 8009fc6:	4641      	mov	r1, r8
 8009fc8:	f7ff fa0a 	bl	80093e0 <__mcmp>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	da45      	bge.n	800a05c <_strtod_l+0x864>
 8009fd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fd2:	ea53 030a 	orrs.w	r3, r3, sl
 8009fd6:	d16b      	bne.n	800a0b0 <_strtod_l+0x8b8>
 8009fd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d167      	bne.n	800a0b0 <_strtod_l+0x8b8>
 8009fe0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009fe4:	0d1b      	lsrs	r3, r3, #20
 8009fe6:	051b      	lsls	r3, r3, #20
 8009fe8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009fec:	d960      	bls.n	800a0b0 <_strtod_l+0x8b8>
 8009fee:	6963      	ldr	r3, [r4, #20]
 8009ff0:	b913      	cbnz	r3, 8009ff8 <_strtod_l+0x800>
 8009ff2:	6923      	ldr	r3, [r4, #16]
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	dd5b      	ble.n	800a0b0 <_strtod_l+0x8b8>
 8009ff8:	4621      	mov	r1, r4
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	9805      	ldr	r0, [sp, #20]
 8009ffe:	f7ff f983 	bl	8009308 <__lshift>
 800a002:	4641      	mov	r1, r8
 800a004:	4604      	mov	r4, r0
 800a006:	f7ff f9eb 	bl	80093e0 <__mcmp>
 800a00a:	2800      	cmp	r0, #0
 800a00c:	dd50      	ble.n	800a0b0 <_strtod_l+0x8b8>
 800a00e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a012:	9a08      	ldr	r2, [sp, #32]
 800a014:	0d1b      	lsrs	r3, r3, #20
 800a016:	051b      	lsls	r3, r3, #20
 800a018:	2a00      	cmp	r2, #0
 800a01a:	d06a      	beq.n	800a0f2 <_strtod_l+0x8fa>
 800a01c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a020:	d867      	bhi.n	800a0f2 <_strtod_l+0x8fa>
 800a022:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a026:	f67f ae9d 	bls.w	8009d64 <_strtod_l+0x56c>
 800a02a:	4b0a      	ldr	r3, [pc, #40]	@ (800a054 <_strtod_l+0x85c>)
 800a02c:	4650      	mov	r0, sl
 800a02e:	4659      	mov	r1, fp
 800a030:	2200      	movs	r2, #0
 800a032:	f7f6 fb09 	bl	8000648 <__aeabi_dmul>
 800a036:	4b08      	ldr	r3, [pc, #32]	@ (800a058 <_strtod_l+0x860>)
 800a038:	400b      	ands	r3, r1
 800a03a:	4682      	mov	sl, r0
 800a03c:	468b      	mov	fp, r1
 800a03e:	2b00      	cmp	r3, #0
 800a040:	f47f ae08 	bne.w	8009c54 <_strtod_l+0x45c>
 800a044:	9a05      	ldr	r2, [sp, #20]
 800a046:	2322      	movs	r3, #34	@ 0x22
 800a048:	6013      	str	r3, [r2, #0]
 800a04a:	e603      	b.n	8009c54 <_strtod_l+0x45c>
 800a04c:	0800cd50 	.word	0x0800cd50
 800a050:	fffffc02 	.word	0xfffffc02
 800a054:	39500000 	.word	0x39500000
 800a058:	7ff00000 	.word	0x7ff00000
 800a05c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a060:	d165      	bne.n	800a12e <_strtod_l+0x936>
 800a062:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a064:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a068:	b35a      	cbz	r2, 800a0c2 <_strtod_l+0x8ca>
 800a06a:	4a9f      	ldr	r2, [pc, #636]	@ (800a2e8 <_strtod_l+0xaf0>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d12b      	bne.n	800a0c8 <_strtod_l+0x8d0>
 800a070:	9b08      	ldr	r3, [sp, #32]
 800a072:	4651      	mov	r1, sl
 800a074:	b303      	cbz	r3, 800a0b8 <_strtod_l+0x8c0>
 800a076:	4b9d      	ldr	r3, [pc, #628]	@ (800a2ec <_strtod_l+0xaf4>)
 800a078:	465a      	mov	r2, fp
 800a07a:	4013      	ands	r3, r2
 800a07c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a080:	f04f 32ff 	mov.w	r2, #4294967295
 800a084:	d81b      	bhi.n	800a0be <_strtod_l+0x8c6>
 800a086:	0d1b      	lsrs	r3, r3, #20
 800a088:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a08c:	fa02 f303 	lsl.w	r3, r2, r3
 800a090:	4299      	cmp	r1, r3
 800a092:	d119      	bne.n	800a0c8 <_strtod_l+0x8d0>
 800a094:	4b96      	ldr	r3, [pc, #600]	@ (800a2f0 <_strtod_l+0xaf8>)
 800a096:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a098:	429a      	cmp	r2, r3
 800a09a:	d102      	bne.n	800a0a2 <_strtod_l+0x8aa>
 800a09c:	3101      	adds	r1, #1
 800a09e:	f43f adce 	beq.w	8009c3e <_strtod_l+0x446>
 800a0a2:	4b92      	ldr	r3, [pc, #584]	@ (800a2ec <_strtod_l+0xaf4>)
 800a0a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0a6:	401a      	ands	r2, r3
 800a0a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a0ac:	f04f 0a00 	mov.w	sl, #0
 800a0b0:	9b08      	ldr	r3, [sp, #32]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1b9      	bne.n	800a02a <_strtod_l+0x832>
 800a0b6:	e5cd      	b.n	8009c54 <_strtod_l+0x45c>
 800a0b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0bc:	e7e8      	b.n	800a090 <_strtod_l+0x898>
 800a0be:	4613      	mov	r3, r2
 800a0c0:	e7e6      	b.n	800a090 <_strtod_l+0x898>
 800a0c2:	ea53 030a 	orrs.w	r3, r3, sl
 800a0c6:	d0a2      	beq.n	800a00e <_strtod_l+0x816>
 800a0c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a0ca:	b1db      	cbz	r3, 800a104 <_strtod_l+0x90c>
 800a0cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0ce:	4213      	tst	r3, r2
 800a0d0:	d0ee      	beq.n	800a0b0 <_strtod_l+0x8b8>
 800a0d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0d4:	9a08      	ldr	r2, [sp, #32]
 800a0d6:	4650      	mov	r0, sl
 800a0d8:	4659      	mov	r1, fp
 800a0da:	b1bb      	cbz	r3, 800a10c <_strtod_l+0x914>
 800a0dc:	f7ff fb6e 	bl	80097bc <sulp>
 800a0e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0e4:	ec53 2b10 	vmov	r2, r3, d0
 800a0e8:	f7f6 f8f8 	bl	80002dc <__adddf3>
 800a0ec:	4682      	mov	sl, r0
 800a0ee:	468b      	mov	fp, r1
 800a0f0:	e7de      	b.n	800a0b0 <_strtod_l+0x8b8>
 800a0f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a0f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a0fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a0fe:	f04f 3aff 	mov.w	sl, #4294967295
 800a102:	e7d5      	b.n	800a0b0 <_strtod_l+0x8b8>
 800a104:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a106:	ea13 0f0a 	tst.w	r3, sl
 800a10a:	e7e1      	b.n	800a0d0 <_strtod_l+0x8d8>
 800a10c:	f7ff fb56 	bl	80097bc <sulp>
 800a110:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a114:	ec53 2b10 	vmov	r2, r3, d0
 800a118:	f7f6 f8de 	bl	80002d8 <__aeabi_dsub>
 800a11c:	2200      	movs	r2, #0
 800a11e:	2300      	movs	r3, #0
 800a120:	4682      	mov	sl, r0
 800a122:	468b      	mov	fp, r1
 800a124:	f7f6 fcf8 	bl	8000b18 <__aeabi_dcmpeq>
 800a128:	2800      	cmp	r0, #0
 800a12a:	d0c1      	beq.n	800a0b0 <_strtod_l+0x8b8>
 800a12c:	e61a      	b.n	8009d64 <_strtod_l+0x56c>
 800a12e:	4641      	mov	r1, r8
 800a130:	4620      	mov	r0, r4
 800a132:	f7ff facd 	bl	80096d0 <__ratio>
 800a136:	ec57 6b10 	vmov	r6, r7, d0
 800a13a:	2200      	movs	r2, #0
 800a13c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a140:	4630      	mov	r0, r6
 800a142:	4639      	mov	r1, r7
 800a144:	f7f6 fcfc 	bl	8000b40 <__aeabi_dcmple>
 800a148:	2800      	cmp	r0, #0
 800a14a:	d06f      	beq.n	800a22c <_strtod_l+0xa34>
 800a14c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d17a      	bne.n	800a248 <_strtod_l+0xa50>
 800a152:	f1ba 0f00 	cmp.w	sl, #0
 800a156:	d158      	bne.n	800a20a <_strtod_l+0xa12>
 800a158:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a15a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d15a      	bne.n	800a218 <_strtod_l+0xa20>
 800a162:	4b64      	ldr	r3, [pc, #400]	@ (800a2f4 <_strtod_l+0xafc>)
 800a164:	2200      	movs	r2, #0
 800a166:	4630      	mov	r0, r6
 800a168:	4639      	mov	r1, r7
 800a16a:	f7f6 fcdf 	bl	8000b2c <__aeabi_dcmplt>
 800a16e:	2800      	cmp	r0, #0
 800a170:	d159      	bne.n	800a226 <_strtod_l+0xa2e>
 800a172:	4630      	mov	r0, r6
 800a174:	4639      	mov	r1, r7
 800a176:	4b60      	ldr	r3, [pc, #384]	@ (800a2f8 <_strtod_l+0xb00>)
 800a178:	2200      	movs	r2, #0
 800a17a:	f7f6 fa65 	bl	8000648 <__aeabi_dmul>
 800a17e:	4606      	mov	r6, r0
 800a180:	460f      	mov	r7, r1
 800a182:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a186:	9606      	str	r6, [sp, #24]
 800a188:	9307      	str	r3, [sp, #28]
 800a18a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a18e:	4d57      	ldr	r5, [pc, #348]	@ (800a2ec <_strtod_l+0xaf4>)
 800a190:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a194:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a196:	401d      	ands	r5, r3
 800a198:	4b58      	ldr	r3, [pc, #352]	@ (800a2fc <_strtod_l+0xb04>)
 800a19a:	429d      	cmp	r5, r3
 800a19c:	f040 80b2 	bne.w	800a304 <_strtod_l+0xb0c>
 800a1a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1a2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a1a6:	ec4b ab10 	vmov	d0, sl, fp
 800a1aa:	f7ff f9c9 	bl	8009540 <__ulp>
 800a1ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1b2:	ec51 0b10 	vmov	r0, r1, d0
 800a1b6:	f7f6 fa47 	bl	8000648 <__aeabi_dmul>
 800a1ba:	4652      	mov	r2, sl
 800a1bc:	465b      	mov	r3, fp
 800a1be:	f7f6 f88d 	bl	80002dc <__adddf3>
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	4949      	ldr	r1, [pc, #292]	@ (800a2ec <_strtod_l+0xaf4>)
 800a1c6:	4a4e      	ldr	r2, [pc, #312]	@ (800a300 <_strtod_l+0xb08>)
 800a1c8:	4019      	ands	r1, r3
 800a1ca:	4291      	cmp	r1, r2
 800a1cc:	4682      	mov	sl, r0
 800a1ce:	d942      	bls.n	800a256 <_strtod_l+0xa5e>
 800a1d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1d2:	4b47      	ldr	r3, [pc, #284]	@ (800a2f0 <_strtod_l+0xaf8>)
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d103      	bne.n	800a1e0 <_strtod_l+0x9e8>
 800a1d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a1da:	3301      	adds	r3, #1
 800a1dc:	f43f ad2f 	beq.w	8009c3e <_strtod_l+0x446>
 800a1e0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a2f0 <_strtod_l+0xaf8>
 800a1e4:	f04f 3aff 	mov.w	sl, #4294967295
 800a1e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1ea:	9805      	ldr	r0, [sp, #20]
 800a1ec:	f7fe fe7c 	bl	8008ee8 <_Bfree>
 800a1f0:	9805      	ldr	r0, [sp, #20]
 800a1f2:	4649      	mov	r1, r9
 800a1f4:	f7fe fe78 	bl	8008ee8 <_Bfree>
 800a1f8:	9805      	ldr	r0, [sp, #20]
 800a1fa:	4641      	mov	r1, r8
 800a1fc:	f7fe fe74 	bl	8008ee8 <_Bfree>
 800a200:	9805      	ldr	r0, [sp, #20]
 800a202:	4621      	mov	r1, r4
 800a204:	f7fe fe70 	bl	8008ee8 <_Bfree>
 800a208:	e619      	b.n	8009e3e <_strtod_l+0x646>
 800a20a:	f1ba 0f01 	cmp.w	sl, #1
 800a20e:	d103      	bne.n	800a218 <_strtod_l+0xa20>
 800a210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a212:	2b00      	cmp	r3, #0
 800a214:	f43f ada6 	beq.w	8009d64 <_strtod_l+0x56c>
 800a218:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a2c8 <_strtod_l+0xad0>
 800a21c:	4f35      	ldr	r7, [pc, #212]	@ (800a2f4 <_strtod_l+0xafc>)
 800a21e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a222:	2600      	movs	r6, #0
 800a224:	e7b1      	b.n	800a18a <_strtod_l+0x992>
 800a226:	4f34      	ldr	r7, [pc, #208]	@ (800a2f8 <_strtod_l+0xb00>)
 800a228:	2600      	movs	r6, #0
 800a22a:	e7aa      	b.n	800a182 <_strtod_l+0x98a>
 800a22c:	4b32      	ldr	r3, [pc, #200]	@ (800a2f8 <_strtod_l+0xb00>)
 800a22e:	4630      	mov	r0, r6
 800a230:	4639      	mov	r1, r7
 800a232:	2200      	movs	r2, #0
 800a234:	f7f6 fa08 	bl	8000648 <__aeabi_dmul>
 800a238:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a23a:	4606      	mov	r6, r0
 800a23c:	460f      	mov	r7, r1
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d09f      	beq.n	800a182 <_strtod_l+0x98a>
 800a242:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a246:	e7a0      	b.n	800a18a <_strtod_l+0x992>
 800a248:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a2d0 <_strtod_l+0xad8>
 800a24c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a250:	ec57 6b17 	vmov	r6, r7, d7
 800a254:	e799      	b.n	800a18a <_strtod_l+0x992>
 800a256:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a25a:	9b08      	ldr	r3, [sp, #32]
 800a25c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a260:	2b00      	cmp	r3, #0
 800a262:	d1c1      	bne.n	800a1e8 <_strtod_l+0x9f0>
 800a264:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a268:	0d1b      	lsrs	r3, r3, #20
 800a26a:	051b      	lsls	r3, r3, #20
 800a26c:	429d      	cmp	r5, r3
 800a26e:	d1bb      	bne.n	800a1e8 <_strtod_l+0x9f0>
 800a270:	4630      	mov	r0, r6
 800a272:	4639      	mov	r1, r7
 800a274:	f7f6 fd48 	bl	8000d08 <__aeabi_d2lz>
 800a278:	f7f6 f9b8 	bl	80005ec <__aeabi_l2d>
 800a27c:	4602      	mov	r2, r0
 800a27e:	460b      	mov	r3, r1
 800a280:	4630      	mov	r0, r6
 800a282:	4639      	mov	r1, r7
 800a284:	f7f6 f828 	bl	80002d8 <__aeabi_dsub>
 800a288:	460b      	mov	r3, r1
 800a28a:	4602      	mov	r2, r0
 800a28c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a290:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a294:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a296:	ea46 060a 	orr.w	r6, r6, sl
 800a29a:	431e      	orrs	r6, r3
 800a29c:	d06f      	beq.n	800a37e <_strtod_l+0xb86>
 800a29e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a2d8 <_strtod_l+0xae0>)
 800a2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a4:	f7f6 fc42 	bl	8000b2c <__aeabi_dcmplt>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	f47f acd3 	bne.w	8009c54 <_strtod_l+0x45c>
 800a2ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800a2e0 <_strtod_l+0xae8>)
 800a2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2b8:	f7f6 fc56 	bl	8000b68 <__aeabi_dcmpgt>
 800a2bc:	2800      	cmp	r0, #0
 800a2be:	d093      	beq.n	800a1e8 <_strtod_l+0x9f0>
 800a2c0:	e4c8      	b.n	8009c54 <_strtod_l+0x45c>
 800a2c2:	bf00      	nop
 800a2c4:	f3af 8000 	nop.w
 800a2c8:	00000000 	.word	0x00000000
 800a2cc:	bff00000 	.word	0xbff00000
 800a2d0:	00000000 	.word	0x00000000
 800a2d4:	3ff00000 	.word	0x3ff00000
 800a2d8:	94a03595 	.word	0x94a03595
 800a2dc:	3fdfffff 	.word	0x3fdfffff
 800a2e0:	35afe535 	.word	0x35afe535
 800a2e4:	3fe00000 	.word	0x3fe00000
 800a2e8:	000fffff 	.word	0x000fffff
 800a2ec:	7ff00000 	.word	0x7ff00000
 800a2f0:	7fefffff 	.word	0x7fefffff
 800a2f4:	3ff00000 	.word	0x3ff00000
 800a2f8:	3fe00000 	.word	0x3fe00000
 800a2fc:	7fe00000 	.word	0x7fe00000
 800a300:	7c9fffff 	.word	0x7c9fffff
 800a304:	9b08      	ldr	r3, [sp, #32]
 800a306:	b323      	cbz	r3, 800a352 <_strtod_l+0xb5a>
 800a308:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a30c:	d821      	bhi.n	800a352 <_strtod_l+0xb5a>
 800a30e:	a328      	add	r3, pc, #160	@ (adr r3, 800a3b0 <_strtod_l+0xbb8>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	4630      	mov	r0, r6
 800a316:	4639      	mov	r1, r7
 800a318:	f7f6 fc12 	bl	8000b40 <__aeabi_dcmple>
 800a31c:	b1a0      	cbz	r0, 800a348 <_strtod_l+0xb50>
 800a31e:	4639      	mov	r1, r7
 800a320:	4630      	mov	r0, r6
 800a322:	f7f6 fc69 	bl	8000bf8 <__aeabi_d2uiz>
 800a326:	2801      	cmp	r0, #1
 800a328:	bf38      	it	cc
 800a32a:	2001      	movcc	r0, #1
 800a32c:	f7f6 f912 	bl	8000554 <__aeabi_ui2d>
 800a330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a332:	4606      	mov	r6, r0
 800a334:	460f      	mov	r7, r1
 800a336:	b9fb      	cbnz	r3, 800a378 <_strtod_l+0xb80>
 800a338:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a33c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a33e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a340:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a344:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a348:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a34a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a34e:	1b5b      	subs	r3, r3, r5
 800a350:	9311      	str	r3, [sp, #68]	@ 0x44
 800a352:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a356:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a35a:	f7ff f8f1 	bl	8009540 <__ulp>
 800a35e:	4650      	mov	r0, sl
 800a360:	ec53 2b10 	vmov	r2, r3, d0
 800a364:	4659      	mov	r1, fp
 800a366:	f7f6 f96f 	bl	8000648 <__aeabi_dmul>
 800a36a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a36e:	f7f5 ffb5 	bl	80002dc <__adddf3>
 800a372:	4682      	mov	sl, r0
 800a374:	468b      	mov	fp, r1
 800a376:	e770      	b.n	800a25a <_strtod_l+0xa62>
 800a378:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a37c:	e7e0      	b.n	800a340 <_strtod_l+0xb48>
 800a37e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a3b8 <_strtod_l+0xbc0>)
 800a380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a384:	f7f6 fbd2 	bl	8000b2c <__aeabi_dcmplt>
 800a388:	e798      	b.n	800a2bc <_strtod_l+0xac4>
 800a38a:	2300      	movs	r3, #0
 800a38c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a38e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a390:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a392:	6013      	str	r3, [r2, #0]
 800a394:	f7ff ba6d 	b.w	8009872 <_strtod_l+0x7a>
 800a398:	2a65      	cmp	r2, #101	@ 0x65
 800a39a:	f43f ab68 	beq.w	8009a6e <_strtod_l+0x276>
 800a39e:	2a45      	cmp	r2, #69	@ 0x45
 800a3a0:	f43f ab65 	beq.w	8009a6e <_strtod_l+0x276>
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	f7ff bba0 	b.w	8009aea <_strtod_l+0x2f2>
 800a3aa:	bf00      	nop
 800a3ac:	f3af 8000 	nop.w
 800a3b0:	ffc00000 	.word	0xffc00000
 800a3b4:	41dfffff 	.word	0x41dfffff
 800a3b8:	94a03595 	.word	0x94a03595
 800a3bc:	3fcfffff 	.word	0x3fcfffff

0800a3c0 <_strtod_r>:
 800a3c0:	4b01      	ldr	r3, [pc, #4]	@ (800a3c8 <_strtod_r+0x8>)
 800a3c2:	f7ff ba19 	b.w	80097f8 <_strtod_l>
 800a3c6:	bf00      	nop
 800a3c8:	20000068 	.word	0x20000068

0800a3cc <_strtol_l.isra.0>:
 800a3cc:	2b24      	cmp	r3, #36	@ 0x24
 800a3ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3d2:	4686      	mov	lr, r0
 800a3d4:	4690      	mov	r8, r2
 800a3d6:	d801      	bhi.n	800a3dc <_strtol_l.isra.0+0x10>
 800a3d8:	2b01      	cmp	r3, #1
 800a3da:	d106      	bne.n	800a3ea <_strtol_l.isra.0+0x1e>
 800a3dc:	f7fd fdb6 	bl	8007f4c <__errno>
 800a3e0:	2316      	movs	r3, #22
 800a3e2:	6003      	str	r3, [r0, #0]
 800a3e4:	2000      	movs	r0, #0
 800a3e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ea:	4834      	ldr	r0, [pc, #208]	@ (800a4bc <_strtol_l.isra.0+0xf0>)
 800a3ec:	460d      	mov	r5, r1
 800a3ee:	462a      	mov	r2, r5
 800a3f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a3f4:	5d06      	ldrb	r6, [r0, r4]
 800a3f6:	f016 0608 	ands.w	r6, r6, #8
 800a3fa:	d1f8      	bne.n	800a3ee <_strtol_l.isra.0+0x22>
 800a3fc:	2c2d      	cmp	r4, #45	@ 0x2d
 800a3fe:	d110      	bne.n	800a422 <_strtol_l.isra.0+0x56>
 800a400:	782c      	ldrb	r4, [r5, #0]
 800a402:	2601      	movs	r6, #1
 800a404:	1c95      	adds	r5, r2, #2
 800a406:	f033 0210 	bics.w	r2, r3, #16
 800a40a:	d115      	bne.n	800a438 <_strtol_l.isra.0+0x6c>
 800a40c:	2c30      	cmp	r4, #48	@ 0x30
 800a40e:	d10d      	bne.n	800a42c <_strtol_l.isra.0+0x60>
 800a410:	782a      	ldrb	r2, [r5, #0]
 800a412:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a416:	2a58      	cmp	r2, #88	@ 0x58
 800a418:	d108      	bne.n	800a42c <_strtol_l.isra.0+0x60>
 800a41a:	786c      	ldrb	r4, [r5, #1]
 800a41c:	3502      	adds	r5, #2
 800a41e:	2310      	movs	r3, #16
 800a420:	e00a      	b.n	800a438 <_strtol_l.isra.0+0x6c>
 800a422:	2c2b      	cmp	r4, #43	@ 0x2b
 800a424:	bf04      	itt	eq
 800a426:	782c      	ldrbeq	r4, [r5, #0]
 800a428:	1c95      	addeq	r5, r2, #2
 800a42a:	e7ec      	b.n	800a406 <_strtol_l.isra.0+0x3a>
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d1f6      	bne.n	800a41e <_strtol_l.isra.0+0x52>
 800a430:	2c30      	cmp	r4, #48	@ 0x30
 800a432:	bf14      	ite	ne
 800a434:	230a      	movne	r3, #10
 800a436:	2308      	moveq	r3, #8
 800a438:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a43c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a440:	2200      	movs	r2, #0
 800a442:	fbbc f9f3 	udiv	r9, ip, r3
 800a446:	4610      	mov	r0, r2
 800a448:	fb03 ca19 	mls	sl, r3, r9, ip
 800a44c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a450:	2f09      	cmp	r7, #9
 800a452:	d80f      	bhi.n	800a474 <_strtol_l.isra.0+0xa8>
 800a454:	463c      	mov	r4, r7
 800a456:	42a3      	cmp	r3, r4
 800a458:	dd1b      	ble.n	800a492 <_strtol_l.isra.0+0xc6>
 800a45a:	1c57      	adds	r7, r2, #1
 800a45c:	d007      	beq.n	800a46e <_strtol_l.isra.0+0xa2>
 800a45e:	4581      	cmp	r9, r0
 800a460:	d314      	bcc.n	800a48c <_strtol_l.isra.0+0xc0>
 800a462:	d101      	bne.n	800a468 <_strtol_l.isra.0+0x9c>
 800a464:	45a2      	cmp	sl, r4
 800a466:	db11      	blt.n	800a48c <_strtol_l.isra.0+0xc0>
 800a468:	fb00 4003 	mla	r0, r0, r3, r4
 800a46c:	2201      	movs	r2, #1
 800a46e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a472:	e7eb      	b.n	800a44c <_strtol_l.isra.0+0x80>
 800a474:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a478:	2f19      	cmp	r7, #25
 800a47a:	d801      	bhi.n	800a480 <_strtol_l.isra.0+0xb4>
 800a47c:	3c37      	subs	r4, #55	@ 0x37
 800a47e:	e7ea      	b.n	800a456 <_strtol_l.isra.0+0x8a>
 800a480:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a484:	2f19      	cmp	r7, #25
 800a486:	d804      	bhi.n	800a492 <_strtol_l.isra.0+0xc6>
 800a488:	3c57      	subs	r4, #87	@ 0x57
 800a48a:	e7e4      	b.n	800a456 <_strtol_l.isra.0+0x8a>
 800a48c:	f04f 32ff 	mov.w	r2, #4294967295
 800a490:	e7ed      	b.n	800a46e <_strtol_l.isra.0+0xa2>
 800a492:	1c53      	adds	r3, r2, #1
 800a494:	d108      	bne.n	800a4a8 <_strtol_l.isra.0+0xdc>
 800a496:	2322      	movs	r3, #34	@ 0x22
 800a498:	f8ce 3000 	str.w	r3, [lr]
 800a49c:	4660      	mov	r0, ip
 800a49e:	f1b8 0f00 	cmp.w	r8, #0
 800a4a2:	d0a0      	beq.n	800a3e6 <_strtol_l.isra.0+0x1a>
 800a4a4:	1e69      	subs	r1, r5, #1
 800a4a6:	e006      	b.n	800a4b6 <_strtol_l.isra.0+0xea>
 800a4a8:	b106      	cbz	r6, 800a4ac <_strtol_l.isra.0+0xe0>
 800a4aa:	4240      	negs	r0, r0
 800a4ac:	f1b8 0f00 	cmp.w	r8, #0
 800a4b0:	d099      	beq.n	800a3e6 <_strtol_l.isra.0+0x1a>
 800a4b2:	2a00      	cmp	r2, #0
 800a4b4:	d1f6      	bne.n	800a4a4 <_strtol_l.isra.0+0xd8>
 800a4b6:	f8c8 1000 	str.w	r1, [r8]
 800a4ba:	e794      	b.n	800a3e6 <_strtol_l.isra.0+0x1a>
 800a4bc:	0800cd79 	.word	0x0800cd79

0800a4c0 <_strtol_r>:
 800a4c0:	f7ff bf84 	b.w	800a3cc <_strtol_l.isra.0>

0800a4c4 <__ssputs_r>:
 800a4c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4c8:	688e      	ldr	r6, [r1, #8]
 800a4ca:	461f      	mov	r7, r3
 800a4cc:	42be      	cmp	r6, r7
 800a4ce:	680b      	ldr	r3, [r1, #0]
 800a4d0:	4682      	mov	sl, r0
 800a4d2:	460c      	mov	r4, r1
 800a4d4:	4690      	mov	r8, r2
 800a4d6:	d82d      	bhi.n	800a534 <__ssputs_r+0x70>
 800a4d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a4dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a4e0:	d026      	beq.n	800a530 <__ssputs_r+0x6c>
 800a4e2:	6965      	ldr	r5, [r4, #20]
 800a4e4:	6909      	ldr	r1, [r1, #16]
 800a4e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4ea:	eba3 0901 	sub.w	r9, r3, r1
 800a4ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a4f2:	1c7b      	adds	r3, r7, #1
 800a4f4:	444b      	add	r3, r9
 800a4f6:	106d      	asrs	r5, r5, #1
 800a4f8:	429d      	cmp	r5, r3
 800a4fa:	bf38      	it	cc
 800a4fc:	461d      	movcc	r5, r3
 800a4fe:	0553      	lsls	r3, r2, #21
 800a500:	d527      	bpl.n	800a552 <__ssputs_r+0x8e>
 800a502:	4629      	mov	r1, r5
 800a504:	f7fe fc24 	bl	8008d50 <_malloc_r>
 800a508:	4606      	mov	r6, r0
 800a50a:	b360      	cbz	r0, 800a566 <__ssputs_r+0xa2>
 800a50c:	6921      	ldr	r1, [r4, #16]
 800a50e:	464a      	mov	r2, r9
 800a510:	f000 fa18 	bl	800a944 <memcpy>
 800a514:	89a3      	ldrh	r3, [r4, #12]
 800a516:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a51a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a51e:	81a3      	strh	r3, [r4, #12]
 800a520:	6126      	str	r6, [r4, #16]
 800a522:	6165      	str	r5, [r4, #20]
 800a524:	444e      	add	r6, r9
 800a526:	eba5 0509 	sub.w	r5, r5, r9
 800a52a:	6026      	str	r6, [r4, #0]
 800a52c:	60a5      	str	r5, [r4, #8]
 800a52e:	463e      	mov	r6, r7
 800a530:	42be      	cmp	r6, r7
 800a532:	d900      	bls.n	800a536 <__ssputs_r+0x72>
 800a534:	463e      	mov	r6, r7
 800a536:	6820      	ldr	r0, [r4, #0]
 800a538:	4632      	mov	r2, r6
 800a53a:	4641      	mov	r1, r8
 800a53c:	f000 f9c6 	bl	800a8cc <memmove>
 800a540:	68a3      	ldr	r3, [r4, #8]
 800a542:	1b9b      	subs	r3, r3, r6
 800a544:	60a3      	str	r3, [r4, #8]
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	4433      	add	r3, r6
 800a54a:	6023      	str	r3, [r4, #0]
 800a54c:	2000      	movs	r0, #0
 800a54e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a552:	462a      	mov	r2, r5
 800a554:	f000 fd89 	bl	800b06a <_realloc_r>
 800a558:	4606      	mov	r6, r0
 800a55a:	2800      	cmp	r0, #0
 800a55c:	d1e0      	bne.n	800a520 <__ssputs_r+0x5c>
 800a55e:	6921      	ldr	r1, [r4, #16]
 800a560:	4650      	mov	r0, sl
 800a562:	f7fe fb81 	bl	8008c68 <_free_r>
 800a566:	230c      	movs	r3, #12
 800a568:	f8ca 3000 	str.w	r3, [sl]
 800a56c:	89a3      	ldrh	r3, [r4, #12]
 800a56e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a572:	81a3      	strh	r3, [r4, #12]
 800a574:	f04f 30ff 	mov.w	r0, #4294967295
 800a578:	e7e9      	b.n	800a54e <__ssputs_r+0x8a>
	...

0800a57c <_svfiprintf_r>:
 800a57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a580:	4698      	mov	r8, r3
 800a582:	898b      	ldrh	r3, [r1, #12]
 800a584:	061b      	lsls	r3, r3, #24
 800a586:	b09d      	sub	sp, #116	@ 0x74
 800a588:	4607      	mov	r7, r0
 800a58a:	460d      	mov	r5, r1
 800a58c:	4614      	mov	r4, r2
 800a58e:	d510      	bpl.n	800a5b2 <_svfiprintf_r+0x36>
 800a590:	690b      	ldr	r3, [r1, #16]
 800a592:	b973      	cbnz	r3, 800a5b2 <_svfiprintf_r+0x36>
 800a594:	2140      	movs	r1, #64	@ 0x40
 800a596:	f7fe fbdb 	bl	8008d50 <_malloc_r>
 800a59a:	6028      	str	r0, [r5, #0]
 800a59c:	6128      	str	r0, [r5, #16]
 800a59e:	b930      	cbnz	r0, 800a5ae <_svfiprintf_r+0x32>
 800a5a0:	230c      	movs	r3, #12
 800a5a2:	603b      	str	r3, [r7, #0]
 800a5a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a8:	b01d      	add	sp, #116	@ 0x74
 800a5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ae:	2340      	movs	r3, #64	@ 0x40
 800a5b0:	616b      	str	r3, [r5, #20]
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5b6:	2320      	movs	r3, #32
 800a5b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a5bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5c0:	2330      	movs	r3, #48	@ 0x30
 800a5c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a760 <_svfiprintf_r+0x1e4>
 800a5c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a5ca:	f04f 0901 	mov.w	r9, #1
 800a5ce:	4623      	mov	r3, r4
 800a5d0:	469a      	mov	sl, r3
 800a5d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5d6:	b10a      	cbz	r2, 800a5dc <_svfiprintf_r+0x60>
 800a5d8:	2a25      	cmp	r2, #37	@ 0x25
 800a5da:	d1f9      	bne.n	800a5d0 <_svfiprintf_r+0x54>
 800a5dc:	ebba 0b04 	subs.w	fp, sl, r4
 800a5e0:	d00b      	beq.n	800a5fa <_svfiprintf_r+0x7e>
 800a5e2:	465b      	mov	r3, fp
 800a5e4:	4622      	mov	r2, r4
 800a5e6:	4629      	mov	r1, r5
 800a5e8:	4638      	mov	r0, r7
 800a5ea:	f7ff ff6b 	bl	800a4c4 <__ssputs_r>
 800a5ee:	3001      	adds	r0, #1
 800a5f0:	f000 80a7 	beq.w	800a742 <_svfiprintf_r+0x1c6>
 800a5f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5f6:	445a      	add	r2, fp
 800a5f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5fa:	f89a 3000 	ldrb.w	r3, [sl]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	f000 809f 	beq.w	800a742 <_svfiprintf_r+0x1c6>
 800a604:	2300      	movs	r3, #0
 800a606:	f04f 32ff 	mov.w	r2, #4294967295
 800a60a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a60e:	f10a 0a01 	add.w	sl, sl, #1
 800a612:	9304      	str	r3, [sp, #16]
 800a614:	9307      	str	r3, [sp, #28]
 800a616:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a61a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a61c:	4654      	mov	r4, sl
 800a61e:	2205      	movs	r2, #5
 800a620:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a624:	484e      	ldr	r0, [pc, #312]	@ (800a760 <_svfiprintf_r+0x1e4>)
 800a626:	f7f5 fdfb 	bl	8000220 <memchr>
 800a62a:	9a04      	ldr	r2, [sp, #16]
 800a62c:	b9d8      	cbnz	r0, 800a666 <_svfiprintf_r+0xea>
 800a62e:	06d0      	lsls	r0, r2, #27
 800a630:	bf44      	itt	mi
 800a632:	2320      	movmi	r3, #32
 800a634:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a638:	0711      	lsls	r1, r2, #28
 800a63a:	bf44      	itt	mi
 800a63c:	232b      	movmi	r3, #43	@ 0x2b
 800a63e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a642:	f89a 3000 	ldrb.w	r3, [sl]
 800a646:	2b2a      	cmp	r3, #42	@ 0x2a
 800a648:	d015      	beq.n	800a676 <_svfiprintf_r+0xfa>
 800a64a:	9a07      	ldr	r2, [sp, #28]
 800a64c:	4654      	mov	r4, sl
 800a64e:	2000      	movs	r0, #0
 800a650:	f04f 0c0a 	mov.w	ip, #10
 800a654:	4621      	mov	r1, r4
 800a656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a65a:	3b30      	subs	r3, #48	@ 0x30
 800a65c:	2b09      	cmp	r3, #9
 800a65e:	d94b      	bls.n	800a6f8 <_svfiprintf_r+0x17c>
 800a660:	b1b0      	cbz	r0, 800a690 <_svfiprintf_r+0x114>
 800a662:	9207      	str	r2, [sp, #28]
 800a664:	e014      	b.n	800a690 <_svfiprintf_r+0x114>
 800a666:	eba0 0308 	sub.w	r3, r0, r8
 800a66a:	fa09 f303 	lsl.w	r3, r9, r3
 800a66e:	4313      	orrs	r3, r2
 800a670:	9304      	str	r3, [sp, #16]
 800a672:	46a2      	mov	sl, r4
 800a674:	e7d2      	b.n	800a61c <_svfiprintf_r+0xa0>
 800a676:	9b03      	ldr	r3, [sp, #12]
 800a678:	1d19      	adds	r1, r3, #4
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	9103      	str	r1, [sp, #12]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	bfbb      	ittet	lt
 800a682:	425b      	neglt	r3, r3
 800a684:	f042 0202 	orrlt.w	r2, r2, #2
 800a688:	9307      	strge	r3, [sp, #28]
 800a68a:	9307      	strlt	r3, [sp, #28]
 800a68c:	bfb8      	it	lt
 800a68e:	9204      	strlt	r2, [sp, #16]
 800a690:	7823      	ldrb	r3, [r4, #0]
 800a692:	2b2e      	cmp	r3, #46	@ 0x2e
 800a694:	d10a      	bne.n	800a6ac <_svfiprintf_r+0x130>
 800a696:	7863      	ldrb	r3, [r4, #1]
 800a698:	2b2a      	cmp	r3, #42	@ 0x2a
 800a69a:	d132      	bne.n	800a702 <_svfiprintf_r+0x186>
 800a69c:	9b03      	ldr	r3, [sp, #12]
 800a69e:	1d1a      	adds	r2, r3, #4
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	9203      	str	r2, [sp, #12]
 800a6a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a6a8:	3402      	adds	r4, #2
 800a6aa:	9305      	str	r3, [sp, #20]
 800a6ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a770 <_svfiprintf_r+0x1f4>
 800a6b0:	7821      	ldrb	r1, [r4, #0]
 800a6b2:	2203      	movs	r2, #3
 800a6b4:	4650      	mov	r0, sl
 800a6b6:	f7f5 fdb3 	bl	8000220 <memchr>
 800a6ba:	b138      	cbz	r0, 800a6cc <_svfiprintf_r+0x150>
 800a6bc:	9b04      	ldr	r3, [sp, #16]
 800a6be:	eba0 000a 	sub.w	r0, r0, sl
 800a6c2:	2240      	movs	r2, #64	@ 0x40
 800a6c4:	4082      	lsls	r2, r0
 800a6c6:	4313      	orrs	r3, r2
 800a6c8:	3401      	adds	r4, #1
 800a6ca:	9304      	str	r3, [sp, #16]
 800a6cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6d0:	4824      	ldr	r0, [pc, #144]	@ (800a764 <_svfiprintf_r+0x1e8>)
 800a6d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a6d6:	2206      	movs	r2, #6
 800a6d8:	f7f5 fda2 	bl	8000220 <memchr>
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	d036      	beq.n	800a74e <_svfiprintf_r+0x1d2>
 800a6e0:	4b21      	ldr	r3, [pc, #132]	@ (800a768 <_svfiprintf_r+0x1ec>)
 800a6e2:	bb1b      	cbnz	r3, 800a72c <_svfiprintf_r+0x1b0>
 800a6e4:	9b03      	ldr	r3, [sp, #12]
 800a6e6:	3307      	adds	r3, #7
 800a6e8:	f023 0307 	bic.w	r3, r3, #7
 800a6ec:	3308      	adds	r3, #8
 800a6ee:	9303      	str	r3, [sp, #12]
 800a6f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6f2:	4433      	add	r3, r6
 800a6f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6f6:	e76a      	b.n	800a5ce <_svfiprintf_r+0x52>
 800a6f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6fc:	460c      	mov	r4, r1
 800a6fe:	2001      	movs	r0, #1
 800a700:	e7a8      	b.n	800a654 <_svfiprintf_r+0xd8>
 800a702:	2300      	movs	r3, #0
 800a704:	3401      	adds	r4, #1
 800a706:	9305      	str	r3, [sp, #20]
 800a708:	4619      	mov	r1, r3
 800a70a:	f04f 0c0a 	mov.w	ip, #10
 800a70e:	4620      	mov	r0, r4
 800a710:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a714:	3a30      	subs	r2, #48	@ 0x30
 800a716:	2a09      	cmp	r2, #9
 800a718:	d903      	bls.n	800a722 <_svfiprintf_r+0x1a6>
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d0c6      	beq.n	800a6ac <_svfiprintf_r+0x130>
 800a71e:	9105      	str	r1, [sp, #20]
 800a720:	e7c4      	b.n	800a6ac <_svfiprintf_r+0x130>
 800a722:	fb0c 2101 	mla	r1, ip, r1, r2
 800a726:	4604      	mov	r4, r0
 800a728:	2301      	movs	r3, #1
 800a72a:	e7f0      	b.n	800a70e <_svfiprintf_r+0x192>
 800a72c:	ab03      	add	r3, sp, #12
 800a72e:	9300      	str	r3, [sp, #0]
 800a730:	462a      	mov	r2, r5
 800a732:	4b0e      	ldr	r3, [pc, #56]	@ (800a76c <_svfiprintf_r+0x1f0>)
 800a734:	a904      	add	r1, sp, #16
 800a736:	4638      	mov	r0, r7
 800a738:	f7fc fcca 	bl	80070d0 <_printf_float>
 800a73c:	1c42      	adds	r2, r0, #1
 800a73e:	4606      	mov	r6, r0
 800a740:	d1d6      	bne.n	800a6f0 <_svfiprintf_r+0x174>
 800a742:	89ab      	ldrh	r3, [r5, #12]
 800a744:	065b      	lsls	r3, r3, #25
 800a746:	f53f af2d 	bmi.w	800a5a4 <_svfiprintf_r+0x28>
 800a74a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a74c:	e72c      	b.n	800a5a8 <_svfiprintf_r+0x2c>
 800a74e:	ab03      	add	r3, sp, #12
 800a750:	9300      	str	r3, [sp, #0]
 800a752:	462a      	mov	r2, r5
 800a754:	4b05      	ldr	r3, [pc, #20]	@ (800a76c <_svfiprintf_r+0x1f0>)
 800a756:	a904      	add	r1, sp, #16
 800a758:	4638      	mov	r0, r7
 800a75a:	f7fc ff51 	bl	8007600 <_printf_i>
 800a75e:	e7ed      	b.n	800a73c <_svfiprintf_r+0x1c0>
 800a760:	0800cb71 	.word	0x0800cb71
 800a764:	0800cb7b 	.word	0x0800cb7b
 800a768:	080070d1 	.word	0x080070d1
 800a76c:	0800a4c5 	.word	0x0800a4c5
 800a770:	0800cb77 	.word	0x0800cb77

0800a774 <__sflush_r>:
 800a774:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a77c:	0716      	lsls	r6, r2, #28
 800a77e:	4605      	mov	r5, r0
 800a780:	460c      	mov	r4, r1
 800a782:	d454      	bmi.n	800a82e <__sflush_r+0xba>
 800a784:	684b      	ldr	r3, [r1, #4]
 800a786:	2b00      	cmp	r3, #0
 800a788:	dc02      	bgt.n	800a790 <__sflush_r+0x1c>
 800a78a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	dd48      	ble.n	800a822 <__sflush_r+0xae>
 800a790:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a792:	2e00      	cmp	r6, #0
 800a794:	d045      	beq.n	800a822 <__sflush_r+0xae>
 800a796:	2300      	movs	r3, #0
 800a798:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a79c:	682f      	ldr	r7, [r5, #0]
 800a79e:	6a21      	ldr	r1, [r4, #32]
 800a7a0:	602b      	str	r3, [r5, #0]
 800a7a2:	d030      	beq.n	800a806 <__sflush_r+0x92>
 800a7a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a7a6:	89a3      	ldrh	r3, [r4, #12]
 800a7a8:	0759      	lsls	r1, r3, #29
 800a7aa:	d505      	bpl.n	800a7b8 <__sflush_r+0x44>
 800a7ac:	6863      	ldr	r3, [r4, #4]
 800a7ae:	1ad2      	subs	r2, r2, r3
 800a7b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a7b2:	b10b      	cbz	r3, 800a7b8 <__sflush_r+0x44>
 800a7b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a7b6:	1ad2      	subs	r2, r2, r3
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a7bc:	6a21      	ldr	r1, [r4, #32]
 800a7be:	4628      	mov	r0, r5
 800a7c0:	47b0      	blx	r6
 800a7c2:	1c43      	adds	r3, r0, #1
 800a7c4:	89a3      	ldrh	r3, [r4, #12]
 800a7c6:	d106      	bne.n	800a7d6 <__sflush_r+0x62>
 800a7c8:	6829      	ldr	r1, [r5, #0]
 800a7ca:	291d      	cmp	r1, #29
 800a7cc:	d82b      	bhi.n	800a826 <__sflush_r+0xb2>
 800a7ce:	4a2a      	ldr	r2, [pc, #168]	@ (800a878 <__sflush_r+0x104>)
 800a7d0:	40ca      	lsrs	r2, r1
 800a7d2:	07d6      	lsls	r6, r2, #31
 800a7d4:	d527      	bpl.n	800a826 <__sflush_r+0xb2>
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	6062      	str	r2, [r4, #4]
 800a7da:	04d9      	lsls	r1, r3, #19
 800a7dc:	6922      	ldr	r2, [r4, #16]
 800a7de:	6022      	str	r2, [r4, #0]
 800a7e0:	d504      	bpl.n	800a7ec <__sflush_r+0x78>
 800a7e2:	1c42      	adds	r2, r0, #1
 800a7e4:	d101      	bne.n	800a7ea <__sflush_r+0x76>
 800a7e6:	682b      	ldr	r3, [r5, #0]
 800a7e8:	b903      	cbnz	r3, 800a7ec <__sflush_r+0x78>
 800a7ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800a7ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7ee:	602f      	str	r7, [r5, #0]
 800a7f0:	b1b9      	cbz	r1, 800a822 <__sflush_r+0xae>
 800a7f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7f6:	4299      	cmp	r1, r3
 800a7f8:	d002      	beq.n	800a800 <__sflush_r+0x8c>
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	f7fe fa34 	bl	8008c68 <_free_r>
 800a800:	2300      	movs	r3, #0
 800a802:	6363      	str	r3, [r4, #52]	@ 0x34
 800a804:	e00d      	b.n	800a822 <__sflush_r+0xae>
 800a806:	2301      	movs	r3, #1
 800a808:	4628      	mov	r0, r5
 800a80a:	47b0      	blx	r6
 800a80c:	4602      	mov	r2, r0
 800a80e:	1c50      	adds	r0, r2, #1
 800a810:	d1c9      	bne.n	800a7a6 <__sflush_r+0x32>
 800a812:	682b      	ldr	r3, [r5, #0]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d0c6      	beq.n	800a7a6 <__sflush_r+0x32>
 800a818:	2b1d      	cmp	r3, #29
 800a81a:	d001      	beq.n	800a820 <__sflush_r+0xac>
 800a81c:	2b16      	cmp	r3, #22
 800a81e:	d11e      	bne.n	800a85e <__sflush_r+0xea>
 800a820:	602f      	str	r7, [r5, #0]
 800a822:	2000      	movs	r0, #0
 800a824:	e022      	b.n	800a86c <__sflush_r+0xf8>
 800a826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a82a:	b21b      	sxth	r3, r3
 800a82c:	e01b      	b.n	800a866 <__sflush_r+0xf2>
 800a82e:	690f      	ldr	r7, [r1, #16]
 800a830:	2f00      	cmp	r7, #0
 800a832:	d0f6      	beq.n	800a822 <__sflush_r+0xae>
 800a834:	0793      	lsls	r3, r2, #30
 800a836:	680e      	ldr	r6, [r1, #0]
 800a838:	bf08      	it	eq
 800a83a:	694b      	ldreq	r3, [r1, #20]
 800a83c:	600f      	str	r7, [r1, #0]
 800a83e:	bf18      	it	ne
 800a840:	2300      	movne	r3, #0
 800a842:	eba6 0807 	sub.w	r8, r6, r7
 800a846:	608b      	str	r3, [r1, #8]
 800a848:	f1b8 0f00 	cmp.w	r8, #0
 800a84c:	dde9      	ble.n	800a822 <__sflush_r+0xae>
 800a84e:	6a21      	ldr	r1, [r4, #32]
 800a850:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a852:	4643      	mov	r3, r8
 800a854:	463a      	mov	r2, r7
 800a856:	4628      	mov	r0, r5
 800a858:	47b0      	blx	r6
 800a85a:	2800      	cmp	r0, #0
 800a85c:	dc08      	bgt.n	800a870 <__sflush_r+0xfc>
 800a85e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a862:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a866:	81a3      	strh	r3, [r4, #12]
 800a868:	f04f 30ff 	mov.w	r0, #4294967295
 800a86c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a870:	4407      	add	r7, r0
 800a872:	eba8 0800 	sub.w	r8, r8, r0
 800a876:	e7e7      	b.n	800a848 <__sflush_r+0xd4>
 800a878:	20400001 	.word	0x20400001

0800a87c <_fflush_r>:
 800a87c:	b538      	push	{r3, r4, r5, lr}
 800a87e:	690b      	ldr	r3, [r1, #16]
 800a880:	4605      	mov	r5, r0
 800a882:	460c      	mov	r4, r1
 800a884:	b913      	cbnz	r3, 800a88c <_fflush_r+0x10>
 800a886:	2500      	movs	r5, #0
 800a888:	4628      	mov	r0, r5
 800a88a:	bd38      	pop	{r3, r4, r5, pc}
 800a88c:	b118      	cbz	r0, 800a896 <_fflush_r+0x1a>
 800a88e:	6a03      	ldr	r3, [r0, #32]
 800a890:	b90b      	cbnz	r3, 800a896 <_fflush_r+0x1a>
 800a892:	f7fd fa6d 	bl	8007d70 <__sinit>
 800a896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d0f3      	beq.n	800a886 <_fflush_r+0xa>
 800a89e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a8a0:	07d0      	lsls	r0, r2, #31
 800a8a2:	d404      	bmi.n	800a8ae <_fflush_r+0x32>
 800a8a4:	0599      	lsls	r1, r3, #22
 800a8a6:	d402      	bmi.n	800a8ae <_fflush_r+0x32>
 800a8a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8aa:	f7fd fb7a 	bl	8007fa2 <__retarget_lock_acquire_recursive>
 800a8ae:	4628      	mov	r0, r5
 800a8b0:	4621      	mov	r1, r4
 800a8b2:	f7ff ff5f 	bl	800a774 <__sflush_r>
 800a8b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8b8:	07da      	lsls	r2, r3, #31
 800a8ba:	4605      	mov	r5, r0
 800a8bc:	d4e4      	bmi.n	800a888 <_fflush_r+0xc>
 800a8be:	89a3      	ldrh	r3, [r4, #12]
 800a8c0:	059b      	lsls	r3, r3, #22
 800a8c2:	d4e1      	bmi.n	800a888 <_fflush_r+0xc>
 800a8c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8c6:	f7fd fb6d 	bl	8007fa4 <__retarget_lock_release_recursive>
 800a8ca:	e7dd      	b.n	800a888 <_fflush_r+0xc>

0800a8cc <memmove>:
 800a8cc:	4288      	cmp	r0, r1
 800a8ce:	b510      	push	{r4, lr}
 800a8d0:	eb01 0402 	add.w	r4, r1, r2
 800a8d4:	d902      	bls.n	800a8dc <memmove+0x10>
 800a8d6:	4284      	cmp	r4, r0
 800a8d8:	4623      	mov	r3, r4
 800a8da:	d807      	bhi.n	800a8ec <memmove+0x20>
 800a8dc:	1e43      	subs	r3, r0, #1
 800a8de:	42a1      	cmp	r1, r4
 800a8e0:	d008      	beq.n	800a8f4 <memmove+0x28>
 800a8e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8ea:	e7f8      	b.n	800a8de <memmove+0x12>
 800a8ec:	4402      	add	r2, r0
 800a8ee:	4601      	mov	r1, r0
 800a8f0:	428a      	cmp	r2, r1
 800a8f2:	d100      	bne.n	800a8f6 <memmove+0x2a>
 800a8f4:	bd10      	pop	{r4, pc}
 800a8f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8fe:	e7f7      	b.n	800a8f0 <memmove+0x24>

0800a900 <strncmp>:
 800a900:	b510      	push	{r4, lr}
 800a902:	b16a      	cbz	r2, 800a920 <strncmp+0x20>
 800a904:	3901      	subs	r1, #1
 800a906:	1884      	adds	r4, r0, r2
 800a908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a90c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a910:	429a      	cmp	r2, r3
 800a912:	d103      	bne.n	800a91c <strncmp+0x1c>
 800a914:	42a0      	cmp	r0, r4
 800a916:	d001      	beq.n	800a91c <strncmp+0x1c>
 800a918:	2a00      	cmp	r2, #0
 800a91a:	d1f5      	bne.n	800a908 <strncmp+0x8>
 800a91c:	1ad0      	subs	r0, r2, r3
 800a91e:	bd10      	pop	{r4, pc}
 800a920:	4610      	mov	r0, r2
 800a922:	e7fc      	b.n	800a91e <strncmp+0x1e>

0800a924 <_sbrk_r>:
 800a924:	b538      	push	{r3, r4, r5, lr}
 800a926:	4d06      	ldr	r5, [pc, #24]	@ (800a940 <_sbrk_r+0x1c>)
 800a928:	2300      	movs	r3, #0
 800a92a:	4604      	mov	r4, r0
 800a92c:	4608      	mov	r0, r1
 800a92e:	602b      	str	r3, [r5, #0]
 800a930:	f7f7 fb34 	bl	8001f9c <_sbrk>
 800a934:	1c43      	adds	r3, r0, #1
 800a936:	d102      	bne.n	800a93e <_sbrk_r+0x1a>
 800a938:	682b      	ldr	r3, [r5, #0]
 800a93a:	b103      	cbz	r3, 800a93e <_sbrk_r+0x1a>
 800a93c:	6023      	str	r3, [r4, #0]
 800a93e:	bd38      	pop	{r3, r4, r5, pc}
 800a940:	200004e8 	.word	0x200004e8

0800a944 <memcpy>:
 800a944:	440a      	add	r2, r1
 800a946:	4291      	cmp	r1, r2
 800a948:	f100 33ff 	add.w	r3, r0, #4294967295
 800a94c:	d100      	bne.n	800a950 <memcpy+0xc>
 800a94e:	4770      	bx	lr
 800a950:	b510      	push	{r4, lr}
 800a952:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a956:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a95a:	4291      	cmp	r1, r2
 800a95c:	d1f9      	bne.n	800a952 <memcpy+0xe>
 800a95e:	bd10      	pop	{r4, pc}

0800a960 <nan>:
 800a960:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a968 <nan+0x8>
 800a964:	4770      	bx	lr
 800a966:	bf00      	nop
 800a968:	00000000 	.word	0x00000000
 800a96c:	7ff80000 	.word	0x7ff80000

0800a970 <__assert_func>:
 800a970:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a972:	4614      	mov	r4, r2
 800a974:	461a      	mov	r2, r3
 800a976:	4b09      	ldr	r3, [pc, #36]	@ (800a99c <__assert_func+0x2c>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4605      	mov	r5, r0
 800a97c:	68d8      	ldr	r0, [r3, #12]
 800a97e:	b14c      	cbz	r4, 800a994 <__assert_func+0x24>
 800a980:	4b07      	ldr	r3, [pc, #28]	@ (800a9a0 <__assert_func+0x30>)
 800a982:	9100      	str	r1, [sp, #0]
 800a984:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a988:	4906      	ldr	r1, [pc, #24]	@ (800a9a4 <__assert_func+0x34>)
 800a98a:	462b      	mov	r3, r5
 800a98c:	f000 fba8 	bl	800b0e0 <fiprintf>
 800a990:	f000 fbb8 	bl	800b104 <abort>
 800a994:	4b04      	ldr	r3, [pc, #16]	@ (800a9a8 <__assert_func+0x38>)
 800a996:	461c      	mov	r4, r3
 800a998:	e7f3      	b.n	800a982 <__assert_func+0x12>
 800a99a:	bf00      	nop
 800a99c:	20000018 	.word	0x20000018
 800a9a0:	0800cb8a 	.word	0x0800cb8a
 800a9a4:	0800cb97 	.word	0x0800cb97
 800a9a8:	0800cbc5 	.word	0x0800cbc5

0800a9ac <_calloc_r>:
 800a9ac:	b570      	push	{r4, r5, r6, lr}
 800a9ae:	fba1 5402 	umull	r5, r4, r1, r2
 800a9b2:	b934      	cbnz	r4, 800a9c2 <_calloc_r+0x16>
 800a9b4:	4629      	mov	r1, r5
 800a9b6:	f7fe f9cb 	bl	8008d50 <_malloc_r>
 800a9ba:	4606      	mov	r6, r0
 800a9bc:	b928      	cbnz	r0, 800a9ca <_calloc_r+0x1e>
 800a9be:	4630      	mov	r0, r6
 800a9c0:	bd70      	pop	{r4, r5, r6, pc}
 800a9c2:	220c      	movs	r2, #12
 800a9c4:	6002      	str	r2, [r0, #0]
 800a9c6:	2600      	movs	r6, #0
 800a9c8:	e7f9      	b.n	800a9be <_calloc_r+0x12>
 800a9ca:	462a      	mov	r2, r5
 800a9cc:	4621      	mov	r1, r4
 800a9ce:	f7fd fa6a 	bl	8007ea6 <memset>
 800a9d2:	e7f4      	b.n	800a9be <_calloc_r+0x12>

0800a9d4 <rshift>:
 800a9d4:	6903      	ldr	r3, [r0, #16]
 800a9d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a9da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9de:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a9e2:	f100 0414 	add.w	r4, r0, #20
 800a9e6:	dd45      	ble.n	800aa74 <rshift+0xa0>
 800a9e8:	f011 011f 	ands.w	r1, r1, #31
 800a9ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a9f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a9f4:	d10c      	bne.n	800aa10 <rshift+0x3c>
 800a9f6:	f100 0710 	add.w	r7, r0, #16
 800a9fa:	4629      	mov	r1, r5
 800a9fc:	42b1      	cmp	r1, r6
 800a9fe:	d334      	bcc.n	800aa6a <rshift+0x96>
 800aa00:	1a9b      	subs	r3, r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	1eea      	subs	r2, r5, #3
 800aa06:	4296      	cmp	r6, r2
 800aa08:	bf38      	it	cc
 800aa0a:	2300      	movcc	r3, #0
 800aa0c:	4423      	add	r3, r4
 800aa0e:	e015      	b.n	800aa3c <rshift+0x68>
 800aa10:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aa14:	f1c1 0820 	rsb	r8, r1, #32
 800aa18:	40cf      	lsrs	r7, r1
 800aa1a:	f105 0e04 	add.w	lr, r5, #4
 800aa1e:	46a1      	mov	r9, r4
 800aa20:	4576      	cmp	r6, lr
 800aa22:	46f4      	mov	ip, lr
 800aa24:	d815      	bhi.n	800aa52 <rshift+0x7e>
 800aa26:	1a9a      	subs	r2, r3, r2
 800aa28:	0092      	lsls	r2, r2, #2
 800aa2a:	3a04      	subs	r2, #4
 800aa2c:	3501      	adds	r5, #1
 800aa2e:	42ae      	cmp	r6, r5
 800aa30:	bf38      	it	cc
 800aa32:	2200      	movcc	r2, #0
 800aa34:	18a3      	adds	r3, r4, r2
 800aa36:	50a7      	str	r7, [r4, r2]
 800aa38:	b107      	cbz	r7, 800aa3c <rshift+0x68>
 800aa3a:	3304      	adds	r3, #4
 800aa3c:	1b1a      	subs	r2, r3, r4
 800aa3e:	42a3      	cmp	r3, r4
 800aa40:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aa44:	bf08      	it	eq
 800aa46:	2300      	moveq	r3, #0
 800aa48:	6102      	str	r2, [r0, #16]
 800aa4a:	bf08      	it	eq
 800aa4c:	6143      	streq	r3, [r0, #20]
 800aa4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa52:	f8dc c000 	ldr.w	ip, [ip]
 800aa56:	fa0c fc08 	lsl.w	ip, ip, r8
 800aa5a:	ea4c 0707 	orr.w	r7, ip, r7
 800aa5e:	f849 7b04 	str.w	r7, [r9], #4
 800aa62:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa66:	40cf      	lsrs	r7, r1
 800aa68:	e7da      	b.n	800aa20 <rshift+0x4c>
 800aa6a:	f851 cb04 	ldr.w	ip, [r1], #4
 800aa6e:	f847 cf04 	str.w	ip, [r7, #4]!
 800aa72:	e7c3      	b.n	800a9fc <rshift+0x28>
 800aa74:	4623      	mov	r3, r4
 800aa76:	e7e1      	b.n	800aa3c <rshift+0x68>

0800aa78 <__hexdig_fun>:
 800aa78:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800aa7c:	2b09      	cmp	r3, #9
 800aa7e:	d802      	bhi.n	800aa86 <__hexdig_fun+0xe>
 800aa80:	3820      	subs	r0, #32
 800aa82:	b2c0      	uxtb	r0, r0
 800aa84:	4770      	bx	lr
 800aa86:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800aa8a:	2b05      	cmp	r3, #5
 800aa8c:	d801      	bhi.n	800aa92 <__hexdig_fun+0x1a>
 800aa8e:	3847      	subs	r0, #71	@ 0x47
 800aa90:	e7f7      	b.n	800aa82 <__hexdig_fun+0xa>
 800aa92:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800aa96:	2b05      	cmp	r3, #5
 800aa98:	d801      	bhi.n	800aa9e <__hexdig_fun+0x26>
 800aa9a:	3827      	subs	r0, #39	@ 0x27
 800aa9c:	e7f1      	b.n	800aa82 <__hexdig_fun+0xa>
 800aa9e:	2000      	movs	r0, #0
 800aaa0:	4770      	bx	lr
	...

0800aaa4 <__gethex>:
 800aaa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa8:	b085      	sub	sp, #20
 800aaaa:	468a      	mov	sl, r1
 800aaac:	9302      	str	r3, [sp, #8]
 800aaae:	680b      	ldr	r3, [r1, #0]
 800aab0:	9001      	str	r0, [sp, #4]
 800aab2:	4690      	mov	r8, r2
 800aab4:	1c9c      	adds	r4, r3, #2
 800aab6:	46a1      	mov	r9, r4
 800aab8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800aabc:	2830      	cmp	r0, #48	@ 0x30
 800aabe:	d0fa      	beq.n	800aab6 <__gethex+0x12>
 800aac0:	eba9 0303 	sub.w	r3, r9, r3
 800aac4:	f1a3 0b02 	sub.w	fp, r3, #2
 800aac8:	f7ff ffd6 	bl	800aa78 <__hexdig_fun>
 800aacc:	4605      	mov	r5, r0
 800aace:	2800      	cmp	r0, #0
 800aad0:	d168      	bne.n	800aba4 <__gethex+0x100>
 800aad2:	49a0      	ldr	r1, [pc, #640]	@ (800ad54 <__gethex+0x2b0>)
 800aad4:	2201      	movs	r2, #1
 800aad6:	4648      	mov	r0, r9
 800aad8:	f7ff ff12 	bl	800a900 <strncmp>
 800aadc:	4607      	mov	r7, r0
 800aade:	2800      	cmp	r0, #0
 800aae0:	d167      	bne.n	800abb2 <__gethex+0x10e>
 800aae2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800aae6:	4626      	mov	r6, r4
 800aae8:	f7ff ffc6 	bl	800aa78 <__hexdig_fun>
 800aaec:	2800      	cmp	r0, #0
 800aaee:	d062      	beq.n	800abb6 <__gethex+0x112>
 800aaf0:	4623      	mov	r3, r4
 800aaf2:	7818      	ldrb	r0, [r3, #0]
 800aaf4:	2830      	cmp	r0, #48	@ 0x30
 800aaf6:	4699      	mov	r9, r3
 800aaf8:	f103 0301 	add.w	r3, r3, #1
 800aafc:	d0f9      	beq.n	800aaf2 <__gethex+0x4e>
 800aafe:	f7ff ffbb 	bl	800aa78 <__hexdig_fun>
 800ab02:	fab0 f580 	clz	r5, r0
 800ab06:	096d      	lsrs	r5, r5, #5
 800ab08:	f04f 0b01 	mov.w	fp, #1
 800ab0c:	464a      	mov	r2, r9
 800ab0e:	4616      	mov	r6, r2
 800ab10:	3201      	adds	r2, #1
 800ab12:	7830      	ldrb	r0, [r6, #0]
 800ab14:	f7ff ffb0 	bl	800aa78 <__hexdig_fun>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d1f8      	bne.n	800ab0e <__gethex+0x6a>
 800ab1c:	498d      	ldr	r1, [pc, #564]	@ (800ad54 <__gethex+0x2b0>)
 800ab1e:	2201      	movs	r2, #1
 800ab20:	4630      	mov	r0, r6
 800ab22:	f7ff feed 	bl	800a900 <strncmp>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	d13f      	bne.n	800abaa <__gethex+0x106>
 800ab2a:	b944      	cbnz	r4, 800ab3e <__gethex+0x9a>
 800ab2c:	1c74      	adds	r4, r6, #1
 800ab2e:	4622      	mov	r2, r4
 800ab30:	4616      	mov	r6, r2
 800ab32:	3201      	adds	r2, #1
 800ab34:	7830      	ldrb	r0, [r6, #0]
 800ab36:	f7ff ff9f 	bl	800aa78 <__hexdig_fun>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	d1f8      	bne.n	800ab30 <__gethex+0x8c>
 800ab3e:	1ba4      	subs	r4, r4, r6
 800ab40:	00a7      	lsls	r7, r4, #2
 800ab42:	7833      	ldrb	r3, [r6, #0]
 800ab44:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ab48:	2b50      	cmp	r3, #80	@ 0x50
 800ab4a:	d13e      	bne.n	800abca <__gethex+0x126>
 800ab4c:	7873      	ldrb	r3, [r6, #1]
 800ab4e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ab50:	d033      	beq.n	800abba <__gethex+0x116>
 800ab52:	2b2d      	cmp	r3, #45	@ 0x2d
 800ab54:	d034      	beq.n	800abc0 <__gethex+0x11c>
 800ab56:	1c71      	adds	r1, r6, #1
 800ab58:	2400      	movs	r4, #0
 800ab5a:	7808      	ldrb	r0, [r1, #0]
 800ab5c:	f7ff ff8c 	bl	800aa78 <__hexdig_fun>
 800ab60:	1e43      	subs	r3, r0, #1
 800ab62:	b2db      	uxtb	r3, r3
 800ab64:	2b18      	cmp	r3, #24
 800ab66:	d830      	bhi.n	800abca <__gethex+0x126>
 800ab68:	f1a0 0210 	sub.w	r2, r0, #16
 800ab6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ab70:	f7ff ff82 	bl	800aa78 <__hexdig_fun>
 800ab74:	f100 3cff 	add.w	ip, r0, #4294967295
 800ab78:	fa5f fc8c 	uxtb.w	ip, ip
 800ab7c:	f1bc 0f18 	cmp.w	ip, #24
 800ab80:	f04f 030a 	mov.w	r3, #10
 800ab84:	d91e      	bls.n	800abc4 <__gethex+0x120>
 800ab86:	b104      	cbz	r4, 800ab8a <__gethex+0xe6>
 800ab88:	4252      	negs	r2, r2
 800ab8a:	4417      	add	r7, r2
 800ab8c:	f8ca 1000 	str.w	r1, [sl]
 800ab90:	b1ed      	cbz	r5, 800abce <__gethex+0x12a>
 800ab92:	f1bb 0f00 	cmp.w	fp, #0
 800ab96:	bf0c      	ite	eq
 800ab98:	2506      	moveq	r5, #6
 800ab9a:	2500      	movne	r5, #0
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	b005      	add	sp, #20
 800aba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aba4:	2500      	movs	r5, #0
 800aba6:	462c      	mov	r4, r5
 800aba8:	e7b0      	b.n	800ab0c <__gethex+0x68>
 800abaa:	2c00      	cmp	r4, #0
 800abac:	d1c7      	bne.n	800ab3e <__gethex+0x9a>
 800abae:	4627      	mov	r7, r4
 800abb0:	e7c7      	b.n	800ab42 <__gethex+0x9e>
 800abb2:	464e      	mov	r6, r9
 800abb4:	462f      	mov	r7, r5
 800abb6:	2501      	movs	r5, #1
 800abb8:	e7c3      	b.n	800ab42 <__gethex+0x9e>
 800abba:	2400      	movs	r4, #0
 800abbc:	1cb1      	adds	r1, r6, #2
 800abbe:	e7cc      	b.n	800ab5a <__gethex+0xb6>
 800abc0:	2401      	movs	r4, #1
 800abc2:	e7fb      	b.n	800abbc <__gethex+0x118>
 800abc4:	fb03 0002 	mla	r0, r3, r2, r0
 800abc8:	e7ce      	b.n	800ab68 <__gethex+0xc4>
 800abca:	4631      	mov	r1, r6
 800abcc:	e7de      	b.n	800ab8c <__gethex+0xe8>
 800abce:	eba6 0309 	sub.w	r3, r6, r9
 800abd2:	3b01      	subs	r3, #1
 800abd4:	4629      	mov	r1, r5
 800abd6:	2b07      	cmp	r3, #7
 800abd8:	dc0a      	bgt.n	800abf0 <__gethex+0x14c>
 800abda:	9801      	ldr	r0, [sp, #4]
 800abdc:	f7fe f944 	bl	8008e68 <_Balloc>
 800abe0:	4604      	mov	r4, r0
 800abe2:	b940      	cbnz	r0, 800abf6 <__gethex+0x152>
 800abe4:	4b5c      	ldr	r3, [pc, #368]	@ (800ad58 <__gethex+0x2b4>)
 800abe6:	4602      	mov	r2, r0
 800abe8:	21e4      	movs	r1, #228	@ 0xe4
 800abea:	485c      	ldr	r0, [pc, #368]	@ (800ad5c <__gethex+0x2b8>)
 800abec:	f7ff fec0 	bl	800a970 <__assert_func>
 800abf0:	3101      	adds	r1, #1
 800abf2:	105b      	asrs	r3, r3, #1
 800abf4:	e7ef      	b.n	800abd6 <__gethex+0x132>
 800abf6:	f100 0a14 	add.w	sl, r0, #20
 800abfa:	2300      	movs	r3, #0
 800abfc:	4655      	mov	r5, sl
 800abfe:	469b      	mov	fp, r3
 800ac00:	45b1      	cmp	r9, r6
 800ac02:	d337      	bcc.n	800ac74 <__gethex+0x1d0>
 800ac04:	f845 bb04 	str.w	fp, [r5], #4
 800ac08:	eba5 050a 	sub.w	r5, r5, sl
 800ac0c:	10ad      	asrs	r5, r5, #2
 800ac0e:	6125      	str	r5, [r4, #16]
 800ac10:	4658      	mov	r0, fp
 800ac12:	f7fe fa1b 	bl	800904c <__hi0bits>
 800ac16:	016d      	lsls	r5, r5, #5
 800ac18:	f8d8 6000 	ldr.w	r6, [r8]
 800ac1c:	1a2d      	subs	r5, r5, r0
 800ac1e:	42b5      	cmp	r5, r6
 800ac20:	dd54      	ble.n	800accc <__gethex+0x228>
 800ac22:	1bad      	subs	r5, r5, r6
 800ac24:	4629      	mov	r1, r5
 800ac26:	4620      	mov	r0, r4
 800ac28:	f7fe fda7 	bl	800977a <__any_on>
 800ac2c:	4681      	mov	r9, r0
 800ac2e:	b178      	cbz	r0, 800ac50 <__gethex+0x1ac>
 800ac30:	1e6b      	subs	r3, r5, #1
 800ac32:	1159      	asrs	r1, r3, #5
 800ac34:	f003 021f 	and.w	r2, r3, #31
 800ac38:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ac3c:	f04f 0901 	mov.w	r9, #1
 800ac40:	fa09 f202 	lsl.w	r2, r9, r2
 800ac44:	420a      	tst	r2, r1
 800ac46:	d003      	beq.n	800ac50 <__gethex+0x1ac>
 800ac48:	454b      	cmp	r3, r9
 800ac4a:	dc36      	bgt.n	800acba <__gethex+0x216>
 800ac4c:	f04f 0902 	mov.w	r9, #2
 800ac50:	4629      	mov	r1, r5
 800ac52:	4620      	mov	r0, r4
 800ac54:	f7ff febe 	bl	800a9d4 <rshift>
 800ac58:	442f      	add	r7, r5
 800ac5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac5e:	42bb      	cmp	r3, r7
 800ac60:	da42      	bge.n	800ace8 <__gethex+0x244>
 800ac62:	9801      	ldr	r0, [sp, #4]
 800ac64:	4621      	mov	r1, r4
 800ac66:	f7fe f93f 	bl	8008ee8 <_Bfree>
 800ac6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	6013      	str	r3, [r2, #0]
 800ac70:	25a3      	movs	r5, #163	@ 0xa3
 800ac72:	e793      	b.n	800ab9c <__gethex+0xf8>
 800ac74:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ac78:	2a2e      	cmp	r2, #46	@ 0x2e
 800ac7a:	d012      	beq.n	800aca2 <__gethex+0x1fe>
 800ac7c:	2b20      	cmp	r3, #32
 800ac7e:	d104      	bne.n	800ac8a <__gethex+0x1e6>
 800ac80:	f845 bb04 	str.w	fp, [r5], #4
 800ac84:	f04f 0b00 	mov.w	fp, #0
 800ac88:	465b      	mov	r3, fp
 800ac8a:	7830      	ldrb	r0, [r6, #0]
 800ac8c:	9303      	str	r3, [sp, #12]
 800ac8e:	f7ff fef3 	bl	800aa78 <__hexdig_fun>
 800ac92:	9b03      	ldr	r3, [sp, #12]
 800ac94:	f000 000f 	and.w	r0, r0, #15
 800ac98:	4098      	lsls	r0, r3
 800ac9a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ac9e:	3304      	adds	r3, #4
 800aca0:	e7ae      	b.n	800ac00 <__gethex+0x15c>
 800aca2:	45b1      	cmp	r9, r6
 800aca4:	d8ea      	bhi.n	800ac7c <__gethex+0x1d8>
 800aca6:	492b      	ldr	r1, [pc, #172]	@ (800ad54 <__gethex+0x2b0>)
 800aca8:	9303      	str	r3, [sp, #12]
 800acaa:	2201      	movs	r2, #1
 800acac:	4630      	mov	r0, r6
 800acae:	f7ff fe27 	bl	800a900 <strncmp>
 800acb2:	9b03      	ldr	r3, [sp, #12]
 800acb4:	2800      	cmp	r0, #0
 800acb6:	d1e1      	bne.n	800ac7c <__gethex+0x1d8>
 800acb8:	e7a2      	b.n	800ac00 <__gethex+0x15c>
 800acba:	1ea9      	subs	r1, r5, #2
 800acbc:	4620      	mov	r0, r4
 800acbe:	f7fe fd5c 	bl	800977a <__any_on>
 800acc2:	2800      	cmp	r0, #0
 800acc4:	d0c2      	beq.n	800ac4c <__gethex+0x1a8>
 800acc6:	f04f 0903 	mov.w	r9, #3
 800acca:	e7c1      	b.n	800ac50 <__gethex+0x1ac>
 800accc:	da09      	bge.n	800ace2 <__gethex+0x23e>
 800acce:	1b75      	subs	r5, r6, r5
 800acd0:	4621      	mov	r1, r4
 800acd2:	9801      	ldr	r0, [sp, #4]
 800acd4:	462a      	mov	r2, r5
 800acd6:	f7fe fb17 	bl	8009308 <__lshift>
 800acda:	1b7f      	subs	r7, r7, r5
 800acdc:	4604      	mov	r4, r0
 800acde:	f100 0a14 	add.w	sl, r0, #20
 800ace2:	f04f 0900 	mov.w	r9, #0
 800ace6:	e7b8      	b.n	800ac5a <__gethex+0x1b6>
 800ace8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800acec:	42bd      	cmp	r5, r7
 800acee:	dd6f      	ble.n	800add0 <__gethex+0x32c>
 800acf0:	1bed      	subs	r5, r5, r7
 800acf2:	42ae      	cmp	r6, r5
 800acf4:	dc34      	bgt.n	800ad60 <__gethex+0x2bc>
 800acf6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800acfa:	2b02      	cmp	r3, #2
 800acfc:	d022      	beq.n	800ad44 <__gethex+0x2a0>
 800acfe:	2b03      	cmp	r3, #3
 800ad00:	d024      	beq.n	800ad4c <__gethex+0x2a8>
 800ad02:	2b01      	cmp	r3, #1
 800ad04:	d115      	bne.n	800ad32 <__gethex+0x28e>
 800ad06:	42ae      	cmp	r6, r5
 800ad08:	d113      	bne.n	800ad32 <__gethex+0x28e>
 800ad0a:	2e01      	cmp	r6, #1
 800ad0c:	d10b      	bne.n	800ad26 <__gethex+0x282>
 800ad0e:	9a02      	ldr	r2, [sp, #8]
 800ad10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ad14:	6013      	str	r3, [r2, #0]
 800ad16:	2301      	movs	r3, #1
 800ad18:	6123      	str	r3, [r4, #16]
 800ad1a:	f8ca 3000 	str.w	r3, [sl]
 800ad1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad20:	2562      	movs	r5, #98	@ 0x62
 800ad22:	601c      	str	r4, [r3, #0]
 800ad24:	e73a      	b.n	800ab9c <__gethex+0xf8>
 800ad26:	1e71      	subs	r1, r6, #1
 800ad28:	4620      	mov	r0, r4
 800ad2a:	f7fe fd26 	bl	800977a <__any_on>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d1ed      	bne.n	800ad0e <__gethex+0x26a>
 800ad32:	9801      	ldr	r0, [sp, #4]
 800ad34:	4621      	mov	r1, r4
 800ad36:	f7fe f8d7 	bl	8008ee8 <_Bfree>
 800ad3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	6013      	str	r3, [r2, #0]
 800ad40:	2550      	movs	r5, #80	@ 0x50
 800ad42:	e72b      	b.n	800ab9c <__gethex+0xf8>
 800ad44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d1f3      	bne.n	800ad32 <__gethex+0x28e>
 800ad4a:	e7e0      	b.n	800ad0e <__gethex+0x26a>
 800ad4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d1dd      	bne.n	800ad0e <__gethex+0x26a>
 800ad52:	e7ee      	b.n	800ad32 <__gethex+0x28e>
 800ad54:	0800cb6f 	.word	0x0800cb6f
 800ad58:	0800cb05 	.word	0x0800cb05
 800ad5c:	0800cbc6 	.word	0x0800cbc6
 800ad60:	1e6f      	subs	r7, r5, #1
 800ad62:	f1b9 0f00 	cmp.w	r9, #0
 800ad66:	d130      	bne.n	800adca <__gethex+0x326>
 800ad68:	b127      	cbz	r7, 800ad74 <__gethex+0x2d0>
 800ad6a:	4639      	mov	r1, r7
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	f7fe fd04 	bl	800977a <__any_on>
 800ad72:	4681      	mov	r9, r0
 800ad74:	117a      	asrs	r2, r7, #5
 800ad76:	2301      	movs	r3, #1
 800ad78:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ad7c:	f007 071f 	and.w	r7, r7, #31
 800ad80:	40bb      	lsls	r3, r7
 800ad82:	4213      	tst	r3, r2
 800ad84:	4629      	mov	r1, r5
 800ad86:	4620      	mov	r0, r4
 800ad88:	bf18      	it	ne
 800ad8a:	f049 0902 	orrne.w	r9, r9, #2
 800ad8e:	f7ff fe21 	bl	800a9d4 <rshift>
 800ad92:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ad96:	1b76      	subs	r6, r6, r5
 800ad98:	2502      	movs	r5, #2
 800ad9a:	f1b9 0f00 	cmp.w	r9, #0
 800ad9e:	d047      	beq.n	800ae30 <__gethex+0x38c>
 800ada0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ada4:	2b02      	cmp	r3, #2
 800ada6:	d015      	beq.n	800add4 <__gethex+0x330>
 800ada8:	2b03      	cmp	r3, #3
 800adaa:	d017      	beq.n	800addc <__gethex+0x338>
 800adac:	2b01      	cmp	r3, #1
 800adae:	d109      	bne.n	800adc4 <__gethex+0x320>
 800adb0:	f019 0f02 	tst.w	r9, #2
 800adb4:	d006      	beq.n	800adc4 <__gethex+0x320>
 800adb6:	f8da 3000 	ldr.w	r3, [sl]
 800adba:	ea49 0903 	orr.w	r9, r9, r3
 800adbe:	f019 0f01 	tst.w	r9, #1
 800adc2:	d10e      	bne.n	800ade2 <__gethex+0x33e>
 800adc4:	f045 0510 	orr.w	r5, r5, #16
 800adc8:	e032      	b.n	800ae30 <__gethex+0x38c>
 800adca:	f04f 0901 	mov.w	r9, #1
 800adce:	e7d1      	b.n	800ad74 <__gethex+0x2d0>
 800add0:	2501      	movs	r5, #1
 800add2:	e7e2      	b.n	800ad9a <__gethex+0x2f6>
 800add4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800add6:	f1c3 0301 	rsb	r3, r3, #1
 800adda:	930f      	str	r3, [sp, #60]	@ 0x3c
 800addc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d0f0      	beq.n	800adc4 <__gethex+0x320>
 800ade2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ade6:	f104 0314 	add.w	r3, r4, #20
 800adea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800adee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800adf2:	f04f 0c00 	mov.w	ip, #0
 800adf6:	4618      	mov	r0, r3
 800adf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800adfc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ae00:	d01b      	beq.n	800ae3a <__gethex+0x396>
 800ae02:	3201      	adds	r2, #1
 800ae04:	6002      	str	r2, [r0, #0]
 800ae06:	2d02      	cmp	r5, #2
 800ae08:	f104 0314 	add.w	r3, r4, #20
 800ae0c:	d13c      	bne.n	800ae88 <__gethex+0x3e4>
 800ae0e:	f8d8 2000 	ldr.w	r2, [r8]
 800ae12:	3a01      	subs	r2, #1
 800ae14:	42b2      	cmp	r2, r6
 800ae16:	d109      	bne.n	800ae2c <__gethex+0x388>
 800ae18:	1171      	asrs	r1, r6, #5
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ae20:	f006 061f 	and.w	r6, r6, #31
 800ae24:	fa02 f606 	lsl.w	r6, r2, r6
 800ae28:	421e      	tst	r6, r3
 800ae2a:	d13a      	bne.n	800aea2 <__gethex+0x3fe>
 800ae2c:	f045 0520 	orr.w	r5, r5, #32
 800ae30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae32:	601c      	str	r4, [r3, #0]
 800ae34:	9b02      	ldr	r3, [sp, #8]
 800ae36:	601f      	str	r7, [r3, #0]
 800ae38:	e6b0      	b.n	800ab9c <__gethex+0xf8>
 800ae3a:	4299      	cmp	r1, r3
 800ae3c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ae40:	d8d9      	bhi.n	800adf6 <__gethex+0x352>
 800ae42:	68a3      	ldr	r3, [r4, #8]
 800ae44:	459b      	cmp	fp, r3
 800ae46:	db17      	blt.n	800ae78 <__gethex+0x3d4>
 800ae48:	6861      	ldr	r1, [r4, #4]
 800ae4a:	9801      	ldr	r0, [sp, #4]
 800ae4c:	3101      	adds	r1, #1
 800ae4e:	f7fe f80b 	bl	8008e68 <_Balloc>
 800ae52:	4681      	mov	r9, r0
 800ae54:	b918      	cbnz	r0, 800ae5e <__gethex+0x3ba>
 800ae56:	4b1a      	ldr	r3, [pc, #104]	@ (800aec0 <__gethex+0x41c>)
 800ae58:	4602      	mov	r2, r0
 800ae5a:	2184      	movs	r1, #132	@ 0x84
 800ae5c:	e6c5      	b.n	800abea <__gethex+0x146>
 800ae5e:	6922      	ldr	r2, [r4, #16]
 800ae60:	3202      	adds	r2, #2
 800ae62:	f104 010c 	add.w	r1, r4, #12
 800ae66:	0092      	lsls	r2, r2, #2
 800ae68:	300c      	adds	r0, #12
 800ae6a:	f7ff fd6b 	bl	800a944 <memcpy>
 800ae6e:	4621      	mov	r1, r4
 800ae70:	9801      	ldr	r0, [sp, #4]
 800ae72:	f7fe f839 	bl	8008ee8 <_Bfree>
 800ae76:	464c      	mov	r4, r9
 800ae78:	6923      	ldr	r3, [r4, #16]
 800ae7a:	1c5a      	adds	r2, r3, #1
 800ae7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae80:	6122      	str	r2, [r4, #16]
 800ae82:	2201      	movs	r2, #1
 800ae84:	615a      	str	r2, [r3, #20]
 800ae86:	e7be      	b.n	800ae06 <__gethex+0x362>
 800ae88:	6922      	ldr	r2, [r4, #16]
 800ae8a:	455a      	cmp	r2, fp
 800ae8c:	dd0b      	ble.n	800aea6 <__gethex+0x402>
 800ae8e:	2101      	movs	r1, #1
 800ae90:	4620      	mov	r0, r4
 800ae92:	f7ff fd9f 	bl	800a9d4 <rshift>
 800ae96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae9a:	3701      	adds	r7, #1
 800ae9c:	42bb      	cmp	r3, r7
 800ae9e:	f6ff aee0 	blt.w	800ac62 <__gethex+0x1be>
 800aea2:	2501      	movs	r5, #1
 800aea4:	e7c2      	b.n	800ae2c <__gethex+0x388>
 800aea6:	f016 061f 	ands.w	r6, r6, #31
 800aeaa:	d0fa      	beq.n	800aea2 <__gethex+0x3fe>
 800aeac:	4453      	add	r3, sl
 800aeae:	f1c6 0620 	rsb	r6, r6, #32
 800aeb2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aeb6:	f7fe f8c9 	bl	800904c <__hi0bits>
 800aeba:	42b0      	cmp	r0, r6
 800aebc:	dbe7      	blt.n	800ae8e <__gethex+0x3ea>
 800aebe:	e7f0      	b.n	800aea2 <__gethex+0x3fe>
 800aec0:	0800cb05 	.word	0x0800cb05

0800aec4 <L_shift>:
 800aec4:	f1c2 0208 	rsb	r2, r2, #8
 800aec8:	0092      	lsls	r2, r2, #2
 800aeca:	b570      	push	{r4, r5, r6, lr}
 800aecc:	f1c2 0620 	rsb	r6, r2, #32
 800aed0:	6843      	ldr	r3, [r0, #4]
 800aed2:	6804      	ldr	r4, [r0, #0]
 800aed4:	fa03 f506 	lsl.w	r5, r3, r6
 800aed8:	432c      	orrs	r4, r5
 800aeda:	40d3      	lsrs	r3, r2
 800aedc:	6004      	str	r4, [r0, #0]
 800aede:	f840 3f04 	str.w	r3, [r0, #4]!
 800aee2:	4288      	cmp	r0, r1
 800aee4:	d3f4      	bcc.n	800aed0 <L_shift+0xc>
 800aee6:	bd70      	pop	{r4, r5, r6, pc}

0800aee8 <__match>:
 800aee8:	b530      	push	{r4, r5, lr}
 800aeea:	6803      	ldr	r3, [r0, #0]
 800aeec:	3301      	adds	r3, #1
 800aeee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aef2:	b914      	cbnz	r4, 800aefa <__match+0x12>
 800aef4:	6003      	str	r3, [r0, #0]
 800aef6:	2001      	movs	r0, #1
 800aef8:	bd30      	pop	{r4, r5, pc}
 800aefa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aefe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800af02:	2d19      	cmp	r5, #25
 800af04:	bf98      	it	ls
 800af06:	3220      	addls	r2, #32
 800af08:	42a2      	cmp	r2, r4
 800af0a:	d0f0      	beq.n	800aeee <__match+0x6>
 800af0c:	2000      	movs	r0, #0
 800af0e:	e7f3      	b.n	800aef8 <__match+0x10>

0800af10 <__hexnan>:
 800af10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af14:	680b      	ldr	r3, [r1, #0]
 800af16:	6801      	ldr	r1, [r0, #0]
 800af18:	115e      	asrs	r6, r3, #5
 800af1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800af1e:	f013 031f 	ands.w	r3, r3, #31
 800af22:	b087      	sub	sp, #28
 800af24:	bf18      	it	ne
 800af26:	3604      	addne	r6, #4
 800af28:	2500      	movs	r5, #0
 800af2a:	1f37      	subs	r7, r6, #4
 800af2c:	4682      	mov	sl, r0
 800af2e:	4690      	mov	r8, r2
 800af30:	9301      	str	r3, [sp, #4]
 800af32:	f846 5c04 	str.w	r5, [r6, #-4]
 800af36:	46b9      	mov	r9, r7
 800af38:	463c      	mov	r4, r7
 800af3a:	9502      	str	r5, [sp, #8]
 800af3c:	46ab      	mov	fp, r5
 800af3e:	784a      	ldrb	r2, [r1, #1]
 800af40:	1c4b      	adds	r3, r1, #1
 800af42:	9303      	str	r3, [sp, #12]
 800af44:	b342      	cbz	r2, 800af98 <__hexnan+0x88>
 800af46:	4610      	mov	r0, r2
 800af48:	9105      	str	r1, [sp, #20]
 800af4a:	9204      	str	r2, [sp, #16]
 800af4c:	f7ff fd94 	bl	800aa78 <__hexdig_fun>
 800af50:	2800      	cmp	r0, #0
 800af52:	d151      	bne.n	800aff8 <__hexnan+0xe8>
 800af54:	9a04      	ldr	r2, [sp, #16]
 800af56:	9905      	ldr	r1, [sp, #20]
 800af58:	2a20      	cmp	r2, #32
 800af5a:	d818      	bhi.n	800af8e <__hexnan+0x7e>
 800af5c:	9b02      	ldr	r3, [sp, #8]
 800af5e:	459b      	cmp	fp, r3
 800af60:	dd13      	ble.n	800af8a <__hexnan+0x7a>
 800af62:	454c      	cmp	r4, r9
 800af64:	d206      	bcs.n	800af74 <__hexnan+0x64>
 800af66:	2d07      	cmp	r5, #7
 800af68:	dc04      	bgt.n	800af74 <__hexnan+0x64>
 800af6a:	462a      	mov	r2, r5
 800af6c:	4649      	mov	r1, r9
 800af6e:	4620      	mov	r0, r4
 800af70:	f7ff ffa8 	bl	800aec4 <L_shift>
 800af74:	4544      	cmp	r4, r8
 800af76:	d952      	bls.n	800b01e <__hexnan+0x10e>
 800af78:	2300      	movs	r3, #0
 800af7a:	f1a4 0904 	sub.w	r9, r4, #4
 800af7e:	f844 3c04 	str.w	r3, [r4, #-4]
 800af82:	f8cd b008 	str.w	fp, [sp, #8]
 800af86:	464c      	mov	r4, r9
 800af88:	461d      	mov	r5, r3
 800af8a:	9903      	ldr	r1, [sp, #12]
 800af8c:	e7d7      	b.n	800af3e <__hexnan+0x2e>
 800af8e:	2a29      	cmp	r2, #41	@ 0x29
 800af90:	d157      	bne.n	800b042 <__hexnan+0x132>
 800af92:	3102      	adds	r1, #2
 800af94:	f8ca 1000 	str.w	r1, [sl]
 800af98:	f1bb 0f00 	cmp.w	fp, #0
 800af9c:	d051      	beq.n	800b042 <__hexnan+0x132>
 800af9e:	454c      	cmp	r4, r9
 800afa0:	d206      	bcs.n	800afb0 <__hexnan+0xa0>
 800afa2:	2d07      	cmp	r5, #7
 800afa4:	dc04      	bgt.n	800afb0 <__hexnan+0xa0>
 800afa6:	462a      	mov	r2, r5
 800afa8:	4649      	mov	r1, r9
 800afaa:	4620      	mov	r0, r4
 800afac:	f7ff ff8a 	bl	800aec4 <L_shift>
 800afb0:	4544      	cmp	r4, r8
 800afb2:	d936      	bls.n	800b022 <__hexnan+0x112>
 800afb4:	f1a8 0204 	sub.w	r2, r8, #4
 800afb8:	4623      	mov	r3, r4
 800afba:	f853 1b04 	ldr.w	r1, [r3], #4
 800afbe:	f842 1f04 	str.w	r1, [r2, #4]!
 800afc2:	429f      	cmp	r7, r3
 800afc4:	d2f9      	bcs.n	800afba <__hexnan+0xaa>
 800afc6:	1b3b      	subs	r3, r7, r4
 800afc8:	f023 0303 	bic.w	r3, r3, #3
 800afcc:	3304      	adds	r3, #4
 800afce:	3401      	adds	r4, #1
 800afd0:	3e03      	subs	r6, #3
 800afd2:	42b4      	cmp	r4, r6
 800afd4:	bf88      	it	hi
 800afd6:	2304      	movhi	r3, #4
 800afd8:	4443      	add	r3, r8
 800afda:	2200      	movs	r2, #0
 800afdc:	f843 2b04 	str.w	r2, [r3], #4
 800afe0:	429f      	cmp	r7, r3
 800afe2:	d2fb      	bcs.n	800afdc <__hexnan+0xcc>
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	b91b      	cbnz	r3, 800aff0 <__hexnan+0xe0>
 800afe8:	4547      	cmp	r7, r8
 800afea:	d128      	bne.n	800b03e <__hexnan+0x12e>
 800afec:	2301      	movs	r3, #1
 800afee:	603b      	str	r3, [r7, #0]
 800aff0:	2005      	movs	r0, #5
 800aff2:	b007      	add	sp, #28
 800aff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff8:	3501      	adds	r5, #1
 800affa:	2d08      	cmp	r5, #8
 800affc:	f10b 0b01 	add.w	fp, fp, #1
 800b000:	dd06      	ble.n	800b010 <__hexnan+0x100>
 800b002:	4544      	cmp	r4, r8
 800b004:	d9c1      	bls.n	800af8a <__hexnan+0x7a>
 800b006:	2300      	movs	r3, #0
 800b008:	f844 3c04 	str.w	r3, [r4, #-4]
 800b00c:	2501      	movs	r5, #1
 800b00e:	3c04      	subs	r4, #4
 800b010:	6822      	ldr	r2, [r4, #0]
 800b012:	f000 000f 	and.w	r0, r0, #15
 800b016:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b01a:	6020      	str	r0, [r4, #0]
 800b01c:	e7b5      	b.n	800af8a <__hexnan+0x7a>
 800b01e:	2508      	movs	r5, #8
 800b020:	e7b3      	b.n	800af8a <__hexnan+0x7a>
 800b022:	9b01      	ldr	r3, [sp, #4]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d0dd      	beq.n	800afe4 <__hexnan+0xd4>
 800b028:	f1c3 0320 	rsb	r3, r3, #32
 800b02c:	f04f 32ff 	mov.w	r2, #4294967295
 800b030:	40da      	lsrs	r2, r3
 800b032:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b036:	4013      	ands	r3, r2
 800b038:	f846 3c04 	str.w	r3, [r6, #-4]
 800b03c:	e7d2      	b.n	800afe4 <__hexnan+0xd4>
 800b03e:	3f04      	subs	r7, #4
 800b040:	e7d0      	b.n	800afe4 <__hexnan+0xd4>
 800b042:	2004      	movs	r0, #4
 800b044:	e7d5      	b.n	800aff2 <__hexnan+0xe2>

0800b046 <__ascii_mbtowc>:
 800b046:	b082      	sub	sp, #8
 800b048:	b901      	cbnz	r1, 800b04c <__ascii_mbtowc+0x6>
 800b04a:	a901      	add	r1, sp, #4
 800b04c:	b142      	cbz	r2, 800b060 <__ascii_mbtowc+0x1a>
 800b04e:	b14b      	cbz	r3, 800b064 <__ascii_mbtowc+0x1e>
 800b050:	7813      	ldrb	r3, [r2, #0]
 800b052:	600b      	str	r3, [r1, #0]
 800b054:	7812      	ldrb	r2, [r2, #0]
 800b056:	1e10      	subs	r0, r2, #0
 800b058:	bf18      	it	ne
 800b05a:	2001      	movne	r0, #1
 800b05c:	b002      	add	sp, #8
 800b05e:	4770      	bx	lr
 800b060:	4610      	mov	r0, r2
 800b062:	e7fb      	b.n	800b05c <__ascii_mbtowc+0x16>
 800b064:	f06f 0001 	mvn.w	r0, #1
 800b068:	e7f8      	b.n	800b05c <__ascii_mbtowc+0x16>

0800b06a <_realloc_r>:
 800b06a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b06e:	4607      	mov	r7, r0
 800b070:	4614      	mov	r4, r2
 800b072:	460d      	mov	r5, r1
 800b074:	b921      	cbnz	r1, 800b080 <_realloc_r+0x16>
 800b076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b07a:	4611      	mov	r1, r2
 800b07c:	f7fd be68 	b.w	8008d50 <_malloc_r>
 800b080:	b92a      	cbnz	r2, 800b08e <_realloc_r+0x24>
 800b082:	f7fd fdf1 	bl	8008c68 <_free_r>
 800b086:	4625      	mov	r5, r4
 800b088:	4628      	mov	r0, r5
 800b08a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b08e:	f000 f840 	bl	800b112 <_malloc_usable_size_r>
 800b092:	4284      	cmp	r4, r0
 800b094:	4606      	mov	r6, r0
 800b096:	d802      	bhi.n	800b09e <_realloc_r+0x34>
 800b098:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b09c:	d8f4      	bhi.n	800b088 <_realloc_r+0x1e>
 800b09e:	4621      	mov	r1, r4
 800b0a0:	4638      	mov	r0, r7
 800b0a2:	f7fd fe55 	bl	8008d50 <_malloc_r>
 800b0a6:	4680      	mov	r8, r0
 800b0a8:	b908      	cbnz	r0, 800b0ae <_realloc_r+0x44>
 800b0aa:	4645      	mov	r5, r8
 800b0ac:	e7ec      	b.n	800b088 <_realloc_r+0x1e>
 800b0ae:	42b4      	cmp	r4, r6
 800b0b0:	4622      	mov	r2, r4
 800b0b2:	4629      	mov	r1, r5
 800b0b4:	bf28      	it	cs
 800b0b6:	4632      	movcs	r2, r6
 800b0b8:	f7ff fc44 	bl	800a944 <memcpy>
 800b0bc:	4629      	mov	r1, r5
 800b0be:	4638      	mov	r0, r7
 800b0c0:	f7fd fdd2 	bl	8008c68 <_free_r>
 800b0c4:	e7f1      	b.n	800b0aa <_realloc_r+0x40>

0800b0c6 <__ascii_wctomb>:
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	4608      	mov	r0, r1
 800b0ca:	b141      	cbz	r1, 800b0de <__ascii_wctomb+0x18>
 800b0cc:	2aff      	cmp	r2, #255	@ 0xff
 800b0ce:	d904      	bls.n	800b0da <__ascii_wctomb+0x14>
 800b0d0:	228a      	movs	r2, #138	@ 0x8a
 800b0d2:	601a      	str	r2, [r3, #0]
 800b0d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b0d8:	4770      	bx	lr
 800b0da:	700a      	strb	r2, [r1, #0]
 800b0dc:	2001      	movs	r0, #1
 800b0de:	4770      	bx	lr

0800b0e0 <fiprintf>:
 800b0e0:	b40e      	push	{r1, r2, r3}
 800b0e2:	b503      	push	{r0, r1, lr}
 800b0e4:	4601      	mov	r1, r0
 800b0e6:	ab03      	add	r3, sp, #12
 800b0e8:	4805      	ldr	r0, [pc, #20]	@ (800b100 <fiprintf+0x20>)
 800b0ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0ee:	6800      	ldr	r0, [r0, #0]
 800b0f0:	9301      	str	r3, [sp, #4]
 800b0f2:	f000 f83f 	bl	800b174 <_vfiprintf_r>
 800b0f6:	b002      	add	sp, #8
 800b0f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0fc:	b003      	add	sp, #12
 800b0fe:	4770      	bx	lr
 800b100:	20000018 	.word	0x20000018

0800b104 <abort>:
 800b104:	b508      	push	{r3, lr}
 800b106:	2006      	movs	r0, #6
 800b108:	f000 fa08 	bl	800b51c <raise>
 800b10c:	2001      	movs	r0, #1
 800b10e:	f7f6 fecd 	bl	8001eac <_exit>

0800b112 <_malloc_usable_size_r>:
 800b112:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b116:	1f18      	subs	r0, r3, #4
 800b118:	2b00      	cmp	r3, #0
 800b11a:	bfbc      	itt	lt
 800b11c:	580b      	ldrlt	r3, [r1, r0]
 800b11e:	18c0      	addlt	r0, r0, r3
 800b120:	4770      	bx	lr

0800b122 <__sfputc_r>:
 800b122:	6893      	ldr	r3, [r2, #8]
 800b124:	3b01      	subs	r3, #1
 800b126:	2b00      	cmp	r3, #0
 800b128:	b410      	push	{r4}
 800b12a:	6093      	str	r3, [r2, #8]
 800b12c:	da08      	bge.n	800b140 <__sfputc_r+0x1e>
 800b12e:	6994      	ldr	r4, [r2, #24]
 800b130:	42a3      	cmp	r3, r4
 800b132:	db01      	blt.n	800b138 <__sfputc_r+0x16>
 800b134:	290a      	cmp	r1, #10
 800b136:	d103      	bne.n	800b140 <__sfputc_r+0x1e>
 800b138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b13c:	f000 b932 	b.w	800b3a4 <__swbuf_r>
 800b140:	6813      	ldr	r3, [r2, #0]
 800b142:	1c58      	adds	r0, r3, #1
 800b144:	6010      	str	r0, [r2, #0]
 800b146:	7019      	strb	r1, [r3, #0]
 800b148:	4608      	mov	r0, r1
 800b14a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b14e:	4770      	bx	lr

0800b150 <__sfputs_r>:
 800b150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b152:	4606      	mov	r6, r0
 800b154:	460f      	mov	r7, r1
 800b156:	4614      	mov	r4, r2
 800b158:	18d5      	adds	r5, r2, r3
 800b15a:	42ac      	cmp	r4, r5
 800b15c:	d101      	bne.n	800b162 <__sfputs_r+0x12>
 800b15e:	2000      	movs	r0, #0
 800b160:	e007      	b.n	800b172 <__sfputs_r+0x22>
 800b162:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b166:	463a      	mov	r2, r7
 800b168:	4630      	mov	r0, r6
 800b16a:	f7ff ffda 	bl	800b122 <__sfputc_r>
 800b16e:	1c43      	adds	r3, r0, #1
 800b170:	d1f3      	bne.n	800b15a <__sfputs_r+0xa>
 800b172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b174 <_vfiprintf_r>:
 800b174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b178:	460d      	mov	r5, r1
 800b17a:	b09d      	sub	sp, #116	@ 0x74
 800b17c:	4614      	mov	r4, r2
 800b17e:	4698      	mov	r8, r3
 800b180:	4606      	mov	r6, r0
 800b182:	b118      	cbz	r0, 800b18c <_vfiprintf_r+0x18>
 800b184:	6a03      	ldr	r3, [r0, #32]
 800b186:	b90b      	cbnz	r3, 800b18c <_vfiprintf_r+0x18>
 800b188:	f7fc fdf2 	bl	8007d70 <__sinit>
 800b18c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b18e:	07d9      	lsls	r1, r3, #31
 800b190:	d405      	bmi.n	800b19e <_vfiprintf_r+0x2a>
 800b192:	89ab      	ldrh	r3, [r5, #12]
 800b194:	059a      	lsls	r2, r3, #22
 800b196:	d402      	bmi.n	800b19e <_vfiprintf_r+0x2a>
 800b198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b19a:	f7fc ff02 	bl	8007fa2 <__retarget_lock_acquire_recursive>
 800b19e:	89ab      	ldrh	r3, [r5, #12]
 800b1a0:	071b      	lsls	r3, r3, #28
 800b1a2:	d501      	bpl.n	800b1a8 <_vfiprintf_r+0x34>
 800b1a4:	692b      	ldr	r3, [r5, #16]
 800b1a6:	b99b      	cbnz	r3, 800b1d0 <_vfiprintf_r+0x5c>
 800b1a8:	4629      	mov	r1, r5
 800b1aa:	4630      	mov	r0, r6
 800b1ac:	f000 f938 	bl	800b420 <__swsetup_r>
 800b1b0:	b170      	cbz	r0, 800b1d0 <_vfiprintf_r+0x5c>
 800b1b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1b4:	07dc      	lsls	r4, r3, #31
 800b1b6:	d504      	bpl.n	800b1c2 <_vfiprintf_r+0x4e>
 800b1b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1bc:	b01d      	add	sp, #116	@ 0x74
 800b1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1c2:	89ab      	ldrh	r3, [r5, #12]
 800b1c4:	0598      	lsls	r0, r3, #22
 800b1c6:	d4f7      	bmi.n	800b1b8 <_vfiprintf_r+0x44>
 800b1c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1ca:	f7fc feeb 	bl	8007fa4 <__retarget_lock_release_recursive>
 800b1ce:	e7f3      	b.n	800b1b8 <_vfiprintf_r+0x44>
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1d4:	2320      	movs	r3, #32
 800b1d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1da:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1de:	2330      	movs	r3, #48	@ 0x30
 800b1e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b390 <_vfiprintf_r+0x21c>
 800b1e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b1e8:	f04f 0901 	mov.w	r9, #1
 800b1ec:	4623      	mov	r3, r4
 800b1ee:	469a      	mov	sl, r3
 800b1f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1f4:	b10a      	cbz	r2, 800b1fa <_vfiprintf_r+0x86>
 800b1f6:	2a25      	cmp	r2, #37	@ 0x25
 800b1f8:	d1f9      	bne.n	800b1ee <_vfiprintf_r+0x7a>
 800b1fa:	ebba 0b04 	subs.w	fp, sl, r4
 800b1fe:	d00b      	beq.n	800b218 <_vfiprintf_r+0xa4>
 800b200:	465b      	mov	r3, fp
 800b202:	4622      	mov	r2, r4
 800b204:	4629      	mov	r1, r5
 800b206:	4630      	mov	r0, r6
 800b208:	f7ff ffa2 	bl	800b150 <__sfputs_r>
 800b20c:	3001      	adds	r0, #1
 800b20e:	f000 80a7 	beq.w	800b360 <_vfiprintf_r+0x1ec>
 800b212:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b214:	445a      	add	r2, fp
 800b216:	9209      	str	r2, [sp, #36]	@ 0x24
 800b218:	f89a 3000 	ldrb.w	r3, [sl]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	f000 809f 	beq.w	800b360 <_vfiprintf_r+0x1ec>
 800b222:	2300      	movs	r3, #0
 800b224:	f04f 32ff 	mov.w	r2, #4294967295
 800b228:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b22c:	f10a 0a01 	add.w	sl, sl, #1
 800b230:	9304      	str	r3, [sp, #16]
 800b232:	9307      	str	r3, [sp, #28]
 800b234:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b238:	931a      	str	r3, [sp, #104]	@ 0x68
 800b23a:	4654      	mov	r4, sl
 800b23c:	2205      	movs	r2, #5
 800b23e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b242:	4853      	ldr	r0, [pc, #332]	@ (800b390 <_vfiprintf_r+0x21c>)
 800b244:	f7f4 ffec 	bl	8000220 <memchr>
 800b248:	9a04      	ldr	r2, [sp, #16]
 800b24a:	b9d8      	cbnz	r0, 800b284 <_vfiprintf_r+0x110>
 800b24c:	06d1      	lsls	r1, r2, #27
 800b24e:	bf44      	itt	mi
 800b250:	2320      	movmi	r3, #32
 800b252:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b256:	0713      	lsls	r3, r2, #28
 800b258:	bf44      	itt	mi
 800b25a:	232b      	movmi	r3, #43	@ 0x2b
 800b25c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b260:	f89a 3000 	ldrb.w	r3, [sl]
 800b264:	2b2a      	cmp	r3, #42	@ 0x2a
 800b266:	d015      	beq.n	800b294 <_vfiprintf_r+0x120>
 800b268:	9a07      	ldr	r2, [sp, #28]
 800b26a:	4654      	mov	r4, sl
 800b26c:	2000      	movs	r0, #0
 800b26e:	f04f 0c0a 	mov.w	ip, #10
 800b272:	4621      	mov	r1, r4
 800b274:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b278:	3b30      	subs	r3, #48	@ 0x30
 800b27a:	2b09      	cmp	r3, #9
 800b27c:	d94b      	bls.n	800b316 <_vfiprintf_r+0x1a2>
 800b27e:	b1b0      	cbz	r0, 800b2ae <_vfiprintf_r+0x13a>
 800b280:	9207      	str	r2, [sp, #28]
 800b282:	e014      	b.n	800b2ae <_vfiprintf_r+0x13a>
 800b284:	eba0 0308 	sub.w	r3, r0, r8
 800b288:	fa09 f303 	lsl.w	r3, r9, r3
 800b28c:	4313      	orrs	r3, r2
 800b28e:	9304      	str	r3, [sp, #16]
 800b290:	46a2      	mov	sl, r4
 800b292:	e7d2      	b.n	800b23a <_vfiprintf_r+0xc6>
 800b294:	9b03      	ldr	r3, [sp, #12]
 800b296:	1d19      	adds	r1, r3, #4
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	9103      	str	r1, [sp, #12]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	bfbb      	ittet	lt
 800b2a0:	425b      	neglt	r3, r3
 800b2a2:	f042 0202 	orrlt.w	r2, r2, #2
 800b2a6:	9307      	strge	r3, [sp, #28]
 800b2a8:	9307      	strlt	r3, [sp, #28]
 800b2aa:	bfb8      	it	lt
 800b2ac:	9204      	strlt	r2, [sp, #16]
 800b2ae:	7823      	ldrb	r3, [r4, #0]
 800b2b0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2b2:	d10a      	bne.n	800b2ca <_vfiprintf_r+0x156>
 800b2b4:	7863      	ldrb	r3, [r4, #1]
 800b2b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2b8:	d132      	bne.n	800b320 <_vfiprintf_r+0x1ac>
 800b2ba:	9b03      	ldr	r3, [sp, #12]
 800b2bc:	1d1a      	adds	r2, r3, #4
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	9203      	str	r2, [sp, #12]
 800b2c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2c6:	3402      	adds	r4, #2
 800b2c8:	9305      	str	r3, [sp, #20]
 800b2ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b3a0 <_vfiprintf_r+0x22c>
 800b2ce:	7821      	ldrb	r1, [r4, #0]
 800b2d0:	2203      	movs	r2, #3
 800b2d2:	4650      	mov	r0, sl
 800b2d4:	f7f4 ffa4 	bl	8000220 <memchr>
 800b2d8:	b138      	cbz	r0, 800b2ea <_vfiprintf_r+0x176>
 800b2da:	9b04      	ldr	r3, [sp, #16]
 800b2dc:	eba0 000a 	sub.w	r0, r0, sl
 800b2e0:	2240      	movs	r2, #64	@ 0x40
 800b2e2:	4082      	lsls	r2, r0
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	3401      	adds	r4, #1
 800b2e8:	9304      	str	r3, [sp, #16]
 800b2ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ee:	4829      	ldr	r0, [pc, #164]	@ (800b394 <_vfiprintf_r+0x220>)
 800b2f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b2f4:	2206      	movs	r2, #6
 800b2f6:	f7f4 ff93 	bl	8000220 <memchr>
 800b2fa:	2800      	cmp	r0, #0
 800b2fc:	d03f      	beq.n	800b37e <_vfiprintf_r+0x20a>
 800b2fe:	4b26      	ldr	r3, [pc, #152]	@ (800b398 <_vfiprintf_r+0x224>)
 800b300:	bb1b      	cbnz	r3, 800b34a <_vfiprintf_r+0x1d6>
 800b302:	9b03      	ldr	r3, [sp, #12]
 800b304:	3307      	adds	r3, #7
 800b306:	f023 0307 	bic.w	r3, r3, #7
 800b30a:	3308      	adds	r3, #8
 800b30c:	9303      	str	r3, [sp, #12]
 800b30e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b310:	443b      	add	r3, r7
 800b312:	9309      	str	r3, [sp, #36]	@ 0x24
 800b314:	e76a      	b.n	800b1ec <_vfiprintf_r+0x78>
 800b316:	fb0c 3202 	mla	r2, ip, r2, r3
 800b31a:	460c      	mov	r4, r1
 800b31c:	2001      	movs	r0, #1
 800b31e:	e7a8      	b.n	800b272 <_vfiprintf_r+0xfe>
 800b320:	2300      	movs	r3, #0
 800b322:	3401      	adds	r4, #1
 800b324:	9305      	str	r3, [sp, #20]
 800b326:	4619      	mov	r1, r3
 800b328:	f04f 0c0a 	mov.w	ip, #10
 800b32c:	4620      	mov	r0, r4
 800b32e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b332:	3a30      	subs	r2, #48	@ 0x30
 800b334:	2a09      	cmp	r2, #9
 800b336:	d903      	bls.n	800b340 <_vfiprintf_r+0x1cc>
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d0c6      	beq.n	800b2ca <_vfiprintf_r+0x156>
 800b33c:	9105      	str	r1, [sp, #20]
 800b33e:	e7c4      	b.n	800b2ca <_vfiprintf_r+0x156>
 800b340:	fb0c 2101 	mla	r1, ip, r1, r2
 800b344:	4604      	mov	r4, r0
 800b346:	2301      	movs	r3, #1
 800b348:	e7f0      	b.n	800b32c <_vfiprintf_r+0x1b8>
 800b34a:	ab03      	add	r3, sp, #12
 800b34c:	9300      	str	r3, [sp, #0]
 800b34e:	462a      	mov	r2, r5
 800b350:	4b12      	ldr	r3, [pc, #72]	@ (800b39c <_vfiprintf_r+0x228>)
 800b352:	a904      	add	r1, sp, #16
 800b354:	4630      	mov	r0, r6
 800b356:	f7fb febb 	bl	80070d0 <_printf_float>
 800b35a:	4607      	mov	r7, r0
 800b35c:	1c78      	adds	r0, r7, #1
 800b35e:	d1d6      	bne.n	800b30e <_vfiprintf_r+0x19a>
 800b360:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b362:	07d9      	lsls	r1, r3, #31
 800b364:	d405      	bmi.n	800b372 <_vfiprintf_r+0x1fe>
 800b366:	89ab      	ldrh	r3, [r5, #12]
 800b368:	059a      	lsls	r2, r3, #22
 800b36a:	d402      	bmi.n	800b372 <_vfiprintf_r+0x1fe>
 800b36c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b36e:	f7fc fe19 	bl	8007fa4 <__retarget_lock_release_recursive>
 800b372:	89ab      	ldrh	r3, [r5, #12]
 800b374:	065b      	lsls	r3, r3, #25
 800b376:	f53f af1f 	bmi.w	800b1b8 <_vfiprintf_r+0x44>
 800b37a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b37c:	e71e      	b.n	800b1bc <_vfiprintf_r+0x48>
 800b37e:	ab03      	add	r3, sp, #12
 800b380:	9300      	str	r3, [sp, #0]
 800b382:	462a      	mov	r2, r5
 800b384:	4b05      	ldr	r3, [pc, #20]	@ (800b39c <_vfiprintf_r+0x228>)
 800b386:	a904      	add	r1, sp, #16
 800b388:	4630      	mov	r0, r6
 800b38a:	f7fc f939 	bl	8007600 <_printf_i>
 800b38e:	e7e4      	b.n	800b35a <_vfiprintf_r+0x1e6>
 800b390:	0800cb71 	.word	0x0800cb71
 800b394:	0800cb7b 	.word	0x0800cb7b
 800b398:	080070d1 	.word	0x080070d1
 800b39c:	0800b151 	.word	0x0800b151
 800b3a0:	0800cb77 	.word	0x0800cb77

0800b3a4 <__swbuf_r>:
 800b3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3a6:	460e      	mov	r6, r1
 800b3a8:	4614      	mov	r4, r2
 800b3aa:	4605      	mov	r5, r0
 800b3ac:	b118      	cbz	r0, 800b3b6 <__swbuf_r+0x12>
 800b3ae:	6a03      	ldr	r3, [r0, #32]
 800b3b0:	b90b      	cbnz	r3, 800b3b6 <__swbuf_r+0x12>
 800b3b2:	f7fc fcdd 	bl	8007d70 <__sinit>
 800b3b6:	69a3      	ldr	r3, [r4, #24]
 800b3b8:	60a3      	str	r3, [r4, #8]
 800b3ba:	89a3      	ldrh	r3, [r4, #12]
 800b3bc:	071a      	lsls	r2, r3, #28
 800b3be:	d501      	bpl.n	800b3c4 <__swbuf_r+0x20>
 800b3c0:	6923      	ldr	r3, [r4, #16]
 800b3c2:	b943      	cbnz	r3, 800b3d6 <__swbuf_r+0x32>
 800b3c4:	4621      	mov	r1, r4
 800b3c6:	4628      	mov	r0, r5
 800b3c8:	f000 f82a 	bl	800b420 <__swsetup_r>
 800b3cc:	b118      	cbz	r0, 800b3d6 <__swbuf_r+0x32>
 800b3ce:	f04f 37ff 	mov.w	r7, #4294967295
 800b3d2:	4638      	mov	r0, r7
 800b3d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	6922      	ldr	r2, [r4, #16]
 800b3da:	1a98      	subs	r0, r3, r2
 800b3dc:	6963      	ldr	r3, [r4, #20]
 800b3de:	b2f6      	uxtb	r6, r6
 800b3e0:	4283      	cmp	r3, r0
 800b3e2:	4637      	mov	r7, r6
 800b3e4:	dc05      	bgt.n	800b3f2 <__swbuf_r+0x4e>
 800b3e6:	4621      	mov	r1, r4
 800b3e8:	4628      	mov	r0, r5
 800b3ea:	f7ff fa47 	bl	800a87c <_fflush_r>
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	d1ed      	bne.n	800b3ce <__swbuf_r+0x2a>
 800b3f2:	68a3      	ldr	r3, [r4, #8]
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	60a3      	str	r3, [r4, #8]
 800b3f8:	6823      	ldr	r3, [r4, #0]
 800b3fa:	1c5a      	adds	r2, r3, #1
 800b3fc:	6022      	str	r2, [r4, #0]
 800b3fe:	701e      	strb	r6, [r3, #0]
 800b400:	6962      	ldr	r2, [r4, #20]
 800b402:	1c43      	adds	r3, r0, #1
 800b404:	429a      	cmp	r2, r3
 800b406:	d004      	beq.n	800b412 <__swbuf_r+0x6e>
 800b408:	89a3      	ldrh	r3, [r4, #12]
 800b40a:	07db      	lsls	r3, r3, #31
 800b40c:	d5e1      	bpl.n	800b3d2 <__swbuf_r+0x2e>
 800b40e:	2e0a      	cmp	r6, #10
 800b410:	d1df      	bne.n	800b3d2 <__swbuf_r+0x2e>
 800b412:	4621      	mov	r1, r4
 800b414:	4628      	mov	r0, r5
 800b416:	f7ff fa31 	bl	800a87c <_fflush_r>
 800b41a:	2800      	cmp	r0, #0
 800b41c:	d0d9      	beq.n	800b3d2 <__swbuf_r+0x2e>
 800b41e:	e7d6      	b.n	800b3ce <__swbuf_r+0x2a>

0800b420 <__swsetup_r>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4b29      	ldr	r3, [pc, #164]	@ (800b4c8 <__swsetup_r+0xa8>)
 800b424:	4605      	mov	r5, r0
 800b426:	6818      	ldr	r0, [r3, #0]
 800b428:	460c      	mov	r4, r1
 800b42a:	b118      	cbz	r0, 800b434 <__swsetup_r+0x14>
 800b42c:	6a03      	ldr	r3, [r0, #32]
 800b42e:	b90b      	cbnz	r3, 800b434 <__swsetup_r+0x14>
 800b430:	f7fc fc9e 	bl	8007d70 <__sinit>
 800b434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b438:	0719      	lsls	r1, r3, #28
 800b43a:	d422      	bmi.n	800b482 <__swsetup_r+0x62>
 800b43c:	06da      	lsls	r2, r3, #27
 800b43e:	d407      	bmi.n	800b450 <__swsetup_r+0x30>
 800b440:	2209      	movs	r2, #9
 800b442:	602a      	str	r2, [r5, #0]
 800b444:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b448:	81a3      	strh	r3, [r4, #12]
 800b44a:	f04f 30ff 	mov.w	r0, #4294967295
 800b44e:	e033      	b.n	800b4b8 <__swsetup_r+0x98>
 800b450:	0758      	lsls	r0, r3, #29
 800b452:	d512      	bpl.n	800b47a <__swsetup_r+0x5a>
 800b454:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b456:	b141      	cbz	r1, 800b46a <__swsetup_r+0x4a>
 800b458:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b45c:	4299      	cmp	r1, r3
 800b45e:	d002      	beq.n	800b466 <__swsetup_r+0x46>
 800b460:	4628      	mov	r0, r5
 800b462:	f7fd fc01 	bl	8008c68 <_free_r>
 800b466:	2300      	movs	r3, #0
 800b468:	6363      	str	r3, [r4, #52]	@ 0x34
 800b46a:	89a3      	ldrh	r3, [r4, #12]
 800b46c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b470:	81a3      	strh	r3, [r4, #12]
 800b472:	2300      	movs	r3, #0
 800b474:	6063      	str	r3, [r4, #4]
 800b476:	6923      	ldr	r3, [r4, #16]
 800b478:	6023      	str	r3, [r4, #0]
 800b47a:	89a3      	ldrh	r3, [r4, #12]
 800b47c:	f043 0308 	orr.w	r3, r3, #8
 800b480:	81a3      	strh	r3, [r4, #12]
 800b482:	6923      	ldr	r3, [r4, #16]
 800b484:	b94b      	cbnz	r3, 800b49a <__swsetup_r+0x7a>
 800b486:	89a3      	ldrh	r3, [r4, #12]
 800b488:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b48c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b490:	d003      	beq.n	800b49a <__swsetup_r+0x7a>
 800b492:	4621      	mov	r1, r4
 800b494:	4628      	mov	r0, r5
 800b496:	f000 f883 	bl	800b5a0 <__smakebuf_r>
 800b49a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b49e:	f013 0201 	ands.w	r2, r3, #1
 800b4a2:	d00a      	beq.n	800b4ba <__swsetup_r+0x9a>
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	60a2      	str	r2, [r4, #8]
 800b4a8:	6962      	ldr	r2, [r4, #20]
 800b4aa:	4252      	negs	r2, r2
 800b4ac:	61a2      	str	r2, [r4, #24]
 800b4ae:	6922      	ldr	r2, [r4, #16]
 800b4b0:	b942      	cbnz	r2, 800b4c4 <__swsetup_r+0xa4>
 800b4b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b4b6:	d1c5      	bne.n	800b444 <__swsetup_r+0x24>
 800b4b8:	bd38      	pop	{r3, r4, r5, pc}
 800b4ba:	0799      	lsls	r1, r3, #30
 800b4bc:	bf58      	it	pl
 800b4be:	6962      	ldrpl	r2, [r4, #20]
 800b4c0:	60a2      	str	r2, [r4, #8]
 800b4c2:	e7f4      	b.n	800b4ae <__swsetup_r+0x8e>
 800b4c4:	2000      	movs	r0, #0
 800b4c6:	e7f7      	b.n	800b4b8 <__swsetup_r+0x98>
 800b4c8:	20000018 	.word	0x20000018

0800b4cc <_raise_r>:
 800b4cc:	291f      	cmp	r1, #31
 800b4ce:	b538      	push	{r3, r4, r5, lr}
 800b4d0:	4605      	mov	r5, r0
 800b4d2:	460c      	mov	r4, r1
 800b4d4:	d904      	bls.n	800b4e0 <_raise_r+0x14>
 800b4d6:	2316      	movs	r3, #22
 800b4d8:	6003      	str	r3, [r0, #0]
 800b4da:	f04f 30ff 	mov.w	r0, #4294967295
 800b4de:	bd38      	pop	{r3, r4, r5, pc}
 800b4e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b4e2:	b112      	cbz	r2, 800b4ea <_raise_r+0x1e>
 800b4e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b4e8:	b94b      	cbnz	r3, 800b4fe <_raise_r+0x32>
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	f000 f830 	bl	800b550 <_getpid_r>
 800b4f0:	4622      	mov	r2, r4
 800b4f2:	4601      	mov	r1, r0
 800b4f4:	4628      	mov	r0, r5
 800b4f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4fa:	f000 b817 	b.w	800b52c <_kill_r>
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d00a      	beq.n	800b518 <_raise_r+0x4c>
 800b502:	1c59      	adds	r1, r3, #1
 800b504:	d103      	bne.n	800b50e <_raise_r+0x42>
 800b506:	2316      	movs	r3, #22
 800b508:	6003      	str	r3, [r0, #0]
 800b50a:	2001      	movs	r0, #1
 800b50c:	e7e7      	b.n	800b4de <_raise_r+0x12>
 800b50e:	2100      	movs	r1, #0
 800b510:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b514:	4620      	mov	r0, r4
 800b516:	4798      	blx	r3
 800b518:	2000      	movs	r0, #0
 800b51a:	e7e0      	b.n	800b4de <_raise_r+0x12>

0800b51c <raise>:
 800b51c:	4b02      	ldr	r3, [pc, #8]	@ (800b528 <raise+0xc>)
 800b51e:	4601      	mov	r1, r0
 800b520:	6818      	ldr	r0, [r3, #0]
 800b522:	f7ff bfd3 	b.w	800b4cc <_raise_r>
 800b526:	bf00      	nop
 800b528:	20000018 	.word	0x20000018

0800b52c <_kill_r>:
 800b52c:	b538      	push	{r3, r4, r5, lr}
 800b52e:	4d07      	ldr	r5, [pc, #28]	@ (800b54c <_kill_r+0x20>)
 800b530:	2300      	movs	r3, #0
 800b532:	4604      	mov	r4, r0
 800b534:	4608      	mov	r0, r1
 800b536:	4611      	mov	r1, r2
 800b538:	602b      	str	r3, [r5, #0]
 800b53a:	f7f6 fca7 	bl	8001e8c <_kill>
 800b53e:	1c43      	adds	r3, r0, #1
 800b540:	d102      	bne.n	800b548 <_kill_r+0x1c>
 800b542:	682b      	ldr	r3, [r5, #0]
 800b544:	b103      	cbz	r3, 800b548 <_kill_r+0x1c>
 800b546:	6023      	str	r3, [r4, #0]
 800b548:	bd38      	pop	{r3, r4, r5, pc}
 800b54a:	bf00      	nop
 800b54c:	200004e8 	.word	0x200004e8

0800b550 <_getpid_r>:
 800b550:	f7f6 bc94 	b.w	8001e7c <_getpid>

0800b554 <__swhatbuf_r>:
 800b554:	b570      	push	{r4, r5, r6, lr}
 800b556:	460c      	mov	r4, r1
 800b558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b55c:	2900      	cmp	r1, #0
 800b55e:	b096      	sub	sp, #88	@ 0x58
 800b560:	4615      	mov	r5, r2
 800b562:	461e      	mov	r6, r3
 800b564:	da0d      	bge.n	800b582 <__swhatbuf_r+0x2e>
 800b566:	89a3      	ldrh	r3, [r4, #12]
 800b568:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b56c:	f04f 0100 	mov.w	r1, #0
 800b570:	bf14      	ite	ne
 800b572:	2340      	movne	r3, #64	@ 0x40
 800b574:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b578:	2000      	movs	r0, #0
 800b57a:	6031      	str	r1, [r6, #0]
 800b57c:	602b      	str	r3, [r5, #0]
 800b57e:	b016      	add	sp, #88	@ 0x58
 800b580:	bd70      	pop	{r4, r5, r6, pc}
 800b582:	466a      	mov	r2, sp
 800b584:	f000 f848 	bl	800b618 <_fstat_r>
 800b588:	2800      	cmp	r0, #0
 800b58a:	dbec      	blt.n	800b566 <__swhatbuf_r+0x12>
 800b58c:	9901      	ldr	r1, [sp, #4]
 800b58e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b592:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b596:	4259      	negs	r1, r3
 800b598:	4159      	adcs	r1, r3
 800b59a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b59e:	e7eb      	b.n	800b578 <__swhatbuf_r+0x24>

0800b5a0 <__smakebuf_r>:
 800b5a0:	898b      	ldrh	r3, [r1, #12]
 800b5a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5a4:	079d      	lsls	r5, r3, #30
 800b5a6:	4606      	mov	r6, r0
 800b5a8:	460c      	mov	r4, r1
 800b5aa:	d507      	bpl.n	800b5bc <__smakebuf_r+0x1c>
 800b5ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b5b0:	6023      	str	r3, [r4, #0]
 800b5b2:	6123      	str	r3, [r4, #16]
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	6163      	str	r3, [r4, #20]
 800b5b8:	b003      	add	sp, #12
 800b5ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5bc:	ab01      	add	r3, sp, #4
 800b5be:	466a      	mov	r2, sp
 800b5c0:	f7ff ffc8 	bl	800b554 <__swhatbuf_r>
 800b5c4:	9f00      	ldr	r7, [sp, #0]
 800b5c6:	4605      	mov	r5, r0
 800b5c8:	4639      	mov	r1, r7
 800b5ca:	4630      	mov	r0, r6
 800b5cc:	f7fd fbc0 	bl	8008d50 <_malloc_r>
 800b5d0:	b948      	cbnz	r0, 800b5e6 <__smakebuf_r+0x46>
 800b5d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5d6:	059a      	lsls	r2, r3, #22
 800b5d8:	d4ee      	bmi.n	800b5b8 <__smakebuf_r+0x18>
 800b5da:	f023 0303 	bic.w	r3, r3, #3
 800b5de:	f043 0302 	orr.w	r3, r3, #2
 800b5e2:	81a3      	strh	r3, [r4, #12]
 800b5e4:	e7e2      	b.n	800b5ac <__smakebuf_r+0xc>
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	6020      	str	r0, [r4, #0]
 800b5ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5ee:	81a3      	strh	r3, [r4, #12]
 800b5f0:	9b01      	ldr	r3, [sp, #4]
 800b5f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b5f6:	b15b      	cbz	r3, 800b610 <__smakebuf_r+0x70>
 800b5f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5fc:	4630      	mov	r0, r6
 800b5fe:	f000 f81d 	bl	800b63c <_isatty_r>
 800b602:	b128      	cbz	r0, 800b610 <__smakebuf_r+0x70>
 800b604:	89a3      	ldrh	r3, [r4, #12]
 800b606:	f023 0303 	bic.w	r3, r3, #3
 800b60a:	f043 0301 	orr.w	r3, r3, #1
 800b60e:	81a3      	strh	r3, [r4, #12]
 800b610:	89a3      	ldrh	r3, [r4, #12]
 800b612:	431d      	orrs	r5, r3
 800b614:	81a5      	strh	r5, [r4, #12]
 800b616:	e7cf      	b.n	800b5b8 <__smakebuf_r+0x18>

0800b618 <_fstat_r>:
 800b618:	b538      	push	{r3, r4, r5, lr}
 800b61a:	4d07      	ldr	r5, [pc, #28]	@ (800b638 <_fstat_r+0x20>)
 800b61c:	2300      	movs	r3, #0
 800b61e:	4604      	mov	r4, r0
 800b620:	4608      	mov	r0, r1
 800b622:	4611      	mov	r1, r2
 800b624:	602b      	str	r3, [r5, #0]
 800b626:	f7f6 fc91 	bl	8001f4c <_fstat>
 800b62a:	1c43      	adds	r3, r0, #1
 800b62c:	d102      	bne.n	800b634 <_fstat_r+0x1c>
 800b62e:	682b      	ldr	r3, [r5, #0]
 800b630:	b103      	cbz	r3, 800b634 <_fstat_r+0x1c>
 800b632:	6023      	str	r3, [r4, #0]
 800b634:	bd38      	pop	{r3, r4, r5, pc}
 800b636:	bf00      	nop
 800b638:	200004e8 	.word	0x200004e8

0800b63c <_isatty_r>:
 800b63c:	b538      	push	{r3, r4, r5, lr}
 800b63e:	4d06      	ldr	r5, [pc, #24]	@ (800b658 <_isatty_r+0x1c>)
 800b640:	2300      	movs	r3, #0
 800b642:	4604      	mov	r4, r0
 800b644:	4608      	mov	r0, r1
 800b646:	602b      	str	r3, [r5, #0]
 800b648:	f7f6 fc90 	bl	8001f6c <_isatty>
 800b64c:	1c43      	adds	r3, r0, #1
 800b64e:	d102      	bne.n	800b656 <_isatty_r+0x1a>
 800b650:	682b      	ldr	r3, [r5, #0]
 800b652:	b103      	cbz	r3, 800b656 <_isatty_r+0x1a>
 800b654:	6023      	str	r3, [r4, #0]
 800b656:	bd38      	pop	{r3, r4, r5, pc}
 800b658:	200004e8 	.word	0x200004e8
 800b65c:	00000000 	.word	0x00000000

0800b660 <sin>:
 800b660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b662:	ec53 2b10 	vmov	r2, r3, d0
 800b666:	4826      	ldr	r0, [pc, #152]	@ (800b700 <sin+0xa0>)
 800b668:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b66c:	4281      	cmp	r1, r0
 800b66e:	d807      	bhi.n	800b680 <sin+0x20>
 800b670:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b6f8 <sin+0x98>
 800b674:	2000      	movs	r0, #0
 800b676:	b005      	add	sp, #20
 800b678:	f85d eb04 	ldr.w	lr, [sp], #4
 800b67c:	f000 b930 	b.w	800b8e0 <__kernel_sin>
 800b680:	4820      	ldr	r0, [pc, #128]	@ (800b704 <sin+0xa4>)
 800b682:	4281      	cmp	r1, r0
 800b684:	d908      	bls.n	800b698 <sin+0x38>
 800b686:	4610      	mov	r0, r2
 800b688:	4619      	mov	r1, r3
 800b68a:	f7f4 fe25 	bl	80002d8 <__aeabi_dsub>
 800b68e:	ec41 0b10 	vmov	d0, r0, r1
 800b692:	b005      	add	sp, #20
 800b694:	f85d fb04 	ldr.w	pc, [sp], #4
 800b698:	4668      	mov	r0, sp
 800b69a:	f000 f9dd 	bl	800ba58 <__ieee754_rem_pio2>
 800b69e:	f000 0003 	and.w	r0, r0, #3
 800b6a2:	2801      	cmp	r0, #1
 800b6a4:	d00c      	beq.n	800b6c0 <sin+0x60>
 800b6a6:	2802      	cmp	r0, #2
 800b6a8:	d011      	beq.n	800b6ce <sin+0x6e>
 800b6aa:	b9e8      	cbnz	r0, 800b6e8 <sin+0x88>
 800b6ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6b0:	ed9d 0b00 	vldr	d0, [sp]
 800b6b4:	2001      	movs	r0, #1
 800b6b6:	f000 f913 	bl	800b8e0 <__kernel_sin>
 800b6ba:	ec51 0b10 	vmov	r0, r1, d0
 800b6be:	e7e6      	b.n	800b68e <sin+0x2e>
 800b6c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6c4:	ed9d 0b00 	vldr	d0, [sp]
 800b6c8:	f000 f842 	bl	800b750 <__kernel_cos>
 800b6cc:	e7f5      	b.n	800b6ba <sin+0x5a>
 800b6ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6d2:	ed9d 0b00 	vldr	d0, [sp]
 800b6d6:	2001      	movs	r0, #1
 800b6d8:	f000 f902 	bl	800b8e0 <__kernel_sin>
 800b6dc:	ec53 2b10 	vmov	r2, r3, d0
 800b6e0:	4610      	mov	r0, r2
 800b6e2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b6e6:	e7d2      	b.n	800b68e <sin+0x2e>
 800b6e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6ec:	ed9d 0b00 	vldr	d0, [sp]
 800b6f0:	f000 f82e 	bl	800b750 <__kernel_cos>
 800b6f4:	e7f2      	b.n	800b6dc <sin+0x7c>
 800b6f6:	bf00      	nop
	...
 800b700:	3fe921fb 	.word	0x3fe921fb
 800b704:	7fefffff 	.word	0x7fefffff

0800b708 <atan2f>:
 800b708:	f000 bbaa 	b.w	800be60 <__ieee754_atan2f>

0800b70c <sqrtf>:
 800b70c:	b508      	push	{r3, lr}
 800b70e:	ed2d 8b02 	vpush	{d8}
 800b712:	eeb0 8a40 	vmov.f32	s16, s0
 800b716:	f000 f817 	bl	800b748 <__ieee754_sqrtf>
 800b71a:	eeb4 8a48 	vcmp.f32	s16, s16
 800b71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b722:	d60c      	bvs.n	800b73e <sqrtf+0x32>
 800b724:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b744 <sqrtf+0x38>
 800b728:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b72c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b730:	d505      	bpl.n	800b73e <sqrtf+0x32>
 800b732:	f7fc fc0b 	bl	8007f4c <__errno>
 800b736:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b73a:	2321      	movs	r3, #33	@ 0x21
 800b73c:	6003      	str	r3, [r0, #0]
 800b73e:	ecbd 8b02 	vpop	{d8}
 800b742:	bd08      	pop	{r3, pc}
 800b744:	00000000 	.word	0x00000000

0800b748 <__ieee754_sqrtf>:
 800b748:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b74c:	4770      	bx	lr
	...

0800b750 <__kernel_cos>:
 800b750:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b754:	ec57 6b10 	vmov	r6, r7, d0
 800b758:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b75c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b760:	ed8d 1b00 	vstr	d1, [sp]
 800b764:	d206      	bcs.n	800b774 <__kernel_cos+0x24>
 800b766:	4630      	mov	r0, r6
 800b768:	4639      	mov	r1, r7
 800b76a:	f7f5 fa1d 	bl	8000ba8 <__aeabi_d2iz>
 800b76e:	2800      	cmp	r0, #0
 800b770:	f000 8088 	beq.w	800b884 <__kernel_cos+0x134>
 800b774:	4632      	mov	r2, r6
 800b776:	463b      	mov	r3, r7
 800b778:	4630      	mov	r0, r6
 800b77a:	4639      	mov	r1, r7
 800b77c:	f7f4 ff64 	bl	8000648 <__aeabi_dmul>
 800b780:	4b51      	ldr	r3, [pc, #324]	@ (800b8c8 <__kernel_cos+0x178>)
 800b782:	2200      	movs	r2, #0
 800b784:	4604      	mov	r4, r0
 800b786:	460d      	mov	r5, r1
 800b788:	f7f4 ff5e 	bl	8000648 <__aeabi_dmul>
 800b78c:	a340      	add	r3, pc, #256	@ (adr r3, 800b890 <__kernel_cos+0x140>)
 800b78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b792:	4682      	mov	sl, r0
 800b794:	468b      	mov	fp, r1
 800b796:	4620      	mov	r0, r4
 800b798:	4629      	mov	r1, r5
 800b79a:	f7f4 ff55 	bl	8000648 <__aeabi_dmul>
 800b79e:	a33e      	add	r3, pc, #248	@ (adr r3, 800b898 <__kernel_cos+0x148>)
 800b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a4:	f7f4 fd9a 	bl	80002dc <__adddf3>
 800b7a8:	4622      	mov	r2, r4
 800b7aa:	462b      	mov	r3, r5
 800b7ac:	f7f4 ff4c 	bl	8000648 <__aeabi_dmul>
 800b7b0:	a33b      	add	r3, pc, #236	@ (adr r3, 800b8a0 <__kernel_cos+0x150>)
 800b7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b6:	f7f4 fd8f 	bl	80002d8 <__aeabi_dsub>
 800b7ba:	4622      	mov	r2, r4
 800b7bc:	462b      	mov	r3, r5
 800b7be:	f7f4 ff43 	bl	8000648 <__aeabi_dmul>
 800b7c2:	a339      	add	r3, pc, #228	@ (adr r3, 800b8a8 <__kernel_cos+0x158>)
 800b7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c8:	f7f4 fd88 	bl	80002dc <__adddf3>
 800b7cc:	4622      	mov	r2, r4
 800b7ce:	462b      	mov	r3, r5
 800b7d0:	f7f4 ff3a 	bl	8000648 <__aeabi_dmul>
 800b7d4:	a336      	add	r3, pc, #216	@ (adr r3, 800b8b0 <__kernel_cos+0x160>)
 800b7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7da:	f7f4 fd7d 	bl	80002d8 <__aeabi_dsub>
 800b7de:	4622      	mov	r2, r4
 800b7e0:	462b      	mov	r3, r5
 800b7e2:	f7f4 ff31 	bl	8000648 <__aeabi_dmul>
 800b7e6:	a334      	add	r3, pc, #208	@ (adr r3, 800b8b8 <__kernel_cos+0x168>)
 800b7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ec:	f7f4 fd76 	bl	80002dc <__adddf3>
 800b7f0:	4622      	mov	r2, r4
 800b7f2:	462b      	mov	r3, r5
 800b7f4:	f7f4 ff28 	bl	8000648 <__aeabi_dmul>
 800b7f8:	4622      	mov	r2, r4
 800b7fa:	462b      	mov	r3, r5
 800b7fc:	f7f4 ff24 	bl	8000648 <__aeabi_dmul>
 800b800:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b804:	4604      	mov	r4, r0
 800b806:	460d      	mov	r5, r1
 800b808:	4630      	mov	r0, r6
 800b80a:	4639      	mov	r1, r7
 800b80c:	f7f4 ff1c 	bl	8000648 <__aeabi_dmul>
 800b810:	460b      	mov	r3, r1
 800b812:	4602      	mov	r2, r0
 800b814:	4629      	mov	r1, r5
 800b816:	4620      	mov	r0, r4
 800b818:	f7f4 fd5e 	bl	80002d8 <__aeabi_dsub>
 800b81c:	4b2b      	ldr	r3, [pc, #172]	@ (800b8cc <__kernel_cos+0x17c>)
 800b81e:	4598      	cmp	r8, r3
 800b820:	4606      	mov	r6, r0
 800b822:	460f      	mov	r7, r1
 800b824:	d810      	bhi.n	800b848 <__kernel_cos+0xf8>
 800b826:	4602      	mov	r2, r0
 800b828:	460b      	mov	r3, r1
 800b82a:	4650      	mov	r0, sl
 800b82c:	4659      	mov	r1, fp
 800b82e:	f7f4 fd53 	bl	80002d8 <__aeabi_dsub>
 800b832:	460b      	mov	r3, r1
 800b834:	4926      	ldr	r1, [pc, #152]	@ (800b8d0 <__kernel_cos+0x180>)
 800b836:	4602      	mov	r2, r0
 800b838:	2000      	movs	r0, #0
 800b83a:	f7f4 fd4d 	bl	80002d8 <__aeabi_dsub>
 800b83e:	ec41 0b10 	vmov	d0, r0, r1
 800b842:	b003      	add	sp, #12
 800b844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b848:	4b22      	ldr	r3, [pc, #136]	@ (800b8d4 <__kernel_cos+0x184>)
 800b84a:	4921      	ldr	r1, [pc, #132]	@ (800b8d0 <__kernel_cos+0x180>)
 800b84c:	4598      	cmp	r8, r3
 800b84e:	bf8c      	ite	hi
 800b850:	4d21      	ldrhi	r5, [pc, #132]	@ (800b8d8 <__kernel_cos+0x188>)
 800b852:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b856:	2400      	movs	r4, #0
 800b858:	4622      	mov	r2, r4
 800b85a:	462b      	mov	r3, r5
 800b85c:	2000      	movs	r0, #0
 800b85e:	f7f4 fd3b 	bl	80002d8 <__aeabi_dsub>
 800b862:	4622      	mov	r2, r4
 800b864:	4680      	mov	r8, r0
 800b866:	4689      	mov	r9, r1
 800b868:	462b      	mov	r3, r5
 800b86a:	4650      	mov	r0, sl
 800b86c:	4659      	mov	r1, fp
 800b86e:	f7f4 fd33 	bl	80002d8 <__aeabi_dsub>
 800b872:	4632      	mov	r2, r6
 800b874:	463b      	mov	r3, r7
 800b876:	f7f4 fd2f 	bl	80002d8 <__aeabi_dsub>
 800b87a:	4602      	mov	r2, r0
 800b87c:	460b      	mov	r3, r1
 800b87e:	4640      	mov	r0, r8
 800b880:	4649      	mov	r1, r9
 800b882:	e7da      	b.n	800b83a <__kernel_cos+0xea>
 800b884:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b8c0 <__kernel_cos+0x170>
 800b888:	e7db      	b.n	800b842 <__kernel_cos+0xf2>
 800b88a:	bf00      	nop
 800b88c:	f3af 8000 	nop.w
 800b890:	be8838d4 	.word	0xbe8838d4
 800b894:	bda8fae9 	.word	0xbda8fae9
 800b898:	bdb4b1c4 	.word	0xbdb4b1c4
 800b89c:	3e21ee9e 	.word	0x3e21ee9e
 800b8a0:	809c52ad 	.word	0x809c52ad
 800b8a4:	3e927e4f 	.word	0x3e927e4f
 800b8a8:	19cb1590 	.word	0x19cb1590
 800b8ac:	3efa01a0 	.word	0x3efa01a0
 800b8b0:	16c15177 	.word	0x16c15177
 800b8b4:	3f56c16c 	.word	0x3f56c16c
 800b8b8:	5555554c 	.word	0x5555554c
 800b8bc:	3fa55555 	.word	0x3fa55555
 800b8c0:	00000000 	.word	0x00000000
 800b8c4:	3ff00000 	.word	0x3ff00000
 800b8c8:	3fe00000 	.word	0x3fe00000
 800b8cc:	3fd33332 	.word	0x3fd33332
 800b8d0:	3ff00000 	.word	0x3ff00000
 800b8d4:	3fe90000 	.word	0x3fe90000
 800b8d8:	3fd20000 	.word	0x3fd20000
 800b8dc:	00000000 	.word	0x00000000

0800b8e0 <__kernel_sin>:
 800b8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e4:	ec55 4b10 	vmov	r4, r5, d0
 800b8e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b8ec:	b085      	sub	sp, #20
 800b8ee:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b8f2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b8f6:	4680      	mov	r8, r0
 800b8f8:	d205      	bcs.n	800b906 <__kernel_sin+0x26>
 800b8fa:	4620      	mov	r0, r4
 800b8fc:	4629      	mov	r1, r5
 800b8fe:	f7f5 f953 	bl	8000ba8 <__aeabi_d2iz>
 800b902:	2800      	cmp	r0, #0
 800b904:	d052      	beq.n	800b9ac <__kernel_sin+0xcc>
 800b906:	4622      	mov	r2, r4
 800b908:	462b      	mov	r3, r5
 800b90a:	4620      	mov	r0, r4
 800b90c:	4629      	mov	r1, r5
 800b90e:	f7f4 fe9b 	bl	8000648 <__aeabi_dmul>
 800b912:	4682      	mov	sl, r0
 800b914:	468b      	mov	fp, r1
 800b916:	4602      	mov	r2, r0
 800b918:	460b      	mov	r3, r1
 800b91a:	4620      	mov	r0, r4
 800b91c:	4629      	mov	r1, r5
 800b91e:	f7f4 fe93 	bl	8000648 <__aeabi_dmul>
 800b922:	a342      	add	r3, pc, #264	@ (adr r3, 800ba2c <__kernel_sin+0x14c>)
 800b924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b928:	e9cd 0100 	strd	r0, r1, [sp]
 800b92c:	4650      	mov	r0, sl
 800b92e:	4659      	mov	r1, fp
 800b930:	f7f4 fe8a 	bl	8000648 <__aeabi_dmul>
 800b934:	a33f      	add	r3, pc, #252	@ (adr r3, 800ba34 <__kernel_sin+0x154>)
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	f7f4 fccd 	bl	80002d8 <__aeabi_dsub>
 800b93e:	4652      	mov	r2, sl
 800b940:	465b      	mov	r3, fp
 800b942:	f7f4 fe81 	bl	8000648 <__aeabi_dmul>
 800b946:	a33d      	add	r3, pc, #244	@ (adr r3, 800ba3c <__kernel_sin+0x15c>)
 800b948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b94c:	f7f4 fcc6 	bl	80002dc <__adddf3>
 800b950:	4652      	mov	r2, sl
 800b952:	465b      	mov	r3, fp
 800b954:	f7f4 fe78 	bl	8000648 <__aeabi_dmul>
 800b958:	a33a      	add	r3, pc, #232	@ (adr r3, 800ba44 <__kernel_sin+0x164>)
 800b95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95e:	f7f4 fcbb 	bl	80002d8 <__aeabi_dsub>
 800b962:	4652      	mov	r2, sl
 800b964:	465b      	mov	r3, fp
 800b966:	f7f4 fe6f 	bl	8000648 <__aeabi_dmul>
 800b96a:	a338      	add	r3, pc, #224	@ (adr r3, 800ba4c <__kernel_sin+0x16c>)
 800b96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b970:	f7f4 fcb4 	bl	80002dc <__adddf3>
 800b974:	4606      	mov	r6, r0
 800b976:	460f      	mov	r7, r1
 800b978:	f1b8 0f00 	cmp.w	r8, #0
 800b97c:	d11b      	bne.n	800b9b6 <__kernel_sin+0xd6>
 800b97e:	4602      	mov	r2, r0
 800b980:	460b      	mov	r3, r1
 800b982:	4650      	mov	r0, sl
 800b984:	4659      	mov	r1, fp
 800b986:	f7f4 fe5f 	bl	8000648 <__aeabi_dmul>
 800b98a:	a325      	add	r3, pc, #148	@ (adr r3, 800ba20 <__kernel_sin+0x140>)
 800b98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b990:	f7f4 fca2 	bl	80002d8 <__aeabi_dsub>
 800b994:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b998:	f7f4 fe56 	bl	8000648 <__aeabi_dmul>
 800b99c:	4602      	mov	r2, r0
 800b99e:	460b      	mov	r3, r1
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	4629      	mov	r1, r5
 800b9a4:	f7f4 fc9a 	bl	80002dc <__adddf3>
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	460d      	mov	r5, r1
 800b9ac:	ec45 4b10 	vmov	d0, r4, r5
 800b9b0:	b005      	add	sp, #20
 800b9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9ba:	4b1b      	ldr	r3, [pc, #108]	@ (800ba28 <__kernel_sin+0x148>)
 800b9bc:	2200      	movs	r2, #0
 800b9be:	f7f4 fe43 	bl	8000648 <__aeabi_dmul>
 800b9c2:	4632      	mov	r2, r6
 800b9c4:	4680      	mov	r8, r0
 800b9c6:	4689      	mov	r9, r1
 800b9c8:	463b      	mov	r3, r7
 800b9ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9ce:	f7f4 fe3b 	bl	8000648 <__aeabi_dmul>
 800b9d2:	4602      	mov	r2, r0
 800b9d4:	460b      	mov	r3, r1
 800b9d6:	4640      	mov	r0, r8
 800b9d8:	4649      	mov	r1, r9
 800b9da:	f7f4 fc7d 	bl	80002d8 <__aeabi_dsub>
 800b9de:	4652      	mov	r2, sl
 800b9e0:	465b      	mov	r3, fp
 800b9e2:	f7f4 fe31 	bl	8000648 <__aeabi_dmul>
 800b9e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b9ea:	f7f4 fc75 	bl	80002d8 <__aeabi_dsub>
 800b9ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800ba20 <__kernel_sin+0x140>)
 800b9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f4:	4606      	mov	r6, r0
 800b9f6:	460f      	mov	r7, r1
 800b9f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9fc:	f7f4 fe24 	bl	8000648 <__aeabi_dmul>
 800ba00:	4602      	mov	r2, r0
 800ba02:	460b      	mov	r3, r1
 800ba04:	4630      	mov	r0, r6
 800ba06:	4639      	mov	r1, r7
 800ba08:	f7f4 fc68 	bl	80002dc <__adddf3>
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	460b      	mov	r3, r1
 800ba10:	4620      	mov	r0, r4
 800ba12:	4629      	mov	r1, r5
 800ba14:	f7f4 fc60 	bl	80002d8 <__aeabi_dsub>
 800ba18:	e7c6      	b.n	800b9a8 <__kernel_sin+0xc8>
 800ba1a:	bf00      	nop
 800ba1c:	f3af 8000 	nop.w
 800ba20:	55555549 	.word	0x55555549
 800ba24:	3fc55555 	.word	0x3fc55555
 800ba28:	3fe00000 	.word	0x3fe00000
 800ba2c:	5acfd57c 	.word	0x5acfd57c
 800ba30:	3de5d93a 	.word	0x3de5d93a
 800ba34:	8a2b9ceb 	.word	0x8a2b9ceb
 800ba38:	3e5ae5e6 	.word	0x3e5ae5e6
 800ba3c:	57b1fe7d 	.word	0x57b1fe7d
 800ba40:	3ec71de3 	.word	0x3ec71de3
 800ba44:	19c161d5 	.word	0x19c161d5
 800ba48:	3f2a01a0 	.word	0x3f2a01a0
 800ba4c:	1110f8a6 	.word	0x1110f8a6
 800ba50:	3f811111 	.word	0x3f811111
 800ba54:	00000000 	.word	0x00000000

0800ba58 <__ieee754_rem_pio2>:
 800ba58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba5c:	ec57 6b10 	vmov	r6, r7, d0
 800ba60:	4bc5      	ldr	r3, [pc, #788]	@ (800bd78 <__ieee754_rem_pio2+0x320>)
 800ba62:	b08d      	sub	sp, #52	@ 0x34
 800ba64:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ba68:	4598      	cmp	r8, r3
 800ba6a:	4604      	mov	r4, r0
 800ba6c:	9704      	str	r7, [sp, #16]
 800ba6e:	d807      	bhi.n	800ba80 <__ieee754_rem_pio2+0x28>
 800ba70:	2200      	movs	r2, #0
 800ba72:	2300      	movs	r3, #0
 800ba74:	ed80 0b00 	vstr	d0, [r0]
 800ba78:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ba7c:	2500      	movs	r5, #0
 800ba7e:	e028      	b.n	800bad2 <__ieee754_rem_pio2+0x7a>
 800ba80:	4bbe      	ldr	r3, [pc, #760]	@ (800bd7c <__ieee754_rem_pio2+0x324>)
 800ba82:	4598      	cmp	r8, r3
 800ba84:	d878      	bhi.n	800bb78 <__ieee754_rem_pio2+0x120>
 800ba86:	9b04      	ldr	r3, [sp, #16]
 800ba88:	4dbd      	ldr	r5, [pc, #756]	@ (800bd80 <__ieee754_rem_pio2+0x328>)
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	4630      	mov	r0, r6
 800ba8e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800bd40 <__ieee754_rem_pio2+0x2e8>)
 800ba90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba94:	4639      	mov	r1, r7
 800ba96:	dd38      	ble.n	800bb0a <__ieee754_rem_pio2+0xb2>
 800ba98:	f7f4 fc1e 	bl	80002d8 <__aeabi_dsub>
 800ba9c:	45a8      	cmp	r8, r5
 800ba9e:	4606      	mov	r6, r0
 800baa0:	460f      	mov	r7, r1
 800baa2:	d01a      	beq.n	800bada <__ieee754_rem_pio2+0x82>
 800baa4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800bd48 <__ieee754_rem_pio2+0x2f0>)
 800baa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baaa:	f7f4 fc15 	bl	80002d8 <__aeabi_dsub>
 800baae:	4602      	mov	r2, r0
 800bab0:	460b      	mov	r3, r1
 800bab2:	4680      	mov	r8, r0
 800bab4:	4689      	mov	r9, r1
 800bab6:	4630      	mov	r0, r6
 800bab8:	4639      	mov	r1, r7
 800baba:	f7f4 fc0d 	bl	80002d8 <__aeabi_dsub>
 800babe:	a3a2      	add	r3, pc, #648	@ (adr r3, 800bd48 <__ieee754_rem_pio2+0x2f0>)
 800bac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac4:	f7f4 fc08 	bl	80002d8 <__aeabi_dsub>
 800bac8:	e9c4 8900 	strd	r8, r9, [r4]
 800bacc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bad0:	2501      	movs	r5, #1
 800bad2:	4628      	mov	r0, r5
 800bad4:	b00d      	add	sp, #52	@ 0x34
 800bad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bada:	a39d      	add	r3, pc, #628	@ (adr r3, 800bd50 <__ieee754_rem_pio2+0x2f8>)
 800badc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae0:	f7f4 fbfa 	bl	80002d8 <__aeabi_dsub>
 800bae4:	a39c      	add	r3, pc, #624	@ (adr r3, 800bd58 <__ieee754_rem_pio2+0x300>)
 800bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baea:	4606      	mov	r6, r0
 800baec:	460f      	mov	r7, r1
 800baee:	f7f4 fbf3 	bl	80002d8 <__aeabi_dsub>
 800baf2:	4602      	mov	r2, r0
 800baf4:	460b      	mov	r3, r1
 800baf6:	4680      	mov	r8, r0
 800baf8:	4689      	mov	r9, r1
 800bafa:	4630      	mov	r0, r6
 800bafc:	4639      	mov	r1, r7
 800bafe:	f7f4 fbeb 	bl	80002d8 <__aeabi_dsub>
 800bb02:	a395      	add	r3, pc, #596	@ (adr r3, 800bd58 <__ieee754_rem_pio2+0x300>)
 800bb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb08:	e7dc      	b.n	800bac4 <__ieee754_rem_pio2+0x6c>
 800bb0a:	f7f4 fbe7 	bl	80002dc <__adddf3>
 800bb0e:	45a8      	cmp	r8, r5
 800bb10:	4606      	mov	r6, r0
 800bb12:	460f      	mov	r7, r1
 800bb14:	d018      	beq.n	800bb48 <__ieee754_rem_pio2+0xf0>
 800bb16:	a38c      	add	r3, pc, #560	@ (adr r3, 800bd48 <__ieee754_rem_pio2+0x2f0>)
 800bb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1c:	f7f4 fbde 	bl	80002dc <__adddf3>
 800bb20:	4602      	mov	r2, r0
 800bb22:	460b      	mov	r3, r1
 800bb24:	4680      	mov	r8, r0
 800bb26:	4689      	mov	r9, r1
 800bb28:	4630      	mov	r0, r6
 800bb2a:	4639      	mov	r1, r7
 800bb2c:	f7f4 fbd4 	bl	80002d8 <__aeabi_dsub>
 800bb30:	a385      	add	r3, pc, #532	@ (adr r3, 800bd48 <__ieee754_rem_pio2+0x2f0>)
 800bb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb36:	f7f4 fbd1 	bl	80002dc <__adddf3>
 800bb3a:	f04f 35ff 	mov.w	r5, #4294967295
 800bb3e:	e9c4 8900 	strd	r8, r9, [r4]
 800bb42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bb46:	e7c4      	b.n	800bad2 <__ieee754_rem_pio2+0x7a>
 800bb48:	a381      	add	r3, pc, #516	@ (adr r3, 800bd50 <__ieee754_rem_pio2+0x2f8>)
 800bb4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb4e:	f7f4 fbc5 	bl	80002dc <__adddf3>
 800bb52:	a381      	add	r3, pc, #516	@ (adr r3, 800bd58 <__ieee754_rem_pio2+0x300>)
 800bb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb58:	4606      	mov	r6, r0
 800bb5a:	460f      	mov	r7, r1
 800bb5c:	f7f4 fbbe 	bl	80002dc <__adddf3>
 800bb60:	4602      	mov	r2, r0
 800bb62:	460b      	mov	r3, r1
 800bb64:	4680      	mov	r8, r0
 800bb66:	4689      	mov	r9, r1
 800bb68:	4630      	mov	r0, r6
 800bb6a:	4639      	mov	r1, r7
 800bb6c:	f7f4 fbb4 	bl	80002d8 <__aeabi_dsub>
 800bb70:	a379      	add	r3, pc, #484	@ (adr r3, 800bd58 <__ieee754_rem_pio2+0x300>)
 800bb72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb76:	e7de      	b.n	800bb36 <__ieee754_rem_pio2+0xde>
 800bb78:	4b82      	ldr	r3, [pc, #520]	@ (800bd84 <__ieee754_rem_pio2+0x32c>)
 800bb7a:	4598      	cmp	r8, r3
 800bb7c:	f200 80d1 	bhi.w	800bd22 <__ieee754_rem_pio2+0x2ca>
 800bb80:	f000 f966 	bl	800be50 <fabs>
 800bb84:	ec57 6b10 	vmov	r6, r7, d0
 800bb88:	a375      	add	r3, pc, #468	@ (adr r3, 800bd60 <__ieee754_rem_pio2+0x308>)
 800bb8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb8e:	4630      	mov	r0, r6
 800bb90:	4639      	mov	r1, r7
 800bb92:	f7f4 fd59 	bl	8000648 <__aeabi_dmul>
 800bb96:	4b7c      	ldr	r3, [pc, #496]	@ (800bd88 <__ieee754_rem_pio2+0x330>)
 800bb98:	2200      	movs	r2, #0
 800bb9a:	f7f4 fb9f 	bl	80002dc <__adddf3>
 800bb9e:	f7f5 f803 	bl	8000ba8 <__aeabi_d2iz>
 800bba2:	4605      	mov	r5, r0
 800bba4:	f7f4 fce6 	bl	8000574 <__aeabi_i2d>
 800bba8:	4602      	mov	r2, r0
 800bbaa:	460b      	mov	r3, r1
 800bbac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bbb0:	a363      	add	r3, pc, #396	@ (adr r3, 800bd40 <__ieee754_rem_pio2+0x2e8>)
 800bbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb6:	f7f4 fd47 	bl	8000648 <__aeabi_dmul>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	4639      	mov	r1, r7
 800bbc2:	f7f4 fb89 	bl	80002d8 <__aeabi_dsub>
 800bbc6:	a360      	add	r3, pc, #384	@ (adr r3, 800bd48 <__ieee754_rem_pio2+0x2f0>)
 800bbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbcc:	4682      	mov	sl, r0
 800bbce:	468b      	mov	fp, r1
 800bbd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbd4:	f7f4 fd38 	bl	8000648 <__aeabi_dmul>
 800bbd8:	2d1f      	cmp	r5, #31
 800bbda:	4606      	mov	r6, r0
 800bbdc:	460f      	mov	r7, r1
 800bbde:	dc0c      	bgt.n	800bbfa <__ieee754_rem_pio2+0x1a2>
 800bbe0:	4b6a      	ldr	r3, [pc, #424]	@ (800bd8c <__ieee754_rem_pio2+0x334>)
 800bbe2:	1e6a      	subs	r2, r5, #1
 800bbe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbe8:	4543      	cmp	r3, r8
 800bbea:	d006      	beq.n	800bbfa <__ieee754_rem_pio2+0x1a2>
 800bbec:	4632      	mov	r2, r6
 800bbee:	463b      	mov	r3, r7
 800bbf0:	4650      	mov	r0, sl
 800bbf2:	4659      	mov	r1, fp
 800bbf4:	f7f4 fb70 	bl	80002d8 <__aeabi_dsub>
 800bbf8:	e00e      	b.n	800bc18 <__ieee754_rem_pio2+0x1c0>
 800bbfa:	463b      	mov	r3, r7
 800bbfc:	4632      	mov	r2, r6
 800bbfe:	4650      	mov	r0, sl
 800bc00:	4659      	mov	r1, fp
 800bc02:	f7f4 fb69 	bl	80002d8 <__aeabi_dsub>
 800bc06:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bc0a:	9305      	str	r3, [sp, #20]
 800bc0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bc10:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bc14:	2b10      	cmp	r3, #16
 800bc16:	dc02      	bgt.n	800bc1e <__ieee754_rem_pio2+0x1c6>
 800bc18:	e9c4 0100 	strd	r0, r1, [r4]
 800bc1c:	e039      	b.n	800bc92 <__ieee754_rem_pio2+0x23a>
 800bc1e:	a34c      	add	r3, pc, #304	@ (adr r3, 800bd50 <__ieee754_rem_pio2+0x2f8>)
 800bc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc28:	f7f4 fd0e 	bl	8000648 <__aeabi_dmul>
 800bc2c:	4606      	mov	r6, r0
 800bc2e:	460f      	mov	r7, r1
 800bc30:	4602      	mov	r2, r0
 800bc32:	460b      	mov	r3, r1
 800bc34:	4650      	mov	r0, sl
 800bc36:	4659      	mov	r1, fp
 800bc38:	f7f4 fb4e 	bl	80002d8 <__aeabi_dsub>
 800bc3c:	4602      	mov	r2, r0
 800bc3e:	460b      	mov	r3, r1
 800bc40:	4680      	mov	r8, r0
 800bc42:	4689      	mov	r9, r1
 800bc44:	4650      	mov	r0, sl
 800bc46:	4659      	mov	r1, fp
 800bc48:	f7f4 fb46 	bl	80002d8 <__aeabi_dsub>
 800bc4c:	4632      	mov	r2, r6
 800bc4e:	463b      	mov	r3, r7
 800bc50:	f7f4 fb42 	bl	80002d8 <__aeabi_dsub>
 800bc54:	a340      	add	r3, pc, #256	@ (adr r3, 800bd58 <__ieee754_rem_pio2+0x300>)
 800bc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5a:	4606      	mov	r6, r0
 800bc5c:	460f      	mov	r7, r1
 800bc5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc62:	f7f4 fcf1 	bl	8000648 <__aeabi_dmul>
 800bc66:	4632      	mov	r2, r6
 800bc68:	463b      	mov	r3, r7
 800bc6a:	f7f4 fb35 	bl	80002d8 <__aeabi_dsub>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	460b      	mov	r3, r1
 800bc72:	4606      	mov	r6, r0
 800bc74:	460f      	mov	r7, r1
 800bc76:	4640      	mov	r0, r8
 800bc78:	4649      	mov	r1, r9
 800bc7a:	f7f4 fb2d 	bl	80002d8 <__aeabi_dsub>
 800bc7e:	9a05      	ldr	r2, [sp, #20]
 800bc80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bc84:	1ad3      	subs	r3, r2, r3
 800bc86:	2b31      	cmp	r3, #49	@ 0x31
 800bc88:	dc20      	bgt.n	800bccc <__ieee754_rem_pio2+0x274>
 800bc8a:	e9c4 0100 	strd	r0, r1, [r4]
 800bc8e:	46c2      	mov	sl, r8
 800bc90:	46cb      	mov	fp, r9
 800bc92:	e9d4 8900 	ldrd	r8, r9, [r4]
 800bc96:	4650      	mov	r0, sl
 800bc98:	4642      	mov	r2, r8
 800bc9a:	464b      	mov	r3, r9
 800bc9c:	4659      	mov	r1, fp
 800bc9e:	f7f4 fb1b 	bl	80002d8 <__aeabi_dsub>
 800bca2:	463b      	mov	r3, r7
 800bca4:	4632      	mov	r2, r6
 800bca6:	f7f4 fb17 	bl	80002d8 <__aeabi_dsub>
 800bcaa:	9b04      	ldr	r3, [sp, #16]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bcb2:	f6bf af0e 	bge.w	800bad2 <__ieee754_rem_pio2+0x7a>
 800bcb6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800bcba:	6063      	str	r3, [r4, #4]
 800bcbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bcc0:	f8c4 8000 	str.w	r8, [r4]
 800bcc4:	60a0      	str	r0, [r4, #8]
 800bcc6:	60e3      	str	r3, [r4, #12]
 800bcc8:	426d      	negs	r5, r5
 800bcca:	e702      	b.n	800bad2 <__ieee754_rem_pio2+0x7a>
 800bccc:	a326      	add	r3, pc, #152	@ (adr r3, 800bd68 <__ieee754_rem_pio2+0x310>)
 800bcce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcd6:	f7f4 fcb7 	bl	8000648 <__aeabi_dmul>
 800bcda:	4606      	mov	r6, r0
 800bcdc:	460f      	mov	r7, r1
 800bcde:	4602      	mov	r2, r0
 800bce0:	460b      	mov	r3, r1
 800bce2:	4640      	mov	r0, r8
 800bce4:	4649      	mov	r1, r9
 800bce6:	f7f4 faf7 	bl	80002d8 <__aeabi_dsub>
 800bcea:	4602      	mov	r2, r0
 800bcec:	460b      	mov	r3, r1
 800bcee:	4682      	mov	sl, r0
 800bcf0:	468b      	mov	fp, r1
 800bcf2:	4640      	mov	r0, r8
 800bcf4:	4649      	mov	r1, r9
 800bcf6:	f7f4 faef 	bl	80002d8 <__aeabi_dsub>
 800bcfa:	4632      	mov	r2, r6
 800bcfc:	463b      	mov	r3, r7
 800bcfe:	f7f4 faeb 	bl	80002d8 <__aeabi_dsub>
 800bd02:	a31b      	add	r3, pc, #108	@ (adr r3, 800bd70 <__ieee754_rem_pio2+0x318>)
 800bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd08:	4606      	mov	r6, r0
 800bd0a:	460f      	mov	r7, r1
 800bd0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd10:	f7f4 fc9a 	bl	8000648 <__aeabi_dmul>
 800bd14:	4632      	mov	r2, r6
 800bd16:	463b      	mov	r3, r7
 800bd18:	f7f4 fade 	bl	80002d8 <__aeabi_dsub>
 800bd1c:	4606      	mov	r6, r0
 800bd1e:	460f      	mov	r7, r1
 800bd20:	e764      	b.n	800bbec <__ieee754_rem_pio2+0x194>
 800bd22:	4b1b      	ldr	r3, [pc, #108]	@ (800bd90 <__ieee754_rem_pio2+0x338>)
 800bd24:	4598      	cmp	r8, r3
 800bd26:	d935      	bls.n	800bd94 <__ieee754_rem_pio2+0x33c>
 800bd28:	4632      	mov	r2, r6
 800bd2a:	463b      	mov	r3, r7
 800bd2c:	4630      	mov	r0, r6
 800bd2e:	4639      	mov	r1, r7
 800bd30:	f7f4 fad2 	bl	80002d8 <__aeabi_dsub>
 800bd34:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bd38:	e9c4 0100 	strd	r0, r1, [r4]
 800bd3c:	e69e      	b.n	800ba7c <__ieee754_rem_pio2+0x24>
 800bd3e:	bf00      	nop
 800bd40:	54400000 	.word	0x54400000
 800bd44:	3ff921fb 	.word	0x3ff921fb
 800bd48:	1a626331 	.word	0x1a626331
 800bd4c:	3dd0b461 	.word	0x3dd0b461
 800bd50:	1a600000 	.word	0x1a600000
 800bd54:	3dd0b461 	.word	0x3dd0b461
 800bd58:	2e037073 	.word	0x2e037073
 800bd5c:	3ba3198a 	.word	0x3ba3198a
 800bd60:	6dc9c883 	.word	0x6dc9c883
 800bd64:	3fe45f30 	.word	0x3fe45f30
 800bd68:	2e000000 	.word	0x2e000000
 800bd6c:	3ba3198a 	.word	0x3ba3198a
 800bd70:	252049c1 	.word	0x252049c1
 800bd74:	397b839a 	.word	0x397b839a
 800bd78:	3fe921fb 	.word	0x3fe921fb
 800bd7c:	4002d97b 	.word	0x4002d97b
 800bd80:	3ff921fb 	.word	0x3ff921fb
 800bd84:	413921fb 	.word	0x413921fb
 800bd88:	3fe00000 	.word	0x3fe00000
 800bd8c:	0800ce7c 	.word	0x0800ce7c
 800bd90:	7fefffff 	.word	0x7fefffff
 800bd94:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bd98:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800bd9c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bda0:	4630      	mov	r0, r6
 800bda2:	460f      	mov	r7, r1
 800bda4:	f7f4 ff00 	bl	8000ba8 <__aeabi_d2iz>
 800bda8:	f7f4 fbe4 	bl	8000574 <__aeabi_i2d>
 800bdac:	4602      	mov	r2, r0
 800bdae:	460b      	mov	r3, r1
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	4639      	mov	r1, r7
 800bdb4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bdb8:	f7f4 fa8e 	bl	80002d8 <__aeabi_dsub>
 800bdbc:	4b22      	ldr	r3, [pc, #136]	@ (800be48 <__ieee754_rem_pio2+0x3f0>)
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	f7f4 fc42 	bl	8000648 <__aeabi_dmul>
 800bdc4:	460f      	mov	r7, r1
 800bdc6:	4606      	mov	r6, r0
 800bdc8:	f7f4 feee 	bl	8000ba8 <__aeabi_d2iz>
 800bdcc:	f7f4 fbd2 	bl	8000574 <__aeabi_i2d>
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	4630      	mov	r0, r6
 800bdd6:	4639      	mov	r1, r7
 800bdd8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bddc:	f7f4 fa7c 	bl	80002d8 <__aeabi_dsub>
 800bde0:	4b19      	ldr	r3, [pc, #100]	@ (800be48 <__ieee754_rem_pio2+0x3f0>)
 800bde2:	2200      	movs	r2, #0
 800bde4:	f7f4 fc30 	bl	8000648 <__aeabi_dmul>
 800bde8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800bdec:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800bdf0:	f04f 0803 	mov.w	r8, #3
 800bdf4:	2600      	movs	r6, #0
 800bdf6:	2700      	movs	r7, #0
 800bdf8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bdfc:	4632      	mov	r2, r6
 800bdfe:	463b      	mov	r3, r7
 800be00:	46c2      	mov	sl, r8
 800be02:	f108 38ff 	add.w	r8, r8, #4294967295
 800be06:	f7f4 fe87 	bl	8000b18 <__aeabi_dcmpeq>
 800be0a:	2800      	cmp	r0, #0
 800be0c:	d1f4      	bne.n	800bdf8 <__ieee754_rem_pio2+0x3a0>
 800be0e:	4b0f      	ldr	r3, [pc, #60]	@ (800be4c <__ieee754_rem_pio2+0x3f4>)
 800be10:	9301      	str	r3, [sp, #4]
 800be12:	2302      	movs	r3, #2
 800be14:	9300      	str	r3, [sp, #0]
 800be16:	462a      	mov	r2, r5
 800be18:	4653      	mov	r3, sl
 800be1a:	4621      	mov	r1, r4
 800be1c:	a806      	add	r0, sp, #24
 800be1e:	f000 f99b 	bl	800c158 <__kernel_rem_pio2>
 800be22:	9b04      	ldr	r3, [sp, #16]
 800be24:	2b00      	cmp	r3, #0
 800be26:	4605      	mov	r5, r0
 800be28:	f6bf ae53 	bge.w	800bad2 <__ieee754_rem_pio2+0x7a>
 800be2c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800be30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800be34:	e9c4 2300 	strd	r2, r3, [r4]
 800be38:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800be3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800be40:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800be44:	e740      	b.n	800bcc8 <__ieee754_rem_pio2+0x270>
 800be46:	bf00      	nop
 800be48:	41700000 	.word	0x41700000
 800be4c:	0800cefc 	.word	0x0800cefc

0800be50 <fabs>:
 800be50:	ec51 0b10 	vmov	r0, r1, d0
 800be54:	4602      	mov	r2, r0
 800be56:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800be5a:	ec43 2b10 	vmov	d0, r2, r3
 800be5e:	4770      	bx	lr

0800be60 <__ieee754_atan2f>:
 800be60:	ee10 2a90 	vmov	r2, s1
 800be64:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800be68:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800be6c:	b510      	push	{r4, lr}
 800be6e:	eef0 7a40 	vmov.f32	s15, s0
 800be72:	d806      	bhi.n	800be82 <__ieee754_atan2f+0x22>
 800be74:	ee10 0a10 	vmov	r0, s0
 800be78:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800be7c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800be80:	d904      	bls.n	800be8c <__ieee754_atan2f+0x2c>
 800be82:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800be86:	eeb0 0a67 	vmov.f32	s0, s15
 800be8a:	bd10      	pop	{r4, pc}
 800be8c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800be90:	d103      	bne.n	800be9a <__ieee754_atan2f+0x3a>
 800be92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be96:	f000 b883 	b.w	800bfa0 <atanf>
 800be9a:	1794      	asrs	r4, r2, #30
 800be9c:	f004 0402 	and.w	r4, r4, #2
 800bea0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800bea4:	b943      	cbnz	r3, 800beb8 <__ieee754_atan2f+0x58>
 800bea6:	2c02      	cmp	r4, #2
 800bea8:	d05e      	beq.n	800bf68 <__ieee754_atan2f+0x108>
 800beaa:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800bf7c <__ieee754_atan2f+0x11c>
 800beae:	2c03      	cmp	r4, #3
 800beb0:	bf08      	it	eq
 800beb2:	eef0 7a47 	vmoveq.f32	s15, s14
 800beb6:	e7e6      	b.n	800be86 <__ieee754_atan2f+0x26>
 800beb8:	b941      	cbnz	r1, 800becc <__ieee754_atan2f+0x6c>
 800beba:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800bf80 <__ieee754_atan2f+0x120>
 800bebe:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800bf84 <__ieee754_atan2f+0x124>
 800bec2:	2800      	cmp	r0, #0
 800bec4:	bfa8      	it	ge
 800bec6:	eef0 7a47 	vmovge.f32	s15, s14
 800beca:	e7dc      	b.n	800be86 <__ieee754_atan2f+0x26>
 800becc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800bed0:	d110      	bne.n	800bef4 <__ieee754_atan2f+0x94>
 800bed2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bed6:	f104 34ff 	add.w	r4, r4, #4294967295
 800beda:	d107      	bne.n	800beec <__ieee754_atan2f+0x8c>
 800bedc:	2c02      	cmp	r4, #2
 800bede:	d846      	bhi.n	800bf6e <__ieee754_atan2f+0x10e>
 800bee0:	4b29      	ldr	r3, [pc, #164]	@ (800bf88 <__ieee754_atan2f+0x128>)
 800bee2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bee6:	edd3 7a00 	vldr	s15, [r3]
 800beea:	e7cc      	b.n	800be86 <__ieee754_atan2f+0x26>
 800beec:	2c02      	cmp	r4, #2
 800beee:	d841      	bhi.n	800bf74 <__ieee754_atan2f+0x114>
 800bef0:	4b26      	ldr	r3, [pc, #152]	@ (800bf8c <__ieee754_atan2f+0x12c>)
 800bef2:	e7f6      	b.n	800bee2 <__ieee754_atan2f+0x82>
 800bef4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bef8:	d0df      	beq.n	800beba <__ieee754_atan2f+0x5a>
 800befa:	1a5b      	subs	r3, r3, r1
 800befc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800bf00:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800bf04:	da1a      	bge.n	800bf3c <__ieee754_atan2f+0xdc>
 800bf06:	2a00      	cmp	r2, #0
 800bf08:	da01      	bge.n	800bf0e <__ieee754_atan2f+0xae>
 800bf0a:	313c      	adds	r1, #60	@ 0x3c
 800bf0c:	db19      	blt.n	800bf42 <__ieee754_atan2f+0xe2>
 800bf0e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800bf12:	f000 f919 	bl	800c148 <fabsf>
 800bf16:	f000 f843 	bl	800bfa0 <atanf>
 800bf1a:	eef0 7a40 	vmov.f32	s15, s0
 800bf1e:	2c01      	cmp	r4, #1
 800bf20:	d012      	beq.n	800bf48 <__ieee754_atan2f+0xe8>
 800bf22:	2c02      	cmp	r4, #2
 800bf24:	d017      	beq.n	800bf56 <__ieee754_atan2f+0xf6>
 800bf26:	2c00      	cmp	r4, #0
 800bf28:	d0ad      	beq.n	800be86 <__ieee754_atan2f+0x26>
 800bf2a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800bf90 <__ieee754_atan2f+0x130>
 800bf2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf32:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800bf94 <__ieee754_atan2f+0x134>
 800bf36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bf3a:	e7a4      	b.n	800be86 <__ieee754_atan2f+0x26>
 800bf3c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800bf84 <__ieee754_atan2f+0x124>
 800bf40:	e7ed      	b.n	800bf1e <__ieee754_atan2f+0xbe>
 800bf42:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800bf98 <__ieee754_atan2f+0x138>
 800bf46:	e7ea      	b.n	800bf1e <__ieee754_atan2f+0xbe>
 800bf48:	ee17 3a90 	vmov	r3, s15
 800bf4c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bf50:	ee07 3a90 	vmov	s15, r3
 800bf54:	e797      	b.n	800be86 <__ieee754_atan2f+0x26>
 800bf56:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800bf90 <__ieee754_atan2f+0x130>
 800bf5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf5e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800bf94 <__ieee754_atan2f+0x134>
 800bf62:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf66:	e78e      	b.n	800be86 <__ieee754_atan2f+0x26>
 800bf68:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800bf94 <__ieee754_atan2f+0x134>
 800bf6c:	e78b      	b.n	800be86 <__ieee754_atan2f+0x26>
 800bf6e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800bf9c <__ieee754_atan2f+0x13c>
 800bf72:	e788      	b.n	800be86 <__ieee754_atan2f+0x26>
 800bf74:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800bf98 <__ieee754_atan2f+0x138>
 800bf78:	e785      	b.n	800be86 <__ieee754_atan2f+0x26>
 800bf7a:	bf00      	nop
 800bf7c:	c0490fdb 	.word	0xc0490fdb
 800bf80:	bfc90fdb 	.word	0xbfc90fdb
 800bf84:	3fc90fdb 	.word	0x3fc90fdb
 800bf88:	0800d010 	.word	0x0800d010
 800bf8c:	0800d004 	.word	0x0800d004
 800bf90:	33bbbd2e 	.word	0x33bbbd2e
 800bf94:	40490fdb 	.word	0x40490fdb
 800bf98:	00000000 	.word	0x00000000
 800bf9c:	3f490fdb 	.word	0x3f490fdb

0800bfa0 <atanf>:
 800bfa0:	b538      	push	{r3, r4, r5, lr}
 800bfa2:	ee10 5a10 	vmov	r5, s0
 800bfa6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800bfaa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800bfae:	eef0 7a40 	vmov.f32	s15, s0
 800bfb2:	d310      	bcc.n	800bfd6 <atanf+0x36>
 800bfb4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800bfb8:	d904      	bls.n	800bfc4 <atanf+0x24>
 800bfba:	ee70 7a00 	vadd.f32	s15, s0, s0
 800bfbe:	eeb0 0a67 	vmov.f32	s0, s15
 800bfc2:	bd38      	pop	{r3, r4, r5, pc}
 800bfc4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800c0fc <atanf+0x15c>
 800bfc8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800c100 <atanf+0x160>
 800bfcc:	2d00      	cmp	r5, #0
 800bfce:	bfc8      	it	gt
 800bfd0:	eef0 7a47 	vmovgt.f32	s15, s14
 800bfd4:	e7f3      	b.n	800bfbe <atanf+0x1e>
 800bfd6:	4b4b      	ldr	r3, [pc, #300]	@ (800c104 <atanf+0x164>)
 800bfd8:	429c      	cmp	r4, r3
 800bfda:	d810      	bhi.n	800bffe <atanf+0x5e>
 800bfdc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800bfe0:	d20a      	bcs.n	800bff8 <atanf+0x58>
 800bfe2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800c108 <atanf+0x168>
 800bfe6:	ee30 7a07 	vadd.f32	s14, s0, s14
 800bfea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bfee:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800bff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bff6:	dce2      	bgt.n	800bfbe <atanf+0x1e>
 800bff8:	f04f 33ff 	mov.w	r3, #4294967295
 800bffc:	e013      	b.n	800c026 <atanf+0x86>
 800bffe:	f000 f8a3 	bl	800c148 <fabsf>
 800c002:	4b42      	ldr	r3, [pc, #264]	@ (800c10c <atanf+0x16c>)
 800c004:	429c      	cmp	r4, r3
 800c006:	d84f      	bhi.n	800c0a8 <atanf+0x108>
 800c008:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800c00c:	429c      	cmp	r4, r3
 800c00e:	d841      	bhi.n	800c094 <atanf+0xf4>
 800c010:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800c014:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c018:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c01c:	2300      	movs	r3, #0
 800c01e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c022:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c026:	1c5a      	adds	r2, r3, #1
 800c028:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800c02c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800c110 <atanf+0x170>
 800c030:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800c114 <atanf+0x174>
 800c034:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800c118 <atanf+0x178>
 800c038:	ee66 6a06 	vmul.f32	s13, s12, s12
 800c03c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800c040:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800c11c <atanf+0x17c>
 800c044:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c048:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800c120 <atanf+0x180>
 800c04c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c050:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c124 <atanf+0x184>
 800c054:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c058:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c128 <atanf+0x188>
 800c05c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c060:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800c12c <atanf+0x18c>
 800c064:	eea6 5a87 	vfma.f32	s10, s13, s14
 800c068:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c130 <atanf+0x190>
 800c06c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c070:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800c134 <atanf+0x194>
 800c074:	eea7 5a26 	vfma.f32	s10, s14, s13
 800c078:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800c138 <atanf+0x198>
 800c07c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c080:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c084:	eea5 7a86 	vfma.f32	s14, s11, s12
 800c088:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c08c:	d121      	bne.n	800c0d2 <atanf+0x132>
 800c08e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c092:	e794      	b.n	800bfbe <atanf+0x1e>
 800c094:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c098:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c09c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c0a6:	e7be      	b.n	800c026 <atanf+0x86>
 800c0a8:	4b24      	ldr	r3, [pc, #144]	@ (800c13c <atanf+0x19c>)
 800c0aa:	429c      	cmp	r4, r3
 800c0ac:	d80b      	bhi.n	800c0c6 <atanf+0x126>
 800c0ae:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800c0b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c0b6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c0ba:	2302      	movs	r3, #2
 800c0bc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c0c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c0c4:	e7af      	b.n	800c026 <atanf+0x86>
 800c0c6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c0ca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c0ce:	2303      	movs	r3, #3
 800c0d0:	e7a9      	b.n	800c026 <atanf+0x86>
 800c0d2:	4a1b      	ldr	r2, [pc, #108]	@ (800c140 <atanf+0x1a0>)
 800c0d4:	491b      	ldr	r1, [pc, #108]	@ (800c144 <atanf+0x1a4>)
 800c0d6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c0da:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c0de:	edd3 6a00 	vldr	s13, [r3]
 800c0e2:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c0e6:	2d00      	cmp	r5, #0
 800c0e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c0ec:	edd2 7a00 	vldr	s15, [r2]
 800c0f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c0f4:	bfb8      	it	lt
 800c0f6:	eef1 7a67 	vneglt.f32	s15, s15
 800c0fa:	e760      	b.n	800bfbe <atanf+0x1e>
 800c0fc:	bfc90fdb 	.word	0xbfc90fdb
 800c100:	3fc90fdb 	.word	0x3fc90fdb
 800c104:	3edfffff 	.word	0x3edfffff
 800c108:	7149f2ca 	.word	0x7149f2ca
 800c10c:	3f97ffff 	.word	0x3f97ffff
 800c110:	3c8569d7 	.word	0x3c8569d7
 800c114:	3d4bda59 	.word	0x3d4bda59
 800c118:	bd6ef16b 	.word	0xbd6ef16b
 800c11c:	3d886b35 	.word	0x3d886b35
 800c120:	3dba2e6e 	.word	0x3dba2e6e
 800c124:	3e124925 	.word	0x3e124925
 800c128:	3eaaaaab 	.word	0x3eaaaaab
 800c12c:	bd15a221 	.word	0xbd15a221
 800c130:	bd9d8795 	.word	0xbd9d8795
 800c134:	bde38e38 	.word	0xbde38e38
 800c138:	be4ccccd 	.word	0xbe4ccccd
 800c13c:	401bffff 	.word	0x401bffff
 800c140:	0800d02c 	.word	0x0800d02c
 800c144:	0800d01c 	.word	0x0800d01c

0800c148 <fabsf>:
 800c148:	ee10 3a10 	vmov	r3, s0
 800c14c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c150:	ee00 3a10 	vmov	s0, r3
 800c154:	4770      	bx	lr
	...

0800c158 <__kernel_rem_pio2>:
 800c158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c15c:	ed2d 8b02 	vpush	{d8}
 800c160:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c164:	f112 0f14 	cmn.w	r2, #20
 800c168:	9306      	str	r3, [sp, #24]
 800c16a:	9104      	str	r1, [sp, #16]
 800c16c:	4bc2      	ldr	r3, [pc, #776]	@ (800c478 <__kernel_rem_pio2+0x320>)
 800c16e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c170:	9008      	str	r0, [sp, #32]
 800c172:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c176:	9300      	str	r3, [sp, #0]
 800c178:	9b06      	ldr	r3, [sp, #24]
 800c17a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c17e:	bfa8      	it	ge
 800c180:	1ed4      	subge	r4, r2, #3
 800c182:	9305      	str	r3, [sp, #20]
 800c184:	bfb2      	itee	lt
 800c186:	2400      	movlt	r4, #0
 800c188:	2318      	movge	r3, #24
 800c18a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c18e:	f06f 0317 	mvn.w	r3, #23
 800c192:	fb04 3303 	mla	r3, r4, r3, r3
 800c196:	eb03 0b02 	add.w	fp, r3, r2
 800c19a:	9b00      	ldr	r3, [sp, #0]
 800c19c:	9a05      	ldr	r2, [sp, #20]
 800c19e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800c468 <__kernel_rem_pio2+0x310>
 800c1a2:	eb03 0802 	add.w	r8, r3, r2
 800c1a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c1a8:	1aa7      	subs	r7, r4, r2
 800c1aa:	ae20      	add	r6, sp, #128	@ 0x80
 800c1ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c1b0:	2500      	movs	r5, #0
 800c1b2:	4545      	cmp	r5, r8
 800c1b4:	dd12      	ble.n	800c1dc <__kernel_rem_pio2+0x84>
 800c1b6:	9b06      	ldr	r3, [sp, #24]
 800c1b8:	aa20      	add	r2, sp, #128	@ 0x80
 800c1ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c1be:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c1c2:	2700      	movs	r7, #0
 800c1c4:	9b00      	ldr	r3, [sp, #0]
 800c1c6:	429f      	cmp	r7, r3
 800c1c8:	dc2e      	bgt.n	800c228 <__kernel_rem_pio2+0xd0>
 800c1ca:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800c468 <__kernel_rem_pio2+0x310>
 800c1ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c1d2:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c1d6:	46a8      	mov	r8, r5
 800c1d8:	2600      	movs	r6, #0
 800c1da:	e01b      	b.n	800c214 <__kernel_rem_pio2+0xbc>
 800c1dc:	42ef      	cmn	r7, r5
 800c1de:	d407      	bmi.n	800c1f0 <__kernel_rem_pio2+0x98>
 800c1e0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c1e4:	f7f4 f9c6 	bl	8000574 <__aeabi_i2d>
 800c1e8:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c1ec:	3501      	adds	r5, #1
 800c1ee:	e7e0      	b.n	800c1b2 <__kernel_rem_pio2+0x5a>
 800c1f0:	ec51 0b18 	vmov	r0, r1, d8
 800c1f4:	e7f8      	b.n	800c1e8 <__kernel_rem_pio2+0x90>
 800c1f6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800c1fa:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c1fe:	f7f4 fa23 	bl	8000648 <__aeabi_dmul>
 800c202:	4602      	mov	r2, r0
 800c204:	460b      	mov	r3, r1
 800c206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c20a:	f7f4 f867 	bl	80002dc <__adddf3>
 800c20e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c212:	3601      	adds	r6, #1
 800c214:	9b05      	ldr	r3, [sp, #20]
 800c216:	429e      	cmp	r6, r3
 800c218:	dded      	ble.n	800c1f6 <__kernel_rem_pio2+0x9e>
 800c21a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c21e:	3701      	adds	r7, #1
 800c220:	ecaa 7b02 	vstmia	sl!, {d7}
 800c224:	3508      	adds	r5, #8
 800c226:	e7cd      	b.n	800c1c4 <__kernel_rem_pio2+0x6c>
 800c228:	9b00      	ldr	r3, [sp, #0]
 800c22a:	f8dd 8000 	ldr.w	r8, [sp]
 800c22e:	aa0c      	add	r2, sp, #48	@ 0x30
 800c230:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c234:	930a      	str	r3, [sp, #40]	@ 0x28
 800c236:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c238:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c23c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c23e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c242:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c244:	ab98      	add	r3, sp, #608	@ 0x260
 800c246:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c24a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c24e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c252:	ac0c      	add	r4, sp, #48	@ 0x30
 800c254:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c256:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c25a:	46a1      	mov	r9, r4
 800c25c:	46c2      	mov	sl, r8
 800c25e:	f1ba 0f00 	cmp.w	sl, #0
 800c262:	dc77      	bgt.n	800c354 <__kernel_rem_pio2+0x1fc>
 800c264:	4658      	mov	r0, fp
 800c266:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c26a:	f000 fac5 	bl	800c7f8 <scalbn>
 800c26e:	ec57 6b10 	vmov	r6, r7, d0
 800c272:	2200      	movs	r2, #0
 800c274:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c278:	4630      	mov	r0, r6
 800c27a:	4639      	mov	r1, r7
 800c27c:	f7f4 f9e4 	bl	8000648 <__aeabi_dmul>
 800c280:	ec41 0b10 	vmov	d0, r0, r1
 800c284:	f000 fb34 	bl	800c8f0 <floor>
 800c288:	4b7c      	ldr	r3, [pc, #496]	@ (800c47c <__kernel_rem_pio2+0x324>)
 800c28a:	ec51 0b10 	vmov	r0, r1, d0
 800c28e:	2200      	movs	r2, #0
 800c290:	f7f4 f9da 	bl	8000648 <__aeabi_dmul>
 800c294:	4602      	mov	r2, r0
 800c296:	460b      	mov	r3, r1
 800c298:	4630      	mov	r0, r6
 800c29a:	4639      	mov	r1, r7
 800c29c:	f7f4 f81c 	bl	80002d8 <__aeabi_dsub>
 800c2a0:	460f      	mov	r7, r1
 800c2a2:	4606      	mov	r6, r0
 800c2a4:	f7f4 fc80 	bl	8000ba8 <__aeabi_d2iz>
 800c2a8:	9002      	str	r0, [sp, #8]
 800c2aa:	f7f4 f963 	bl	8000574 <__aeabi_i2d>
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	4630      	mov	r0, r6
 800c2b4:	4639      	mov	r1, r7
 800c2b6:	f7f4 f80f 	bl	80002d8 <__aeabi_dsub>
 800c2ba:	f1bb 0f00 	cmp.w	fp, #0
 800c2be:	4606      	mov	r6, r0
 800c2c0:	460f      	mov	r7, r1
 800c2c2:	dd6c      	ble.n	800c39e <__kernel_rem_pio2+0x246>
 800c2c4:	f108 31ff 	add.w	r1, r8, #4294967295
 800c2c8:	ab0c      	add	r3, sp, #48	@ 0x30
 800c2ca:	9d02      	ldr	r5, [sp, #8]
 800c2cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2d0:	f1cb 0018 	rsb	r0, fp, #24
 800c2d4:	fa43 f200 	asr.w	r2, r3, r0
 800c2d8:	4415      	add	r5, r2
 800c2da:	4082      	lsls	r2, r0
 800c2dc:	1a9b      	subs	r3, r3, r2
 800c2de:	aa0c      	add	r2, sp, #48	@ 0x30
 800c2e0:	9502      	str	r5, [sp, #8]
 800c2e2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c2e6:	f1cb 0217 	rsb	r2, fp, #23
 800c2ea:	fa43 f902 	asr.w	r9, r3, r2
 800c2ee:	f1b9 0f00 	cmp.w	r9, #0
 800c2f2:	dd64      	ble.n	800c3be <__kernel_rem_pio2+0x266>
 800c2f4:	9b02      	ldr	r3, [sp, #8]
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	3301      	adds	r3, #1
 800c2fa:	9302      	str	r3, [sp, #8]
 800c2fc:	4615      	mov	r5, r2
 800c2fe:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c302:	4590      	cmp	r8, r2
 800c304:	f300 80a1 	bgt.w	800c44a <__kernel_rem_pio2+0x2f2>
 800c308:	f1bb 0f00 	cmp.w	fp, #0
 800c30c:	dd07      	ble.n	800c31e <__kernel_rem_pio2+0x1c6>
 800c30e:	f1bb 0f01 	cmp.w	fp, #1
 800c312:	f000 80c1 	beq.w	800c498 <__kernel_rem_pio2+0x340>
 800c316:	f1bb 0f02 	cmp.w	fp, #2
 800c31a:	f000 80c8 	beq.w	800c4ae <__kernel_rem_pio2+0x356>
 800c31e:	f1b9 0f02 	cmp.w	r9, #2
 800c322:	d14c      	bne.n	800c3be <__kernel_rem_pio2+0x266>
 800c324:	4632      	mov	r2, r6
 800c326:	463b      	mov	r3, r7
 800c328:	4955      	ldr	r1, [pc, #340]	@ (800c480 <__kernel_rem_pio2+0x328>)
 800c32a:	2000      	movs	r0, #0
 800c32c:	f7f3 ffd4 	bl	80002d8 <__aeabi_dsub>
 800c330:	4606      	mov	r6, r0
 800c332:	460f      	mov	r7, r1
 800c334:	2d00      	cmp	r5, #0
 800c336:	d042      	beq.n	800c3be <__kernel_rem_pio2+0x266>
 800c338:	4658      	mov	r0, fp
 800c33a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800c470 <__kernel_rem_pio2+0x318>
 800c33e:	f000 fa5b 	bl	800c7f8 <scalbn>
 800c342:	4630      	mov	r0, r6
 800c344:	4639      	mov	r1, r7
 800c346:	ec53 2b10 	vmov	r2, r3, d0
 800c34a:	f7f3 ffc5 	bl	80002d8 <__aeabi_dsub>
 800c34e:	4606      	mov	r6, r0
 800c350:	460f      	mov	r7, r1
 800c352:	e034      	b.n	800c3be <__kernel_rem_pio2+0x266>
 800c354:	4b4b      	ldr	r3, [pc, #300]	@ (800c484 <__kernel_rem_pio2+0x32c>)
 800c356:	2200      	movs	r2, #0
 800c358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c35c:	f7f4 f974 	bl	8000648 <__aeabi_dmul>
 800c360:	f7f4 fc22 	bl	8000ba8 <__aeabi_d2iz>
 800c364:	f7f4 f906 	bl	8000574 <__aeabi_i2d>
 800c368:	4b47      	ldr	r3, [pc, #284]	@ (800c488 <__kernel_rem_pio2+0x330>)
 800c36a:	2200      	movs	r2, #0
 800c36c:	4606      	mov	r6, r0
 800c36e:	460f      	mov	r7, r1
 800c370:	f7f4 f96a 	bl	8000648 <__aeabi_dmul>
 800c374:	4602      	mov	r2, r0
 800c376:	460b      	mov	r3, r1
 800c378:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c37c:	f7f3 ffac 	bl	80002d8 <__aeabi_dsub>
 800c380:	f7f4 fc12 	bl	8000ba8 <__aeabi_d2iz>
 800c384:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c388:	f849 0b04 	str.w	r0, [r9], #4
 800c38c:	4639      	mov	r1, r7
 800c38e:	4630      	mov	r0, r6
 800c390:	f7f3 ffa4 	bl	80002dc <__adddf3>
 800c394:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c398:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c39c:	e75f      	b.n	800c25e <__kernel_rem_pio2+0x106>
 800c39e:	d107      	bne.n	800c3b0 <__kernel_rem_pio2+0x258>
 800c3a0:	f108 33ff 	add.w	r3, r8, #4294967295
 800c3a4:	aa0c      	add	r2, sp, #48	@ 0x30
 800c3a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c3aa:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c3ae:	e79e      	b.n	800c2ee <__kernel_rem_pio2+0x196>
 800c3b0:	4b36      	ldr	r3, [pc, #216]	@ (800c48c <__kernel_rem_pio2+0x334>)
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	f7f4 fbce 	bl	8000b54 <__aeabi_dcmpge>
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	d143      	bne.n	800c444 <__kernel_rem_pio2+0x2ec>
 800c3bc:	4681      	mov	r9, r0
 800c3be:	2200      	movs	r2, #0
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	4630      	mov	r0, r6
 800c3c4:	4639      	mov	r1, r7
 800c3c6:	f7f4 fba7 	bl	8000b18 <__aeabi_dcmpeq>
 800c3ca:	2800      	cmp	r0, #0
 800c3cc:	f000 80c1 	beq.w	800c552 <__kernel_rem_pio2+0x3fa>
 800c3d0:	f108 33ff 	add.w	r3, r8, #4294967295
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	9900      	ldr	r1, [sp, #0]
 800c3d8:	428b      	cmp	r3, r1
 800c3da:	da70      	bge.n	800c4be <__kernel_rem_pio2+0x366>
 800c3dc:	2a00      	cmp	r2, #0
 800c3de:	f000 808b 	beq.w	800c4f8 <__kernel_rem_pio2+0x3a0>
 800c3e2:	f108 38ff 	add.w	r8, r8, #4294967295
 800c3e6:	ab0c      	add	r3, sp, #48	@ 0x30
 800c3e8:	f1ab 0b18 	sub.w	fp, fp, #24
 800c3ec:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d0f6      	beq.n	800c3e2 <__kernel_rem_pio2+0x28a>
 800c3f4:	4658      	mov	r0, fp
 800c3f6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800c470 <__kernel_rem_pio2+0x318>
 800c3fa:	f000 f9fd 	bl	800c7f8 <scalbn>
 800c3fe:	f108 0301 	add.w	r3, r8, #1
 800c402:	00da      	lsls	r2, r3, #3
 800c404:	9205      	str	r2, [sp, #20]
 800c406:	ec55 4b10 	vmov	r4, r5, d0
 800c40a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c40c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800c484 <__kernel_rem_pio2+0x32c>
 800c410:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c414:	4646      	mov	r6, r8
 800c416:	f04f 0a00 	mov.w	sl, #0
 800c41a:	2e00      	cmp	r6, #0
 800c41c:	f280 80d1 	bge.w	800c5c2 <__kernel_rem_pio2+0x46a>
 800c420:	4644      	mov	r4, r8
 800c422:	2c00      	cmp	r4, #0
 800c424:	f2c0 80ff 	blt.w	800c626 <__kernel_rem_pio2+0x4ce>
 800c428:	4b19      	ldr	r3, [pc, #100]	@ (800c490 <__kernel_rem_pio2+0x338>)
 800c42a:	461f      	mov	r7, r3
 800c42c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c42e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c432:	9306      	str	r3, [sp, #24]
 800c434:	f04f 0a00 	mov.w	sl, #0
 800c438:	f04f 0b00 	mov.w	fp, #0
 800c43c:	2600      	movs	r6, #0
 800c43e:	eba8 0504 	sub.w	r5, r8, r4
 800c442:	e0e4      	b.n	800c60e <__kernel_rem_pio2+0x4b6>
 800c444:	f04f 0902 	mov.w	r9, #2
 800c448:	e754      	b.n	800c2f4 <__kernel_rem_pio2+0x19c>
 800c44a:	f854 3b04 	ldr.w	r3, [r4], #4
 800c44e:	bb0d      	cbnz	r5, 800c494 <__kernel_rem_pio2+0x33c>
 800c450:	b123      	cbz	r3, 800c45c <__kernel_rem_pio2+0x304>
 800c452:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c456:	f844 3c04 	str.w	r3, [r4, #-4]
 800c45a:	2301      	movs	r3, #1
 800c45c:	3201      	adds	r2, #1
 800c45e:	461d      	mov	r5, r3
 800c460:	e74f      	b.n	800c302 <__kernel_rem_pio2+0x1aa>
 800c462:	bf00      	nop
 800c464:	f3af 8000 	nop.w
	...
 800c474:	3ff00000 	.word	0x3ff00000
 800c478:	0800d080 	.word	0x0800d080
 800c47c:	40200000 	.word	0x40200000
 800c480:	3ff00000 	.word	0x3ff00000
 800c484:	3e700000 	.word	0x3e700000
 800c488:	41700000 	.word	0x41700000
 800c48c:	3fe00000 	.word	0x3fe00000
 800c490:	0800d040 	.word	0x0800d040
 800c494:	1acb      	subs	r3, r1, r3
 800c496:	e7de      	b.n	800c456 <__kernel_rem_pio2+0x2fe>
 800c498:	f108 32ff 	add.w	r2, r8, #4294967295
 800c49c:	ab0c      	add	r3, sp, #48	@ 0x30
 800c49e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4a2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c4a6:	a90c      	add	r1, sp, #48	@ 0x30
 800c4a8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c4ac:	e737      	b.n	800c31e <__kernel_rem_pio2+0x1c6>
 800c4ae:	f108 32ff 	add.w	r2, r8, #4294967295
 800c4b2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c4b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4b8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c4bc:	e7f3      	b.n	800c4a6 <__kernel_rem_pio2+0x34e>
 800c4be:	a90c      	add	r1, sp, #48	@ 0x30
 800c4c0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c4c4:	3b01      	subs	r3, #1
 800c4c6:	430a      	orrs	r2, r1
 800c4c8:	e785      	b.n	800c3d6 <__kernel_rem_pio2+0x27e>
 800c4ca:	3401      	adds	r4, #1
 800c4cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c4d0:	2a00      	cmp	r2, #0
 800c4d2:	d0fa      	beq.n	800c4ca <__kernel_rem_pio2+0x372>
 800c4d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c4da:	eb0d 0503 	add.w	r5, sp, r3
 800c4de:	9b06      	ldr	r3, [sp, #24]
 800c4e0:	aa20      	add	r2, sp, #128	@ 0x80
 800c4e2:	4443      	add	r3, r8
 800c4e4:	f108 0701 	add.w	r7, r8, #1
 800c4e8:	3d98      	subs	r5, #152	@ 0x98
 800c4ea:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c4ee:	4444      	add	r4, r8
 800c4f0:	42bc      	cmp	r4, r7
 800c4f2:	da04      	bge.n	800c4fe <__kernel_rem_pio2+0x3a6>
 800c4f4:	46a0      	mov	r8, r4
 800c4f6:	e6a2      	b.n	800c23e <__kernel_rem_pio2+0xe6>
 800c4f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4fa:	2401      	movs	r4, #1
 800c4fc:	e7e6      	b.n	800c4cc <__kernel_rem_pio2+0x374>
 800c4fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c500:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c504:	f7f4 f836 	bl	8000574 <__aeabi_i2d>
 800c508:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800c7c8 <__kernel_rem_pio2+0x670>
 800c50c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c510:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c514:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c518:	46b2      	mov	sl, r6
 800c51a:	f04f 0800 	mov.w	r8, #0
 800c51e:	9b05      	ldr	r3, [sp, #20]
 800c520:	4598      	cmp	r8, r3
 800c522:	dd05      	ble.n	800c530 <__kernel_rem_pio2+0x3d8>
 800c524:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c528:	3701      	adds	r7, #1
 800c52a:	eca5 7b02 	vstmia	r5!, {d7}
 800c52e:	e7df      	b.n	800c4f0 <__kernel_rem_pio2+0x398>
 800c530:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c534:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c538:	f7f4 f886 	bl	8000648 <__aeabi_dmul>
 800c53c:	4602      	mov	r2, r0
 800c53e:	460b      	mov	r3, r1
 800c540:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c544:	f7f3 feca 	bl	80002dc <__adddf3>
 800c548:	f108 0801 	add.w	r8, r8, #1
 800c54c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c550:	e7e5      	b.n	800c51e <__kernel_rem_pio2+0x3c6>
 800c552:	f1cb 0000 	rsb	r0, fp, #0
 800c556:	ec47 6b10 	vmov	d0, r6, r7
 800c55a:	f000 f94d 	bl	800c7f8 <scalbn>
 800c55e:	ec55 4b10 	vmov	r4, r5, d0
 800c562:	4b9b      	ldr	r3, [pc, #620]	@ (800c7d0 <__kernel_rem_pio2+0x678>)
 800c564:	2200      	movs	r2, #0
 800c566:	4620      	mov	r0, r4
 800c568:	4629      	mov	r1, r5
 800c56a:	f7f4 faf3 	bl	8000b54 <__aeabi_dcmpge>
 800c56e:	b300      	cbz	r0, 800c5b2 <__kernel_rem_pio2+0x45a>
 800c570:	4b98      	ldr	r3, [pc, #608]	@ (800c7d4 <__kernel_rem_pio2+0x67c>)
 800c572:	2200      	movs	r2, #0
 800c574:	4620      	mov	r0, r4
 800c576:	4629      	mov	r1, r5
 800c578:	f7f4 f866 	bl	8000648 <__aeabi_dmul>
 800c57c:	f7f4 fb14 	bl	8000ba8 <__aeabi_d2iz>
 800c580:	4606      	mov	r6, r0
 800c582:	f7f3 fff7 	bl	8000574 <__aeabi_i2d>
 800c586:	4b92      	ldr	r3, [pc, #584]	@ (800c7d0 <__kernel_rem_pio2+0x678>)
 800c588:	2200      	movs	r2, #0
 800c58a:	f7f4 f85d 	bl	8000648 <__aeabi_dmul>
 800c58e:	460b      	mov	r3, r1
 800c590:	4602      	mov	r2, r0
 800c592:	4629      	mov	r1, r5
 800c594:	4620      	mov	r0, r4
 800c596:	f7f3 fe9f 	bl	80002d8 <__aeabi_dsub>
 800c59a:	f7f4 fb05 	bl	8000ba8 <__aeabi_d2iz>
 800c59e:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5a0:	f10b 0b18 	add.w	fp, fp, #24
 800c5a4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c5a8:	f108 0801 	add.w	r8, r8, #1
 800c5ac:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c5b0:	e720      	b.n	800c3f4 <__kernel_rem_pio2+0x29c>
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	4629      	mov	r1, r5
 800c5b6:	f7f4 faf7 	bl	8000ba8 <__aeabi_d2iz>
 800c5ba:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5bc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c5c0:	e718      	b.n	800c3f4 <__kernel_rem_pio2+0x29c>
 800c5c2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5c4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c5c8:	f7f3 ffd4 	bl	8000574 <__aeabi_i2d>
 800c5cc:	4622      	mov	r2, r4
 800c5ce:	462b      	mov	r3, r5
 800c5d0:	f7f4 f83a 	bl	8000648 <__aeabi_dmul>
 800c5d4:	4652      	mov	r2, sl
 800c5d6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c5da:	465b      	mov	r3, fp
 800c5dc:	4620      	mov	r0, r4
 800c5de:	4629      	mov	r1, r5
 800c5e0:	f7f4 f832 	bl	8000648 <__aeabi_dmul>
 800c5e4:	3e01      	subs	r6, #1
 800c5e6:	4604      	mov	r4, r0
 800c5e8:	460d      	mov	r5, r1
 800c5ea:	e716      	b.n	800c41a <__kernel_rem_pio2+0x2c2>
 800c5ec:	9906      	ldr	r1, [sp, #24]
 800c5ee:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c5f2:	9106      	str	r1, [sp, #24]
 800c5f4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c5f8:	f7f4 f826 	bl	8000648 <__aeabi_dmul>
 800c5fc:	4602      	mov	r2, r0
 800c5fe:	460b      	mov	r3, r1
 800c600:	4650      	mov	r0, sl
 800c602:	4659      	mov	r1, fp
 800c604:	f7f3 fe6a 	bl	80002dc <__adddf3>
 800c608:	3601      	adds	r6, #1
 800c60a:	4682      	mov	sl, r0
 800c60c:	468b      	mov	fp, r1
 800c60e:	9b00      	ldr	r3, [sp, #0]
 800c610:	429e      	cmp	r6, r3
 800c612:	dc01      	bgt.n	800c618 <__kernel_rem_pio2+0x4c0>
 800c614:	42ae      	cmp	r6, r5
 800c616:	dde9      	ble.n	800c5ec <__kernel_rem_pio2+0x494>
 800c618:	ab48      	add	r3, sp, #288	@ 0x120
 800c61a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c61e:	e9c5 ab00 	strd	sl, fp, [r5]
 800c622:	3c01      	subs	r4, #1
 800c624:	e6fd      	b.n	800c422 <__kernel_rem_pio2+0x2ca>
 800c626:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c628:	2b02      	cmp	r3, #2
 800c62a:	dc0b      	bgt.n	800c644 <__kernel_rem_pio2+0x4ec>
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	dc35      	bgt.n	800c69c <__kernel_rem_pio2+0x544>
 800c630:	d059      	beq.n	800c6e6 <__kernel_rem_pio2+0x58e>
 800c632:	9b02      	ldr	r3, [sp, #8]
 800c634:	f003 0007 	and.w	r0, r3, #7
 800c638:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c63c:	ecbd 8b02 	vpop	{d8}
 800c640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c644:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c646:	2b03      	cmp	r3, #3
 800c648:	d1f3      	bne.n	800c632 <__kernel_rem_pio2+0x4da>
 800c64a:	9b05      	ldr	r3, [sp, #20]
 800c64c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c650:	eb0d 0403 	add.w	r4, sp, r3
 800c654:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c658:	4625      	mov	r5, r4
 800c65a:	46c2      	mov	sl, r8
 800c65c:	f1ba 0f00 	cmp.w	sl, #0
 800c660:	dc69      	bgt.n	800c736 <__kernel_rem_pio2+0x5de>
 800c662:	4645      	mov	r5, r8
 800c664:	2d01      	cmp	r5, #1
 800c666:	f300 8087 	bgt.w	800c778 <__kernel_rem_pio2+0x620>
 800c66a:	9c05      	ldr	r4, [sp, #20]
 800c66c:	ab48      	add	r3, sp, #288	@ 0x120
 800c66e:	441c      	add	r4, r3
 800c670:	2000      	movs	r0, #0
 800c672:	2100      	movs	r1, #0
 800c674:	f1b8 0f01 	cmp.w	r8, #1
 800c678:	f300 809c 	bgt.w	800c7b4 <__kernel_rem_pio2+0x65c>
 800c67c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800c680:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800c684:	f1b9 0f00 	cmp.w	r9, #0
 800c688:	f040 80a6 	bne.w	800c7d8 <__kernel_rem_pio2+0x680>
 800c68c:	9b04      	ldr	r3, [sp, #16]
 800c68e:	e9c3 5600 	strd	r5, r6, [r3]
 800c692:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c696:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c69a:	e7ca      	b.n	800c632 <__kernel_rem_pio2+0x4da>
 800c69c:	9d05      	ldr	r5, [sp, #20]
 800c69e:	ab48      	add	r3, sp, #288	@ 0x120
 800c6a0:	441d      	add	r5, r3
 800c6a2:	4644      	mov	r4, r8
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	2100      	movs	r1, #0
 800c6a8:	2c00      	cmp	r4, #0
 800c6aa:	da35      	bge.n	800c718 <__kernel_rem_pio2+0x5c0>
 800c6ac:	f1b9 0f00 	cmp.w	r9, #0
 800c6b0:	d038      	beq.n	800c724 <__kernel_rem_pio2+0x5cc>
 800c6b2:	4602      	mov	r2, r0
 800c6b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c6b8:	9c04      	ldr	r4, [sp, #16]
 800c6ba:	e9c4 2300 	strd	r2, r3, [r4]
 800c6be:	4602      	mov	r2, r0
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c6c6:	f7f3 fe07 	bl	80002d8 <__aeabi_dsub>
 800c6ca:	ad4a      	add	r5, sp, #296	@ 0x128
 800c6cc:	2401      	movs	r4, #1
 800c6ce:	45a0      	cmp	r8, r4
 800c6d0:	da2b      	bge.n	800c72a <__kernel_rem_pio2+0x5d2>
 800c6d2:	f1b9 0f00 	cmp.w	r9, #0
 800c6d6:	d002      	beq.n	800c6de <__kernel_rem_pio2+0x586>
 800c6d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c6dc:	4619      	mov	r1, r3
 800c6de:	9b04      	ldr	r3, [sp, #16]
 800c6e0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c6e4:	e7a5      	b.n	800c632 <__kernel_rem_pio2+0x4da>
 800c6e6:	9c05      	ldr	r4, [sp, #20]
 800c6e8:	ab48      	add	r3, sp, #288	@ 0x120
 800c6ea:	441c      	add	r4, r3
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	2100      	movs	r1, #0
 800c6f0:	f1b8 0f00 	cmp.w	r8, #0
 800c6f4:	da09      	bge.n	800c70a <__kernel_rem_pio2+0x5b2>
 800c6f6:	f1b9 0f00 	cmp.w	r9, #0
 800c6fa:	d002      	beq.n	800c702 <__kernel_rem_pio2+0x5aa>
 800c6fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c700:	4619      	mov	r1, r3
 800c702:	9b04      	ldr	r3, [sp, #16]
 800c704:	e9c3 0100 	strd	r0, r1, [r3]
 800c708:	e793      	b.n	800c632 <__kernel_rem_pio2+0x4da>
 800c70a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c70e:	f7f3 fde5 	bl	80002dc <__adddf3>
 800c712:	f108 38ff 	add.w	r8, r8, #4294967295
 800c716:	e7eb      	b.n	800c6f0 <__kernel_rem_pio2+0x598>
 800c718:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c71c:	f7f3 fdde 	bl	80002dc <__adddf3>
 800c720:	3c01      	subs	r4, #1
 800c722:	e7c1      	b.n	800c6a8 <__kernel_rem_pio2+0x550>
 800c724:	4602      	mov	r2, r0
 800c726:	460b      	mov	r3, r1
 800c728:	e7c6      	b.n	800c6b8 <__kernel_rem_pio2+0x560>
 800c72a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c72e:	f7f3 fdd5 	bl	80002dc <__adddf3>
 800c732:	3401      	adds	r4, #1
 800c734:	e7cb      	b.n	800c6ce <__kernel_rem_pio2+0x576>
 800c736:	ed35 7b02 	vldmdb	r5!, {d7}
 800c73a:	ed8d 7b00 	vstr	d7, [sp]
 800c73e:	ed95 7b02 	vldr	d7, [r5, #8]
 800c742:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c746:	ec53 2b17 	vmov	r2, r3, d7
 800c74a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c74e:	f7f3 fdc5 	bl	80002dc <__adddf3>
 800c752:	4602      	mov	r2, r0
 800c754:	460b      	mov	r3, r1
 800c756:	4606      	mov	r6, r0
 800c758:	460f      	mov	r7, r1
 800c75a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c75e:	f7f3 fdbb 	bl	80002d8 <__aeabi_dsub>
 800c762:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c766:	f7f3 fdb9 	bl	80002dc <__adddf3>
 800c76a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c76e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c772:	e9c5 6700 	strd	r6, r7, [r5]
 800c776:	e771      	b.n	800c65c <__kernel_rem_pio2+0x504>
 800c778:	ed34 7b02 	vldmdb	r4!, {d7}
 800c77c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c780:	ec51 0b17 	vmov	r0, r1, d7
 800c784:	4652      	mov	r2, sl
 800c786:	465b      	mov	r3, fp
 800c788:	ed8d 7b00 	vstr	d7, [sp]
 800c78c:	f7f3 fda6 	bl	80002dc <__adddf3>
 800c790:	4602      	mov	r2, r0
 800c792:	460b      	mov	r3, r1
 800c794:	4606      	mov	r6, r0
 800c796:	460f      	mov	r7, r1
 800c798:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c79c:	f7f3 fd9c 	bl	80002d8 <__aeabi_dsub>
 800c7a0:	4652      	mov	r2, sl
 800c7a2:	465b      	mov	r3, fp
 800c7a4:	f7f3 fd9a 	bl	80002dc <__adddf3>
 800c7a8:	3d01      	subs	r5, #1
 800c7aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c7ae:	e9c4 6700 	strd	r6, r7, [r4]
 800c7b2:	e757      	b.n	800c664 <__kernel_rem_pio2+0x50c>
 800c7b4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c7b8:	f7f3 fd90 	bl	80002dc <__adddf3>
 800c7bc:	f108 38ff 	add.w	r8, r8, #4294967295
 800c7c0:	e758      	b.n	800c674 <__kernel_rem_pio2+0x51c>
 800c7c2:	bf00      	nop
 800c7c4:	f3af 8000 	nop.w
	...
 800c7d0:	41700000 	.word	0x41700000
 800c7d4:	3e700000 	.word	0x3e700000
 800c7d8:	9b04      	ldr	r3, [sp, #16]
 800c7da:	9a04      	ldr	r2, [sp, #16]
 800c7dc:	601d      	str	r5, [r3, #0]
 800c7de:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800c7e2:	605c      	str	r4, [r3, #4]
 800c7e4:	609f      	str	r7, [r3, #8]
 800c7e6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800c7ea:	60d3      	str	r3, [r2, #12]
 800c7ec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c7f0:	6110      	str	r0, [r2, #16]
 800c7f2:	6153      	str	r3, [r2, #20]
 800c7f4:	e71d      	b.n	800c632 <__kernel_rem_pio2+0x4da>
 800c7f6:	bf00      	nop

0800c7f8 <scalbn>:
 800c7f8:	b570      	push	{r4, r5, r6, lr}
 800c7fa:	ec55 4b10 	vmov	r4, r5, d0
 800c7fe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c802:	4606      	mov	r6, r0
 800c804:	462b      	mov	r3, r5
 800c806:	b991      	cbnz	r1, 800c82e <scalbn+0x36>
 800c808:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c80c:	4323      	orrs	r3, r4
 800c80e:	d03b      	beq.n	800c888 <scalbn+0x90>
 800c810:	4b33      	ldr	r3, [pc, #204]	@ (800c8e0 <scalbn+0xe8>)
 800c812:	4620      	mov	r0, r4
 800c814:	4629      	mov	r1, r5
 800c816:	2200      	movs	r2, #0
 800c818:	f7f3 ff16 	bl	8000648 <__aeabi_dmul>
 800c81c:	4b31      	ldr	r3, [pc, #196]	@ (800c8e4 <scalbn+0xec>)
 800c81e:	429e      	cmp	r6, r3
 800c820:	4604      	mov	r4, r0
 800c822:	460d      	mov	r5, r1
 800c824:	da0f      	bge.n	800c846 <scalbn+0x4e>
 800c826:	a326      	add	r3, pc, #152	@ (adr r3, 800c8c0 <scalbn+0xc8>)
 800c828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c82c:	e01e      	b.n	800c86c <scalbn+0x74>
 800c82e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c832:	4291      	cmp	r1, r2
 800c834:	d10b      	bne.n	800c84e <scalbn+0x56>
 800c836:	4622      	mov	r2, r4
 800c838:	4620      	mov	r0, r4
 800c83a:	4629      	mov	r1, r5
 800c83c:	f7f3 fd4e 	bl	80002dc <__adddf3>
 800c840:	4604      	mov	r4, r0
 800c842:	460d      	mov	r5, r1
 800c844:	e020      	b.n	800c888 <scalbn+0x90>
 800c846:	460b      	mov	r3, r1
 800c848:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c84c:	3936      	subs	r1, #54	@ 0x36
 800c84e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c852:	4296      	cmp	r6, r2
 800c854:	dd0d      	ble.n	800c872 <scalbn+0x7a>
 800c856:	2d00      	cmp	r5, #0
 800c858:	a11b      	add	r1, pc, #108	@ (adr r1, 800c8c8 <scalbn+0xd0>)
 800c85a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c85e:	da02      	bge.n	800c866 <scalbn+0x6e>
 800c860:	a11b      	add	r1, pc, #108	@ (adr r1, 800c8d0 <scalbn+0xd8>)
 800c862:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c866:	a318      	add	r3, pc, #96	@ (adr r3, 800c8c8 <scalbn+0xd0>)
 800c868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86c:	f7f3 feec 	bl	8000648 <__aeabi_dmul>
 800c870:	e7e6      	b.n	800c840 <scalbn+0x48>
 800c872:	1872      	adds	r2, r6, r1
 800c874:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c878:	428a      	cmp	r2, r1
 800c87a:	dcec      	bgt.n	800c856 <scalbn+0x5e>
 800c87c:	2a00      	cmp	r2, #0
 800c87e:	dd06      	ble.n	800c88e <scalbn+0x96>
 800c880:	f36f 531e 	bfc	r3, #20, #11
 800c884:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c888:	ec45 4b10 	vmov	d0, r4, r5
 800c88c:	bd70      	pop	{r4, r5, r6, pc}
 800c88e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c892:	da08      	bge.n	800c8a6 <scalbn+0xae>
 800c894:	2d00      	cmp	r5, #0
 800c896:	a10a      	add	r1, pc, #40	@ (adr r1, 800c8c0 <scalbn+0xc8>)
 800c898:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c89c:	dac3      	bge.n	800c826 <scalbn+0x2e>
 800c89e:	a10e      	add	r1, pc, #56	@ (adr r1, 800c8d8 <scalbn+0xe0>)
 800c8a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8a4:	e7bf      	b.n	800c826 <scalbn+0x2e>
 800c8a6:	3236      	adds	r2, #54	@ 0x36
 800c8a8:	f36f 531e 	bfc	r3, #20, #11
 800c8ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c8e8 <scalbn+0xf0>)
 800c8b4:	4629      	mov	r1, r5
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	e7d8      	b.n	800c86c <scalbn+0x74>
 800c8ba:	bf00      	nop
 800c8bc:	f3af 8000 	nop.w
 800c8c0:	c2f8f359 	.word	0xc2f8f359
 800c8c4:	01a56e1f 	.word	0x01a56e1f
 800c8c8:	8800759c 	.word	0x8800759c
 800c8cc:	7e37e43c 	.word	0x7e37e43c
 800c8d0:	8800759c 	.word	0x8800759c
 800c8d4:	fe37e43c 	.word	0xfe37e43c
 800c8d8:	c2f8f359 	.word	0xc2f8f359
 800c8dc:	81a56e1f 	.word	0x81a56e1f
 800c8e0:	43500000 	.word	0x43500000
 800c8e4:	ffff3cb0 	.word	0xffff3cb0
 800c8e8:	3c900000 	.word	0x3c900000
 800c8ec:	00000000 	.word	0x00000000

0800c8f0 <floor>:
 800c8f0:	ec51 0b10 	vmov	r0, r1, d0
 800c8f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8fc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c900:	2e13      	cmp	r6, #19
 800c902:	460c      	mov	r4, r1
 800c904:	4605      	mov	r5, r0
 800c906:	4680      	mov	r8, r0
 800c908:	dc34      	bgt.n	800c974 <floor+0x84>
 800c90a:	2e00      	cmp	r6, #0
 800c90c:	da17      	bge.n	800c93e <floor+0x4e>
 800c90e:	a332      	add	r3, pc, #200	@ (adr r3, 800c9d8 <floor+0xe8>)
 800c910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c914:	f7f3 fce2 	bl	80002dc <__adddf3>
 800c918:	2200      	movs	r2, #0
 800c91a:	2300      	movs	r3, #0
 800c91c:	f7f4 f924 	bl	8000b68 <__aeabi_dcmpgt>
 800c920:	b150      	cbz	r0, 800c938 <floor+0x48>
 800c922:	2c00      	cmp	r4, #0
 800c924:	da55      	bge.n	800c9d2 <floor+0xe2>
 800c926:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c92a:	432c      	orrs	r4, r5
 800c92c:	2500      	movs	r5, #0
 800c92e:	42ac      	cmp	r4, r5
 800c930:	4c2b      	ldr	r4, [pc, #172]	@ (800c9e0 <floor+0xf0>)
 800c932:	bf08      	it	eq
 800c934:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c938:	4621      	mov	r1, r4
 800c93a:	4628      	mov	r0, r5
 800c93c:	e023      	b.n	800c986 <floor+0x96>
 800c93e:	4f29      	ldr	r7, [pc, #164]	@ (800c9e4 <floor+0xf4>)
 800c940:	4137      	asrs	r7, r6
 800c942:	ea01 0307 	and.w	r3, r1, r7
 800c946:	4303      	orrs	r3, r0
 800c948:	d01d      	beq.n	800c986 <floor+0x96>
 800c94a:	a323      	add	r3, pc, #140	@ (adr r3, 800c9d8 <floor+0xe8>)
 800c94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c950:	f7f3 fcc4 	bl	80002dc <__adddf3>
 800c954:	2200      	movs	r2, #0
 800c956:	2300      	movs	r3, #0
 800c958:	f7f4 f906 	bl	8000b68 <__aeabi_dcmpgt>
 800c95c:	2800      	cmp	r0, #0
 800c95e:	d0eb      	beq.n	800c938 <floor+0x48>
 800c960:	2c00      	cmp	r4, #0
 800c962:	bfbe      	ittt	lt
 800c964:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c968:	4133      	asrlt	r3, r6
 800c96a:	18e4      	addlt	r4, r4, r3
 800c96c:	ea24 0407 	bic.w	r4, r4, r7
 800c970:	2500      	movs	r5, #0
 800c972:	e7e1      	b.n	800c938 <floor+0x48>
 800c974:	2e33      	cmp	r6, #51	@ 0x33
 800c976:	dd0a      	ble.n	800c98e <floor+0x9e>
 800c978:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c97c:	d103      	bne.n	800c986 <floor+0x96>
 800c97e:	4602      	mov	r2, r0
 800c980:	460b      	mov	r3, r1
 800c982:	f7f3 fcab 	bl	80002dc <__adddf3>
 800c986:	ec41 0b10 	vmov	d0, r0, r1
 800c98a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c98e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c992:	f04f 37ff 	mov.w	r7, #4294967295
 800c996:	40df      	lsrs	r7, r3
 800c998:	4207      	tst	r7, r0
 800c99a:	d0f4      	beq.n	800c986 <floor+0x96>
 800c99c:	a30e      	add	r3, pc, #56	@ (adr r3, 800c9d8 <floor+0xe8>)
 800c99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a2:	f7f3 fc9b 	bl	80002dc <__adddf3>
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	f7f4 f8dd 	bl	8000b68 <__aeabi_dcmpgt>
 800c9ae:	2800      	cmp	r0, #0
 800c9b0:	d0c2      	beq.n	800c938 <floor+0x48>
 800c9b2:	2c00      	cmp	r4, #0
 800c9b4:	da0a      	bge.n	800c9cc <floor+0xdc>
 800c9b6:	2e14      	cmp	r6, #20
 800c9b8:	d101      	bne.n	800c9be <floor+0xce>
 800c9ba:	3401      	adds	r4, #1
 800c9bc:	e006      	b.n	800c9cc <floor+0xdc>
 800c9be:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	40b3      	lsls	r3, r6
 800c9c6:	441d      	add	r5, r3
 800c9c8:	4545      	cmp	r5, r8
 800c9ca:	d3f6      	bcc.n	800c9ba <floor+0xca>
 800c9cc:	ea25 0507 	bic.w	r5, r5, r7
 800c9d0:	e7b2      	b.n	800c938 <floor+0x48>
 800c9d2:	2500      	movs	r5, #0
 800c9d4:	462c      	mov	r4, r5
 800c9d6:	e7af      	b.n	800c938 <floor+0x48>
 800c9d8:	8800759c 	.word	0x8800759c
 800c9dc:	7e37e43c 	.word	0x7e37e43c
 800c9e0:	bff00000 	.word	0xbff00000
 800c9e4:	000fffff 	.word	0x000fffff

0800c9e8 <_init>:
 800c9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ea:	bf00      	nop
 800c9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ee:	bc08      	pop	{r3}
 800c9f0:	469e      	mov	lr, r3
 800c9f2:	4770      	bx	lr

0800c9f4 <_fini>:
 800c9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9f6:	bf00      	nop
 800c9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9fa:	bc08      	pop	{r3}
 800c9fc:	469e      	mov	lr, r3
 800c9fe:	4770      	bx	lr
