WARNING | 2018-04-08 20:49:29,640 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:49:29,655 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:49:29,668 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/vmovshdup_ymm_ymm/vmovshdup_ymm_ymm.o
IRSB {
   t0:Ity_V256 t1:Ity_V128 t2:Ity_V128 t3:Ity_I64 t4:Ity_I64 t5:Ity_I32 t6:Ity_I32 t7:Ity_I64 t8:Ity_I64 t9:Ity_I32 t10:Ity_I32 t11:Ity_I64 t12:Ity_I64 t13:Ity_V128 t14:Ity_I64 t15:Ity_I64 t16:Ity_V128 t17:Ity_I64 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:V256(ymm2)
   02 | t1 = V256toV128_1(t0)
   03 | t2 = V256toV128_0(t0)
   04 | t3 = V128HIto64(t1)
   05 | t4 = V128to64(t1)
   06 | t5 = 64HIto32(t4)
   07 | t6 = 64HIto32(t3)
   08 | t7 = V128HIto64(t2)
   09 | t8 = V128to64(t2)
   10 | t9 = 64HIto32(t8)
   11 | t10 = 64HIto32(t7)
   12 | t11 = 32HLto64(t5,t5)
   13 | t12 = 32HLto64(t6,t6)
   14 | t13 = 64HLtoV128(t12,t11)
   15 | PUT(272) = t13
   16 | t14 = 32HLto64(t9,t9)
   17 | t15 = 32HLto64(t10,t10)
   18 | t16 = 64HLtoV128(t15,t14)
   19 | PUT(xmm1) = t16
   20 | PUT(pc) = 0x0000000000400004
   21 | ------ IMark(0x400004, 1, 0) ------
   22 | t17 = GET:I64(rsp)
   23 | t18 = LDle:I64(t17)
   24 | t19 = Add64(t17,0x0000000000000008)
   25 | PUT(rsp) = t19
   26 | t20 = Sub64(t19,0x0000000000000080)
   27 | ====== AbiHint(0xt20, 128, t18) ======
   NEXT: PUT(rip) = t18; Ijk_Ret
}
