

================================================================
== Vivado HLS Report for 'shift'
================================================================
* Date:           Tue Apr 28 18:38:12 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.270 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   600001|   600001| 6.000 ms | 6.000 ms |  600001|  600001|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   600000|   600000|         6|          -|          -|  100000|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ary_i_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ary_r_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "br label %0" [demodulation_FM.cpp:161]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ -1194538, %_ZNK13ap_fixed_baseILi32ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %value_V_4, %16 ]"   --->   Operation 11 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%m_0 = phi i17 [ 0, %_ZNK13ap_fixed_baseILi32ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %m, %16 ]"   --->   Operation 12 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.50ns)   --->   "%icmp_ln161 = icmp eq i17 %m_0, -31072" [demodulation_FM.cpp:161]   --->   Operation 13 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.50ns)   --->   "%m = add i17 %m_0, 1" [demodulation_FM.cpp:161]   --->   Operation 15 'add' 'm' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %17, label %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv" [demodulation_FM.cpp:161]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %p_Val2_s, i8 0)" [demodulation_FM.cpp:165]   --->   Operation 17 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i40 %lhs_V to i41" [demodulation_FM.cpp:165]   --->   Operation 18 'zext' 'zext_ln728' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.69ns)   --->   "%add_ln1192 = add i41 305801472, %zext_ln728" [demodulation_FM.cpp:165]   --->   Operation 19 'add' 'add_ln1192' <Predicate = (!icmp_ln161)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%value_V_3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %add_ln1192, i32 8, i32 39)" [demodulation_FM.cpp:165]   --->   Operation 20 'partselect' 'value_V_3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%icmp_ln1494 = icmp sgt i32 %value_V_3, 16777216" [demodulation_FM.cpp:166]   --->   Operation 21 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln161)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%value_V = add i32 -16777216, %value_V_3" [demodulation_FM.cpp:168]   --->   Operation 22 'add' 'value_V' <Predicate = (!icmp_ln161)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.63ns)   --->   "%value_V_4 = select i1 %icmp_ln1494, i32 %value_V, i32 %value_V_3" [demodulation_FM.cpp:166]   --->   Operation 23 'select' 'value_V_4' <Predicate = (!icmp_ln161)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %value_V_4, i32 16, i32 31)" [demodulation_FM.cpp:174]   --->   Operation 24 'partselect' 'ret_V' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %value_V_4, i32 31)" [demodulation_FM.cpp:174]   --->   Operation 25 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %value_V_4 to i16" [demodulation_FM.cpp:174]   --->   Operation 26 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.49ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [demodulation_FM.cpp:174]   --->   Operation 27 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln161)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.48ns)   --->   "%ret_V_1 = add i16 1, %ret_V" [demodulation_FM.cpp:174]   --->   Operation 28 'add' 'ret_V_1' <Predicate = (!icmp_ln161)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i16 %ret_V, i16 %ret_V_1" [demodulation_FM.cpp:174]   --->   Operation 29 'select' 'select_ln851' <Predicate = (!icmp_ln161)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i16 %select_ln851, i16 %ret_V" [demodulation_FM.cpp:174]   --->   Operation 30 'select' 'select_ln850' <Predicate = (!icmp_ln161)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%idx_1 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:174]   --->   Operation 31 'trunc' 'idx_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:209]   --->   Operation 32 'ret' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.03>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i17 %m_0 to i64" [demodulation_FM.cpp:189]   --->   Operation 33 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.81ns)   --->   "%value_r_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %ary_r_V)" [demodulation_FM.cpp:189]   --->   Operation 34 'read' 'value_r_V' <Predicate = true> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 35 [1/1] (2.81ns)   --->   "%value_i_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %ary_i_V)" [demodulation_FM.cpp:190]   --->   Operation 35 'read' 'value_i_V' <Predicate = true> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/1] (1.49ns)   --->   "%icmp_ln96 = icmp eq i16 %select_ln850, 256" [demodulation_FM.cpp:96->demodulation_FM.cpp:191]   --->   Operation 36 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.26ns)   --->   "br i1 %icmp_ln96, label %cos_lookup.exit, label %1" [demodulation_FM.cpp:96->demodulation_FM.cpp:191]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.26>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln100)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln100)   --->   "%xor_ln100 = xor i1 %tmp, true" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 39 'xor' 'xor_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.49ns)   --->   "%icmp_ln100 = icmp slt i16 %select_ln850, 65" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 40 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln96)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln100 = and i1 %icmp_ln100, %xor_ln100" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 41 'and' 'and_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.26ns)   --->   "br i1 %and_ln100, label %cos_lookup.exit, label %2" [demodulation_FM.cpp:100->demodulation_FM.cpp:191]   --->   Operation 42 'br' <Predicate = (!icmp_ln96)> <Delay = 1.26>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %select_ln850, i32 6, i32 15)" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 43 'partselect' 'tmp_1' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.29ns)   --->   "%icmp_ln104 = icmp sgt i10 %tmp_1, 0" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 44 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.25ns)   --->   "%icmp_ln104_1 = icmp slt i9 %tmp_2, 1" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 46 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.61ns)   --->   "%and_ln104 = and i1 %icmp_ln104, %icmp_ln104_1" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 47 'and' 'and_ln104' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %and_ln104, label %3, label %4" [demodulation_FM.cpp:104->demodulation_FM.cpp:191]   --->   Operation 48 'br' <Predicate = (!icmp_ln96 & !and_ln100)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 49 'partselect' 'tmp_4' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.25ns)   --->   "%icmp_ln108 = icmp sgt i9 %tmp_4, 0" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 50 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.49ns)   --->   "%icmp_ln108_1 = icmp slt i16 %select_ln850, 192" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 51 'icmp' 'icmp_ln108_1' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.61ns)   --->   "%and_ln108 = and i1 %icmp_ln108, %icmp_ln108_1" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 52 'and' 'and_ln108' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %and_ln108, label %5, label %6" [demodulation_FM.cpp:108->demodulation_FM.cpp:191]   --->   Operation 53 'br' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 54 'bitselect' 'tmp_5' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 55 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.35ns)   --->   "%sub_ln113 = sub i6 0, %trunc_ln113" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 56 'sub' 'sub_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln113)" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 57 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.37ns)   --->   "%sub_ln113_1 = sub i7 0, %tmp_6" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 58 'sub' 'sub_ln113_1' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln113 = select i1 %tmp_5, i7 %sub_ln113_1, i7 %tmp_3" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 60 'select' 'select_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_2 = sub i7 -64, %select_ln113" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 61 'sub' 'idx_2' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i7 %idx_2 to i16" [demodulation_FM.cpp:113->demodulation_FM.cpp:191]   --->   Operation 62 'zext' 'zext_ln113' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit"   --->   Operation 63 'br' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & !and_ln108)> <Delay = 1.26>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %idx_1 to i16" [demodulation_FM.cpp:109->demodulation_FM.cpp:191]   --->   Operation 64 'zext' 'zext_ln109' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & and_ln108)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:111->demodulation_FM.cpp:191]   --->   Operation 65 'br' <Predicate = (!icmp_ln96 & !and_ln100 & !and_ln104 & and_ln108)> <Delay = 1.26>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 66 'zext' 'zext_ln105' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.37ns)   --->   "%idx = sub i7 -64, %zext_ln105" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 67 'sub' 'idx' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i7 %idx to i16" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 68 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.26ns)   --->   "br label %cos_lookup.exit" [demodulation_FM.cpp:107->demodulation_FM.cpp:191]   --->   Operation 69 'br' <Predicate = (!icmp_ln96 & !and_ln100 & and_ln104)> <Delay = 1.26>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%idx_3_i = phi i16 [ %zext_ln105_1, %3 ], [ %zext_ln109, %5 ], [ %zext_ln113, %6 ], [ 0, %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv ], [ %select_ln850, %1 ]" [demodulation_FM.cpp:105->demodulation_FM.cpp:191]   --->   Operation 70 'phi' 'idx_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i16 %idx_3_i to i64" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 71 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %sext_ln1265" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 72 'getelementptr' 'cos_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.66ns)   --->   "%p_Val2_3 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 73 'load' 'p_Val2_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>

State 4 <SV = 3> <Delay = 8.03>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sign_3_i = phi i1 [ true, %3 ], [ true, %5 ], [ false, %6 ], [ false, %_ZN13ap_fixed_baseILi41ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv ], [ false, %1 ]"   --->   Operation 74 'phi' 'sign_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (2.66ns)   --->   "%p_Val2_3 = load i9* %cos_table_addr, align 2" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 75 'load' 'p_Val2_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_4 : Operation 76 [1/1] (1.40ns)   --->   "%sub_ln703_4 = sub i9 0, %p_Val2_3" [demodulation_FM.cpp:118->demodulation_FM.cpp:191]   --->   Operation 76 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %sign_3_i, i9 %sub_ln703_4, i9 %p_Val2_3" [demodulation_FM.cpp:116->demodulation_FM.cpp:191]   --->   Operation 77 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %value_r_V to i40" [demodulation_FM.cpp:191]   --->   Operation 78 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i9 %p_Val2_4 to i40" [demodulation_FM.cpp:191]   --->   Operation 79 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.26ns)   --->   "br i1 %icmp_ln96, label %sin_lookup.exit, label %7" [demodulation_FM.cpp:61->demodulation_FM.cpp:191]   --->   Operation 80 'br' <Predicate = true> <Delay = 1.26>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 81 'bitselect' 'tmp_8' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%xor_ln65 = xor i1 %tmp_8, true" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 82 'xor' 'xor_ln65' <Predicate = (!icmp_ln96)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.49ns)   --->   "%icmp_ln65 = icmp slt i16 %select_ln850, 65" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 83 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln96)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %icmp_ln65, %xor_ln65" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 84 'and' 'and_ln65' <Predicate = (!icmp_ln96)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.26ns)   --->   "br i1 %and_ln65, label %sin_lookup.exit, label %8" [demodulation_FM.cpp:65->demodulation_FM.cpp:191]   --->   Operation 85 'br' <Predicate = (!icmp_ln96)> <Delay = 1.26>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %select_ln850, i32 6, i32 15)" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 86 'partselect' 'tmp_9' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.29ns)   --->   "%icmp_ln69 = icmp sgt i10 %tmp_9, 0" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 87 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 88 'partselect' 'tmp_10' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.25ns)   --->   "%icmp_ln69_1 = icmp slt i9 %tmp_10, 1" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 89 'icmp' 'icmp_ln69_1' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.61ns)   --->   "%and_ln69 = and i1 %icmp_ln69, %icmp_ln69_1" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 90 'and' 'and_ln69' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %and_ln69, label %9, label %10" [demodulation_FM.cpp:69->demodulation_FM.cpp:191]   --->   Operation 91 'br' <Predicate = (!icmp_ln96 & !and_ln65)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %select_ln850, i32 7, i32 15)" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 92 'partselect' 'tmp_11' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.25ns)   --->   "%icmp_ln73 = icmp sgt i9 %tmp_11, 0" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 93 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.49ns)   --->   "%icmp_ln73_1 = icmp slt i16 %select_ln850, 192" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 94 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.61ns)   --->   "%and_ln73 = and i1 %icmp_ln73, %icmp_ln73_1" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 95 'and' 'and_ln73' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %and_ln73, label %11, label %12" [demodulation_FM.cpp:73->demodulation_FM.cpp:191]   --->   Operation 96 'br' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850, i32 15)" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 97 'bitselect' 'tmp_12' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i16 %select_ln850 to i6" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 98 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.35ns)   --->   "%sub_ln78 = sub i6 0, %trunc_ln78" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 99 'sub' 'sub_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln78)" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 100 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.37ns)   --->   "%sub_ln78_1 = sub i7 0, %tmp_13" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 101 'sub' 'sub_ln78_1' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 102 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln78 = select i1 %tmp_12, i7 %sub_ln78_1, i7 %tmp_7" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 103 'select' 'select_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.37ns) (out node of the LUT)   --->   "%idx_4 = sub i7 -64, %select_ln78" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 104 'sub' 'idx_4' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %idx_4 to i16" [demodulation_FM.cpp:78->demodulation_FM.cpp:191]   --->   Operation 105 'zext' 'zext_ln78' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit"   --->   Operation 106 'br' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & !and_ln73)> <Delay = 1.26>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i6 %idx_1 to i16" [demodulation_FM.cpp:74->demodulation_FM.cpp:191]   --->   Operation 107 'zext' 'zext_ln74' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & and_ln73)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:76->demodulation_FM.cpp:191]   --->   Operation 108 'br' <Predicate = (!icmp_ln96 & !and_ln65 & !and_ln69 & and_ln73)> <Delay = 1.26>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %idx_1 to i7" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 109 'zext' 'zext_ln70' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.37ns)   --->   "%idx_3 = sub i7 -64, %zext_ln70" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 110 'sub' 'idx_3' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i7 %idx_3 to i16" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 111 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.26ns)   --->   "br label %sin_lookup.exit" [demodulation_FM.cpp:72->demodulation_FM.cpp:191]   --->   Operation 112 'br' <Predicate = (!icmp_ln96 & !and_ln65 & and_ln69)> <Delay = 1.26>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%idx_3_i2 = phi i16 [ %zext_ln70_1, %9 ], [ %zext_ln74, %11 ], [ %zext_ln78, %12 ], [ 0, %cos_lookup.exit ], [ %select_ln850, %7 ]" [demodulation_FM.cpp:70->demodulation_FM.cpp:191]   --->   Operation 113 'phi' 'idx_3_i2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i16 %idx_3_i2 to i64" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 114 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %sext_ln1265_1" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 115 'getelementptr' 'sin_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (2.66ns)   --->   "%p_Val2_5 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 116 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>

State 5 <SV = 4> <Delay = 4.66>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%sign_3_i3 = phi i1 [ false, %9 ], [ true, %11 ], [ true, %12 ], [ false, %cos_lookup.exit ], [ false, %7 ]"   --->   Operation 117 'phi' 'sign_3_i3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/2] (2.66ns)   --->   "%p_Val2_5 = load i9* %sin_table_addr, align 2" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 118 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 65> <ROM>
ST_5 : Operation 119 [1/1] (1.40ns)   --->   "%sub_ln703_5 = sub i9 0, %p_Val2_5" [demodulation_FM.cpp:83->demodulation_FM.cpp:191]   --->   Operation 119 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.59ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %sign_3_i3, i9 %sub_ln703_5, i9 %p_Val2_5" [demodulation_FM.cpp:81->demodulation_FM.cpp:191]   --->   Operation 120 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.27>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %value_i_V to i40" [demodulation_FM.cpp:191]   --->   Operation 121 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i9 %p_Val2_6 to i40" [demodulation_FM.cpp:191]   --->   Operation 122 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (6.58ns)   --->   "%mul_ln700 = mul i40 %sext_ln1118, %sext_ln1118_1" [demodulation_FM.cpp:191]   --->   Operation 123 'mul' 'mul_ln700' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (6.58ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118_2, %sext_ln1118_3" [demodulation_FM.cpp:191]   --->   Operation 124 'mul' 'mul_ln1192' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.69ns)   --->   "%ret_V_4 = add i40 %mul_ln700, %mul_ln1192" [demodulation_FM.cpp:191]   --->   Operation 125 'add' 'ret_V_4' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%real_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_4, i32 8, i32 39)" [demodulation_FM.cpp:191]   --->   Operation 126 'partselect' 'real_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (6.58ns)   --->   "%mul_ln700_1 = mul i40 %sext_ln1118_2, %sext_ln1118_1" [demodulation_FM.cpp:192]   --->   Operation 127 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (6.58ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118, %sext_ln1118_3" [demodulation_FM.cpp:192]   --->   Operation 128 'mul' 'mul_ln1193' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.69ns)   --->   "%ret_V_5 = sub i40 %mul_ln700_1, %mul_ln1193" [demodulation_FM.cpp:192]   --->   Operation 129 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%imag_V = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %ret_V_5, i32 8, i32 39)" [demodulation_FM.cpp:192]   --->   Operation 130 'partselect' 'imag_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.49ns)   --->   "%icmp_ln193 = icmp eq i16 %select_ln850, 0" [demodulation_FM.cpp:193]   --->   Operation 131 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit70, label %13" [demodulation_FM.cpp:193]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.49ns)   --->   "%icmp_ln198 = icmp eq i16 %select_ln850, 64" [demodulation_FM.cpp:198]   --->   Operation 133 'icmp' 'icmp_ln198' <Predicate = (!icmp_ln193)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln198, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit34, label %14" [demodulation_FM.cpp:198]   --->   Operation 134 'br' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.44>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr_2 = getelementptr [100000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:205]   --->   Operation 135 'getelementptr' 'ary_r_s_V_addr_2' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (2.66ns)   --->   "store i32 %real_V, i32* %ary_r_s_V_addr_2, align 4" [demodulation_FM.cpp:205]   --->   Operation 136 'store' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr_2 = getelementptr [100000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:206]   --->   Operation 137 'getelementptr' 'ary_i_s_V_addr_2' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.66ns)   --->   "store i32 %imag_V, i32* %ary_i_s_V_addr_2, align 4" [demodulation_FM.cpp:206]   --->   Operation 138 'store' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 139 'br' <Predicate = (!icmp_ln193 & !icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.78ns)   --->   "%sub_ln703_2 = sub i32 0, %real_V" [demodulation_FM.cpp:200]   --->   Operation 140 'sub' 'sub_ln703_2' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr_1 = getelementptr [100000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:200]   --->   Operation 141 'getelementptr' 'ary_r_s_V_addr_1' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_2, i32* %ary_r_s_V_addr_1, align 4" [demodulation_FM.cpp:200]   --->   Operation 142 'store' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_7 : Operation 143 [1/1] (1.78ns)   --->   "%sub_ln703_3 = sub i32 0, %imag_V" [demodulation_FM.cpp:201]   --->   Operation 143 'sub' 'sub_ln703_3' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr_1 = getelementptr [100000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:201]   --->   Operation 144 'getelementptr' 'ary_i_s_V_addr_1' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_3, i32* %ary_i_s_V_addr_1, align 4" [demodulation_FM.cpp:201]   --->   Operation 145 'store' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %15" [demodulation_FM.cpp:202]   --->   Operation 146 'br' <Predicate = (!icmp_ln193 & icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "br label %16"   --->   Operation 147 'br' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.78ns)   --->   "%sub_ln703 = sub i32 0, %real_V" [demodulation_FM.cpp:195]   --->   Operation 148 'sub' 'sub_ln703' <Predicate = (icmp_ln193)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%ary_r_s_V_addr = getelementptr [100000 x i32]* %ary_r_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:195]   --->   Operation 149 'getelementptr' 'ary_r_s_V_addr' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (2.66ns)   --->   "store i32 %sub_ln703, i32* %ary_r_s_V_addr, align 4" [demodulation_FM.cpp:195]   --->   Operation 150 'store' <Predicate = (icmp_ln193)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_7 : Operation 151 [1/1] (1.78ns)   --->   "%sub_ln703_1 = sub i32 0, %imag_V" [demodulation_FM.cpp:196]   --->   Operation 151 'sub' 'sub_ln703_1' <Predicate = (icmp_ln193)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%ary_i_s_V_addr = getelementptr [100000 x i32]* %ary_i_s_V, i64 0, i64 %zext_ln189" [demodulation_FM.cpp:196]   --->   Operation 152 'getelementptr' 'ary_i_s_V_addr' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (2.66ns)   --->   "store i32 %sub_ln703_1, i32* %ary_i_s_V_addr, align 4" [demodulation_FM.cpp:196]   --->   Operation 153 'store' <Predicate = (icmp_ln193)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100000> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "br label %16" [demodulation_FM.cpp:197]   --->   Operation 154 'br' <Predicate = (icmp_ln193)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "br label %0" [demodulation_FM.cpp:161]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('value.V', demodulation_FM.cpp:166) [13]  (1.06 ns)

 <State 2>: 6.15ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('value.V', demodulation_FM.cpp:166) [13]  (0 ns)
	'add' operation ('add_ln1192', demodulation_FM.cpp:165) [22]  (1.69 ns)
	'add' operation ('value.V', demodulation_FM.cpp:168) [25]  (1.78 ns)
	'select' operation ('value.V', demodulation_FM.cpp:166) [26]  (0.631 ns)
	'icmp' operation ('icmp_ln851', demodulation_FM.cpp:174) [30]  (1.5 ns)
	'select' operation ('select_ln851', demodulation_FM.cpp:174) [32]  (0 ns)
	'select' operation ('select_ln850', demodulation_FM.cpp:174) [33]  (0.549 ns)

 <State 3>: 8.03ns
The critical path consists of the following:
	'sub' operation ('sub_ln113', demodulation_FM.cpp:113->demodulation_FM.cpp:191) [62]  (1.36 ns)
	'sub' operation ('sub_ln113_1', demodulation_FM.cpp:113->demodulation_FM.cpp:191) [64]  (1.37 ns)
	'select' operation ('select_ln113', demodulation_FM.cpp:113->demodulation_FM.cpp:191) [66]  (0 ns)
	'sub' operation ('idx', demodulation_FM.cpp:113->demodulation_FM.cpp:191) [67]  (1.37 ns)
	multiplexor before 'phi' operation ('idx_3_i', demodulation_FM.cpp:105->demodulation_FM.cpp:191) with incoming values : ('select_ln850', demodulation_FM.cpp:174) ('zext_ln113', demodulation_FM.cpp:113->demodulation_FM.cpp:191) ('zext_ln109', demodulation_FM.cpp:109->demodulation_FM.cpp:191) ('zext_ln105_1', demodulation_FM.cpp:105->demodulation_FM.cpp:191) [79]  (1.27 ns)
	'phi' operation ('idx_3_i', demodulation_FM.cpp:105->demodulation_FM.cpp:191) with incoming values : ('select_ln850', demodulation_FM.cpp:174) ('zext_ln113', demodulation_FM.cpp:113->demodulation_FM.cpp:191) ('zext_ln109', demodulation_FM.cpp:109->demodulation_FM.cpp:191) ('zext_ln105_1', demodulation_FM.cpp:105->demodulation_FM.cpp:191) [79]  (0 ns)
	'getelementptr' operation ('cos_table_addr', demodulation_FM.cpp:118->demodulation_FM.cpp:191) [82]  (0 ns)
	'load' operation ('__Val2__', demodulation_FM.cpp:118->demodulation_FM.cpp:191) on array 'cos_table' [83]  (2.66 ns)

 <State 4>: 8.03ns
The critical path consists of the following:
	'sub' operation ('sub_ln78', demodulation_FM.cpp:78->demodulation_FM.cpp:191) [111]  (1.36 ns)
	'sub' operation ('sub_ln78_1', demodulation_FM.cpp:78->demodulation_FM.cpp:191) [113]  (1.37 ns)
	'select' operation ('select_ln78', demodulation_FM.cpp:78->demodulation_FM.cpp:191) [115]  (0 ns)
	'sub' operation ('idx', demodulation_FM.cpp:78->demodulation_FM.cpp:191) [116]  (1.37 ns)
	multiplexor before 'phi' operation ('idx_3_i2', demodulation_FM.cpp:70->demodulation_FM.cpp:191) with incoming values : ('select_ln850', demodulation_FM.cpp:174) ('zext_ln78', demodulation_FM.cpp:78->demodulation_FM.cpp:191) ('zext_ln74', demodulation_FM.cpp:74->demodulation_FM.cpp:191) ('zext_ln70_1', demodulation_FM.cpp:70->demodulation_FM.cpp:191) [128]  (1.27 ns)
	'phi' operation ('idx_3_i2', demodulation_FM.cpp:70->demodulation_FM.cpp:191) with incoming values : ('select_ln850', demodulation_FM.cpp:174) ('zext_ln78', demodulation_FM.cpp:78->demodulation_FM.cpp:191) ('zext_ln74', demodulation_FM.cpp:74->demodulation_FM.cpp:191) ('zext_ln70_1', demodulation_FM.cpp:70->demodulation_FM.cpp:191) [128]  (0 ns)
	'getelementptr' operation ('sin_table_addr', demodulation_FM.cpp:83->demodulation_FM.cpp:191) [131]  (0 ns)
	'load' operation ('__Val2__', demodulation_FM.cpp:83->demodulation_FM.cpp:191) on array 'sin_table' [132]  (2.66 ns)

 <State 5>: 4.67ns
The critical path consists of the following:
	'load' operation ('__Val2__', demodulation_FM.cpp:83->demodulation_FM.cpp:191) on array 'sin_table' [132]  (2.66 ns)
	'sub' operation ('sub_ln703_5', demodulation_FM.cpp:83->demodulation_FM.cpp:191) [133]  (1.4 ns)
	'select' operation ('__Val2__', demodulation_FM.cpp:81->demodulation_FM.cpp:191) [134]  (0.599 ns)

 <State 6>: 8.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', demodulation_FM.cpp:191) [138]  (6.58 ns)
	'add' operation ('ret.V', demodulation_FM.cpp:191) [139]  (1.69 ns)

 <State 7>: 4.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_2', demodulation_FM.cpp:200) [157]  (1.78 ns)
	'store' operation ('store_ln200', demodulation_FM.cpp:200) of variable 'sub_ln703_2', demodulation_FM.cpp:200 on array 'ary_r_s_V' [159]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
