$date
	Thu Jun 26 11:05:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 4 ! row [3:0] $end
$var wire 4 " key_code [3:0] $end
$var wire 1 # data_ready $end
$var reg 1 $ clock $end
$var reg 4 % col [3:0] $end
$var reg 1 & reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
b1111 %
1$
0#
b0 "
b1110 !
$end
#500
0$
#1000
0#
1$
0&
#1500
0$
#2000
b1101 !
0#
1$
#2500
0$
#3000
b1011 !
0#
1$
#3500
0$
#4000
b1100 "
b111 !
1#
1$
b1110 %
#4500
0$
#5000
0#
b1110 !
1$
b1111 %
#5500
0$
#6000
b1101 !
0#
1$
#6500
0$
#7000
b1011 !
0#
1$
#7500
0$
#8000
b111 !
0#
1$
#8500
0$
#9000
b1110 !
0#
1$
#9500
0$
#10000
b1101 !
0#
1$
#10500
0$
#11000
b1011 !
0#
1$
#11500
0$
#12000
b111 !
0#
1$
#12500
0$
#13000
b1110 !
0#
1$
#13500
0$
#14000
b1101 !
0#
1$
#14500
0$
#15000
b1011 !
0#
1$
#15500
0$
#16000
b111 !
0#
1$
#16500
0$
#17000
b1110 !
0#
1$
#17500
0$
#18000
b1101 !
0#
1$
#18500
0$
#19000
b1011 !
0#
1$
#19500
0$
#20000
b111 !
0#
1$
#20500
0$
#21000
b1110 !
0#
1$
#21500
0$
#22000
b1101 !
0#
1$
#22500
0$
#23000
b1011 !
0#
1$
#23500
0$
#24000
b111 !
0#
1$
#24500
0$
#25000
b1110 !
0#
1$
