
encoder_reading.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008710  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08008820  08008820  00009820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c7c  08008c7c  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c7c  08008c7c  00009c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c84  08008c84  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c84  08008c84  00009c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c88  08008c88  00009c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008c8c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  200001d8  08008e64  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08008e64  0000a438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc6b  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf5  00000000  00000000  00015e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00017a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000994  00000000  00000000  000186a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018533  00000000  00000000  0001903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d005  00000000  00000000  0003156f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0a5  00000000  00000000  0003e574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca619  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004928  00000000  00000000  000ca65c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000cef84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008808 	.word	0x08008808

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08008808 	.word	0x08008808

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8001098:	1d39      	adds	r1, r7, #4
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	2201      	movs	r2, #1
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <__io_putchar+0x20>)
 80010a2:	f002 fe6f 	bl	8003d84 <HAL_UART_Transmit>
	return ch;
 80010a6:	687b      	ldr	r3, [r7, #4]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000284 	.word	0x20000284

080010b4 <HAL_TIM_IC_CaptureCallback>:


float frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7f1b      	ldrb	r3, [r3, #28]
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d15e      	bne.n	8001182 <HAL_TIM_IC_CaptureCallback+0xce>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 80010c4:	4b31      	ldr	r3, [pc, #196]	@ (800118c <HAL_TIM_IC_CaptureCallback+0xd8>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10b      	bne.n	80010e4 <HAL_TIM_IC_CaptureCallback+0x30>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80010cc:	2100      	movs	r1, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f002 f972 	bl	80033b8 <HAL_TIM_ReadCapturedValue>
 80010d4:	4603      	mov	r3, r0
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001190 <HAL_TIM_IC_CaptureCallback+0xdc>)
 80010da:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80010dc:	4b2b      	ldr	r3, [pc, #172]	@ (800118c <HAL_TIM_IC_CaptureCallback+0xd8>)
 80010de:	2201      	movs	r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
			rpm = (frequency * 60);
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 80010e2:	e04e      	b.n	8001182 <HAL_TIM_IC_CaptureCallback+0xce>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80010e4:	2100      	movs	r1, #0
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f002 f966 	bl	80033b8 <HAL_TIM_ReadCapturedValue>
 80010ec:	4603      	mov	r3, r0
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	4b28      	ldr	r3, [pc, #160]	@ (8001194 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80010f2:	801a      	strh	r2, [r3, #0]
			if (IC_Val2 > IC_Val1)
 80010f4:	4b27      	ldr	r3, [pc, #156]	@ (8001194 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	4b25      	ldr	r3, [pc, #148]	@ (8001190 <HAL_TIM_IC_CaptureCallback+0xdc>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	b29b      	uxth	r3, r3
 8001100:	429a      	cmp	r2, r3
 8001102:	d90a      	bls.n	800111a <HAL_TIM_IC_CaptureCallback+0x66>
				Difference = IC_Val2-IC_Val1;
 8001104:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	b29a      	uxth	r2, r3
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <HAL_TIM_IC_CaptureCallback+0xdc>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	b29b      	uxth	r3, r3
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	b29a      	uxth	r2, r3
 8001114:	4b20      	ldr	r3, [pc, #128]	@ (8001198 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001116:	801a      	strh	r2, [r3, #0]
 8001118:	e011      	b.n	800113e <HAL_TIM_IC_CaptureCallback+0x8a>
			else if (IC_Val1 > IC_Val2)
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <HAL_TIM_IC_CaptureCallback+0xdc>)
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	b29a      	uxth	r2, r3
 8001120:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	b29b      	uxth	r3, r3
 8001126:	429a      	cmp	r2, r3
 8001128:	d909      	bls.n	800113e <HAL_TIM_IC_CaptureCallback+0x8a>
			    Difference = (65536 - IC_Val1) + IC_Val2;  // ng cho 16-bit timer
 800112a:	4b1a      	ldr	r3, [pc, #104]	@ (8001194 <HAL_TIM_IC_CaptureCallback+0xe0>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	b29a      	uxth	r2, r3
 8001130:	4b17      	ldr	r3, [pc, #92]	@ (8001190 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	b29b      	uxth	r3, r3
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	b29a      	uxth	r2, r3
 800113a:	4b17      	ldr	r3, [pc, #92]	@ (8001198 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800113c:	801a      	strh	r2, [r3, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 800113e:	4b17      	ldr	r3, [pc, #92]	@ (800119c <HAL_TIM_IC_CaptureCallback+0xe8>)
 8001140:	60fb      	str	r3, [r7, #12]
			frequency = (refClock/Difference);
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	b29b      	uxth	r3, r3
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fdc7 	bl	8000cdc <__aeabi_i2f>
 800114e:	4603      	mov	r3, r0
 8001150:	4619      	mov	r1, r3
 8001152:	68f8      	ldr	r0, [r7, #12]
 8001154:	f7ff feca 	bl	8000eec <__aeabi_fdiv>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <HAL_TIM_IC_CaptureCallback+0xec>)
 800115e:	601a      	str	r2, [r3, #0]
			rpm = (frequency * 60);
 8001160:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <HAL_TIM_IC_CaptureCallback+0xec>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	490f      	ldr	r1, [pc, #60]	@ (80011a4 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff fe0c 	bl	8000d84 <__aeabi_fmul>
 800116c:	4603      	mov	r3, r0
 800116e:	461a      	mov	r2, r3
 8001170:	4b0d      	ldr	r3, [pc, #52]	@ (80011a8 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8001172:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2200      	movs	r2, #0
 800117a:	625a      	str	r2, [r3, #36]	@ 0x24
			Is_First_Captured = 0; // set it back to false
 800117c:	4b03      	ldr	r3, [pc, #12]	@ (800118c <HAL_TIM_IC_CaptureCallback+0xd8>)
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200002dc 	.word	0x200002dc
 8001190:	200002d4 	.word	0x200002d4
 8001194:	200002d6 	.word	0x200002d6
 8001198:	200002d8 	.word	0x200002d8
 800119c:	49742400 	.word	0x49742400
 80011a0:	200002e0 	.word	0x200002e0
 80011a4:	42700000 	.word	0x42700000
 80011a8:	200002cc 	.word	0x200002cc

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b2:	f000 fc07 	bl	80019c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b6:	f000 f843 	bl	8001240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ba:	f000 f97b 	bl	80014b4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80011be:	f000 f885 	bl	80012cc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80011c2:	f000 f94d 	bl	8001460 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80011c6:	f000 f8f1 	bl	80013ac <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80011ca:	2100      	movs	r1, #0
 80011cc:	4815      	ldr	r0, [pc, #84]	@ (8001224 <main+0x78>)
 80011ce:	f001 fcd1 	bl	8002b74 <HAL_TIM_IC_Start_IT>
	TIM3->CCR1 = 50000/2;
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <main+0x7c>)
 80011d4:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80011d8:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011da:	2100      	movs	r1, #0
 80011dc:	4813      	ldr	r0, [pc, #76]	@ (800122c <main+0x80>)
 80011de:	f001 fbcf 	bl	8002980 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		uint32_t now = HAL_GetTick();
 80011e2:	f000 fc47 	bl	8001a74 <HAL_GetTick>
 80011e6:	6078      	str	r0, [r7, #4]
		if ((now - last_capture_time) > NO_PULSE_TIMEOUT_MS) {
 80011e8:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <main+0x84>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d906      	bls.n	8001206 <main+0x5a>
			rpm = 0.0f;
 80011f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <main+0x88>)
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
			first_time = 1;     //  ln c xung mi li mi li mc o
 8001200:	4b0d      	ldr	r3, [pc, #52]	@ (8001238 <main+0x8c>)
 8001202:	2201      	movs	r2, #1
 8001204:	701a      	strb	r2, [r3, #0]
		}

		printf("RPM: %.2f\r\n", rpm);
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <main+0x88>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f90c 	bl	8000428 <__aeabi_f2d>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	4809      	ldr	r0, [pc, #36]	@ (800123c <main+0x90>)
 8001216:	f003 feaf 	bl	8004f78 <iprintf>
		HAL_Delay(200);
 800121a:	20c8      	movs	r0, #200	@ 0xc8
 800121c:	f000 fc34 	bl	8001a88 <HAL_Delay>
	while (1) {
 8001220:	e7df      	b.n	80011e2 <main+0x36>
 8001222:	bf00      	nop
 8001224:	200001f4 	.word	0x200001f4
 8001228:	40000400 	.word	0x40000400
 800122c:	2000023c 	.word	0x2000023c
 8001230:	200002d0 	.word	0x200002d0
 8001234:	200002cc 	.word	0x200002cc
 8001238:	20000000 	.word	0x20000000
 800123c:	08008820 	.word	0x08008820

08001240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b090      	sub	sp, #64	@ 0x40
 8001244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001246:	f107 0318 	add.w	r3, r7, #24
 800124a:	2228      	movs	r2, #40	@ 0x28
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f003 ff09 	bl	8005066 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001254:	1d3b      	adds	r3, r7, #4
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
 8001260:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001262:	2301      	movs	r3, #1
 8001264:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001266:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800126a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800126c:	2300      	movs	r3, #0
 800126e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001270:	2301      	movs	r3, #1
 8001272:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001274:	2302      	movs	r3, #2
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001278:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800127c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800127e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001282:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	4618      	mov	r0, r3
 800128a:	f000 fecb 	bl	8002024 <HAL_RCC_OscConfig>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001294:	f000 f95a 	bl	800154c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001298:	230f      	movs	r3, #15
 800129a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129c:	2302      	movs	r3, #2
 800129e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	2102      	movs	r1, #2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f001 f938 	bl	8002528 <HAL_RCC_ClockConfig>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80012be:	f000 f945 	bl	800154c <Error_Handler>
  }
}
 80012c2:	bf00      	nop
 80012c4:	3740      	adds	r7, #64	@ 0x40
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	@ 0x28
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d2:	f107 0318 	add.w	r3, r7, #24
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012ea:	463b      	mov	r3, r7
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012f6:	4b2c      	ldr	r3, [pc, #176]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 80012f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80012fe:	4b2a      	ldr	r3, [pc, #168]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 8001300:	2247      	movs	r2, #71	@ 0x47
 8001302:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001304:	4b28      	ldr	r3, [pc, #160]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800130a:	4b27      	ldr	r3, [pc, #156]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 800130c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001310:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001312:	4b25      	ldr	r3, [pc, #148]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001318:	4b23      	ldr	r3, [pc, #140]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 800131a:	2200      	movs	r2, #0
 800131c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800131e:	4822      	ldr	r0, [pc, #136]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 8001320:	f001 fa90 	bl	8002844 <HAL_TIM_Base_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800132a:	f000 f90f 	bl	800154c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800132e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001332:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001334:	f107 0318 	add.w	r3, r7, #24
 8001338:	4619      	mov	r1, r3
 800133a:	481b      	ldr	r0, [pc, #108]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 800133c:	f001 ff74 	bl	8003228 <HAL_TIM_ConfigClockSource>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001346:	f000 f901 	bl	800154c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800134a:	4817      	ldr	r0, [pc, #92]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 800134c:	f001 fbba 	bl	8002ac4 <HAL_TIM_IC_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001356:	f000 f8f9 	bl	800154c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135e:	2300      	movs	r3, #0
 8001360:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001362:	f107 0310 	add.w	r3, r7, #16
 8001366:	4619      	mov	r1, r3
 8001368:	480f      	ldr	r0, [pc, #60]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 800136a:	f002 fc4b 	bl	8003c04 <HAL_TIMEx_MasterConfigSynchronization>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001374:	f000 f8ea 	bl	800154c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001378:	2300      	movs	r3, #0
 800137a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800137c:	2301      	movs	r3, #1
 800137e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001380:	2300      	movs	r3, #0
 8001382:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001388:	463b      	mov	r3, r7
 800138a:	2200      	movs	r2, #0
 800138c:	4619      	mov	r1, r3
 800138e:	4806      	ldr	r0, [pc, #24]	@ (80013a8 <MX_TIM2_Init+0xdc>)
 8001390:	f001 fdec 	bl	8002f6c <HAL_TIM_IC_ConfigChannel>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800139a:	f000 f8d7 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	3728      	adds	r7, #40	@ 0x28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	200001f4 	.word	0x200001f4

080013ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	@ 0x28
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b2:	f107 0320 	add.w	r3, r7, #32
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]
 80013ca:	615a      	str	r2, [r3, #20]
 80013cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013ce:	4b22      	ldr	r3, [pc, #136]	@ (8001458 <MX_TIM3_Init+0xac>)
 80013d0:	4a22      	ldr	r2, [pc, #136]	@ (800145c <MX_TIM3_Init+0xb0>)
 80013d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80013d4:	4b20      	ldr	r3, [pc, #128]	@ (8001458 <MX_TIM3_Init+0xac>)
 80013d6:	2247      	movs	r2, #71	@ 0x47
 80013d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013da:	4b1f      	ldr	r3, [pc, #124]	@ (8001458 <MX_TIM3_Init+0xac>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 80013e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001458 <MX_TIM3_Init+0xac>)
 80013e2:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80013e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001458 <MX_TIM3_Init+0xac>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <MX_TIM3_Init+0xac>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013f4:	4818      	ldr	r0, [pc, #96]	@ (8001458 <MX_TIM3_Init+0xac>)
 80013f6:	f001 fa74 	bl	80028e2 <HAL_TIM_PWM_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001400:	f000 f8a4 	bl	800154c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001408:	2300      	movs	r3, #0
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800140c:	f107 0320 	add.w	r3, r7, #32
 8001410:	4619      	mov	r1, r3
 8001412:	4811      	ldr	r0, [pc, #68]	@ (8001458 <MX_TIM3_Init+0xac>)
 8001414:	f002 fbf6 	bl	8003c04 <HAL_TIMEx_MasterConfigSynchronization>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800141e:	f000 f895 	bl	800154c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001422:	2360      	movs	r3, #96	@ 0x60
 8001424:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	2200      	movs	r2, #0
 8001436:	4619      	mov	r1, r3
 8001438:	4807      	ldr	r0, [pc, #28]	@ (8001458 <MX_TIM3_Init+0xac>)
 800143a:	f001 fe33 	bl	80030a4 <HAL_TIM_PWM_ConfigChannel>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001444:	f000 f882 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <MX_TIM3_Init+0xac>)
 800144a:	f000 f919 	bl	8001680 <HAL_TIM_MspPostInit>

}
 800144e:	bf00      	nop
 8001450:	3728      	adds	r7, #40	@ 0x28
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000023c 	.word	0x2000023c
 800145c:	40000400 	.word	0x40000400

08001460 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001464:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001466:	4a12      	ldr	r2, [pc, #72]	@ (80014b0 <MX_USART1_UART_Init+0x50>)
 8001468:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800146a:	4b10      	ldr	r3, [pc, #64]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 800146c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001470:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001472:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800147e:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001484:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001486:	220c      	movs	r2, #12
 8001488:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148a:	4b08      	ldr	r3, [pc, #32]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001490:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001496:	4805      	ldr	r0, [pc, #20]	@ (80014ac <MX_USART1_UART_Init+0x4c>)
 8001498:	f002 fc24 	bl	8003ce4 <HAL_UART_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014a2:	f000 f853 	bl	800154c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	20000284 	.word	0x20000284
 80014b0:	40013800 	.word	0x40013800

080014b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b088      	sub	sp, #32
 80014b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ba:	f107 0310 	add.w	r3, r7, #16
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014ce:	f043 0320 	orr.w	r3, r3, #32
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0320 	and.w	r3, r3, #32
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	4b18      	ldr	r3, [pc, #96]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a17      	ldr	r2, [pc, #92]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014e6:	f043 0304 	orr.w	r3, r3, #4
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b15      	ldr	r3, [pc, #84]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0304 	and.w	r3, r3, #4
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f8:	4b12      	ldr	r3, [pc, #72]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a11      	ldr	r2, [pc, #68]	@ (8001544 <MX_GPIO_Init+0x90>)
 80014fe:	f043 0308 	orr.w	r3, r3, #8
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <MX_GPIO_Init+0x90>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0308 	and.w	r3, r3, #8
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001516:	480c      	ldr	r0, [pc, #48]	@ (8001548 <MX_GPIO_Init+0x94>)
 8001518:	f000 fd6c 	bl	8001ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800151c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001520:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001522:	2301      	movs	r3, #1
 8001524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2302      	movs	r3, #2
 800152c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152e:	f107 0310 	add.w	r3, r7, #16
 8001532:	4619      	mov	r1, r3
 8001534:	4804      	ldr	r0, [pc, #16]	@ (8001548 <MX_GPIO_Init+0x94>)
 8001536:	f000 fbd9 	bl	8001cec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800153a:	bf00      	nop
 800153c:	3720      	adds	r7, #32
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40021000 	.word	0x40021000
 8001548:	40010c00 	.word	0x40010c00

0800154c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001550:	b672      	cpsid	i
}
 8001552:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <Error_Handler+0x8>

08001558 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <HAL_MspInit+0x5c>)
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	4a14      	ldr	r2, [pc, #80]	@ (80015b4 <HAL_MspInit+0x5c>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6193      	str	r3, [r2, #24]
 800156a:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <HAL_MspInit+0x5c>)
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <HAL_MspInit+0x5c>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a0e      	ldr	r2, [pc, #56]	@ (80015b4 <HAL_MspInit+0x5c>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001580:	61d3      	str	r3, [r2, #28]
 8001582:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <HAL_MspInit+0x5c>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800158e:	4b0a      	ldr	r3, [pc, #40]	@ (80015b8 <HAL_MspInit+0x60>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	4a04      	ldr	r2, [pc, #16]	@ (80015b8 <HAL_MspInit+0x60>)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	40021000 	.word	0x40021000
 80015b8:	40010000 	.word	0x40010000

080015bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0310 	add.w	r3, r7, #16
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015da:	d12b      	bne.n	8001634 <HAL_TIM_Base_MspInit+0x78>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015dc:	4b17      	ldr	r3, [pc, #92]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015de:	69db      	ldr	r3, [r3, #28]
 80015e0:	4a16      	ldr	r2, [pc, #88]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	61d3      	str	r3, [r2, #28]
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	4a10      	ldr	r2, [pc, #64]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015fa:	f043 0304 	orr.w	r3, r3, #4
 80015fe:	6193      	str	r3, [r2, #24]
 8001600:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	f003 0304 	and.w	r3, r3, #4
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800160c:	2301      	movs	r3, #1
 800160e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	4619      	mov	r1, r3
 800161e:	4808      	ldr	r0, [pc, #32]	@ (8001640 <HAL_TIM_Base_MspInit+0x84>)
 8001620:	f000 fb64 	bl	8001cec <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	2100      	movs	r1, #0
 8001628:	201c      	movs	r0, #28
 800162a:	f000 fb28 	bl	8001c7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800162e:	201c      	movs	r0, #28
 8001630:	f000 fb41 	bl	8001cb6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001634:	bf00      	nop
 8001636:	3720      	adds	r7, #32
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40021000 	.word	0x40021000
 8001640:	40010800 	.word	0x40010800

08001644 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <HAL_TIM_PWM_MspInit+0x34>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d10b      	bne.n	800166e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001656:	4b09      	ldr	r3, [pc, #36]	@ (800167c <HAL_TIM_PWM_MspInit+0x38>)
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	4a08      	ldr	r2, [pc, #32]	@ (800167c <HAL_TIM_PWM_MspInit+0x38>)
 800165c:	f043 0302 	orr.w	r3, r3, #2
 8001660:	61d3      	str	r3, [r2, #28]
 8001662:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_TIM_PWM_MspInit+0x38>)
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr
 8001678:	40000400 	.word	0x40000400
 800167c:	40021000 	.word	0x40021000

08001680 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 0310 	add.w	r3, r7, #16
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a0f      	ldr	r2, [pc, #60]	@ (80016d8 <HAL_TIM_MspPostInit+0x58>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d117      	bne.n	80016d0 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a0:	4b0e      	ldr	r3, [pc, #56]	@ (80016dc <HAL_TIM_MspPostInit+0x5c>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	4a0d      	ldr	r2, [pc, #52]	@ (80016dc <HAL_TIM_MspPostInit+0x5c>)
 80016a6:	f043 0304 	orr.w	r3, r3, #4
 80016aa:	6193      	str	r3, [r2, #24]
 80016ac:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <HAL_TIM_MspPostInit+0x5c>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016b8:	2340      	movs	r3, #64	@ 0x40
 80016ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016bc:	2302      	movs	r3, #2
 80016be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c0:	2302      	movs	r3, #2
 80016c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	f107 0310 	add.w	r3, r7, #16
 80016c8:	4619      	mov	r1, r3
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <HAL_TIM_MspPostInit+0x60>)
 80016cc:	f000 fb0e 	bl	8001cec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016d0:	bf00      	nop
 80016d2:	3720      	adds	r7, #32
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40000400 	.word	0x40000400
 80016dc:	40021000 	.word	0x40021000
 80016e0:	40010800 	.word	0x40010800

080016e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001770 <HAL_UART_MspInit+0x8c>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d131      	bne.n	8001768 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001704:	4b1b      	ldr	r3, [pc, #108]	@ (8001774 <HAL_UART_MspInit+0x90>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a1a      	ldr	r2, [pc, #104]	@ (8001774 <HAL_UART_MspInit+0x90>)
 800170a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800170e:	6193      	str	r3, [r2, #24]
 8001710:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <HAL_UART_MspInit+0x90>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171c:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <HAL_UART_MspInit+0x90>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a14      	ldr	r2, [pc, #80]	@ (8001774 <HAL_UART_MspInit+0x90>)
 8001722:	f043 0304 	orr.w	r3, r3, #4
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <HAL_UART_MspInit+0x90>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0304 	and.w	r3, r3, #4
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001734:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001738:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001742:	f107 0310 	add.w	r3, r7, #16
 8001746:	4619      	mov	r1, r3
 8001748:	480b      	ldr	r0, [pc, #44]	@ (8001778 <HAL_UART_MspInit+0x94>)
 800174a:	f000 facf 	bl	8001cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800174e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001752:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175c:	f107 0310 	add.w	r3, r7, #16
 8001760:	4619      	mov	r1, r3
 8001762:	4805      	ldr	r0, [pc, #20]	@ (8001778 <HAL_UART_MspInit+0x94>)
 8001764:	f000 fac2 	bl	8001cec <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001768:	bf00      	nop
 800176a:	3720      	adds	r7, #32
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40013800 	.word	0x40013800
 8001774:	40021000 	.word	0x40021000
 8001778:	40010800 	.word	0x40010800

0800177c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <NMI_Handler+0x4>

08001784 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <HardFault_Handler+0x4>

0800178c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <MemManage_Handler+0x4>

08001794 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <BusFault_Handler+0x4>

0800179c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <UsageFault_Handler+0x4>

080017a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr

080017c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017cc:	f000 f940 	bl	8001a50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <TIM2_IRQHandler+0x10>)
 80017da:	f001 fad7 	bl	8002d8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	200001f4 	.word	0x200001f4

080017e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return 1;
 80017ec:	2301      	movs	r3, #1
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr

080017f6 <_kill>:

int _kill(int pid, int sig)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001800:	f003 fc84 	bl	800510c <__errno>
 8001804:	4603      	mov	r3, r0
 8001806:	2216      	movs	r2, #22
 8001808:	601a      	str	r2, [r3, #0]
  return -1;
 800180a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_exit>:

void _exit (int status)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800181e:	f04f 31ff 	mov.w	r1, #4294967295
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f7ff ffe7 	bl	80017f6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <_exit+0x12>

0800182c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	e00a      	b.n	8001854 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800183e:	f3af 8000 	nop.w
 8001842:	4601      	mov	r1, r0
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	1c5a      	adds	r2, r3, #1
 8001848:	60ba      	str	r2, [r7, #8]
 800184a:	b2ca      	uxtb	r2, r1
 800184c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	3301      	adds	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	429a      	cmp	r2, r3
 800185a:	dbf0      	blt.n	800183e <_read+0x12>
  }

  return len;
 800185c:	687b      	ldr	r3, [r7, #4]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3718      	adds	r7, #24
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b086      	sub	sp, #24
 800186a:	af00      	add	r7, sp, #0
 800186c:	60f8      	str	r0, [r7, #12]
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	e009      	b.n	800188c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	1c5a      	adds	r2, r3, #1
 800187c:	60ba      	str	r2, [r7, #8]
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fc05 	bl	8001090 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	dbf1      	blt.n	8001878 <_write+0x12>
  }
  return len;
 8001894:	687b      	ldr	r3, [r7, #4]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_close>:

int _close(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c4:	605a      	str	r2, [r3, #4]
  return 0;
 80018c6:	2300      	movs	r3, #0
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr

080018d2 <_isatty>:

int _isatty(int file)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr

080018e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b085      	sub	sp, #20
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	60f8      	str	r0, [r7, #12]
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
	...

08001900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001908:	4a14      	ldr	r2, [pc, #80]	@ (800195c <_sbrk+0x5c>)
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <_sbrk+0x60>)
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001914:	4b13      	ldr	r3, [pc, #76]	@ (8001964 <_sbrk+0x64>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <_sbrk+0x64>)
 800191e:	4a12      	ldr	r2, [pc, #72]	@ (8001968 <_sbrk+0x68>)
 8001920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001922:	4b10      	ldr	r3, [pc, #64]	@ (8001964 <_sbrk+0x64>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	429a      	cmp	r2, r3
 800192e:	d207      	bcs.n	8001940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001930:	f003 fbec 	bl	800510c <__errno>
 8001934:	4603      	mov	r3, r0
 8001936:	220c      	movs	r2, #12
 8001938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
 800193e:	e009      	b.n	8001954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001940:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001946:	4b07      	ldr	r3, [pc, #28]	@ (8001964 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	4a05      	ldr	r2, [pc, #20]	@ (8001964 <_sbrk+0x64>)
 8001950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001952:	68fb      	ldr	r3, [r7, #12]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20005000 	.word	0x20005000
 8001960:	00000400 	.word	0x00000400
 8001964:	200002e4 	.word	0x200002e4
 8001968:	20000438 	.word	0x20000438

0800196c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001978:	f7ff fff8 	bl	800196c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800197c:	480b      	ldr	r0, [pc, #44]	@ (80019ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800197e:	490c      	ldr	r1, [pc, #48]	@ (80019b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001980:	4a0c      	ldr	r2, [pc, #48]	@ (80019b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001984:	e002      	b.n	800198c <LoopCopyDataInit>

08001986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198a:	3304      	adds	r3, #4

0800198c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800198c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001990:	d3f9      	bcc.n	8001986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001992:	4a09      	ldr	r2, [pc, #36]	@ (80019b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001994:	4c09      	ldr	r4, [pc, #36]	@ (80019bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001998:	e001      	b.n	800199e <LoopFillZerobss>

0800199a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800199c:	3204      	adds	r2, #4

0800199e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a0:	d3fb      	bcc.n	800199a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019a2:	f003 fbb9 	bl	8005118 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019a6:	f7ff fc01 	bl	80011ac <main>
  bx lr
 80019aa:	4770      	bx	lr
  ldr r0, =_sdata
 80019ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80019b4:	08008c8c 	.word	0x08008c8c
  ldr r2, =_sbss
 80019b8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80019bc:	20000438 	.word	0x20000438

080019c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019c0:	e7fe      	b.n	80019c0 <ADC1_2_IRQHandler>
	...

080019c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019c8:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <HAL_Init+0x28>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a07      	ldr	r2, [pc, #28]	@ (80019ec <HAL_Init+0x28>)
 80019ce:	f043 0310 	orr.w	r3, r3, #16
 80019d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d4:	2003      	movs	r0, #3
 80019d6:	f000 f947 	bl	8001c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019da:	200f      	movs	r0, #15
 80019dc:	f000 f808 	bl	80019f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019e0:	f7ff fdba 	bl	8001558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40022000 	.word	0x40022000

080019f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019f8:	4b12      	ldr	r3, [pc, #72]	@ (8001a44 <HAL_InitTick+0x54>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_InitTick+0x58>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	4619      	mov	r1, r3
 8001a02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f95f 	bl	8001cd2 <HAL_SYSTICK_Config>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e00e      	b.n	8001a3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2b0f      	cmp	r3, #15
 8001a22:	d80a      	bhi.n	8001a3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a24:	2200      	movs	r2, #0
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	f04f 30ff 	mov.w	r0, #4294967295
 8001a2c:	f000 f927 	bl	8001c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a30:	4a06      	ldr	r2, [pc, #24]	@ (8001a4c <HAL_InitTick+0x5c>)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	e000      	b.n	8001a3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20000004 	.word	0x20000004
 8001a48:	2000000c 	.word	0x2000000c
 8001a4c:	20000008 	.word	0x20000008

08001a50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a54:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <HAL_IncTick+0x1c>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	461a      	mov	r2, r3
 8001a5a:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <HAL_IncTick+0x20>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4413      	add	r3, r2
 8001a60:	4a03      	ldr	r2, [pc, #12]	@ (8001a70 <HAL_IncTick+0x20>)
 8001a62:	6013      	str	r3, [r2, #0]
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	2000000c 	.word	0x2000000c
 8001a70:	200002e8 	.word	0x200002e8

08001a74 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  return uwTick;
 8001a78:	4b02      	ldr	r3, [pc, #8]	@ (8001a84 <HAL_GetTick+0x10>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	200002e8 	.word	0x200002e8

08001a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a90:	f7ff fff0 	bl	8001a74 <HAL_GetTick>
 8001a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa0:	d005      	beq.n	8001aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <HAL_Delay+0x44>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	4413      	add	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001aae:	bf00      	nop
 8001ab0:	f7ff ffe0 	bl	8001a74 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d8f7      	bhi.n	8001ab0 <HAL_Delay+0x28>
  {
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	2000000c 	.word	0x2000000c

08001ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001aec:	4013      	ands	r3, r2
 8001aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b02:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <__NVIC_SetPriorityGrouping+0x44>)
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	60d3      	str	r3, [r2, #12]
}
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b1c:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <__NVIC_GetPriorityGrouping+0x18>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	f003 0307 	and.w	r3, r3, #7
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	db0b      	blt.n	8001b5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	f003 021f 	and.w	r2, r3, #31
 8001b4c:	4906      	ldr	r1, [pc, #24]	@ (8001b68 <__NVIC_EnableIRQ+0x34>)
 8001b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b52:	095b      	lsrs	r3, r3, #5
 8001b54:	2001      	movs	r0, #1
 8001b56:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b5e:	bf00      	nop
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bc80      	pop	{r7}
 8001b66:	4770      	bx	lr
 8001b68:	e000e100 	.word	0xe000e100

08001b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	6039      	str	r1, [r7, #0]
 8001b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	db0a      	blt.n	8001b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	b2da      	uxtb	r2, r3
 8001b84:	490c      	ldr	r1, [pc, #48]	@ (8001bb8 <__NVIC_SetPriority+0x4c>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	0112      	lsls	r2, r2, #4
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	440b      	add	r3, r1
 8001b90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b94:	e00a      	b.n	8001bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4908      	ldr	r1, [pc, #32]	@ (8001bbc <__NVIC_SetPriority+0x50>)
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	3b04      	subs	r3, #4
 8001ba4:	0112      	lsls	r2, r2, #4
 8001ba6:	b2d2      	uxtb	r2, r2
 8001ba8:	440b      	add	r3, r1
 8001baa:	761a      	strb	r2, [r3, #24]
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	e000e100 	.word	0xe000e100
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b089      	sub	sp, #36	@ 0x24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	f1c3 0307 	rsb	r3, r3, #7
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	bf28      	it	cs
 8001bde:	2304      	movcs	r3, #4
 8001be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	3304      	adds	r3, #4
 8001be6:	2b06      	cmp	r3, #6
 8001be8:	d902      	bls.n	8001bf0 <NVIC_EncodePriority+0x30>
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	3b03      	subs	r3, #3
 8001bee:	e000      	b.n	8001bf2 <NVIC_EncodePriority+0x32>
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43da      	mvns	r2, r3
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	401a      	ands	r2, r3
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c08:	f04f 31ff 	mov.w	r1, #4294967295
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c12:	43d9      	mvns	r1, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c18:	4313      	orrs	r3, r2
         );
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3724      	adds	r7, #36	@ 0x24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr

08001c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c34:	d301      	bcc.n	8001c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c36:	2301      	movs	r3, #1
 8001c38:	e00f      	b.n	8001c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <SysTick_Config+0x40>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c42:	210f      	movs	r1, #15
 8001c44:	f04f 30ff 	mov.w	r0, #4294967295
 8001c48:	f7ff ff90 	bl	8001b6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c4c:	4b05      	ldr	r3, [pc, #20]	@ (8001c64 <SysTick_Config+0x40>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c52:	4b04      	ldr	r3, [pc, #16]	@ (8001c64 <SysTick_Config+0x40>)
 8001c54:	2207      	movs	r2, #7
 8001c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	e000e010 	.word	0xe000e010

08001c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff ff2d 	bl	8001ad0 <__NVIC_SetPriorityGrouping>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b086      	sub	sp, #24
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	4603      	mov	r3, r0
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607a      	str	r2, [r7, #4]
 8001c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c90:	f7ff ff42 	bl	8001b18 <__NVIC_GetPriorityGrouping>
 8001c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	6978      	ldr	r0, [r7, #20]
 8001c9c:	f7ff ff90 	bl	8001bc0 <NVIC_EncodePriority>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ff5f 	bl	8001b6c <__NVIC_SetPriority>
}
 8001cae:	bf00      	nop
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ff35 	bl	8001b34 <__NVIC_EnableIRQ>
}
 8001cca:	bf00      	nop
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff ffa2 	bl	8001c24 <SysTick_Config>
 8001ce0:	4603      	mov	r3, r0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b08b      	sub	sp, #44	@ 0x2c
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfe:	e169      	b.n	8001fd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d00:	2201      	movs	r2, #1
 8001d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	69fa      	ldr	r2, [r7, #28]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	f040 8158 	bne.w	8001fce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4a9a      	ldr	r2, [pc, #616]	@ (8001f8c <HAL_GPIO_Init+0x2a0>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d05e      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d28:	4a98      	ldr	r2, [pc, #608]	@ (8001f8c <HAL_GPIO_Init+0x2a0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d875      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d2e:	4a98      	ldr	r2, [pc, #608]	@ (8001f90 <HAL_GPIO_Init+0x2a4>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d058      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d34:	4a96      	ldr	r2, [pc, #600]	@ (8001f90 <HAL_GPIO_Init+0x2a4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d86f      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d3a:	4a96      	ldr	r2, [pc, #600]	@ (8001f94 <HAL_GPIO_Init+0x2a8>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d052      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d40:	4a94      	ldr	r2, [pc, #592]	@ (8001f94 <HAL_GPIO_Init+0x2a8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d869      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d46:	4a94      	ldr	r2, [pc, #592]	@ (8001f98 <HAL_GPIO_Init+0x2ac>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d04c      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d4c:	4a92      	ldr	r2, [pc, #584]	@ (8001f98 <HAL_GPIO_Init+0x2ac>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d863      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d52:	4a92      	ldr	r2, [pc, #584]	@ (8001f9c <HAL_GPIO_Init+0x2b0>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d046      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
 8001d58:	4a90      	ldr	r2, [pc, #576]	@ (8001f9c <HAL_GPIO_Init+0x2b0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d85d      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d5e:	2b12      	cmp	r3, #18
 8001d60:	d82a      	bhi.n	8001db8 <HAL_GPIO_Init+0xcc>
 8001d62:	2b12      	cmp	r3, #18
 8001d64:	d859      	bhi.n	8001e1a <HAL_GPIO_Init+0x12e>
 8001d66:	a201      	add	r2, pc, #4	@ (adr r2, 8001d6c <HAL_GPIO_Init+0x80>)
 8001d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6c:	08001de7 	.word	0x08001de7
 8001d70:	08001dc1 	.word	0x08001dc1
 8001d74:	08001dd3 	.word	0x08001dd3
 8001d78:	08001e15 	.word	0x08001e15
 8001d7c:	08001e1b 	.word	0x08001e1b
 8001d80:	08001e1b 	.word	0x08001e1b
 8001d84:	08001e1b 	.word	0x08001e1b
 8001d88:	08001e1b 	.word	0x08001e1b
 8001d8c:	08001e1b 	.word	0x08001e1b
 8001d90:	08001e1b 	.word	0x08001e1b
 8001d94:	08001e1b 	.word	0x08001e1b
 8001d98:	08001e1b 	.word	0x08001e1b
 8001d9c:	08001e1b 	.word	0x08001e1b
 8001da0:	08001e1b 	.word	0x08001e1b
 8001da4:	08001e1b 	.word	0x08001e1b
 8001da8:	08001e1b 	.word	0x08001e1b
 8001dac:	08001e1b 	.word	0x08001e1b
 8001db0:	08001dc9 	.word	0x08001dc9
 8001db4:	08001ddd 	.word	0x08001ddd
 8001db8:	4a79      	ldr	r2, [pc, #484]	@ (8001fa0 <HAL_GPIO_Init+0x2b4>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d013      	beq.n	8001de6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dbe:	e02c      	b.n	8001e1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	623b      	str	r3, [r7, #32]
          break;
 8001dc6:	e029      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	623b      	str	r3, [r7, #32]
          break;
 8001dd0:	e024      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	3308      	adds	r3, #8
 8001dd8:	623b      	str	r3, [r7, #32]
          break;
 8001dda:	e01f      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	330c      	adds	r3, #12
 8001de2:	623b      	str	r3, [r7, #32]
          break;
 8001de4:	e01a      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d102      	bne.n	8001df4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dee:	2304      	movs	r3, #4
 8001df0:	623b      	str	r3, [r7, #32]
          break;
 8001df2:	e013      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d105      	bne.n	8001e08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dfc:	2308      	movs	r3, #8
 8001dfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	69fa      	ldr	r2, [r7, #28]
 8001e04:	611a      	str	r2, [r3, #16]
          break;
 8001e06:	e009      	b.n	8001e1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e08:	2308      	movs	r3, #8
 8001e0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	69fa      	ldr	r2, [r7, #28]
 8001e10:	615a      	str	r2, [r3, #20]
          break;
 8001e12:	e003      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
          break;
 8001e18:	e000      	b.n	8001e1c <HAL_GPIO_Init+0x130>
          break;
 8001e1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	2bff      	cmp	r3, #255	@ 0xff
 8001e20:	d801      	bhi.n	8001e26 <HAL_GPIO_Init+0x13a>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	e001      	b.n	8001e2a <HAL_GPIO_Init+0x13e>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3304      	adds	r3, #4
 8001e2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	2bff      	cmp	r3, #255	@ 0xff
 8001e30:	d802      	bhi.n	8001e38 <HAL_GPIO_Init+0x14c>
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	e002      	b.n	8001e3e <HAL_GPIO_Init+0x152>
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	3b08      	subs	r3, #8
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	210f      	movs	r1, #15
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	401a      	ands	r2, r3
 8001e50:	6a39      	ldr	r1, [r7, #32]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	fa01 f303 	lsl.w	r3, r1, r3
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f000 80b1 	beq.w	8001fce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e6c:	4b4d      	ldr	r3, [pc, #308]	@ (8001fa4 <HAL_GPIO_Init+0x2b8>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	4a4c      	ldr	r2, [pc, #304]	@ (8001fa4 <HAL_GPIO_Init+0x2b8>)
 8001e72:	f043 0301 	orr.w	r3, r3, #1
 8001e76:	6193      	str	r3, [r2, #24]
 8001e78:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa4 <HAL_GPIO_Init+0x2b8>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e84:	4a48      	ldr	r2, [pc, #288]	@ (8001fa8 <HAL_GPIO_Init+0x2bc>)
 8001e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e88:	089b      	lsrs	r3, r3, #2
 8001e8a:	3302      	adds	r3, #2
 8001e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	220f      	movs	r2, #15
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a40      	ldr	r2, [pc, #256]	@ (8001fac <HAL_GPIO_Init+0x2c0>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d013      	beq.n	8001ed8 <HAL_GPIO_Init+0x1ec>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb0 <HAL_GPIO_Init+0x2c4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d00d      	beq.n	8001ed4 <HAL_GPIO_Init+0x1e8>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a3e      	ldr	r2, [pc, #248]	@ (8001fb4 <HAL_GPIO_Init+0x2c8>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d007      	beq.n	8001ed0 <HAL_GPIO_Init+0x1e4>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a3d      	ldr	r2, [pc, #244]	@ (8001fb8 <HAL_GPIO_Init+0x2cc>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d101      	bne.n	8001ecc <HAL_GPIO_Init+0x1e0>
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e006      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ecc:	2304      	movs	r3, #4
 8001ece:	e004      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	e002      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <HAL_GPIO_Init+0x1ee>
 8001ed8:	2300      	movs	r3, #0
 8001eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001edc:	f002 0203 	and.w	r2, r2, #3
 8001ee0:	0092      	lsls	r2, r2, #2
 8001ee2:	4093      	lsls	r3, r2
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eea:	492f      	ldr	r1, [pc, #188]	@ (8001fa8 <HAL_GPIO_Init+0x2bc>)
 8001eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eee:	089b      	lsrs	r3, r3, #2
 8001ef0:	3302      	adds	r3, #2
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f04:	4b2d      	ldr	r3, [pc, #180]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	492c      	ldr	r1, [pc, #176]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	608b      	str	r3, [r1, #8]
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f12:	4b2a      	ldr	r3, [pc, #168]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f14:	689a      	ldr	r2, [r3, #8]
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	4928      	ldr	r1, [pc, #160]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f2c:	4b23      	ldr	r3, [pc, #140]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f2e:	68da      	ldr	r2, [r3, #12]
 8001f30:	4922      	ldr	r1, [pc, #136]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	60cb      	str	r3, [r1, #12]
 8001f38:	e006      	b.n	8001f48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f3a:	4b20      	ldr	r3, [pc, #128]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f3c:	68da      	ldr	r2, [r3, #12]
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	491e      	ldr	r1, [pc, #120]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d006      	beq.n	8001f62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f54:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	4918      	ldr	r1, [pc, #96]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	604b      	str	r3, [r1, #4]
 8001f60:	e006      	b.n	8001f70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f62:	4b16      	ldr	r3, [pc, #88]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f64:	685a      	ldr	r2, [r3, #4]
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	4914      	ldr	r1, [pc, #80]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d021      	beq.n	8001fc0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	490e      	ldr	r1, [pc, #56]	@ (8001fbc <HAL_GPIO_Init+0x2d0>)
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	600b      	str	r3, [r1, #0]
 8001f88:	e021      	b.n	8001fce <HAL_GPIO_Init+0x2e2>
 8001f8a:	bf00      	nop
 8001f8c:	10320000 	.word	0x10320000
 8001f90:	10310000 	.word	0x10310000
 8001f94:	10220000 	.word	0x10220000
 8001f98:	10210000 	.word	0x10210000
 8001f9c:	10120000 	.word	0x10120000
 8001fa0:	10110000 	.word	0x10110000
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40010000 	.word	0x40010000
 8001fac:	40010800 	.word	0x40010800
 8001fb0:	40010c00 	.word	0x40010c00
 8001fb4:	40011000 	.word	0x40011000
 8001fb8:	40011400 	.word	0x40011400
 8001fbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	4909      	ldr	r1, [pc, #36]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001fca:	4013      	ands	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fda:	fa22 f303 	lsr.w	r3, r2, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f47f ae8e 	bne.w	8001d00 <HAL_GPIO_Init+0x14>
  }
}
 8001fe4:	bf00      	nop
 8001fe6:	bf00      	nop
 8001fe8:	372c      	adds	r7, #44	@ 0x2c
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	40010400 	.word	0x40010400

08001ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	807b      	strh	r3, [r7, #2]
 8002000:	4613      	mov	r3, r2
 8002002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002004:	787b      	ldrb	r3, [r7, #1]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800200a:	887a      	ldrh	r2, [r7, #2]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002010:	e003      	b.n	800201a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002012:	887b      	ldrh	r3, [r7, #2]
 8002014:	041a      	lsls	r2, r3, #16
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	611a      	str	r2, [r3, #16]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e272      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 8087 	beq.w	8002152 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002044:	4b92      	ldr	r3, [pc, #584]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 030c 	and.w	r3, r3, #12
 800204c:	2b04      	cmp	r3, #4
 800204e:	d00c      	beq.n	800206a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002050:	4b8f      	ldr	r3, [pc, #572]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f003 030c 	and.w	r3, r3, #12
 8002058:	2b08      	cmp	r3, #8
 800205a:	d112      	bne.n	8002082 <HAL_RCC_OscConfig+0x5e>
 800205c:	4b8c      	ldr	r3, [pc, #560]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002068:	d10b      	bne.n	8002082 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800206a:	4b89      	ldr	r3, [pc, #548]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d06c      	beq.n	8002150 <HAL_RCC_OscConfig+0x12c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d168      	bne.n	8002150 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e24c      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800208a:	d106      	bne.n	800209a <HAL_RCC_OscConfig+0x76>
 800208c:	4b80      	ldr	r3, [pc, #512]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a7f      	ldr	r2, [pc, #508]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	e02e      	b.n	80020f8 <HAL_RCC_OscConfig+0xd4>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10c      	bne.n	80020bc <HAL_RCC_OscConfig+0x98>
 80020a2:	4b7b      	ldr	r3, [pc, #492]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a7a      	ldr	r2, [pc, #488]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ac:	6013      	str	r3, [r2, #0]
 80020ae:	4b78      	ldr	r3, [pc, #480]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a77      	ldr	r2, [pc, #476]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020b8:	6013      	str	r3, [r2, #0]
 80020ba:	e01d      	b.n	80020f8 <HAL_RCC_OscConfig+0xd4>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020c4:	d10c      	bne.n	80020e0 <HAL_RCC_OscConfig+0xbc>
 80020c6:	4b72      	ldr	r3, [pc, #456]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a71      	ldr	r2, [pc, #452]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	4b6f      	ldr	r3, [pc, #444]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a6e      	ldr	r2, [pc, #440]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	e00b      	b.n	80020f8 <HAL_RCC_OscConfig+0xd4>
 80020e0:	4b6b      	ldr	r3, [pc, #428]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	4b68      	ldr	r3, [pc, #416]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a67      	ldr	r2, [pc, #412]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80020f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d013      	beq.n	8002128 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002100:	f7ff fcb8 	bl	8001a74 <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002108:	f7ff fcb4 	bl	8001a74 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b64      	cmp	r3, #100	@ 0x64
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e200      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800211a:	4b5d      	ldr	r3, [pc, #372]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d0f0      	beq.n	8002108 <HAL_RCC_OscConfig+0xe4>
 8002126:	e014      	b.n	8002152 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002128:	f7ff fca4 	bl	8001a74 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002130:	f7ff fca0 	bl	8001a74 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b64      	cmp	r3, #100	@ 0x64
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e1ec      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002142:	4b53      	ldr	r3, [pc, #332]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1f0      	bne.n	8002130 <HAL_RCC_OscConfig+0x10c>
 800214e:	e000      	b.n	8002152 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d063      	beq.n	8002226 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800215e:	4b4c      	ldr	r3, [pc, #304]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f003 030c 	and.w	r3, r3, #12
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00b      	beq.n	8002182 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800216a:	4b49      	ldr	r3, [pc, #292]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	2b08      	cmp	r3, #8
 8002174:	d11c      	bne.n	80021b0 <HAL_RCC_OscConfig+0x18c>
 8002176:	4b46      	ldr	r3, [pc, #280]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d116      	bne.n	80021b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002182:	4b43      	ldr	r3, [pc, #268]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d005      	beq.n	800219a <HAL_RCC_OscConfig+0x176>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d001      	beq.n	800219a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e1c0      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219a:	4b3d      	ldr	r3, [pc, #244]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	4939      	ldr	r1, [pc, #228]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ae:	e03a      	b.n	8002226 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d020      	beq.n	80021fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021b8:	4b36      	ldr	r3, [pc, #216]	@ (8002294 <HAL_RCC_OscConfig+0x270>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021be:	f7ff fc59 	bl	8001a74 <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c6:	f7ff fc55 	bl	8001a74 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e1a1      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	4927      	ldr	r1, [pc, #156]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	600b      	str	r3, [r1, #0]
 80021f8:	e015      	b.n	8002226 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021fa:	4b26      	ldr	r3, [pc, #152]	@ (8002294 <HAL_RCC_OscConfig+0x270>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002200:	f7ff fc38 	bl	8001a74 <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002208:	f7ff fc34 	bl	8001a74 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e180      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800221a:	4b1d      	ldr	r3, [pc, #116]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1f0      	bne.n	8002208 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0308 	and.w	r3, r3, #8
 800222e:	2b00      	cmp	r3, #0
 8002230:	d03a      	beq.n	80022a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d019      	beq.n	800226e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800223a:	4b17      	ldr	r3, [pc, #92]	@ (8002298 <HAL_RCC_OscConfig+0x274>)
 800223c:	2201      	movs	r2, #1
 800223e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002240:	f7ff fc18 	bl	8001a74 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002248:	f7ff fc14 	bl	8001a74 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e160      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800225a:	4b0d      	ldr	r3, [pc, #52]	@ (8002290 <HAL_RCC_OscConfig+0x26c>)
 800225c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0f0      	beq.n	8002248 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002266:	2001      	movs	r0, #1
 8002268:	f000 face 	bl	8002808 <RCC_Delay>
 800226c:	e01c      	b.n	80022a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800226e:	4b0a      	ldr	r3, [pc, #40]	@ (8002298 <HAL_RCC_OscConfig+0x274>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002274:	f7ff fbfe 	bl	8001a74 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800227a:	e00f      	b.n	800229c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227c:	f7ff fbfa 	bl	8001a74 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d908      	bls.n	800229c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e146      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000
 8002294:	42420000 	.word	0x42420000
 8002298:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800229c:	4b92      	ldr	r3, [pc, #584]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800229e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1e9      	bne.n	800227c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 80a6 	beq.w	8002402 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ba:	4b8b      	ldr	r3, [pc, #556]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10d      	bne.n	80022e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	4b88      	ldr	r3, [pc, #544]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	4a87      	ldr	r2, [pc, #540]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022d0:	61d3      	str	r3, [r2, #28]
 80022d2:	4b85      	ldr	r3, [pc, #532]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80022d4:	69db      	ldr	r3, [r3, #28]
 80022d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022da:	60bb      	str	r3, [r7, #8]
 80022dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022de:	2301      	movs	r3, #1
 80022e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e2:	4b82      	ldr	r3, [pc, #520]	@ (80024ec <HAL_RCC_OscConfig+0x4c8>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d118      	bne.n	8002320 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ee:	4b7f      	ldr	r3, [pc, #508]	@ (80024ec <HAL_RCC_OscConfig+0x4c8>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a7e      	ldr	r2, [pc, #504]	@ (80024ec <HAL_RCC_OscConfig+0x4c8>)
 80022f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022fa:	f7ff fbbb 	bl	8001a74 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002302:	f7ff fbb7 	bl	8001a74 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b64      	cmp	r3, #100	@ 0x64
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e103      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002314:	4b75      	ldr	r3, [pc, #468]	@ (80024ec <HAL_RCC_OscConfig+0x4c8>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f0      	beq.n	8002302 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d106      	bne.n	8002336 <HAL_RCC_OscConfig+0x312>
 8002328:	4b6f      	ldr	r3, [pc, #444]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	4a6e      	ldr	r2, [pc, #440]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800232e:	f043 0301 	orr.w	r3, r3, #1
 8002332:	6213      	str	r3, [r2, #32]
 8002334:	e02d      	b.n	8002392 <HAL_RCC_OscConfig+0x36e>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10c      	bne.n	8002358 <HAL_RCC_OscConfig+0x334>
 800233e:	4b6a      	ldr	r3, [pc, #424]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4a69      	ldr	r2, [pc, #420]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002344:	f023 0301 	bic.w	r3, r3, #1
 8002348:	6213      	str	r3, [r2, #32]
 800234a:	4b67      	ldr	r3, [pc, #412]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a66      	ldr	r2, [pc, #408]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002350:	f023 0304 	bic.w	r3, r3, #4
 8002354:	6213      	str	r3, [r2, #32]
 8002356:	e01c      	b.n	8002392 <HAL_RCC_OscConfig+0x36e>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	2b05      	cmp	r3, #5
 800235e:	d10c      	bne.n	800237a <HAL_RCC_OscConfig+0x356>
 8002360:	4b61      	ldr	r3, [pc, #388]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4a60      	ldr	r2, [pc, #384]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002366:	f043 0304 	orr.w	r3, r3, #4
 800236a:	6213      	str	r3, [r2, #32]
 800236c:	4b5e      	ldr	r3, [pc, #376]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	4a5d      	ldr	r2, [pc, #372]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	6213      	str	r3, [r2, #32]
 8002378:	e00b      	b.n	8002392 <HAL_RCC_OscConfig+0x36e>
 800237a:	4b5b      	ldr	r3, [pc, #364]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	4a5a      	ldr	r2, [pc, #360]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002380:	f023 0301 	bic.w	r3, r3, #1
 8002384:	6213      	str	r3, [r2, #32]
 8002386:	4b58      	ldr	r3, [pc, #352]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	4a57      	ldr	r2, [pc, #348]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800238c:	f023 0304 	bic.w	r3, r3, #4
 8002390:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d015      	beq.n	80023c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239a:	f7ff fb6b 	bl	8001a74 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a0:	e00a      	b.n	80023b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a2:	f7ff fb67 	bl	8001a74 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e0b1      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023b8:	4b4b      	ldr	r3, [pc, #300]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0ee      	beq.n	80023a2 <HAL_RCC_OscConfig+0x37e>
 80023c4:	e014      	b.n	80023f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c6:	f7ff fb55 	bl	8001a74 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023cc:	e00a      	b.n	80023e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ce:	f7ff fb51 	bl	8001a74 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023dc:	4293      	cmp	r3, r2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e09b      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023e4:	4b40      	ldr	r3, [pc, #256]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1ee      	bne.n	80023ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d105      	bne.n	8002402 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023f6:	4b3c      	ldr	r3, [pc, #240]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4a3b      	ldr	r2, [pc, #236]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80023fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002400:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 8087 	beq.w	800251a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800240c:	4b36      	ldr	r3, [pc, #216]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 030c 	and.w	r3, r3, #12
 8002414:	2b08      	cmp	r3, #8
 8002416:	d061      	beq.n	80024dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	2b02      	cmp	r3, #2
 800241e:	d146      	bne.n	80024ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002420:	4b33      	ldr	r3, [pc, #204]	@ (80024f0 <HAL_RCC_OscConfig+0x4cc>)
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002426:	f7ff fb25 	bl	8001a74 <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242e:	f7ff fb21 	bl	8001a74 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e06d      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002440:	4b29      	ldr	r3, [pc, #164]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f0      	bne.n	800242e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002454:	d108      	bne.n	8002468 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002456:	4b24      	ldr	r3, [pc, #144]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	4921      	ldr	r1, [pc, #132]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002468:	4b1f      	ldr	r3, [pc, #124]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a19      	ldr	r1, [r3, #32]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	430b      	orrs	r3, r1
 800247a:	491b      	ldr	r1, [pc, #108]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 800247c:	4313      	orrs	r3, r2
 800247e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002480:	4b1b      	ldr	r3, [pc, #108]	@ (80024f0 <HAL_RCC_OscConfig+0x4cc>)
 8002482:	2201      	movs	r2, #1
 8002484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002486:	f7ff faf5 	bl	8001a74 <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800248c:	e008      	b.n	80024a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800248e:	f7ff faf1 	bl	8001a74 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e03d      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024a0:	4b11      	ldr	r3, [pc, #68]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0f0      	beq.n	800248e <HAL_RCC_OscConfig+0x46a>
 80024ac:	e035      	b.n	800251a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ae:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <HAL_RCC_OscConfig+0x4cc>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b4:	f7ff fade 	bl	8001a74 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024bc:	f7ff fada 	bl	8001a74 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e026      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ce:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <HAL_RCC_OscConfig+0x4c4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x498>
 80024da:	e01e      	b.n	800251a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69db      	ldr	r3, [r3, #28]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d107      	bne.n	80024f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e019      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40007000 	.word	0x40007000
 80024f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <HAL_RCC_OscConfig+0x500>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	429a      	cmp	r2, r3
 8002506:	d106      	bne.n	8002516 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002512:	429a      	cmp	r2, r3
 8002514:	d001      	beq.n	800251a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e000      	b.n	800251c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40021000 	.word	0x40021000

08002528 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e0d0      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800253c:	4b6a      	ldr	r3, [pc, #424]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0307 	and.w	r3, r3, #7
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	429a      	cmp	r2, r3
 8002548:	d910      	bls.n	800256c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254a:	4b67      	ldr	r3, [pc, #412]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f023 0207 	bic.w	r2, r3, #7
 8002552:	4965      	ldr	r1, [pc, #404]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	4313      	orrs	r3, r2
 8002558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255a:	4b63      	ldr	r3, [pc, #396]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	429a      	cmp	r2, r3
 8002566:	d001      	beq.n	800256c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e0b8      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d020      	beq.n	80025ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0304 	and.w	r3, r3, #4
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002584:	4b59      	ldr	r3, [pc, #356]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	4a58      	ldr	r2, [pc, #352]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800258e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800259c:	4b53      	ldr	r3, [pc, #332]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	4a52      	ldr	r2, [pc, #328]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80025a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a8:	4b50      	ldr	r3, [pc, #320]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	494d      	ldr	r1, [pc, #308]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d040      	beq.n	8002648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ce:	4b47      	ldr	r3, [pc, #284]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d115      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e07f      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d107      	bne.n	80025f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e6:	4b41      	ldr	r3, [pc, #260]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d109      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e073      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f6:	4b3d      	ldr	r3, [pc, #244]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0302 	and.w	r3, r3, #2
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e06b      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002606:	4b39      	ldr	r3, [pc, #228]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f023 0203 	bic.w	r2, r3, #3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4936      	ldr	r1, [pc, #216]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002614:	4313      	orrs	r3, r2
 8002616:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002618:	f7ff fa2c 	bl	8001a74 <HAL_GetTick>
 800261c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	e00a      	b.n	8002636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002620:	f7ff fa28 	bl	8001a74 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800262e:	4293      	cmp	r3, r2
 8002630:	d901      	bls.n	8002636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e053      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002636:	4b2d      	ldr	r3, [pc, #180]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f003 020c 	and.w	r2, r3, #12
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	429a      	cmp	r2, r3
 8002646:	d1eb      	bne.n	8002620 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002648:	4b27      	ldr	r3, [pc, #156]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d210      	bcs.n	8002678 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002656:	4b24      	ldr	r3, [pc, #144]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f023 0207 	bic.w	r2, r3, #7
 800265e:	4922      	ldr	r1, [pc, #136]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	4313      	orrs	r3, r2
 8002664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	4b20      	ldr	r3, [pc, #128]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d001      	beq.n	8002678 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e032      	b.n	80026de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d008      	beq.n	8002696 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002684:	4b19      	ldr	r3, [pc, #100]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4916      	ldr	r1, [pc, #88]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 8002692:	4313      	orrs	r3, r2
 8002694:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d009      	beq.n	80026b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026a2:	4b12      	ldr	r3, [pc, #72]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	490e      	ldr	r1, [pc, #56]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026b6:	f000 f821 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 80026ba:	4602      	mov	r2, r0
 80026bc:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <HAL_RCC_ClockConfig+0x1c4>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	091b      	lsrs	r3, r3, #4
 80026c2:	f003 030f 	and.w	r3, r3, #15
 80026c6:	490a      	ldr	r1, [pc, #40]	@ (80026f0 <HAL_RCC_ClockConfig+0x1c8>)
 80026c8:	5ccb      	ldrb	r3, [r1, r3]
 80026ca:	fa22 f303 	lsr.w	r3, r2, r3
 80026ce:	4a09      	ldr	r2, [pc, #36]	@ (80026f4 <HAL_RCC_ClockConfig+0x1cc>)
 80026d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026d2:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <HAL_RCC_ClockConfig+0x1d0>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff f98a 	bl	80019f0 <HAL_InitTick>

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40022000 	.word	0x40022000
 80026ec:	40021000 	.word	0x40021000
 80026f0:	0800882c 	.word	0x0800882c
 80026f4:	20000004 	.word	0x20000004
 80026f8:	20000008 	.word	0x20000008

080026fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002702:	2300      	movs	r3, #0
 8002704:	60fb      	str	r3, [r7, #12]
 8002706:	2300      	movs	r3, #0
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	2300      	movs	r3, #0
 800270c:	617b      	str	r3, [r7, #20]
 800270e:	2300      	movs	r3, #0
 8002710:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002716:	4b1e      	ldr	r3, [pc, #120]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x94>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f003 030c 	and.w	r3, r3, #12
 8002722:	2b04      	cmp	r3, #4
 8002724:	d002      	beq.n	800272c <HAL_RCC_GetSysClockFreq+0x30>
 8002726:	2b08      	cmp	r3, #8
 8002728:	d003      	beq.n	8002732 <HAL_RCC_GetSysClockFreq+0x36>
 800272a:	e027      	b.n	800277c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800272c:	4b19      	ldr	r3, [pc, #100]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x98>)
 800272e:	613b      	str	r3, [r7, #16]
      break;
 8002730:	e027      	b.n	8002782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	0c9b      	lsrs	r3, r3, #18
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	4a17      	ldr	r2, [pc, #92]	@ (8002798 <HAL_RCC_GetSysClockFreq+0x9c>)
 800273c:	5cd3      	ldrb	r3, [r2, r3]
 800273e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d010      	beq.n	800276c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800274a:	4b11      	ldr	r3, [pc, #68]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x94>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	0c5b      	lsrs	r3, r3, #17
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	4a11      	ldr	r2, [pc, #68]	@ (800279c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002756:	5cd3      	ldrb	r3, [r2, r3]
 8002758:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a0d      	ldr	r2, [pc, #52]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x98>)
 800275e:	fb03 f202 	mul.w	r2, r3, r2
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	fbb2 f3f3 	udiv	r3, r2, r3
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	e004      	b.n	8002776 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a0c      	ldr	r2, [pc, #48]	@ (80027a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002770:	fb02 f303 	mul.w	r3, r2, r3
 8002774:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	613b      	str	r3, [r7, #16]
      break;
 800277a:	e002      	b.n	8002782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800277c:	4b05      	ldr	r3, [pc, #20]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x98>)
 800277e:	613b      	str	r3, [r7, #16]
      break;
 8002780:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002782:	693b      	ldr	r3, [r7, #16]
}
 8002784:	4618      	mov	r0, r3
 8002786:	371c      	adds	r7, #28
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40021000 	.word	0x40021000
 8002794:	007a1200 	.word	0x007a1200
 8002798:	08008844 	.word	0x08008844
 800279c:	08008854 	.word	0x08008854
 80027a0:	003d0900 	.word	0x003d0900

080027a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027a8:	4b02      	ldr	r3, [pc, #8]	@ (80027b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80027aa:	681b      	ldr	r3, [r3, #0]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr
 80027b4:	20000004 	.word	0x20000004

080027b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027bc:	f7ff fff2 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027c0:	4602      	mov	r2, r0
 80027c2:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	0a1b      	lsrs	r3, r3, #8
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	4903      	ldr	r1, [pc, #12]	@ (80027dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ce:	5ccb      	ldrb	r3, [r1, r3]
 80027d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40021000 	.word	0x40021000
 80027dc:	0800883c 	.word	0x0800883c

080027e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027e4:	f7ff ffde 	bl	80027a4 <HAL_RCC_GetHCLKFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	0adb      	lsrs	r3, r3, #11
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	4903      	ldr	r1, [pc, #12]	@ (8002804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027f6:	5ccb      	ldrb	r3, [r1, r3]
 80027f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40021000 	.word	0x40021000
 8002804:	0800883c 	.word	0x0800883c

08002808 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002810:	4b0a      	ldr	r3, [pc, #40]	@ (800283c <RCC_Delay+0x34>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <RCC_Delay+0x38>)
 8002816:	fba2 2303 	umull	r2, r3, r2, r3
 800281a:	0a5b      	lsrs	r3, r3, #9
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	fb02 f303 	mul.w	r3, r2, r3
 8002822:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002824:	bf00      	nop
  }
  while (Delay --);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1e5a      	subs	r2, r3, #1
 800282a:	60fa      	str	r2, [r7, #12]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1f9      	bne.n	8002824 <RCC_Delay+0x1c>
}
 8002830:	bf00      	nop
 8002832:	bf00      	nop
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	20000004 	.word	0x20000004
 8002840:	10624dd3 	.word	0x10624dd3

08002844 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e041      	b.n	80028da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d106      	bne.n	8002870 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7fe fea6 	bl	80015bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2202      	movs	r2, #2
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3304      	adds	r3, #4
 8002880:	4619      	mov	r1, r3
 8002882:	4610      	mov	r0, r2
 8002884:	f000 fe00 	bl	8003488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b082      	sub	sp, #8
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e041      	b.n	8002978 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d106      	bne.n	800290e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7fe fe9b 	bl	8001644 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2202      	movs	r2, #2
 8002912:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	3304      	adds	r3, #4
 800291e:	4619      	mov	r1, r3
 8002920:	4610      	mov	r0, r2
 8002922:	f000 fdb1 	bl	8003488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2201      	movs	r2, #1
 800295a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d109      	bne.n	80029a4 <HAL_TIM_PWM_Start+0x24>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b01      	cmp	r3, #1
 800299a:	bf14      	ite	ne
 800299c:	2301      	movne	r3, #1
 800299e:	2300      	moveq	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	e022      	b.n	80029ea <HAL_TIM_PWM_Start+0x6a>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d109      	bne.n	80029be <HAL_TIM_PWM_Start+0x3e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	bf14      	ite	ne
 80029b6:	2301      	movne	r3, #1
 80029b8:	2300      	moveq	r3, #0
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	e015      	b.n	80029ea <HAL_TIM_PWM_Start+0x6a>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d109      	bne.n	80029d8 <HAL_TIM_PWM_Start+0x58>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	bf14      	ite	ne
 80029d0:	2301      	movne	r3, #1
 80029d2:	2300      	moveq	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	e008      	b.n	80029ea <HAL_TIM_PWM_Start+0x6a>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	bf14      	ite	ne
 80029e4:	2301      	movne	r3, #1
 80029e6:	2300      	moveq	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e05e      	b.n	8002ab0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d104      	bne.n	8002a02 <HAL_TIM_PWM_Start+0x82>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a00:	e013      	b.n	8002a2a <HAL_TIM_PWM_Start+0xaa>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d104      	bne.n	8002a12 <HAL_TIM_PWM_Start+0x92>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a10:	e00b      	b.n	8002a2a <HAL_TIM_PWM_Start+0xaa>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d104      	bne.n	8002a22 <HAL_TIM_PWM_Start+0xa2>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a20:	e003      	b.n	8002a2a <HAL_TIM_PWM_Start+0xaa>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2202      	movs	r2, #2
 8002a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	6839      	ldr	r1, [r7, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f001 f8c1 	bl	8003bba <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ab8 <HAL_TIM_PWM_Start+0x138>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d107      	bne.n	8002a52 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a18      	ldr	r2, [pc, #96]	@ (8002ab8 <HAL_TIM_PWM_Start+0x138>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d00e      	beq.n	8002a7a <HAL_TIM_PWM_Start+0xfa>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a64:	d009      	beq.n	8002a7a <HAL_TIM_PWM_Start+0xfa>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a14      	ldr	r2, [pc, #80]	@ (8002abc <HAL_TIM_PWM_Start+0x13c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d004      	beq.n	8002a7a <HAL_TIM_PWM_Start+0xfa>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a12      	ldr	r2, [pc, #72]	@ (8002ac0 <HAL_TIM_PWM_Start+0x140>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d111      	bne.n	8002a9e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b06      	cmp	r3, #6
 8002a8a:	d010      	beq.n	8002aae <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a9c:	e007      	b.n	8002aae <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f042 0201 	orr.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40012c00 	.word	0x40012c00
 8002abc:	40000400 	.word	0x40000400
 8002ac0:	40000800 	.word	0x40000800

08002ac4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e041      	b.n	8002b5a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d106      	bne.n	8002af0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f839 	bl	8002b62 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2202      	movs	r2, #2
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3304      	adds	r3, #4
 8002b00:	4619      	mov	r1, r3
 8002b02:	4610      	mov	r0, r2
 8002b04:	f000 fcc0 	bl	8003488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr

08002b74 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d104      	bne.n	8002b92 <HAL_TIM_IC_Start_IT+0x1e>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	e013      	b.n	8002bba <HAL_TIM_IC_Start_IT+0x46>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b04      	cmp	r3, #4
 8002b96:	d104      	bne.n	8002ba2 <HAL_TIM_IC_Start_IT+0x2e>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	e00b      	b.n	8002bba <HAL_TIM_IC_Start_IT+0x46>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	d104      	bne.n	8002bb2 <HAL_TIM_IC_Start_IT+0x3e>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	e003      	b.n	8002bba <HAL_TIM_IC_Start_IT+0x46>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d104      	bne.n	8002bcc <HAL_TIM_IC_Start_IT+0x58>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	e013      	b.n	8002bf4 <HAL_TIM_IC_Start_IT+0x80>
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	2b04      	cmp	r3, #4
 8002bd0:	d104      	bne.n	8002bdc <HAL_TIM_IC_Start_IT+0x68>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	e00b      	b.n	8002bf4 <HAL_TIM_IC_Start_IT+0x80>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d104      	bne.n	8002bec <HAL_TIM_IC_Start_IT+0x78>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	e003      	b.n	8002bf4 <HAL_TIM_IC_Start_IT+0x80>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bf6:	7bbb      	ldrb	r3, [r7, #14]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d102      	bne.n	8002c02 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002bfc:	7b7b      	ldrb	r3, [r7, #13]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d001      	beq.n	8002c06 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e0b8      	b.n	8002d78 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d104      	bne.n	8002c16 <HAL_TIM_IC_Start_IT+0xa2>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2202      	movs	r2, #2
 8002c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c14:	e013      	b.n	8002c3e <HAL_TIM_IC_Start_IT+0xca>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d104      	bne.n	8002c26 <HAL_TIM_IC_Start_IT+0xb2>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2202      	movs	r2, #2
 8002c20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c24:	e00b      	b.n	8002c3e <HAL_TIM_IC_Start_IT+0xca>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	2b08      	cmp	r3, #8
 8002c2a:	d104      	bne.n	8002c36 <HAL_TIM_IC_Start_IT+0xc2>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2202      	movs	r2, #2
 8002c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c34:	e003      	b.n	8002c3e <HAL_TIM_IC_Start_IT+0xca>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2202      	movs	r2, #2
 8002c3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d104      	bne.n	8002c4e <HAL_TIM_IC_Start_IT+0xda>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c4c:	e013      	b.n	8002c76 <HAL_TIM_IC_Start_IT+0x102>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	d104      	bne.n	8002c5e <HAL_TIM_IC_Start_IT+0xea>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c5c:	e00b      	b.n	8002c76 <HAL_TIM_IC_Start_IT+0x102>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d104      	bne.n	8002c6e <HAL_TIM_IC_Start_IT+0xfa>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2202      	movs	r2, #2
 8002c68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c6c:	e003      	b.n	8002c76 <HAL_TIM_IC_Start_IT+0x102>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2202      	movs	r2, #2
 8002c72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	2b0c      	cmp	r3, #12
 8002c7a:	d841      	bhi.n	8002d00 <HAL_TIM_IC_Start_IT+0x18c>
 8002c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c84 <HAL_TIM_IC_Start_IT+0x110>)
 8002c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c82:	bf00      	nop
 8002c84:	08002cb9 	.word	0x08002cb9
 8002c88:	08002d01 	.word	0x08002d01
 8002c8c:	08002d01 	.word	0x08002d01
 8002c90:	08002d01 	.word	0x08002d01
 8002c94:	08002ccb 	.word	0x08002ccb
 8002c98:	08002d01 	.word	0x08002d01
 8002c9c:	08002d01 	.word	0x08002d01
 8002ca0:	08002d01 	.word	0x08002d01
 8002ca4:	08002cdd 	.word	0x08002cdd
 8002ca8:	08002d01 	.word	0x08002d01
 8002cac:	08002d01 	.word	0x08002d01
 8002cb0:	08002d01 	.word	0x08002d01
 8002cb4:	08002cef 	.word	0x08002cef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68da      	ldr	r2, [r3, #12]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0202 	orr.w	r2, r2, #2
 8002cc6:	60da      	str	r2, [r3, #12]
      break;
 8002cc8:	e01d      	b.n	8002d06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68da      	ldr	r2, [r3, #12]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f042 0204 	orr.w	r2, r2, #4
 8002cd8:	60da      	str	r2, [r3, #12]
      break;
 8002cda:	e014      	b.n	8002d06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f042 0208 	orr.w	r2, r2, #8
 8002cea:	60da      	str	r2, [r3, #12]
      break;
 8002cec:	e00b      	b.n	8002d06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68da      	ldr	r2, [r3, #12]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f042 0210 	orr.w	r2, r2, #16
 8002cfc:	60da      	str	r2, [r3, #12]
      break;
 8002cfe:	e002      	b.n	8002d06 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	73fb      	strb	r3, [r7, #15]
      break;
 8002d04:	bf00      	nop
  }

  if (status == HAL_OK)
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d134      	bne.n	8002d76 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2201      	movs	r2, #1
 8002d12:	6839      	ldr	r1, [r7, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f000 ff50 	bl	8003bba <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a18      	ldr	r2, [pc, #96]	@ (8002d80 <HAL_TIM_IC_Start_IT+0x20c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d00e      	beq.n	8002d42 <HAL_TIM_IC_Start_IT+0x1ce>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d2c:	d009      	beq.n	8002d42 <HAL_TIM_IC_Start_IT+0x1ce>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a14      	ldr	r2, [pc, #80]	@ (8002d84 <HAL_TIM_IC_Start_IT+0x210>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d004      	beq.n	8002d42 <HAL_TIM_IC_Start_IT+0x1ce>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a12      	ldr	r2, [pc, #72]	@ (8002d88 <HAL_TIM_IC_Start_IT+0x214>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d111      	bne.n	8002d66 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f003 0307 	and.w	r3, r3, #7
 8002d4c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	2b06      	cmp	r3, #6
 8002d52:	d010      	beq.n	8002d76 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f042 0201 	orr.w	r2, r2, #1
 8002d62:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d64:	e007      	b.n	8002d76 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 0201 	orr.w	r2, r2, #1
 8002d74:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40012c00 	.word	0x40012c00
 8002d84:	40000400 	.word	0x40000400
 8002d88:	40000800 	.word	0x40000800

08002d8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d020      	beq.n	8002df0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d01b      	beq.n	8002df0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f06f 0202 	mvn.w	r2, #2
 8002dc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f003 0303 	and.w	r3, r3, #3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fe f96c 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002ddc:	e005      	b.n	8002dea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 fb37 	bl	8003452 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f000 fb3d 	bl	8003464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	f003 0304 	and.w	r3, r3, #4
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d020      	beq.n	8002e3c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d01b      	beq.n	8002e3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0204 	mvn.w	r2, #4
 8002e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2202      	movs	r2, #2
 8002e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7fe f946 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002e28:	e005      	b.n	8002e36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 fb11 	bl	8003452 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fb17 	bl	8003464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d020      	beq.n	8002e88 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f003 0308 	and.w	r3, r3, #8
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d01b      	beq.n	8002e88 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f06f 0208 	mvn.w	r2, #8
 8002e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2204      	movs	r2, #4
 8002e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7fe f920 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002e74:	e005      	b.n	8002e82 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 faeb 	bl	8003452 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 faf1 	bl	8003464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	f003 0310 	and.w	r3, r3, #16
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d020      	beq.n	8002ed4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 0310 	and.w	r3, r3, #16
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d01b      	beq.n	8002ed4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f06f 0210 	mvn.w	r2, #16
 8002ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2208      	movs	r2, #8
 8002eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7fe f8fa 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002ec0:	e005      	b.n	8002ece <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 fac5 	bl	8003452 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 facb 	bl	8003464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00c      	beq.n	8002ef8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d007      	beq.n	8002ef8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f06f 0201 	mvn.w	r2, #1
 8002ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 faa4 	bl	8003440 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00c      	beq.n	8002f1c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d007      	beq.n	8002f1c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f000 fedb 	bl	8003cd2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00c      	beq.n	8002f40 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d007      	beq.n	8002f40 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 fa9b 	bl	8003476 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f003 0320 	and.w	r3, r3, #32
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00c      	beq.n	8002f64 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d007      	beq.n	8002f64 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f06f 0220 	mvn.w	r2, #32
 8002f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 feae 	bl	8003cc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f64:	bf00      	nop
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d101      	bne.n	8002f8a <HAL_TIM_IC_ConfigChannel+0x1e>
 8002f86:	2302      	movs	r3, #2
 8002f88:	e088      	b.n	800309c <HAL_TIM_IC_ConfigChannel+0x130>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d11b      	bne.n	8002fd0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002fa8:	f000 fc64 	bl	8003874 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	699a      	ldr	r2, [r3, #24]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 020c 	bic.w	r2, r2, #12
 8002fba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6999      	ldr	r1, [r3, #24]
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	619a      	str	r2, [r3, #24]
 8002fce:	e060      	b.n	8003092 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d11c      	bne.n	8003010 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002fe6:	f000 fccd 	bl	8003984 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	699a      	ldr	r2, [r3, #24]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002ff8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6999      	ldr	r1, [r3, #24]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	021a      	lsls	r2, r3, #8
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	619a      	str	r2, [r3, #24]
 800300e:	e040      	b.n	8003092 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b08      	cmp	r3, #8
 8003014:	d11b      	bne.n	800304e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003026:	f000 fd18 	bl	8003a5a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	69da      	ldr	r2, [r3, #28]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 020c 	bic.w	r2, r2, #12
 8003038:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	69d9      	ldr	r1, [r3, #28]
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	61da      	str	r2, [r3, #28]
 800304c:	e021      	b.n	8003092 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b0c      	cmp	r3, #12
 8003052:	d11c      	bne.n	800308e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003064:	f000 fd34 	bl	8003ad0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	69da      	ldr	r2, [r3, #28]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003076:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	69d9      	ldr	r1, [r3, #28]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	021a      	lsls	r2, r3, #8
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	61da      	str	r2, [r3, #28]
 800308c:	e001      	b.n	8003092 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800309a:	7dfb      	ldrb	r3, [r7, #23]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3718      	adds	r7, #24
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80030be:	2302      	movs	r3, #2
 80030c0:	e0ae      	b.n	8003220 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b0c      	cmp	r3, #12
 80030ce:	f200 809f 	bhi.w	8003210 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80030d2:	a201      	add	r2, pc, #4	@ (adr r2, 80030d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80030d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d8:	0800310d 	.word	0x0800310d
 80030dc:	08003211 	.word	0x08003211
 80030e0:	08003211 	.word	0x08003211
 80030e4:	08003211 	.word	0x08003211
 80030e8:	0800314d 	.word	0x0800314d
 80030ec:	08003211 	.word	0x08003211
 80030f0:	08003211 	.word	0x08003211
 80030f4:	08003211 	.word	0x08003211
 80030f8:	0800318f 	.word	0x0800318f
 80030fc:	08003211 	.word	0x08003211
 8003100:	08003211 	.word	0x08003211
 8003104:	08003211 	.word	0x08003211
 8003108:	080031cf 	.word	0x080031cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68b9      	ldr	r1, [r7, #8]
 8003112:	4618      	mov	r0, r3
 8003114:	f000 fa26 	bl	8003564 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	699a      	ldr	r2, [r3, #24]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0208 	orr.w	r2, r2, #8
 8003126:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699a      	ldr	r2, [r3, #24]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0204 	bic.w	r2, r2, #4
 8003136:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6999      	ldr	r1, [r3, #24]
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	691a      	ldr	r2, [r3, #16]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	619a      	str	r2, [r3, #24]
      break;
 800314a:	e064      	b.n	8003216 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	4618      	mov	r0, r3
 8003154:	f000 fa6c 	bl	8003630 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	699a      	ldr	r2, [r3, #24]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003166:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	699a      	ldr	r2, [r3, #24]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	6999      	ldr	r1, [r3, #24]
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	021a      	lsls	r2, r3, #8
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	430a      	orrs	r2, r1
 800318a:	619a      	str	r2, [r3, #24]
      break;
 800318c:	e043      	b.n	8003216 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68b9      	ldr	r1, [r7, #8]
 8003194:	4618      	mov	r0, r3
 8003196:	f000 fab5 	bl	8003704 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	69da      	ldr	r2, [r3, #28]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0208 	orr.w	r2, r2, #8
 80031a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	69da      	ldr	r2, [r3, #28]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0204 	bic.w	r2, r2, #4
 80031b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	69d9      	ldr	r1, [r3, #28]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	691a      	ldr	r2, [r3, #16]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	61da      	str	r2, [r3, #28]
      break;
 80031cc:	e023      	b.n	8003216 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68b9      	ldr	r1, [r7, #8]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f000 faff 	bl	80037d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	69da      	ldr	r2, [r3, #28]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	69da      	ldr	r2, [r3, #28]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	69d9      	ldr	r1, [r3, #28]
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	021a      	lsls	r2, r3, #8
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	61da      	str	r2, [r3, #28]
      break;
 800320e:	e002      	b.n	8003216 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	75fb      	strb	r3, [r7, #23]
      break;
 8003214:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800321e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003220:	4618      	mov	r0, r3
 8003222:	3718      	adds	r7, #24
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800323c:	2b01      	cmp	r3, #1
 800323e:	d101      	bne.n	8003244 <HAL_TIM_ConfigClockSource+0x1c>
 8003240:	2302      	movs	r3, #2
 8003242:	e0b4      	b.n	80033ae <HAL_TIM_ConfigClockSource+0x186>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2202      	movs	r2, #2
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003262:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800326a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800327c:	d03e      	beq.n	80032fc <HAL_TIM_ConfigClockSource+0xd4>
 800327e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003282:	f200 8087 	bhi.w	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 8003286:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800328a:	f000 8086 	beq.w	800339a <HAL_TIM_ConfigClockSource+0x172>
 800328e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003292:	d87f      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 8003294:	2b70      	cmp	r3, #112	@ 0x70
 8003296:	d01a      	beq.n	80032ce <HAL_TIM_ConfigClockSource+0xa6>
 8003298:	2b70      	cmp	r3, #112	@ 0x70
 800329a:	d87b      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 800329c:	2b60      	cmp	r3, #96	@ 0x60
 800329e:	d050      	beq.n	8003342 <HAL_TIM_ConfigClockSource+0x11a>
 80032a0:	2b60      	cmp	r3, #96	@ 0x60
 80032a2:	d877      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 80032a4:	2b50      	cmp	r3, #80	@ 0x50
 80032a6:	d03c      	beq.n	8003322 <HAL_TIM_ConfigClockSource+0xfa>
 80032a8:	2b50      	cmp	r3, #80	@ 0x50
 80032aa:	d873      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 80032ac:	2b40      	cmp	r3, #64	@ 0x40
 80032ae:	d058      	beq.n	8003362 <HAL_TIM_ConfigClockSource+0x13a>
 80032b0:	2b40      	cmp	r3, #64	@ 0x40
 80032b2:	d86f      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 80032b4:	2b30      	cmp	r3, #48	@ 0x30
 80032b6:	d064      	beq.n	8003382 <HAL_TIM_ConfigClockSource+0x15a>
 80032b8:	2b30      	cmp	r3, #48	@ 0x30
 80032ba:	d86b      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 80032bc:	2b20      	cmp	r3, #32
 80032be:	d060      	beq.n	8003382 <HAL_TIM_ConfigClockSource+0x15a>
 80032c0:	2b20      	cmp	r3, #32
 80032c2:	d867      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d05c      	beq.n	8003382 <HAL_TIM_ConfigClockSource+0x15a>
 80032c8:	2b10      	cmp	r3, #16
 80032ca:	d05a      	beq.n	8003382 <HAL_TIM_ConfigClockSource+0x15a>
 80032cc:	e062      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032de:	f000 fc4d 	bl	8003b7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	609a      	str	r2, [r3, #8]
      break;
 80032fa:	e04f      	b.n	800339c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800330c:	f000 fc36 	bl	8003b7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800331e:	609a      	str	r2, [r3, #8]
      break;
 8003320:	e03c      	b.n	800339c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800332e:	461a      	mov	r2, r3
 8003330:	f000 fafa 	bl	8003928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2150      	movs	r1, #80	@ 0x50
 800333a:	4618      	mov	r0, r3
 800333c:	f000 fc04 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 8003340:	e02c      	b.n	800339c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800334e:	461a      	mov	r2, r3
 8003350:	f000 fb54 	bl	80039fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2160      	movs	r1, #96	@ 0x60
 800335a:	4618      	mov	r0, r3
 800335c:	f000 fbf4 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 8003360:	e01c      	b.n	800339c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800336e:	461a      	mov	r2, r3
 8003370:	f000 fada 	bl	8003928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2140      	movs	r1, #64	@ 0x40
 800337a:	4618      	mov	r0, r3
 800337c:	f000 fbe4 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 8003380:	e00c      	b.n	800339c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4619      	mov	r1, r3
 800338c:	4610      	mov	r0, r2
 800338e:	f000 fbdb 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 8003392:	e003      	b.n	800339c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	73fb      	strb	r3, [r7, #15]
      break;
 8003398:	e000      	b.n	800339c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800339a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
	...

080033b8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b0c      	cmp	r3, #12
 80033ca:	d831      	bhi.n	8003430 <HAL_TIM_ReadCapturedValue+0x78>
 80033cc:	a201      	add	r2, pc, #4	@ (adr r2, 80033d4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80033ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d2:	bf00      	nop
 80033d4:	08003409 	.word	0x08003409
 80033d8:	08003431 	.word	0x08003431
 80033dc:	08003431 	.word	0x08003431
 80033e0:	08003431 	.word	0x08003431
 80033e4:	08003413 	.word	0x08003413
 80033e8:	08003431 	.word	0x08003431
 80033ec:	08003431 	.word	0x08003431
 80033f0:	08003431 	.word	0x08003431
 80033f4:	0800341d 	.word	0x0800341d
 80033f8:	08003431 	.word	0x08003431
 80033fc:	08003431 	.word	0x08003431
 8003400:	08003431 	.word	0x08003431
 8003404:	08003427 	.word	0x08003427
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800340e:	60fb      	str	r3, [r7, #12]

      break;
 8003410:	e00f      	b.n	8003432 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003418:	60fb      	str	r3, [r7, #12]

      break;
 800341a:	e00a      	b.n	8003432 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003422:	60fb      	str	r3, [r7, #12]

      break;
 8003424:	e005      	b.n	8003432 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342c:	60fb      	str	r3, [r7, #12]

      break;
 800342e:	e000      	b.n	8003432 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003430:	bf00      	nop
  }

  return tmpreg;
 8003432:	68fb      	ldr	r3, [r7, #12]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop

08003440 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	bc80      	pop	{r7}
 8003450:	4770      	bx	lr

08003452 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003452:	b480      	push	{r7}
 8003454:	b083      	sub	sp, #12
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr

08003476 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003476:	b480      	push	{r7}
 8003478:	b083      	sub	sp, #12
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800347e:	bf00      	nop
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr

08003488 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a2f      	ldr	r2, [pc, #188]	@ (8003558 <TIM_Base_SetConfig+0xd0>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00b      	beq.n	80034b8 <TIM_Base_SetConfig+0x30>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034a6:	d007      	beq.n	80034b8 <TIM_Base_SetConfig+0x30>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a2c      	ldr	r2, [pc, #176]	@ (800355c <TIM_Base_SetConfig+0xd4>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d003      	beq.n	80034b8 <TIM_Base_SetConfig+0x30>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003560 <TIM_Base_SetConfig+0xd8>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d108      	bne.n	80034ca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a22      	ldr	r2, [pc, #136]	@ (8003558 <TIM_Base_SetConfig+0xd0>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d00b      	beq.n	80034ea <TIM_Base_SetConfig+0x62>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034d8:	d007      	beq.n	80034ea <TIM_Base_SetConfig+0x62>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a1f      	ldr	r2, [pc, #124]	@ (800355c <TIM_Base_SetConfig+0xd4>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d003      	beq.n	80034ea <TIM_Base_SetConfig+0x62>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003560 <TIM_Base_SetConfig+0xd8>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d108      	bne.n	80034fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	4313      	orrs	r3, r2
 8003508:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a0d      	ldr	r2, [pc, #52]	@ (8003558 <TIM_Base_SetConfig+0xd0>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d103      	bne.n	8003530 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	691a      	ldr	r2, [r3, #16]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d005      	beq.n	800354e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	f023 0201 	bic.w	r2, r3, #1
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	611a      	str	r2, [r3, #16]
  }
}
 800354e:	bf00      	nop
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	bc80      	pop	{r7}
 8003556:	4770      	bx	lr
 8003558:	40012c00 	.word	0x40012c00
 800355c:	40000400 	.word	0x40000400
 8003560:	40000800 	.word	0x40000800

08003564 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003564:	b480      	push	{r7}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	f023 0201 	bic.w	r2, r3, #1
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f023 0303 	bic.w	r3, r3, #3
 800359a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f023 0302 	bic.w	r3, r3, #2
 80035ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	697a      	ldr	r2, [r7, #20]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a1c      	ldr	r2, [pc, #112]	@ (800362c <TIM_OC1_SetConfig+0xc8>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d10c      	bne.n	80035da <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f023 0308 	bic.w	r3, r3, #8
 80035c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f023 0304 	bic.w	r3, r3, #4
 80035d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a13      	ldr	r2, [pc, #76]	@ (800362c <TIM_OC1_SetConfig+0xc8>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d111      	bne.n	8003606 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	4313      	orrs	r3, r2
 8003604:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	621a      	str	r2, [r3, #32]
}
 8003620:	bf00      	nop
 8003622:	371c      	adds	r7, #28
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40012c00 	.word	0x40012c00

08003630 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003630:	b480      	push	{r7}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	f023 0210 	bic.w	r2, r3, #16
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800365e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003666:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	021b      	lsls	r3, r3, #8
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	4313      	orrs	r3, r2
 8003672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f023 0320 	bic.w	r3, r3, #32
 800367a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	4313      	orrs	r3, r2
 8003686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a1d      	ldr	r2, [pc, #116]	@ (8003700 <TIM_OC2_SetConfig+0xd0>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d10d      	bne.n	80036ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003696:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a14      	ldr	r2, [pc, #80]	@ (8003700 <TIM_OC2_SetConfig+0xd0>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d113      	bne.n	80036dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80036ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80036c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	695b      	ldr	r3, [r3, #20]
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	621a      	str	r2, [r3, #32]
}
 80036f6:	bf00      	nop
 80036f8:	371c      	adds	r7, #28
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bc80      	pop	{r7}
 80036fe:	4770      	bx	lr
 8003700:	40012c00 	.word	0x40012c00

08003704 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003704:	b480      	push	{r7}
 8003706:	b087      	sub	sp, #28
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	69db      	ldr	r3, [r3, #28]
 800372a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	4313      	orrs	r3, r2
 8003744:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800374c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	021b      	lsls	r3, r3, #8
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	4313      	orrs	r3, r2
 8003758:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a1d      	ldr	r2, [pc, #116]	@ (80037d4 <TIM_OC3_SetConfig+0xd0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d10d      	bne.n	800377e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003768:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	021b      	lsls	r3, r3, #8
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	4313      	orrs	r3, r2
 8003774:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800377c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a14      	ldr	r2, [pc, #80]	@ (80037d4 <TIM_OC3_SetConfig+0xd0>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d113      	bne.n	80037ae <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800378c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003794:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	4313      	orrs	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	621a      	str	r2, [r3, #32]
}
 80037c8:	bf00      	nop
 80037ca:	371c      	adds	r7, #28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40012c00 	.word	0x40012c00

080037d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037d8:	b480      	push	{r7}
 80037da:	b087      	sub	sp, #28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a1b      	ldr	r3, [r3, #32]
 80037ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800380e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	021b      	lsls	r3, r3, #8
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	4313      	orrs	r3, r2
 800381a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003822:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	031b      	lsls	r3, r3, #12
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4313      	orrs	r3, r2
 800382e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a0f      	ldr	r2, [pc, #60]	@ (8003870 <TIM_OC4_SetConfig+0x98>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d109      	bne.n	800384c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800383e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	019b      	lsls	r3, r3, #6
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	4313      	orrs	r3, r2
 800384a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	621a      	str	r2, [r3, #32]
}
 8003866:	bf00      	nop
 8003868:	371c      	adds	r7, #28
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr
 8003870:	40012c00 	.word	0x40012c00

08003874 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003874:	b480      	push	{r7}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
 8003880:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	f023 0201 	bic.w	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4a1f      	ldr	r2, [pc, #124]	@ (800391c <TIM_TI1_SetConfig+0xa8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00b      	beq.n	80038ba <TIM_TI1_SetConfig+0x46>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a8:	d007      	beq.n	80038ba <TIM_TI1_SetConfig+0x46>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	4a1c      	ldr	r2, [pc, #112]	@ (8003920 <TIM_TI1_SetConfig+0xac>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d003      	beq.n	80038ba <TIM_TI1_SetConfig+0x46>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003924 <TIM_TI1_SetConfig+0xb0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d101      	bne.n	80038be <TIM_TI1_SetConfig+0x4a>
 80038ba:	2301      	movs	r3, #1
 80038bc:	e000      	b.n	80038c0 <TIM_TI1_SetConfig+0x4c>
 80038be:	2300      	movs	r3, #0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f023 0303 	bic.w	r3, r3, #3
 80038ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	e003      	b.n	80038de <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f043 0301 	orr.w	r3, r3, #1
 80038dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f023 030a 	bic.w	r3, r3, #10
 80038f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	f003 030a 	and.w	r3, r3, #10
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	4313      	orrs	r3, r2
 8003904:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	621a      	str	r2, [r3, #32]
}
 8003912:	bf00      	nop
 8003914:	371c      	adds	r7, #28
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr
 800391c:	40012c00 	.word	0x40012c00
 8003920:	40000400 	.word	0x40000400
 8003924:	40000800 	.word	0x40000800

08003928 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003928:	b480      	push	{r7}
 800392a:	b087      	sub	sp, #28
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	f023 0201 	bic.w	r2, r3, #1
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003952:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	011b      	lsls	r3, r3, #4
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	4313      	orrs	r3, r2
 800395c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f023 030a 	bic.w	r3, r3, #10
 8003964:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4313      	orrs	r3, r2
 800396c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	621a      	str	r2, [r3, #32]
}
 800397a:	bf00      	nop
 800397c:	371c      	adds	r7, #28
 800397e:	46bd      	mov	sp, r7
 8003980:	bc80      	pop	{r7}
 8003982:	4770      	bx	lr

08003984 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003984:	b480      	push	{r7}
 8003986:	b087      	sub	sp, #28
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
 8003990:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6a1b      	ldr	r3, [r3, #32]
 800399c:	f023 0210 	bic.w	r2, r3, #16
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	021b      	lsls	r3, r3, #8
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	031b      	lsls	r3, r3, #12
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80039d6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	621a      	str	r2, [r3, #32]
}
 80039f2:	bf00      	nop
 80039f4:	371c      	adds	r7, #28
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bc80      	pop	{r7}
 80039fa:	4770      	bx	lr

080039fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b087      	sub	sp, #28
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	60f8      	str	r0, [r7, #12]
 8003a04:	60b9      	str	r1, [r7, #8]
 8003a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	f023 0210 	bic.w	r2, r3, #16
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	031b      	lsls	r3, r3, #12
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	697a      	ldr	r2, [r7, #20]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	621a      	str	r2, [r3, #32]
}
 8003a50:	bf00      	nop
 8003a52:	371c      	adds	r7, #28
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bc80      	pop	{r7}
 8003a58:	4770      	bx	lr

08003a5a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b087      	sub	sp, #28
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
 8003a66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f023 0303 	bic.w	r3, r3, #3
 8003a86:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a96:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	011b      	lsls	r3, r3, #4
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003aaa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	021b      	lsls	r3, r3, #8
 8003ab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	621a      	str	r2, [r3, #32]
}
 8003ac6:	bf00      	nop
 8003ac8:	371c      	adds	r7, #28
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr

08003ad0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	69db      	ldr	r3, [r3, #28]
 8003af4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003afc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	021b      	lsls	r3, r3, #8
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003b0e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	031b      	lsls	r3, r3, #12
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b22:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	031b      	lsls	r3, r3, #12
 8003b28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	621a      	str	r2, [r3, #32]
}
 8003b3e:	bf00      	nop
 8003b40:	371c      	adds	r7, #28
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b5e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f043 0307 	orr.w	r3, r3, #7
 8003b6a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	609a      	str	r2, [r3, #8]
}
 8003b72:	bf00      	nop
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr

08003b7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b087      	sub	sp, #28
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
 8003b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	021a      	lsls	r2, r3, #8
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	609a      	str	r2, [r3, #8]
}
 8003bb0:	bf00      	nop
 8003bb2:	371c      	adds	r7, #28
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr

08003bba <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b087      	sub	sp, #28
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	f003 031f 	and.w	r3, r3, #31
 8003bcc:	2201      	movs	r2, #1
 8003bce:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a1a      	ldr	r2, [r3, #32]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	43db      	mvns	r3, r3
 8003bdc:	401a      	ands	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6a1a      	ldr	r2, [r3, #32]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	621a      	str	r2, [r3, #32]
}
 8003bf8:	bf00      	nop
 8003bfa:	371c      	adds	r7, #28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bc80      	pop	{r7}
 8003c00:	4770      	bx	lr
	...

08003c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d101      	bne.n	8003c1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c18:	2302      	movs	r3, #2
 8003c1a:	e046      	b.n	8003caa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a16      	ldr	r2, [pc, #88]	@ (8003cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d00e      	beq.n	8003c7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c68:	d009      	beq.n	8003c7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a12      	ldr	r2, [pc, #72]	@ (8003cb8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d004      	beq.n	8003c7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a10      	ldr	r2, [pc, #64]	@ (8003cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d10c      	bne.n	8003c98 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68ba      	ldr	r2, [r7, #8]
 8003c96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3714      	adds	r7, #20
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr
 8003cb4:	40012c00 	.word	0x40012c00
 8003cb8:	40000400 	.word	0x40000400
 8003cbc:	40000800 	.word	0x40000800

08003cc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bc80      	pop	{r7}
 8003cd0:	4770      	bx	lr

08003cd2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bc80      	pop	{r7}
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d101      	bne.n	8003cf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e042      	b.n	8003d7c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d106      	bne.n	8003d10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f7fd fcea 	bl	80016e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2224      	movs	r2, #36	@ 0x24
 8003d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f971 	bl	8004010 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	695a      	ldr	r2, [r3, #20]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68da      	ldr	r2, [r3, #12]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3708      	adds	r7, #8
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b08a      	sub	sp, #40	@ 0x28
 8003d88:	af02      	add	r7, sp, #8
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	603b      	str	r3, [r7, #0]
 8003d90:	4613      	mov	r3, r2
 8003d92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b20      	cmp	r3, #32
 8003da2:	d175      	bne.n	8003e90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d002      	beq.n	8003db0 <HAL_UART_Transmit+0x2c>
 8003daa:	88fb      	ldrh	r3, [r7, #6]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e06e      	b.n	8003e92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2221      	movs	r2, #33	@ 0x21
 8003dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dc2:	f7fd fe57 	bl	8001a74 <HAL_GetTick>
 8003dc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	88fa      	ldrh	r2, [r7, #6]
 8003dcc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	88fa      	ldrh	r2, [r7, #6]
 8003dd2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ddc:	d108      	bne.n	8003df0 <HAL_UART_Transmit+0x6c>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d104      	bne.n	8003df0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	61bb      	str	r3, [r7, #24]
 8003dee:	e003      	b.n	8003df8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003df8:	e02e      	b.n	8003e58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	2200      	movs	r2, #0
 8003e02:	2180      	movs	r1, #128	@ 0x80
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 f848 	bl	8003e9a <UART_WaitOnFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2220      	movs	r2, #32
 8003e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e03a      	b.n	8003e92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10b      	bne.n	8003e3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	881b      	ldrh	r3, [r3, #0]
 8003e26:	461a      	mov	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	3302      	adds	r3, #2
 8003e36:	61bb      	str	r3, [r7, #24]
 8003e38:	e007      	b.n	8003e4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	781a      	ldrb	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	3301      	adds	r3, #1
 8003e48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	3b01      	subs	r3, #1
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1cb      	bne.n	8003dfa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2140      	movs	r1, #64	@ 0x40
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f814 	bl	8003e9a <UART_WaitOnFlagUntilTimeout>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d005      	beq.n	8003e84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e006      	b.n	8003e92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	e000      	b.n	8003e92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e90:	2302      	movs	r3, #2
  }
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3720      	adds	r7, #32
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b086      	sub	sp, #24
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	603b      	str	r3, [r7, #0]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eaa:	e03b      	b.n	8003f24 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb2:	d037      	beq.n	8003f24 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eb4:	f7fd fdde 	bl	8001a74 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	6a3a      	ldr	r2, [r7, #32]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d302      	bcc.n	8003eca <UART_WaitOnFlagUntilTimeout+0x30>
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e03a      	b.n	8003f44 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d023      	beq.n	8003f24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	2b80      	cmp	r3, #128	@ 0x80
 8003ee0:	d020      	beq.n	8003f24 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	2b40      	cmp	r3, #64	@ 0x40
 8003ee6:	d01d      	beq.n	8003f24 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0308 	and.w	r3, r3, #8
 8003ef2:	2b08      	cmp	r3, #8
 8003ef4:	d116      	bne.n	8003f24 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	617b      	str	r3, [r7, #20]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 f81d 	bl	8003f4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2208      	movs	r2, #8
 8003f16:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e00f      	b.n	8003f44 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	bf0c      	ite	eq
 8003f34:	2301      	moveq	r3, #1
 8003f36:	2300      	movne	r3, #0
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	79fb      	ldrb	r3, [r7, #7]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d0b4      	beq.n	8003eac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3718      	adds	r7, #24
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b095      	sub	sp, #84	@ 0x54
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	330c      	adds	r3, #12
 8003f5a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f5e:	e853 3f00 	ldrex	r3, [r3]
 8003f62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	330c      	adds	r3, #12
 8003f72:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f74:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f7c:	e841 2300 	strex	r3, r2, [r1]
 8003f80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1e5      	bne.n	8003f54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	3314      	adds	r3, #20
 8003f8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f90:	6a3b      	ldr	r3, [r7, #32]
 8003f92:	e853 3f00 	ldrex	r3, [r3]
 8003f96:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	f023 0301 	bic.w	r3, r3, #1
 8003f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	3314      	adds	r3, #20
 8003fa6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fa8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003faa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003fae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fb0:	e841 2300 	strex	r3, r2, [r1]
 8003fb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1e5      	bne.n	8003f88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d119      	bne.n	8003ff8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	330c      	adds	r3, #12
 8003fca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	e853 3f00 	ldrex	r3, [r3]
 8003fd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	f023 0310 	bic.w	r3, r3, #16
 8003fda:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	330c      	adds	r3, #12
 8003fe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fe4:	61ba      	str	r2, [r7, #24]
 8003fe6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe8:	6979      	ldr	r1, [r7, #20]
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	e841 2300 	strex	r3, r2, [r1]
 8003ff0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1e5      	bne.n	8003fc4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004006:	bf00      	nop
 8004008:	3754      	adds	r7, #84	@ 0x54
 800400a:	46bd      	mov	sp, r7
 800400c:	bc80      	pop	{r7}
 800400e:	4770      	bx	lr

08004010 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68da      	ldr	r2, [r3, #12]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	689a      	ldr	r2, [r3, #8]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	4313      	orrs	r3, r2
 800403e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800404a:	f023 030c 	bic.w	r3, r3, #12
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	6812      	ldr	r2, [r2, #0]
 8004052:	68b9      	ldr	r1, [r7, #8]
 8004054:	430b      	orrs	r3, r1
 8004056:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699a      	ldr	r2, [r3, #24]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	430a      	orrs	r2, r1
 800406c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a2c      	ldr	r2, [pc, #176]	@ (8004124 <UART_SetConfig+0x114>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d103      	bne.n	8004080 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004078:	f7fe fbb2 	bl	80027e0 <HAL_RCC_GetPCLK2Freq>
 800407c:	60f8      	str	r0, [r7, #12]
 800407e:	e002      	b.n	8004086 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004080:	f7fe fb9a 	bl	80027b8 <HAL_RCC_GetPCLK1Freq>
 8004084:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	4613      	mov	r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	4413      	add	r3, r2
 800408e:	009a      	lsls	r2, r3, #2
 8004090:	441a      	add	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	fbb2 f3f3 	udiv	r3, r2, r3
 800409c:	4a22      	ldr	r2, [pc, #136]	@ (8004128 <UART_SetConfig+0x118>)
 800409e:	fba2 2303 	umull	r2, r3, r2, r3
 80040a2:	095b      	lsrs	r3, r3, #5
 80040a4:	0119      	lsls	r1, r3, #4
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	4613      	mov	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4413      	add	r3, r2
 80040ae:	009a      	lsls	r2, r3, #2
 80040b0:	441a      	add	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80040bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004128 <UART_SetConfig+0x118>)
 80040be:	fba3 0302 	umull	r0, r3, r3, r2
 80040c2:	095b      	lsrs	r3, r3, #5
 80040c4:	2064      	movs	r0, #100	@ 0x64
 80040c6:	fb00 f303 	mul.w	r3, r0, r3
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	011b      	lsls	r3, r3, #4
 80040ce:	3332      	adds	r3, #50	@ 0x32
 80040d0:	4a15      	ldr	r2, [pc, #84]	@ (8004128 <UART_SetConfig+0x118>)
 80040d2:	fba2 2303 	umull	r2, r3, r2, r3
 80040d6:	095b      	lsrs	r3, r3, #5
 80040d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040dc:	4419      	add	r1, r3
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009a      	lsls	r2, r3, #2
 80040e8:	441a      	add	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004128 <UART_SetConfig+0x118>)
 80040f6:	fba3 0302 	umull	r0, r3, r3, r2
 80040fa:	095b      	lsrs	r3, r3, #5
 80040fc:	2064      	movs	r0, #100	@ 0x64
 80040fe:	fb00 f303 	mul.w	r3, r0, r3
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	3332      	adds	r3, #50	@ 0x32
 8004108:	4a07      	ldr	r2, [pc, #28]	@ (8004128 <UART_SetConfig+0x118>)
 800410a:	fba2 2303 	umull	r2, r3, r2, r3
 800410e:	095b      	lsrs	r3, r3, #5
 8004110:	f003 020f 	and.w	r2, r3, #15
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	440a      	add	r2, r1
 800411a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800411c:	bf00      	nop
 800411e:	3710      	adds	r7, #16
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	40013800 	.word	0x40013800
 8004128:	51eb851f 	.word	0x51eb851f

0800412c <__cvt>:
 800412c:	2b00      	cmp	r3, #0
 800412e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004132:	461d      	mov	r5, r3
 8004134:	bfbb      	ittet	lt
 8004136:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800413a:	461d      	movlt	r5, r3
 800413c:	2300      	movge	r3, #0
 800413e:	232d      	movlt	r3, #45	@ 0x2d
 8004140:	b088      	sub	sp, #32
 8004142:	4614      	mov	r4, r2
 8004144:	bfb8      	it	lt
 8004146:	4614      	movlt	r4, r2
 8004148:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800414a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800414c:	7013      	strb	r3, [r2, #0]
 800414e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004150:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004154:	f023 0820 	bic.w	r8, r3, #32
 8004158:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800415c:	d005      	beq.n	800416a <__cvt+0x3e>
 800415e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004162:	d100      	bne.n	8004166 <__cvt+0x3a>
 8004164:	3601      	adds	r6, #1
 8004166:	2302      	movs	r3, #2
 8004168:	e000      	b.n	800416c <__cvt+0x40>
 800416a:	2303      	movs	r3, #3
 800416c:	aa07      	add	r2, sp, #28
 800416e:	9204      	str	r2, [sp, #16]
 8004170:	aa06      	add	r2, sp, #24
 8004172:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004176:	e9cd 3600 	strd	r3, r6, [sp]
 800417a:	4622      	mov	r2, r4
 800417c:	462b      	mov	r3, r5
 800417e:	f001 f88f 	bl	80052a0 <_dtoa_r>
 8004182:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004186:	4607      	mov	r7, r0
 8004188:	d119      	bne.n	80041be <__cvt+0x92>
 800418a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800418c:	07db      	lsls	r3, r3, #31
 800418e:	d50e      	bpl.n	80041ae <__cvt+0x82>
 8004190:	eb00 0906 	add.w	r9, r0, r6
 8004194:	2200      	movs	r2, #0
 8004196:	2300      	movs	r3, #0
 8004198:	4620      	mov	r0, r4
 800419a:	4629      	mov	r1, r5
 800419c:	f7fc fc04 	bl	80009a8 <__aeabi_dcmpeq>
 80041a0:	b108      	cbz	r0, 80041a6 <__cvt+0x7a>
 80041a2:	f8cd 901c 	str.w	r9, [sp, #28]
 80041a6:	2230      	movs	r2, #48	@ 0x30
 80041a8:	9b07      	ldr	r3, [sp, #28]
 80041aa:	454b      	cmp	r3, r9
 80041ac:	d31e      	bcc.n	80041ec <__cvt+0xc0>
 80041ae:	4638      	mov	r0, r7
 80041b0:	9b07      	ldr	r3, [sp, #28]
 80041b2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80041b4:	1bdb      	subs	r3, r3, r7
 80041b6:	6013      	str	r3, [r2, #0]
 80041b8:	b008      	add	sp, #32
 80041ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041be:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80041c2:	eb00 0906 	add.w	r9, r0, r6
 80041c6:	d1e5      	bne.n	8004194 <__cvt+0x68>
 80041c8:	7803      	ldrb	r3, [r0, #0]
 80041ca:	2b30      	cmp	r3, #48	@ 0x30
 80041cc:	d10a      	bne.n	80041e4 <__cvt+0xb8>
 80041ce:	2200      	movs	r2, #0
 80041d0:	2300      	movs	r3, #0
 80041d2:	4620      	mov	r0, r4
 80041d4:	4629      	mov	r1, r5
 80041d6:	f7fc fbe7 	bl	80009a8 <__aeabi_dcmpeq>
 80041da:	b918      	cbnz	r0, 80041e4 <__cvt+0xb8>
 80041dc:	f1c6 0601 	rsb	r6, r6, #1
 80041e0:	f8ca 6000 	str.w	r6, [sl]
 80041e4:	f8da 3000 	ldr.w	r3, [sl]
 80041e8:	4499      	add	r9, r3
 80041ea:	e7d3      	b.n	8004194 <__cvt+0x68>
 80041ec:	1c59      	adds	r1, r3, #1
 80041ee:	9107      	str	r1, [sp, #28]
 80041f0:	701a      	strb	r2, [r3, #0]
 80041f2:	e7d9      	b.n	80041a8 <__cvt+0x7c>

080041f4 <__exponent>:
 80041f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041f6:	2900      	cmp	r1, #0
 80041f8:	bfb6      	itet	lt
 80041fa:	232d      	movlt	r3, #45	@ 0x2d
 80041fc:	232b      	movge	r3, #43	@ 0x2b
 80041fe:	4249      	neglt	r1, r1
 8004200:	2909      	cmp	r1, #9
 8004202:	7002      	strb	r2, [r0, #0]
 8004204:	7043      	strb	r3, [r0, #1]
 8004206:	dd29      	ble.n	800425c <__exponent+0x68>
 8004208:	f10d 0307 	add.w	r3, sp, #7
 800420c:	461d      	mov	r5, r3
 800420e:	270a      	movs	r7, #10
 8004210:	fbb1 f6f7 	udiv	r6, r1, r7
 8004214:	461a      	mov	r2, r3
 8004216:	fb07 1416 	mls	r4, r7, r6, r1
 800421a:	3430      	adds	r4, #48	@ 0x30
 800421c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004220:	460c      	mov	r4, r1
 8004222:	2c63      	cmp	r4, #99	@ 0x63
 8004224:	4631      	mov	r1, r6
 8004226:	f103 33ff 	add.w	r3, r3, #4294967295
 800422a:	dcf1      	bgt.n	8004210 <__exponent+0x1c>
 800422c:	3130      	adds	r1, #48	@ 0x30
 800422e:	1e94      	subs	r4, r2, #2
 8004230:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004234:	4623      	mov	r3, r4
 8004236:	1c41      	adds	r1, r0, #1
 8004238:	42ab      	cmp	r3, r5
 800423a:	d30a      	bcc.n	8004252 <__exponent+0x5e>
 800423c:	f10d 0309 	add.w	r3, sp, #9
 8004240:	1a9b      	subs	r3, r3, r2
 8004242:	42ac      	cmp	r4, r5
 8004244:	bf88      	it	hi
 8004246:	2300      	movhi	r3, #0
 8004248:	3302      	adds	r3, #2
 800424a:	4403      	add	r3, r0
 800424c:	1a18      	subs	r0, r3, r0
 800424e:	b003      	add	sp, #12
 8004250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004252:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004256:	f801 6f01 	strb.w	r6, [r1, #1]!
 800425a:	e7ed      	b.n	8004238 <__exponent+0x44>
 800425c:	2330      	movs	r3, #48	@ 0x30
 800425e:	3130      	adds	r1, #48	@ 0x30
 8004260:	7083      	strb	r3, [r0, #2]
 8004262:	70c1      	strb	r1, [r0, #3]
 8004264:	1d03      	adds	r3, r0, #4
 8004266:	e7f1      	b.n	800424c <__exponent+0x58>

08004268 <_printf_float>:
 8004268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800426c:	b091      	sub	sp, #68	@ 0x44
 800426e:	460c      	mov	r4, r1
 8004270:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004274:	4616      	mov	r6, r2
 8004276:	461f      	mov	r7, r3
 8004278:	4605      	mov	r5, r0
 800427a:	f000 fefd 	bl	8005078 <_localeconv_r>
 800427e:	6803      	ldr	r3, [r0, #0]
 8004280:	4618      	mov	r0, r3
 8004282:	9308      	str	r3, [sp, #32]
 8004284:	f7fb ff64 	bl	8000150 <strlen>
 8004288:	2300      	movs	r3, #0
 800428a:	930e      	str	r3, [sp, #56]	@ 0x38
 800428c:	f8d8 3000 	ldr.w	r3, [r8]
 8004290:	9009      	str	r0, [sp, #36]	@ 0x24
 8004292:	3307      	adds	r3, #7
 8004294:	f023 0307 	bic.w	r3, r3, #7
 8004298:	f103 0208 	add.w	r2, r3, #8
 800429c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80042a0:	f8d4 b000 	ldr.w	fp, [r4]
 80042a4:	f8c8 2000 	str.w	r2, [r8]
 80042a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80042ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80042b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042b2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80042b6:	f04f 32ff 	mov.w	r2, #4294967295
 80042ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80042be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80042c2:	4b9c      	ldr	r3, [pc, #624]	@ (8004534 <_printf_float+0x2cc>)
 80042c4:	f7fc fba2 	bl	8000a0c <__aeabi_dcmpun>
 80042c8:	bb70      	cbnz	r0, 8004328 <_printf_float+0xc0>
 80042ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80042ce:	f04f 32ff 	mov.w	r2, #4294967295
 80042d2:	4b98      	ldr	r3, [pc, #608]	@ (8004534 <_printf_float+0x2cc>)
 80042d4:	f7fc fb7c 	bl	80009d0 <__aeabi_dcmple>
 80042d8:	bb30      	cbnz	r0, 8004328 <_printf_float+0xc0>
 80042da:	2200      	movs	r2, #0
 80042dc:	2300      	movs	r3, #0
 80042de:	4640      	mov	r0, r8
 80042e0:	4649      	mov	r1, r9
 80042e2:	f7fc fb6b 	bl	80009bc <__aeabi_dcmplt>
 80042e6:	b110      	cbz	r0, 80042ee <_printf_float+0x86>
 80042e8:	232d      	movs	r3, #45	@ 0x2d
 80042ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042ee:	4a92      	ldr	r2, [pc, #584]	@ (8004538 <_printf_float+0x2d0>)
 80042f0:	4b92      	ldr	r3, [pc, #584]	@ (800453c <_printf_float+0x2d4>)
 80042f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80042f6:	bf8c      	ite	hi
 80042f8:	4690      	movhi	r8, r2
 80042fa:	4698      	movls	r8, r3
 80042fc:	2303      	movs	r3, #3
 80042fe:	f04f 0900 	mov.w	r9, #0
 8004302:	6123      	str	r3, [r4, #16]
 8004304:	f02b 0304 	bic.w	r3, fp, #4
 8004308:	6023      	str	r3, [r4, #0]
 800430a:	4633      	mov	r3, r6
 800430c:	4621      	mov	r1, r4
 800430e:	4628      	mov	r0, r5
 8004310:	9700      	str	r7, [sp, #0]
 8004312:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004314:	f000 f9d4 	bl	80046c0 <_printf_common>
 8004318:	3001      	adds	r0, #1
 800431a:	f040 8090 	bne.w	800443e <_printf_float+0x1d6>
 800431e:	f04f 30ff 	mov.w	r0, #4294967295
 8004322:	b011      	add	sp, #68	@ 0x44
 8004324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004328:	4642      	mov	r2, r8
 800432a:	464b      	mov	r3, r9
 800432c:	4640      	mov	r0, r8
 800432e:	4649      	mov	r1, r9
 8004330:	f7fc fb6c 	bl	8000a0c <__aeabi_dcmpun>
 8004334:	b148      	cbz	r0, 800434a <_printf_float+0xe2>
 8004336:	464b      	mov	r3, r9
 8004338:	2b00      	cmp	r3, #0
 800433a:	bfb8      	it	lt
 800433c:	232d      	movlt	r3, #45	@ 0x2d
 800433e:	4a80      	ldr	r2, [pc, #512]	@ (8004540 <_printf_float+0x2d8>)
 8004340:	bfb8      	it	lt
 8004342:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004346:	4b7f      	ldr	r3, [pc, #508]	@ (8004544 <_printf_float+0x2dc>)
 8004348:	e7d3      	b.n	80042f2 <_printf_float+0x8a>
 800434a:	6863      	ldr	r3, [r4, #4]
 800434c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004350:	1c5a      	adds	r2, r3, #1
 8004352:	d13f      	bne.n	80043d4 <_printf_float+0x16c>
 8004354:	2306      	movs	r3, #6
 8004356:	6063      	str	r3, [r4, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800435e:	6023      	str	r3, [r4, #0]
 8004360:	9206      	str	r2, [sp, #24]
 8004362:	aa0e      	add	r2, sp, #56	@ 0x38
 8004364:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004368:	aa0d      	add	r2, sp, #52	@ 0x34
 800436a:	9203      	str	r2, [sp, #12]
 800436c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004370:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004374:	6863      	ldr	r3, [r4, #4]
 8004376:	4642      	mov	r2, r8
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	4628      	mov	r0, r5
 800437c:	464b      	mov	r3, r9
 800437e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004380:	f7ff fed4 	bl	800412c <__cvt>
 8004384:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004386:	4680      	mov	r8, r0
 8004388:	2947      	cmp	r1, #71	@ 0x47
 800438a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800438c:	d128      	bne.n	80043e0 <_printf_float+0x178>
 800438e:	1cc8      	adds	r0, r1, #3
 8004390:	db02      	blt.n	8004398 <_printf_float+0x130>
 8004392:	6863      	ldr	r3, [r4, #4]
 8004394:	4299      	cmp	r1, r3
 8004396:	dd40      	ble.n	800441a <_printf_float+0x1b2>
 8004398:	f1aa 0a02 	sub.w	sl, sl, #2
 800439c:	fa5f fa8a 	uxtb.w	sl, sl
 80043a0:	4652      	mov	r2, sl
 80043a2:	3901      	subs	r1, #1
 80043a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80043a8:	910d      	str	r1, [sp, #52]	@ 0x34
 80043aa:	f7ff ff23 	bl	80041f4 <__exponent>
 80043ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80043b0:	4681      	mov	r9, r0
 80043b2:	1813      	adds	r3, r2, r0
 80043b4:	2a01      	cmp	r2, #1
 80043b6:	6123      	str	r3, [r4, #16]
 80043b8:	dc02      	bgt.n	80043c0 <_printf_float+0x158>
 80043ba:	6822      	ldr	r2, [r4, #0]
 80043bc:	07d2      	lsls	r2, r2, #31
 80043be:	d501      	bpl.n	80043c4 <_printf_float+0x15c>
 80043c0:	3301      	adds	r3, #1
 80043c2:	6123      	str	r3, [r4, #16]
 80043c4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d09e      	beq.n	800430a <_printf_float+0xa2>
 80043cc:	232d      	movs	r3, #45	@ 0x2d
 80043ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043d2:	e79a      	b.n	800430a <_printf_float+0xa2>
 80043d4:	2947      	cmp	r1, #71	@ 0x47
 80043d6:	d1bf      	bne.n	8004358 <_printf_float+0xf0>
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1bd      	bne.n	8004358 <_printf_float+0xf0>
 80043dc:	2301      	movs	r3, #1
 80043de:	e7ba      	b.n	8004356 <_printf_float+0xee>
 80043e0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80043e4:	d9dc      	bls.n	80043a0 <_printf_float+0x138>
 80043e6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80043ea:	d118      	bne.n	800441e <_printf_float+0x1b6>
 80043ec:	2900      	cmp	r1, #0
 80043ee:	6863      	ldr	r3, [r4, #4]
 80043f0:	dd0b      	ble.n	800440a <_printf_float+0x1a2>
 80043f2:	6121      	str	r1, [r4, #16]
 80043f4:	b913      	cbnz	r3, 80043fc <_printf_float+0x194>
 80043f6:	6822      	ldr	r2, [r4, #0]
 80043f8:	07d0      	lsls	r0, r2, #31
 80043fa:	d502      	bpl.n	8004402 <_printf_float+0x19a>
 80043fc:	3301      	adds	r3, #1
 80043fe:	440b      	add	r3, r1
 8004400:	6123      	str	r3, [r4, #16]
 8004402:	f04f 0900 	mov.w	r9, #0
 8004406:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004408:	e7dc      	b.n	80043c4 <_printf_float+0x15c>
 800440a:	b913      	cbnz	r3, 8004412 <_printf_float+0x1aa>
 800440c:	6822      	ldr	r2, [r4, #0]
 800440e:	07d2      	lsls	r2, r2, #31
 8004410:	d501      	bpl.n	8004416 <_printf_float+0x1ae>
 8004412:	3302      	adds	r3, #2
 8004414:	e7f4      	b.n	8004400 <_printf_float+0x198>
 8004416:	2301      	movs	r3, #1
 8004418:	e7f2      	b.n	8004400 <_printf_float+0x198>
 800441a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800441e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004420:	4299      	cmp	r1, r3
 8004422:	db05      	blt.n	8004430 <_printf_float+0x1c8>
 8004424:	6823      	ldr	r3, [r4, #0]
 8004426:	6121      	str	r1, [r4, #16]
 8004428:	07d8      	lsls	r0, r3, #31
 800442a:	d5ea      	bpl.n	8004402 <_printf_float+0x19a>
 800442c:	1c4b      	adds	r3, r1, #1
 800442e:	e7e7      	b.n	8004400 <_printf_float+0x198>
 8004430:	2900      	cmp	r1, #0
 8004432:	bfcc      	ite	gt
 8004434:	2201      	movgt	r2, #1
 8004436:	f1c1 0202 	rsble	r2, r1, #2
 800443a:	4413      	add	r3, r2
 800443c:	e7e0      	b.n	8004400 <_printf_float+0x198>
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	055a      	lsls	r2, r3, #21
 8004442:	d407      	bmi.n	8004454 <_printf_float+0x1ec>
 8004444:	6923      	ldr	r3, [r4, #16]
 8004446:	4642      	mov	r2, r8
 8004448:	4631      	mov	r1, r6
 800444a:	4628      	mov	r0, r5
 800444c:	47b8      	blx	r7
 800444e:	3001      	adds	r0, #1
 8004450:	d12b      	bne.n	80044aa <_printf_float+0x242>
 8004452:	e764      	b.n	800431e <_printf_float+0xb6>
 8004454:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004458:	f240 80dc 	bls.w	8004614 <_printf_float+0x3ac>
 800445c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004460:	2200      	movs	r2, #0
 8004462:	2300      	movs	r3, #0
 8004464:	f7fc faa0 	bl	80009a8 <__aeabi_dcmpeq>
 8004468:	2800      	cmp	r0, #0
 800446a:	d033      	beq.n	80044d4 <_printf_float+0x26c>
 800446c:	2301      	movs	r3, #1
 800446e:	4631      	mov	r1, r6
 8004470:	4628      	mov	r0, r5
 8004472:	4a35      	ldr	r2, [pc, #212]	@ (8004548 <_printf_float+0x2e0>)
 8004474:	47b8      	blx	r7
 8004476:	3001      	adds	r0, #1
 8004478:	f43f af51 	beq.w	800431e <_printf_float+0xb6>
 800447c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004480:	4543      	cmp	r3, r8
 8004482:	db02      	blt.n	800448a <_printf_float+0x222>
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	07d8      	lsls	r0, r3, #31
 8004488:	d50f      	bpl.n	80044aa <_printf_float+0x242>
 800448a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800448e:	4631      	mov	r1, r6
 8004490:	4628      	mov	r0, r5
 8004492:	47b8      	blx	r7
 8004494:	3001      	adds	r0, #1
 8004496:	f43f af42 	beq.w	800431e <_printf_float+0xb6>
 800449a:	f04f 0900 	mov.w	r9, #0
 800449e:	f108 38ff 	add.w	r8, r8, #4294967295
 80044a2:	f104 0a1a 	add.w	sl, r4, #26
 80044a6:	45c8      	cmp	r8, r9
 80044a8:	dc09      	bgt.n	80044be <_printf_float+0x256>
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	079b      	lsls	r3, r3, #30
 80044ae:	f100 8102 	bmi.w	80046b6 <_printf_float+0x44e>
 80044b2:	68e0      	ldr	r0, [r4, #12]
 80044b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80044b6:	4298      	cmp	r0, r3
 80044b8:	bfb8      	it	lt
 80044ba:	4618      	movlt	r0, r3
 80044bc:	e731      	b.n	8004322 <_printf_float+0xba>
 80044be:	2301      	movs	r3, #1
 80044c0:	4652      	mov	r2, sl
 80044c2:	4631      	mov	r1, r6
 80044c4:	4628      	mov	r0, r5
 80044c6:	47b8      	blx	r7
 80044c8:	3001      	adds	r0, #1
 80044ca:	f43f af28 	beq.w	800431e <_printf_float+0xb6>
 80044ce:	f109 0901 	add.w	r9, r9, #1
 80044d2:	e7e8      	b.n	80044a6 <_printf_float+0x23e>
 80044d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	dc38      	bgt.n	800454c <_printf_float+0x2e4>
 80044da:	2301      	movs	r3, #1
 80044dc:	4631      	mov	r1, r6
 80044de:	4628      	mov	r0, r5
 80044e0:	4a19      	ldr	r2, [pc, #100]	@ (8004548 <_printf_float+0x2e0>)
 80044e2:	47b8      	blx	r7
 80044e4:	3001      	adds	r0, #1
 80044e6:	f43f af1a 	beq.w	800431e <_printf_float+0xb6>
 80044ea:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80044ee:	ea59 0303 	orrs.w	r3, r9, r3
 80044f2:	d102      	bne.n	80044fa <_printf_float+0x292>
 80044f4:	6823      	ldr	r3, [r4, #0]
 80044f6:	07d9      	lsls	r1, r3, #31
 80044f8:	d5d7      	bpl.n	80044aa <_printf_float+0x242>
 80044fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044fe:	4631      	mov	r1, r6
 8004500:	4628      	mov	r0, r5
 8004502:	47b8      	blx	r7
 8004504:	3001      	adds	r0, #1
 8004506:	f43f af0a 	beq.w	800431e <_printf_float+0xb6>
 800450a:	f04f 0a00 	mov.w	sl, #0
 800450e:	f104 0b1a 	add.w	fp, r4, #26
 8004512:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004514:	425b      	negs	r3, r3
 8004516:	4553      	cmp	r3, sl
 8004518:	dc01      	bgt.n	800451e <_printf_float+0x2b6>
 800451a:	464b      	mov	r3, r9
 800451c:	e793      	b.n	8004446 <_printf_float+0x1de>
 800451e:	2301      	movs	r3, #1
 8004520:	465a      	mov	r2, fp
 8004522:	4631      	mov	r1, r6
 8004524:	4628      	mov	r0, r5
 8004526:	47b8      	blx	r7
 8004528:	3001      	adds	r0, #1
 800452a:	f43f aef8 	beq.w	800431e <_printf_float+0xb6>
 800452e:	f10a 0a01 	add.w	sl, sl, #1
 8004532:	e7ee      	b.n	8004512 <_printf_float+0x2aa>
 8004534:	7fefffff 	.word	0x7fefffff
 8004538:	0800885a 	.word	0x0800885a
 800453c:	08008856 	.word	0x08008856
 8004540:	08008862 	.word	0x08008862
 8004544:	0800885e 	.word	0x0800885e
 8004548:	08008866 	.word	0x08008866
 800454c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800454e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004552:	4553      	cmp	r3, sl
 8004554:	bfa8      	it	ge
 8004556:	4653      	movge	r3, sl
 8004558:	2b00      	cmp	r3, #0
 800455a:	4699      	mov	r9, r3
 800455c:	dc36      	bgt.n	80045cc <_printf_float+0x364>
 800455e:	f04f 0b00 	mov.w	fp, #0
 8004562:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004566:	f104 021a 	add.w	r2, r4, #26
 800456a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800456c:	930a      	str	r3, [sp, #40]	@ 0x28
 800456e:	eba3 0309 	sub.w	r3, r3, r9
 8004572:	455b      	cmp	r3, fp
 8004574:	dc31      	bgt.n	80045da <_printf_float+0x372>
 8004576:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004578:	459a      	cmp	sl, r3
 800457a:	dc3a      	bgt.n	80045f2 <_printf_float+0x38a>
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	07da      	lsls	r2, r3, #31
 8004580:	d437      	bmi.n	80045f2 <_printf_float+0x38a>
 8004582:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004584:	ebaa 0903 	sub.w	r9, sl, r3
 8004588:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800458a:	ebaa 0303 	sub.w	r3, sl, r3
 800458e:	4599      	cmp	r9, r3
 8004590:	bfa8      	it	ge
 8004592:	4699      	movge	r9, r3
 8004594:	f1b9 0f00 	cmp.w	r9, #0
 8004598:	dc33      	bgt.n	8004602 <_printf_float+0x39a>
 800459a:	f04f 0800 	mov.w	r8, #0
 800459e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045a2:	f104 0b1a 	add.w	fp, r4, #26
 80045a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80045a8:	ebaa 0303 	sub.w	r3, sl, r3
 80045ac:	eba3 0309 	sub.w	r3, r3, r9
 80045b0:	4543      	cmp	r3, r8
 80045b2:	f77f af7a 	ble.w	80044aa <_printf_float+0x242>
 80045b6:	2301      	movs	r3, #1
 80045b8:	465a      	mov	r2, fp
 80045ba:	4631      	mov	r1, r6
 80045bc:	4628      	mov	r0, r5
 80045be:	47b8      	blx	r7
 80045c0:	3001      	adds	r0, #1
 80045c2:	f43f aeac 	beq.w	800431e <_printf_float+0xb6>
 80045c6:	f108 0801 	add.w	r8, r8, #1
 80045ca:	e7ec      	b.n	80045a6 <_printf_float+0x33e>
 80045cc:	4642      	mov	r2, r8
 80045ce:	4631      	mov	r1, r6
 80045d0:	4628      	mov	r0, r5
 80045d2:	47b8      	blx	r7
 80045d4:	3001      	adds	r0, #1
 80045d6:	d1c2      	bne.n	800455e <_printf_float+0x2f6>
 80045d8:	e6a1      	b.n	800431e <_printf_float+0xb6>
 80045da:	2301      	movs	r3, #1
 80045dc:	4631      	mov	r1, r6
 80045de:	4628      	mov	r0, r5
 80045e0:	920a      	str	r2, [sp, #40]	@ 0x28
 80045e2:	47b8      	blx	r7
 80045e4:	3001      	adds	r0, #1
 80045e6:	f43f ae9a 	beq.w	800431e <_printf_float+0xb6>
 80045ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045ec:	f10b 0b01 	add.w	fp, fp, #1
 80045f0:	e7bb      	b.n	800456a <_printf_float+0x302>
 80045f2:	4631      	mov	r1, r6
 80045f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045f8:	4628      	mov	r0, r5
 80045fa:	47b8      	blx	r7
 80045fc:	3001      	adds	r0, #1
 80045fe:	d1c0      	bne.n	8004582 <_printf_float+0x31a>
 8004600:	e68d      	b.n	800431e <_printf_float+0xb6>
 8004602:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004604:	464b      	mov	r3, r9
 8004606:	4631      	mov	r1, r6
 8004608:	4628      	mov	r0, r5
 800460a:	4442      	add	r2, r8
 800460c:	47b8      	blx	r7
 800460e:	3001      	adds	r0, #1
 8004610:	d1c3      	bne.n	800459a <_printf_float+0x332>
 8004612:	e684      	b.n	800431e <_printf_float+0xb6>
 8004614:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004618:	f1ba 0f01 	cmp.w	sl, #1
 800461c:	dc01      	bgt.n	8004622 <_printf_float+0x3ba>
 800461e:	07db      	lsls	r3, r3, #31
 8004620:	d536      	bpl.n	8004690 <_printf_float+0x428>
 8004622:	2301      	movs	r3, #1
 8004624:	4642      	mov	r2, r8
 8004626:	4631      	mov	r1, r6
 8004628:	4628      	mov	r0, r5
 800462a:	47b8      	blx	r7
 800462c:	3001      	adds	r0, #1
 800462e:	f43f ae76 	beq.w	800431e <_printf_float+0xb6>
 8004632:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004636:	4631      	mov	r1, r6
 8004638:	4628      	mov	r0, r5
 800463a:	47b8      	blx	r7
 800463c:	3001      	adds	r0, #1
 800463e:	f43f ae6e 	beq.w	800431e <_printf_float+0xb6>
 8004642:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004646:	2200      	movs	r2, #0
 8004648:	2300      	movs	r3, #0
 800464a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800464e:	f7fc f9ab 	bl	80009a8 <__aeabi_dcmpeq>
 8004652:	b9c0      	cbnz	r0, 8004686 <_printf_float+0x41e>
 8004654:	4653      	mov	r3, sl
 8004656:	f108 0201 	add.w	r2, r8, #1
 800465a:	4631      	mov	r1, r6
 800465c:	4628      	mov	r0, r5
 800465e:	47b8      	blx	r7
 8004660:	3001      	adds	r0, #1
 8004662:	d10c      	bne.n	800467e <_printf_float+0x416>
 8004664:	e65b      	b.n	800431e <_printf_float+0xb6>
 8004666:	2301      	movs	r3, #1
 8004668:	465a      	mov	r2, fp
 800466a:	4631      	mov	r1, r6
 800466c:	4628      	mov	r0, r5
 800466e:	47b8      	blx	r7
 8004670:	3001      	adds	r0, #1
 8004672:	f43f ae54 	beq.w	800431e <_printf_float+0xb6>
 8004676:	f108 0801 	add.w	r8, r8, #1
 800467a:	45d0      	cmp	r8, sl
 800467c:	dbf3      	blt.n	8004666 <_printf_float+0x3fe>
 800467e:	464b      	mov	r3, r9
 8004680:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004684:	e6e0      	b.n	8004448 <_printf_float+0x1e0>
 8004686:	f04f 0800 	mov.w	r8, #0
 800468a:	f104 0b1a 	add.w	fp, r4, #26
 800468e:	e7f4      	b.n	800467a <_printf_float+0x412>
 8004690:	2301      	movs	r3, #1
 8004692:	4642      	mov	r2, r8
 8004694:	e7e1      	b.n	800465a <_printf_float+0x3f2>
 8004696:	2301      	movs	r3, #1
 8004698:	464a      	mov	r2, r9
 800469a:	4631      	mov	r1, r6
 800469c:	4628      	mov	r0, r5
 800469e:	47b8      	blx	r7
 80046a0:	3001      	adds	r0, #1
 80046a2:	f43f ae3c 	beq.w	800431e <_printf_float+0xb6>
 80046a6:	f108 0801 	add.w	r8, r8, #1
 80046aa:	68e3      	ldr	r3, [r4, #12]
 80046ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80046ae:	1a5b      	subs	r3, r3, r1
 80046b0:	4543      	cmp	r3, r8
 80046b2:	dcf0      	bgt.n	8004696 <_printf_float+0x42e>
 80046b4:	e6fd      	b.n	80044b2 <_printf_float+0x24a>
 80046b6:	f04f 0800 	mov.w	r8, #0
 80046ba:	f104 0919 	add.w	r9, r4, #25
 80046be:	e7f4      	b.n	80046aa <_printf_float+0x442>

080046c0 <_printf_common>:
 80046c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046c4:	4616      	mov	r6, r2
 80046c6:	4698      	mov	r8, r3
 80046c8:	688a      	ldr	r2, [r1, #8]
 80046ca:	690b      	ldr	r3, [r1, #16]
 80046cc:	4607      	mov	r7, r0
 80046ce:	4293      	cmp	r3, r2
 80046d0:	bfb8      	it	lt
 80046d2:	4613      	movlt	r3, r2
 80046d4:	6033      	str	r3, [r6, #0]
 80046d6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046da:	460c      	mov	r4, r1
 80046dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046e0:	b10a      	cbz	r2, 80046e6 <_printf_common+0x26>
 80046e2:	3301      	adds	r3, #1
 80046e4:	6033      	str	r3, [r6, #0]
 80046e6:	6823      	ldr	r3, [r4, #0]
 80046e8:	0699      	lsls	r1, r3, #26
 80046ea:	bf42      	ittt	mi
 80046ec:	6833      	ldrmi	r3, [r6, #0]
 80046ee:	3302      	addmi	r3, #2
 80046f0:	6033      	strmi	r3, [r6, #0]
 80046f2:	6825      	ldr	r5, [r4, #0]
 80046f4:	f015 0506 	ands.w	r5, r5, #6
 80046f8:	d106      	bne.n	8004708 <_printf_common+0x48>
 80046fa:	f104 0a19 	add.w	sl, r4, #25
 80046fe:	68e3      	ldr	r3, [r4, #12]
 8004700:	6832      	ldr	r2, [r6, #0]
 8004702:	1a9b      	subs	r3, r3, r2
 8004704:	42ab      	cmp	r3, r5
 8004706:	dc2b      	bgt.n	8004760 <_printf_common+0xa0>
 8004708:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800470c:	6822      	ldr	r2, [r4, #0]
 800470e:	3b00      	subs	r3, #0
 8004710:	bf18      	it	ne
 8004712:	2301      	movne	r3, #1
 8004714:	0692      	lsls	r2, r2, #26
 8004716:	d430      	bmi.n	800477a <_printf_common+0xba>
 8004718:	4641      	mov	r1, r8
 800471a:	4638      	mov	r0, r7
 800471c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004720:	47c8      	blx	r9
 8004722:	3001      	adds	r0, #1
 8004724:	d023      	beq.n	800476e <_printf_common+0xae>
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	6922      	ldr	r2, [r4, #16]
 800472a:	f003 0306 	and.w	r3, r3, #6
 800472e:	2b04      	cmp	r3, #4
 8004730:	bf14      	ite	ne
 8004732:	2500      	movne	r5, #0
 8004734:	6833      	ldreq	r3, [r6, #0]
 8004736:	f04f 0600 	mov.w	r6, #0
 800473a:	bf08      	it	eq
 800473c:	68e5      	ldreq	r5, [r4, #12]
 800473e:	f104 041a 	add.w	r4, r4, #26
 8004742:	bf08      	it	eq
 8004744:	1aed      	subeq	r5, r5, r3
 8004746:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800474a:	bf08      	it	eq
 800474c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004750:	4293      	cmp	r3, r2
 8004752:	bfc4      	itt	gt
 8004754:	1a9b      	subgt	r3, r3, r2
 8004756:	18ed      	addgt	r5, r5, r3
 8004758:	42b5      	cmp	r5, r6
 800475a:	d11a      	bne.n	8004792 <_printf_common+0xd2>
 800475c:	2000      	movs	r0, #0
 800475e:	e008      	b.n	8004772 <_printf_common+0xb2>
 8004760:	2301      	movs	r3, #1
 8004762:	4652      	mov	r2, sl
 8004764:	4641      	mov	r1, r8
 8004766:	4638      	mov	r0, r7
 8004768:	47c8      	blx	r9
 800476a:	3001      	adds	r0, #1
 800476c:	d103      	bne.n	8004776 <_printf_common+0xb6>
 800476e:	f04f 30ff 	mov.w	r0, #4294967295
 8004772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004776:	3501      	adds	r5, #1
 8004778:	e7c1      	b.n	80046fe <_printf_common+0x3e>
 800477a:	2030      	movs	r0, #48	@ 0x30
 800477c:	18e1      	adds	r1, r4, r3
 800477e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004788:	4422      	add	r2, r4
 800478a:	3302      	adds	r3, #2
 800478c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004790:	e7c2      	b.n	8004718 <_printf_common+0x58>
 8004792:	2301      	movs	r3, #1
 8004794:	4622      	mov	r2, r4
 8004796:	4641      	mov	r1, r8
 8004798:	4638      	mov	r0, r7
 800479a:	47c8      	blx	r9
 800479c:	3001      	adds	r0, #1
 800479e:	d0e6      	beq.n	800476e <_printf_common+0xae>
 80047a0:	3601      	adds	r6, #1
 80047a2:	e7d9      	b.n	8004758 <_printf_common+0x98>

080047a4 <_printf_i>:
 80047a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047a8:	7e0f      	ldrb	r7, [r1, #24]
 80047aa:	4691      	mov	r9, r2
 80047ac:	2f78      	cmp	r7, #120	@ 0x78
 80047ae:	4680      	mov	r8, r0
 80047b0:	460c      	mov	r4, r1
 80047b2:	469a      	mov	sl, r3
 80047b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80047b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047ba:	d807      	bhi.n	80047cc <_printf_i+0x28>
 80047bc:	2f62      	cmp	r7, #98	@ 0x62
 80047be:	d80a      	bhi.n	80047d6 <_printf_i+0x32>
 80047c0:	2f00      	cmp	r7, #0
 80047c2:	f000 80d1 	beq.w	8004968 <_printf_i+0x1c4>
 80047c6:	2f58      	cmp	r7, #88	@ 0x58
 80047c8:	f000 80b8 	beq.w	800493c <_printf_i+0x198>
 80047cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047d4:	e03a      	b.n	800484c <_printf_i+0xa8>
 80047d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047da:	2b15      	cmp	r3, #21
 80047dc:	d8f6      	bhi.n	80047cc <_printf_i+0x28>
 80047de:	a101      	add	r1, pc, #4	@ (adr r1, 80047e4 <_printf_i+0x40>)
 80047e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047e4:	0800483d 	.word	0x0800483d
 80047e8:	08004851 	.word	0x08004851
 80047ec:	080047cd 	.word	0x080047cd
 80047f0:	080047cd 	.word	0x080047cd
 80047f4:	080047cd 	.word	0x080047cd
 80047f8:	080047cd 	.word	0x080047cd
 80047fc:	08004851 	.word	0x08004851
 8004800:	080047cd 	.word	0x080047cd
 8004804:	080047cd 	.word	0x080047cd
 8004808:	080047cd 	.word	0x080047cd
 800480c:	080047cd 	.word	0x080047cd
 8004810:	0800494f 	.word	0x0800494f
 8004814:	0800487b 	.word	0x0800487b
 8004818:	08004909 	.word	0x08004909
 800481c:	080047cd 	.word	0x080047cd
 8004820:	080047cd 	.word	0x080047cd
 8004824:	08004971 	.word	0x08004971
 8004828:	080047cd 	.word	0x080047cd
 800482c:	0800487b 	.word	0x0800487b
 8004830:	080047cd 	.word	0x080047cd
 8004834:	080047cd 	.word	0x080047cd
 8004838:	08004911 	.word	0x08004911
 800483c:	6833      	ldr	r3, [r6, #0]
 800483e:	1d1a      	adds	r2, r3, #4
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6032      	str	r2, [r6, #0]
 8004844:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004848:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800484c:	2301      	movs	r3, #1
 800484e:	e09c      	b.n	800498a <_printf_i+0x1e6>
 8004850:	6833      	ldr	r3, [r6, #0]
 8004852:	6820      	ldr	r0, [r4, #0]
 8004854:	1d19      	adds	r1, r3, #4
 8004856:	6031      	str	r1, [r6, #0]
 8004858:	0606      	lsls	r6, r0, #24
 800485a:	d501      	bpl.n	8004860 <_printf_i+0xbc>
 800485c:	681d      	ldr	r5, [r3, #0]
 800485e:	e003      	b.n	8004868 <_printf_i+0xc4>
 8004860:	0645      	lsls	r5, r0, #25
 8004862:	d5fb      	bpl.n	800485c <_printf_i+0xb8>
 8004864:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004868:	2d00      	cmp	r5, #0
 800486a:	da03      	bge.n	8004874 <_printf_i+0xd0>
 800486c:	232d      	movs	r3, #45	@ 0x2d
 800486e:	426d      	negs	r5, r5
 8004870:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004874:	230a      	movs	r3, #10
 8004876:	4858      	ldr	r0, [pc, #352]	@ (80049d8 <_printf_i+0x234>)
 8004878:	e011      	b.n	800489e <_printf_i+0xfa>
 800487a:	6821      	ldr	r1, [r4, #0]
 800487c:	6833      	ldr	r3, [r6, #0]
 800487e:	0608      	lsls	r0, r1, #24
 8004880:	f853 5b04 	ldr.w	r5, [r3], #4
 8004884:	d402      	bmi.n	800488c <_printf_i+0xe8>
 8004886:	0649      	lsls	r1, r1, #25
 8004888:	bf48      	it	mi
 800488a:	b2ad      	uxthmi	r5, r5
 800488c:	2f6f      	cmp	r7, #111	@ 0x6f
 800488e:	6033      	str	r3, [r6, #0]
 8004890:	bf14      	ite	ne
 8004892:	230a      	movne	r3, #10
 8004894:	2308      	moveq	r3, #8
 8004896:	4850      	ldr	r0, [pc, #320]	@ (80049d8 <_printf_i+0x234>)
 8004898:	2100      	movs	r1, #0
 800489a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800489e:	6866      	ldr	r6, [r4, #4]
 80048a0:	2e00      	cmp	r6, #0
 80048a2:	60a6      	str	r6, [r4, #8]
 80048a4:	db05      	blt.n	80048b2 <_printf_i+0x10e>
 80048a6:	6821      	ldr	r1, [r4, #0]
 80048a8:	432e      	orrs	r6, r5
 80048aa:	f021 0104 	bic.w	r1, r1, #4
 80048ae:	6021      	str	r1, [r4, #0]
 80048b0:	d04b      	beq.n	800494a <_printf_i+0x1a6>
 80048b2:	4616      	mov	r6, r2
 80048b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80048b8:	fb03 5711 	mls	r7, r3, r1, r5
 80048bc:	5dc7      	ldrb	r7, [r0, r7]
 80048be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048c2:	462f      	mov	r7, r5
 80048c4:	42bb      	cmp	r3, r7
 80048c6:	460d      	mov	r5, r1
 80048c8:	d9f4      	bls.n	80048b4 <_printf_i+0x110>
 80048ca:	2b08      	cmp	r3, #8
 80048cc:	d10b      	bne.n	80048e6 <_printf_i+0x142>
 80048ce:	6823      	ldr	r3, [r4, #0]
 80048d0:	07df      	lsls	r7, r3, #31
 80048d2:	d508      	bpl.n	80048e6 <_printf_i+0x142>
 80048d4:	6923      	ldr	r3, [r4, #16]
 80048d6:	6861      	ldr	r1, [r4, #4]
 80048d8:	4299      	cmp	r1, r3
 80048da:	bfde      	ittt	le
 80048dc:	2330      	movle	r3, #48	@ 0x30
 80048de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048e6:	1b92      	subs	r2, r2, r6
 80048e8:	6122      	str	r2, [r4, #16]
 80048ea:	464b      	mov	r3, r9
 80048ec:	4621      	mov	r1, r4
 80048ee:	4640      	mov	r0, r8
 80048f0:	f8cd a000 	str.w	sl, [sp]
 80048f4:	aa03      	add	r2, sp, #12
 80048f6:	f7ff fee3 	bl	80046c0 <_printf_common>
 80048fa:	3001      	adds	r0, #1
 80048fc:	d14a      	bne.n	8004994 <_printf_i+0x1f0>
 80048fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004902:	b004      	add	sp, #16
 8004904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004908:	6823      	ldr	r3, [r4, #0]
 800490a:	f043 0320 	orr.w	r3, r3, #32
 800490e:	6023      	str	r3, [r4, #0]
 8004910:	2778      	movs	r7, #120	@ 0x78
 8004912:	4832      	ldr	r0, [pc, #200]	@ (80049dc <_printf_i+0x238>)
 8004914:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004918:	6823      	ldr	r3, [r4, #0]
 800491a:	6831      	ldr	r1, [r6, #0]
 800491c:	061f      	lsls	r7, r3, #24
 800491e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004922:	d402      	bmi.n	800492a <_printf_i+0x186>
 8004924:	065f      	lsls	r7, r3, #25
 8004926:	bf48      	it	mi
 8004928:	b2ad      	uxthmi	r5, r5
 800492a:	6031      	str	r1, [r6, #0]
 800492c:	07d9      	lsls	r1, r3, #31
 800492e:	bf44      	itt	mi
 8004930:	f043 0320 	orrmi.w	r3, r3, #32
 8004934:	6023      	strmi	r3, [r4, #0]
 8004936:	b11d      	cbz	r5, 8004940 <_printf_i+0x19c>
 8004938:	2310      	movs	r3, #16
 800493a:	e7ad      	b.n	8004898 <_printf_i+0xf4>
 800493c:	4826      	ldr	r0, [pc, #152]	@ (80049d8 <_printf_i+0x234>)
 800493e:	e7e9      	b.n	8004914 <_printf_i+0x170>
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	f023 0320 	bic.w	r3, r3, #32
 8004946:	6023      	str	r3, [r4, #0]
 8004948:	e7f6      	b.n	8004938 <_printf_i+0x194>
 800494a:	4616      	mov	r6, r2
 800494c:	e7bd      	b.n	80048ca <_printf_i+0x126>
 800494e:	6833      	ldr	r3, [r6, #0]
 8004950:	6825      	ldr	r5, [r4, #0]
 8004952:	1d18      	adds	r0, r3, #4
 8004954:	6961      	ldr	r1, [r4, #20]
 8004956:	6030      	str	r0, [r6, #0]
 8004958:	062e      	lsls	r6, r5, #24
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	d501      	bpl.n	8004962 <_printf_i+0x1be>
 800495e:	6019      	str	r1, [r3, #0]
 8004960:	e002      	b.n	8004968 <_printf_i+0x1c4>
 8004962:	0668      	lsls	r0, r5, #25
 8004964:	d5fb      	bpl.n	800495e <_printf_i+0x1ba>
 8004966:	8019      	strh	r1, [r3, #0]
 8004968:	2300      	movs	r3, #0
 800496a:	4616      	mov	r6, r2
 800496c:	6123      	str	r3, [r4, #16]
 800496e:	e7bc      	b.n	80048ea <_printf_i+0x146>
 8004970:	6833      	ldr	r3, [r6, #0]
 8004972:	2100      	movs	r1, #0
 8004974:	1d1a      	adds	r2, r3, #4
 8004976:	6032      	str	r2, [r6, #0]
 8004978:	681e      	ldr	r6, [r3, #0]
 800497a:	6862      	ldr	r2, [r4, #4]
 800497c:	4630      	mov	r0, r6
 800497e:	f000 fbf2 	bl	8005166 <memchr>
 8004982:	b108      	cbz	r0, 8004988 <_printf_i+0x1e4>
 8004984:	1b80      	subs	r0, r0, r6
 8004986:	6060      	str	r0, [r4, #4]
 8004988:	6863      	ldr	r3, [r4, #4]
 800498a:	6123      	str	r3, [r4, #16]
 800498c:	2300      	movs	r3, #0
 800498e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004992:	e7aa      	b.n	80048ea <_printf_i+0x146>
 8004994:	4632      	mov	r2, r6
 8004996:	4649      	mov	r1, r9
 8004998:	4640      	mov	r0, r8
 800499a:	6923      	ldr	r3, [r4, #16]
 800499c:	47d0      	blx	sl
 800499e:	3001      	adds	r0, #1
 80049a0:	d0ad      	beq.n	80048fe <_printf_i+0x15a>
 80049a2:	6823      	ldr	r3, [r4, #0]
 80049a4:	079b      	lsls	r3, r3, #30
 80049a6:	d413      	bmi.n	80049d0 <_printf_i+0x22c>
 80049a8:	68e0      	ldr	r0, [r4, #12]
 80049aa:	9b03      	ldr	r3, [sp, #12]
 80049ac:	4298      	cmp	r0, r3
 80049ae:	bfb8      	it	lt
 80049b0:	4618      	movlt	r0, r3
 80049b2:	e7a6      	b.n	8004902 <_printf_i+0x15e>
 80049b4:	2301      	movs	r3, #1
 80049b6:	4632      	mov	r2, r6
 80049b8:	4649      	mov	r1, r9
 80049ba:	4640      	mov	r0, r8
 80049bc:	47d0      	blx	sl
 80049be:	3001      	adds	r0, #1
 80049c0:	d09d      	beq.n	80048fe <_printf_i+0x15a>
 80049c2:	3501      	adds	r5, #1
 80049c4:	68e3      	ldr	r3, [r4, #12]
 80049c6:	9903      	ldr	r1, [sp, #12]
 80049c8:	1a5b      	subs	r3, r3, r1
 80049ca:	42ab      	cmp	r3, r5
 80049cc:	dcf2      	bgt.n	80049b4 <_printf_i+0x210>
 80049ce:	e7eb      	b.n	80049a8 <_printf_i+0x204>
 80049d0:	2500      	movs	r5, #0
 80049d2:	f104 0619 	add.w	r6, r4, #25
 80049d6:	e7f5      	b.n	80049c4 <_printf_i+0x220>
 80049d8:	08008868 	.word	0x08008868
 80049dc:	08008879 	.word	0x08008879

080049e0 <_scanf_float>:
 80049e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049e4:	b087      	sub	sp, #28
 80049e6:	9303      	str	r3, [sp, #12]
 80049e8:	688b      	ldr	r3, [r1, #8]
 80049ea:	4691      	mov	r9, r2
 80049ec:	1e5a      	subs	r2, r3, #1
 80049ee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80049f2:	bf82      	ittt	hi
 80049f4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80049f8:	eb03 0b05 	addhi.w	fp, r3, r5
 80049fc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004a00:	460a      	mov	r2, r1
 8004a02:	f04f 0500 	mov.w	r5, #0
 8004a06:	bf88      	it	hi
 8004a08:	608b      	strhi	r3, [r1, #8]
 8004a0a:	680b      	ldr	r3, [r1, #0]
 8004a0c:	4680      	mov	r8, r0
 8004a0e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004a12:	f842 3b1c 	str.w	r3, [r2], #28
 8004a16:	460c      	mov	r4, r1
 8004a18:	bf98      	it	ls
 8004a1a:	f04f 0b00 	movls.w	fp, #0
 8004a1e:	4616      	mov	r6, r2
 8004a20:	46aa      	mov	sl, r5
 8004a22:	462f      	mov	r7, r5
 8004a24:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004a28:	9201      	str	r2, [sp, #4]
 8004a2a:	9502      	str	r5, [sp, #8]
 8004a2c:	68a2      	ldr	r2, [r4, #8]
 8004a2e:	b15a      	cbz	r2, 8004a48 <_scanf_float+0x68>
 8004a30:	f8d9 3000 	ldr.w	r3, [r9]
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	2b4e      	cmp	r3, #78	@ 0x4e
 8004a38:	d862      	bhi.n	8004b00 <_scanf_float+0x120>
 8004a3a:	2b40      	cmp	r3, #64	@ 0x40
 8004a3c:	d83a      	bhi.n	8004ab4 <_scanf_float+0xd4>
 8004a3e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004a42:	b2c8      	uxtb	r0, r1
 8004a44:	280e      	cmp	r0, #14
 8004a46:	d938      	bls.n	8004aba <_scanf_float+0xda>
 8004a48:	b11f      	cbz	r7, 8004a52 <_scanf_float+0x72>
 8004a4a:	6823      	ldr	r3, [r4, #0]
 8004a4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a50:	6023      	str	r3, [r4, #0]
 8004a52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a56:	f1ba 0f01 	cmp.w	sl, #1
 8004a5a:	f200 8114 	bhi.w	8004c86 <_scanf_float+0x2a6>
 8004a5e:	9b01      	ldr	r3, [sp, #4]
 8004a60:	429e      	cmp	r6, r3
 8004a62:	f200 8105 	bhi.w	8004c70 <_scanf_float+0x290>
 8004a66:	2001      	movs	r0, #1
 8004a68:	b007      	add	sp, #28
 8004a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a6e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004a72:	2a0d      	cmp	r2, #13
 8004a74:	d8e8      	bhi.n	8004a48 <_scanf_float+0x68>
 8004a76:	a101      	add	r1, pc, #4	@ (adr r1, 8004a7c <_scanf_float+0x9c>)
 8004a78:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004a7c:	08004bc5 	.word	0x08004bc5
 8004a80:	08004a49 	.word	0x08004a49
 8004a84:	08004a49 	.word	0x08004a49
 8004a88:	08004a49 	.word	0x08004a49
 8004a8c:	08004c21 	.word	0x08004c21
 8004a90:	08004bfb 	.word	0x08004bfb
 8004a94:	08004a49 	.word	0x08004a49
 8004a98:	08004a49 	.word	0x08004a49
 8004a9c:	08004bd3 	.word	0x08004bd3
 8004aa0:	08004a49 	.word	0x08004a49
 8004aa4:	08004a49 	.word	0x08004a49
 8004aa8:	08004a49 	.word	0x08004a49
 8004aac:	08004a49 	.word	0x08004a49
 8004ab0:	08004b8f 	.word	0x08004b8f
 8004ab4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004ab8:	e7db      	b.n	8004a72 <_scanf_float+0x92>
 8004aba:	290e      	cmp	r1, #14
 8004abc:	d8c4      	bhi.n	8004a48 <_scanf_float+0x68>
 8004abe:	a001      	add	r0, pc, #4	@ (adr r0, 8004ac4 <_scanf_float+0xe4>)
 8004ac0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004ac4:	08004b7f 	.word	0x08004b7f
 8004ac8:	08004a49 	.word	0x08004a49
 8004acc:	08004b7f 	.word	0x08004b7f
 8004ad0:	08004c0f 	.word	0x08004c0f
 8004ad4:	08004a49 	.word	0x08004a49
 8004ad8:	08004b21 	.word	0x08004b21
 8004adc:	08004b65 	.word	0x08004b65
 8004ae0:	08004b65 	.word	0x08004b65
 8004ae4:	08004b65 	.word	0x08004b65
 8004ae8:	08004b65 	.word	0x08004b65
 8004aec:	08004b65 	.word	0x08004b65
 8004af0:	08004b65 	.word	0x08004b65
 8004af4:	08004b65 	.word	0x08004b65
 8004af8:	08004b65 	.word	0x08004b65
 8004afc:	08004b65 	.word	0x08004b65
 8004b00:	2b6e      	cmp	r3, #110	@ 0x6e
 8004b02:	d809      	bhi.n	8004b18 <_scanf_float+0x138>
 8004b04:	2b60      	cmp	r3, #96	@ 0x60
 8004b06:	d8b2      	bhi.n	8004a6e <_scanf_float+0x8e>
 8004b08:	2b54      	cmp	r3, #84	@ 0x54
 8004b0a:	d07b      	beq.n	8004c04 <_scanf_float+0x224>
 8004b0c:	2b59      	cmp	r3, #89	@ 0x59
 8004b0e:	d19b      	bne.n	8004a48 <_scanf_float+0x68>
 8004b10:	2d07      	cmp	r5, #7
 8004b12:	d199      	bne.n	8004a48 <_scanf_float+0x68>
 8004b14:	2508      	movs	r5, #8
 8004b16:	e02f      	b.n	8004b78 <_scanf_float+0x198>
 8004b18:	2b74      	cmp	r3, #116	@ 0x74
 8004b1a:	d073      	beq.n	8004c04 <_scanf_float+0x224>
 8004b1c:	2b79      	cmp	r3, #121	@ 0x79
 8004b1e:	e7f6      	b.n	8004b0e <_scanf_float+0x12e>
 8004b20:	6821      	ldr	r1, [r4, #0]
 8004b22:	05c8      	lsls	r0, r1, #23
 8004b24:	d51e      	bpl.n	8004b64 <_scanf_float+0x184>
 8004b26:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004b2a:	6021      	str	r1, [r4, #0]
 8004b2c:	3701      	adds	r7, #1
 8004b2e:	f1bb 0f00 	cmp.w	fp, #0
 8004b32:	d003      	beq.n	8004b3c <_scanf_float+0x15c>
 8004b34:	3201      	adds	r2, #1
 8004b36:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004b3a:	60a2      	str	r2, [r4, #8]
 8004b3c:	68a3      	ldr	r3, [r4, #8]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	60a3      	str	r3, [r4, #8]
 8004b42:	6923      	ldr	r3, [r4, #16]
 8004b44:	3301      	adds	r3, #1
 8004b46:	6123      	str	r3, [r4, #16]
 8004b48:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f8c9 3004 	str.w	r3, [r9, #4]
 8004b54:	f340 8083 	ble.w	8004c5e <_scanf_float+0x27e>
 8004b58:	f8d9 3000 	ldr.w	r3, [r9]
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	f8c9 3000 	str.w	r3, [r9]
 8004b62:	e763      	b.n	8004a2c <_scanf_float+0x4c>
 8004b64:	eb1a 0105 	adds.w	r1, sl, r5
 8004b68:	f47f af6e 	bne.w	8004a48 <_scanf_float+0x68>
 8004b6c:	460d      	mov	r5, r1
 8004b6e:	468a      	mov	sl, r1
 8004b70:	6822      	ldr	r2, [r4, #0]
 8004b72:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004b76:	6022      	str	r2, [r4, #0]
 8004b78:	f806 3b01 	strb.w	r3, [r6], #1
 8004b7c:	e7de      	b.n	8004b3c <_scanf_float+0x15c>
 8004b7e:	6822      	ldr	r2, [r4, #0]
 8004b80:	0610      	lsls	r0, r2, #24
 8004b82:	f57f af61 	bpl.w	8004a48 <_scanf_float+0x68>
 8004b86:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b8a:	6022      	str	r2, [r4, #0]
 8004b8c:	e7f4      	b.n	8004b78 <_scanf_float+0x198>
 8004b8e:	f1ba 0f00 	cmp.w	sl, #0
 8004b92:	d10c      	bne.n	8004bae <_scanf_float+0x1ce>
 8004b94:	b977      	cbnz	r7, 8004bb4 <_scanf_float+0x1d4>
 8004b96:	6822      	ldr	r2, [r4, #0]
 8004b98:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b9c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004ba0:	d108      	bne.n	8004bb4 <_scanf_float+0x1d4>
 8004ba2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004ba6:	f04f 0a01 	mov.w	sl, #1
 8004baa:	6022      	str	r2, [r4, #0]
 8004bac:	e7e4      	b.n	8004b78 <_scanf_float+0x198>
 8004bae:	f1ba 0f02 	cmp.w	sl, #2
 8004bb2:	d051      	beq.n	8004c58 <_scanf_float+0x278>
 8004bb4:	2d01      	cmp	r5, #1
 8004bb6:	d002      	beq.n	8004bbe <_scanf_float+0x1de>
 8004bb8:	2d04      	cmp	r5, #4
 8004bba:	f47f af45 	bne.w	8004a48 <_scanf_float+0x68>
 8004bbe:	3501      	adds	r5, #1
 8004bc0:	b2ed      	uxtb	r5, r5
 8004bc2:	e7d9      	b.n	8004b78 <_scanf_float+0x198>
 8004bc4:	f1ba 0f01 	cmp.w	sl, #1
 8004bc8:	f47f af3e 	bne.w	8004a48 <_scanf_float+0x68>
 8004bcc:	f04f 0a02 	mov.w	sl, #2
 8004bd0:	e7d2      	b.n	8004b78 <_scanf_float+0x198>
 8004bd2:	b975      	cbnz	r5, 8004bf2 <_scanf_float+0x212>
 8004bd4:	2f00      	cmp	r7, #0
 8004bd6:	f47f af38 	bne.w	8004a4a <_scanf_float+0x6a>
 8004bda:	6822      	ldr	r2, [r4, #0]
 8004bdc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004be0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004be4:	f040 80ff 	bne.w	8004de6 <_scanf_float+0x406>
 8004be8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004bec:	2501      	movs	r5, #1
 8004bee:	6022      	str	r2, [r4, #0]
 8004bf0:	e7c2      	b.n	8004b78 <_scanf_float+0x198>
 8004bf2:	2d03      	cmp	r5, #3
 8004bf4:	d0e3      	beq.n	8004bbe <_scanf_float+0x1de>
 8004bf6:	2d05      	cmp	r5, #5
 8004bf8:	e7df      	b.n	8004bba <_scanf_float+0x1da>
 8004bfa:	2d02      	cmp	r5, #2
 8004bfc:	f47f af24 	bne.w	8004a48 <_scanf_float+0x68>
 8004c00:	2503      	movs	r5, #3
 8004c02:	e7b9      	b.n	8004b78 <_scanf_float+0x198>
 8004c04:	2d06      	cmp	r5, #6
 8004c06:	f47f af1f 	bne.w	8004a48 <_scanf_float+0x68>
 8004c0a:	2507      	movs	r5, #7
 8004c0c:	e7b4      	b.n	8004b78 <_scanf_float+0x198>
 8004c0e:	6822      	ldr	r2, [r4, #0]
 8004c10:	0591      	lsls	r1, r2, #22
 8004c12:	f57f af19 	bpl.w	8004a48 <_scanf_float+0x68>
 8004c16:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004c1a:	6022      	str	r2, [r4, #0]
 8004c1c:	9702      	str	r7, [sp, #8]
 8004c1e:	e7ab      	b.n	8004b78 <_scanf_float+0x198>
 8004c20:	6822      	ldr	r2, [r4, #0]
 8004c22:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004c26:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004c2a:	d005      	beq.n	8004c38 <_scanf_float+0x258>
 8004c2c:	0550      	lsls	r0, r2, #21
 8004c2e:	f57f af0b 	bpl.w	8004a48 <_scanf_float+0x68>
 8004c32:	2f00      	cmp	r7, #0
 8004c34:	f000 80d7 	beq.w	8004de6 <_scanf_float+0x406>
 8004c38:	0591      	lsls	r1, r2, #22
 8004c3a:	bf58      	it	pl
 8004c3c:	9902      	ldrpl	r1, [sp, #8]
 8004c3e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004c42:	bf58      	it	pl
 8004c44:	1a79      	subpl	r1, r7, r1
 8004c46:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004c4a:	f04f 0700 	mov.w	r7, #0
 8004c4e:	bf58      	it	pl
 8004c50:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004c54:	6022      	str	r2, [r4, #0]
 8004c56:	e78f      	b.n	8004b78 <_scanf_float+0x198>
 8004c58:	f04f 0a03 	mov.w	sl, #3
 8004c5c:	e78c      	b.n	8004b78 <_scanf_float+0x198>
 8004c5e:	4649      	mov	r1, r9
 8004c60:	4640      	mov	r0, r8
 8004c62:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004c66:	4798      	blx	r3
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	f43f aedf 	beq.w	8004a2c <_scanf_float+0x4c>
 8004c6e:	e6eb      	b.n	8004a48 <_scanf_float+0x68>
 8004c70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c74:	464a      	mov	r2, r9
 8004c76:	4640      	mov	r0, r8
 8004c78:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c7c:	4798      	blx	r3
 8004c7e:	6923      	ldr	r3, [r4, #16]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	6123      	str	r3, [r4, #16]
 8004c84:	e6eb      	b.n	8004a5e <_scanf_float+0x7e>
 8004c86:	1e6b      	subs	r3, r5, #1
 8004c88:	2b06      	cmp	r3, #6
 8004c8a:	d824      	bhi.n	8004cd6 <_scanf_float+0x2f6>
 8004c8c:	2d02      	cmp	r5, #2
 8004c8e:	d836      	bhi.n	8004cfe <_scanf_float+0x31e>
 8004c90:	9b01      	ldr	r3, [sp, #4]
 8004c92:	429e      	cmp	r6, r3
 8004c94:	f67f aee7 	bls.w	8004a66 <_scanf_float+0x86>
 8004c98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c9c:	464a      	mov	r2, r9
 8004c9e:	4640      	mov	r0, r8
 8004ca0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ca4:	4798      	blx	r3
 8004ca6:	6923      	ldr	r3, [r4, #16]
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	6123      	str	r3, [r4, #16]
 8004cac:	e7f0      	b.n	8004c90 <_scanf_float+0x2b0>
 8004cae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cb2:	464a      	mov	r2, r9
 8004cb4:	4640      	mov	r0, r8
 8004cb6:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004cba:	4798      	blx	r3
 8004cbc:	6923      	ldr	r3, [r4, #16]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	6123      	str	r3, [r4, #16]
 8004cc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cc6:	fa5f fa8a 	uxtb.w	sl, sl
 8004cca:	f1ba 0f02 	cmp.w	sl, #2
 8004cce:	d1ee      	bne.n	8004cae <_scanf_float+0x2ce>
 8004cd0:	3d03      	subs	r5, #3
 8004cd2:	b2ed      	uxtb	r5, r5
 8004cd4:	1b76      	subs	r6, r6, r5
 8004cd6:	6823      	ldr	r3, [r4, #0]
 8004cd8:	05da      	lsls	r2, r3, #23
 8004cda:	d530      	bpl.n	8004d3e <_scanf_float+0x35e>
 8004cdc:	055b      	lsls	r3, r3, #21
 8004cde:	d511      	bpl.n	8004d04 <_scanf_float+0x324>
 8004ce0:	9b01      	ldr	r3, [sp, #4]
 8004ce2:	429e      	cmp	r6, r3
 8004ce4:	f67f aebf 	bls.w	8004a66 <_scanf_float+0x86>
 8004ce8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cec:	464a      	mov	r2, r9
 8004cee:	4640      	mov	r0, r8
 8004cf0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004cf4:	4798      	blx	r3
 8004cf6:	6923      	ldr	r3, [r4, #16]
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	6123      	str	r3, [r4, #16]
 8004cfc:	e7f0      	b.n	8004ce0 <_scanf_float+0x300>
 8004cfe:	46aa      	mov	sl, r5
 8004d00:	46b3      	mov	fp, r6
 8004d02:	e7de      	b.n	8004cc2 <_scanf_float+0x2e2>
 8004d04:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004d08:	6923      	ldr	r3, [r4, #16]
 8004d0a:	2965      	cmp	r1, #101	@ 0x65
 8004d0c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d10:	f106 35ff 	add.w	r5, r6, #4294967295
 8004d14:	6123      	str	r3, [r4, #16]
 8004d16:	d00c      	beq.n	8004d32 <_scanf_float+0x352>
 8004d18:	2945      	cmp	r1, #69	@ 0x45
 8004d1a:	d00a      	beq.n	8004d32 <_scanf_float+0x352>
 8004d1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d20:	464a      	mov	r2, r9
 8004d22:	4640      	mov	r0, r8
 8004d24:	4798      	blx	r3
 8004d26:	6923      	ldr	r3, [r4, #16]
 8004d28:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	1eb5      	subs	r5, r6, #2
 8004d30:	6123      	str	r3, [r4, #16]
 8004d32:	464a      	mov	r2, r9
 8004d34:	4640      	mov	r0, r8
 8004d36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d3a:	4798      	blx	r3
 8004d3c:	462e      	mov	r6, r5
 8004d3e:	6822      	ldr	r2, [r4, #0]
 8004d40:	f012 0210 	ands.w	r2, r2, #16
 8004d44:	d001      	beq.n	8004d4a <_scanf_float+0x36a>
 8004d46:	2000      	movs	r0, #0
 8004d48:	e68e      	b.n	8004a68 <_scanf_float+0x88>
 8004d4a:	7032      	strb	r2, [r6, #0]
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d56:	d125      	bne.n	8004da4 <_scanf_float+0x3c4>
 8004d58:	9b02      	ldr	r3, [sp, #8]
 8004d5a:	429f      	cmp	r7, r3
 8004d5c:	d00a      	beq.n	8004d74 <_scanf_float+0x394>
 8004d5e:	1bda      	subs	r2, r3, r7
 8004d60:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004d64:	429e      	cmp	r6, r3
 8004d66:	bf28      	it	cs
 8004d68:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004d6c:	4630      	mov	r0, r6
 8004d6e:	491f      	ldr	r1, [pc, #124]	@ (8004dec <_scanf_float+0x40c>)
 8004d70:	f000 f914 	bl	8004f9c <siprintf>
 8004d74:	2200      	movs	r2, #0
 8004d76:	4640      	mov	r0, r8
 8004d78:	9901      	ldr	r1, [sp, #4]
 8004d7a:	f002 fbfd 	bl	8007578 <_strtod_r>
 8004d7e:	9b03      	ldr	r3, [sp, #12]
 8004d80:	6825      	ldr	r5, [r4, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f015 0f02 	tst.w	r5, #2
 8004d88:	4606      	mov	r6, r0
 8004d8a:	460f      	mov	r7, r1
 8004d8c:	f103 0204 	add.w	r2, r3, #4
 8004d90:	d015      	beq.n	8004dbe <_scanf_float+0x3de>
 8004d92:	9903      	ldr	r1, [sp, #12]
 8004d94:	600a      	str	r2, [r1, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	e9c3 6700 	strd	r6, r7, [r3]
 8004d9c:	68e3      	ldr	r3, [r4, #12]
 8004d9e:	3301      	adds	r3, #1
 8004da0:	60e3      	str	r3, [r4, #12]
 8004da2:	e7d0      	b.n	8004d46 <_scanf_float+0x366>
 8004da4:	9b04      	ldr	r3, [sp, #16]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d0e4      	beq.n	8004d74 <_scanf_float+0x394>
 8004daa:	9905      	ldr	r1, [sp, #20]
 8004dac:	230a      	movs	r3, #10
 8004dae:	4640      	mov	r0, r8
 8004db0:	3101      	adds	r1, #1
 8004db2:	f002 fc61 	bl	8007678 <_strtol_r>
 8004db6:	9b04      	ldr	r3, [sp, #16]
 8004db8:	9e05      	ldr	r6, [sp, #20]
 8004dba:	1ac2      	subs	r2, r0, r3
 8004dbc:	e7d0      	b.n	8004d60 <_scanf_float+0x380>
 8004dbe:	076d      	lsls	r5, r5, #29
 8004dc0:	d4e7      	bmi.n	8004d92 <_scanf_float+0x3b2>
 8004dc2:	9d03      	ldr	r5, [sp, #12]
 8004dc4:	602a      	str	r2, [r5, #0]
 8004dc6:	681d      	ldr	r5, [r3, #0]
 8004dc8:	4602      	mov	r2, r0
 8004dca:	460b      	mov	r3, r1
 8004dcc:	f7fb fe1e 	bl	8000a0c <__aeabi_dcmpun>
 8004dd0:	b120      	cbz	r0, 8004ddc <_scanf_float+0x3fc>
 8004dd2:	4807      	ldr	r0, [pc, #28]	@ (8004df0 <_scanf_float+0x410>)
 8004dd4:	f000 f9d6 	bl	8005184 <nanf>
 8004dd8:	6028      	str	r0, [r5, #0]
 8004dda:	e7df      	b.n	8004d9c <_scanf_float+0x3bc>
 8004ddc:	4630      	mov	r0, r6
 8004dde:	4639      	mov	r1, r7
 8004de0:	f7fb fe72 	bl	8000ac8 <__aeabi_d2f>
 8004de4:	e7f8      	b.n	8004dd8 <_scanf_float+0x3f8>
 8004de6:	2700      	movs	r7, #0
 8004de8:	e633      	b.n	8004a52 <_scanf_float+0x72>
 8004dea:	bf00      	nop
 8004dec:	0800888a 	.word	0x0800888a
 8004df0:	080089cb 	.word	0x080089cb

08004df4 <std>:
 8004df4:	2300      	movs	r3, #0
 8004df6:	b510      	push	{r4, lr}
 8004df8:	4604      	mov	r4, r0
 8004dfa:	e9c0 3300 	strd	r3, r3, [r0]
 8004dfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e02:	6083      	str	r3, [r0, #8]
 8004e04:	8181      	strh	r1, [r0, #12]
 8004e06:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e08:	81c2      	strh	r2, [r0, #14]
 8004e0a:	6183      	str	r3, [r0, #24]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	2208      	movs	r2, #8
 8004e10:	305c      	adds	r0, #92	@ 0x5c
 8004e12:	f000 f928 	bl	8005066 <memset>
 8004e16:	4b0d      	ldr	r3, [pc, #52]	@ (8004e4c <std+0x58>)
 8004e18:	6224      	str	r4, [r4, #32]
 8004e1a:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e50 <std+0x5c>)
 8004e1e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e20:	4b0c      	ldr	r3, [pc, #48]	@ (8004e54 <std+0x60>)
 8004e22:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e24:	4b0c      	ldr	r3, [pc, #48]	@ (8004e58 <std+0x64>)
 8004e26:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e28:	4b0c      	ldr	r3, [pc, #48]	@ (8004e5c <std+0x68>)
 8004e2a:	429c      	cmp	r4, r3
 8004e2c:	d006      	beq.n	8004e3c <std+0x48>
 8004e2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e32:	4294      	cmp	r4, r2
 8004e34:	d002      	beq.n	8004e3c <std+0x48>
 8004e36:	33d0      	adds	r3, #208	@ 0xd0
 8004e38:	429c      	cmp	r4, r3
 8004e3a:	d105      	bne.n	8004e48 <std+0x54>
 8004e3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e44:	f000 b98c 	b.w	8005160 <__retarget_lock_init_recursive>
 8004e48:	bd10      	pop	{r4, pc}
 8004e4a:	bf00      	nop
 8004e4c:	08004fe1 	.word	0x08004fe1
 8004e50:	08005003 	.word	0x08005003
 8004e54:	0800503b 	.word	0x0800503b
 8004e58:	0800505f 	.word	0x0800505f
 8004e5c:	200002ec 	.word	0x200002ec

08004e60 <stdio_exit_handler>:
 8004e60:	4a02      	ldr	r2, [pc, #8]	@ (8004e6c <stdio_exit_handler+0xc>)
 8004e62:	4903      	ldr	r1, [pc, #12]	@ (8004e70 <stdio_exit_handler+0x10>)
 8004e64:	4803      	ldr	r0, [pc, #12]	@ (8004e74 <stdio_exit_handler+0x14>)
 8004e66:	f000 b869 	b.w	8004f3c <_fwalk_sglue>
 8004e6a:	bf00      	nop
 8004e6c:	20000010 	.word	0x20000010
 8004e70:	08007cad 	.word	0x08007cad
 8004e74:	20000020 	.word	0x20000020

08004e78 <cleanup_stdio>:
 8004e78:	6841      	ldr	r1, [r0, #4]
 8004e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8004eac <cleanup_stdio+0x34>)
 8004e7c:	b510      	push	{r4, lr}
 8004e7e:	4299      	cmp	r1, r3
 8004e80:	4604      	mov	r4, r0
 8004e82:	d001      	beq.n	8004e88 <cleanup_stdio+0x10>
 8004e84:	f002 ff12 	bl	8007cac <_fflush_r>
 8004e88:	68a1      	ldr	r1, [r4, #8]
 8004e8a:	4b09      	ldr	r3, [pc, #36]	@ (8004eb0 <cleanup_stdio+0x38>)
 8004e8c:	4299      	cmp	r1, r3
 8004e8e:	d002      	beq.n	8004e96 <cleanup_stdio+0x1e>
 8004e90:	4620      	mov	r0, r4
 8004e92:	f002 ff0b 	bl	8007cac <_fflush_r>
 8004e96:	68e1      	ldr	r1, [r4, #12]
 8004e98:	4b06      	ldr	r3, [pc, #24]	@ (8004eb4 <cleanup_stdio+0x3c>)
 8004e9a:	4299      	cmp	r1, r3
 8004e9c:	d004      	beq.n	8004ea8 <cleanup_stdio+0x30>
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ea4:	f002 bf02 	b.w	8007cac <_fflush_r>
 8004ea8:	bd10      	pop	{r4, pc}
 8004eaa:	bf00      	nop
 8004eac:	200002ec 	.word	0x200002ec
 8004eb0:	20000354 	.word	0x20000354
 8004eb4:	200003bc 	.word	0x200003bc

08004eb8 <global_stdio_init.part.0>:
 8004eb8:	b510      	push	{r4, lr}
 8004eba:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee8 <global_stdio_init.part.0+0x30>)
 8004ebc:	4c0b      	ldr	r4, [pc, #44]	@ (8004eec <global_stdio_init.part.0+0x34>)
 8004ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8004ef0 <global_stdio_init.part.0+0x38>)
 8004ec0:	4620      	mov	r0, r4
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	2104      	movs	r1, #4
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f7ff ff94 	bl	8004df4 <std>
 8004ecc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	2109      	movs	r1, #9
 8004ed4:	f7ff ff8e 	bl	8004df4 <std>
 8004ed8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004edc:	2202      	movs	r2, #2
 8004ede:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ee2:	2112      	movs	r1, #18
 8004ee4:	f7ff bf86 	b.w	8004df4 <std>
 8004ee8:	20000424 	.word	0x20000424
 8004eec:	200002ec 	.word	0x200002ec
 8004ef0:	08004e61 	.word	0x08004e61

08004ef4 <__sfp_lock_acquire>:
 8004ef4:	4801      	ldr	r0, [pc, #4]	@ (8004efc <__sfp_lock_acquire+0x8>)
 8004ef6:	f000 b934 	b.w	8005162 <__retarget_lock_acquire_recursive>
 8004efa:	bf00      	nop
 8004efc:	2000042d 	.word	0x2000042d

08004f00 <__sfp_lock_release>:
 8004f00:	4801      	ldr	r0, [pc, #4]	@ (8004f08 <__sfp_lock_release+0x8>)
 8004f02:	f000 b92f 	b.w	8005164 <__retarget_lock_release_recursive>
 8004f06:	bf00      	nop
 8004f08:	2000042d 	.word	0x2000042d

08004f0c <__sinit>:
 8004f0c:	b510      	push	{r4, lr}
 8004f0e:	4604      	mov	r4, r0
 8004f10:	f7ff fff0 	bl	8004ef4 <__sfp_lock_acquire>
 8004f14:	6a23      	ldr	r3, [r4, #32]
 8004f16:	b11b      	cbz	r3, 8004f20 <__sinit+0x14>
 8004f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f1c:	f7ff bff0 	b.w	8004f00 <__sfp_lock_release>
 8004f20:	4b04      	ldr	r3, [pc, #16]	@ (8004f34 <__sinit+0x28>)
 8004f22:	6223      	str	r3, [r4, #32]
 8004f24:	4b04      	ldr	r3, [pc, #16]	@ (8004f38 <__sinit+0x2c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1f5      	bne.n	8004f18 <__sinit+0xc>
 8004f2c:	f7ff ffc4 	bl	8004eb8 <global_stdio_init.part.0>
 8004f30:	e7f2      	b.n	8004f18 <__sinit+0xc>
 8004f32:	bf00      	nop
 8004f34:	08004e79 	.word	0x08004e79
 8004f38:	20000424 	.word	0x20000424

08004f3c <_fwalk_sglue>:
 8004f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f40:	4607      	mov	r7, r0
 8004f42:	4688      	mov	r8, r1
 8004f44:	4614      	mov	r4, r2
 8004f46:	2600      	movs	r6, #0
 8004f48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f4c:	f1b9 0901 	subs.w	r9, r9, #1
 8004f50:	d505      	bpl.n	8004f5e <_fwalk_sglue+0x22>
 8004f52:	6824      	ldr	r4, [r4, #0]
 8004f54:	2c00      	cmp	r4, #0
 8004f56:	d1f7      	bne.n	8004f48 <_fwalk_sglue+0xc>
 8004f58:	4630      	mov	r0, r6
 8004f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f5e:	89ab      	ldrh	r3, [r5, #12]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d907      	bls.n	8004f74 <_fwalk_sglue+0x38>
 8004f64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f68:	3301      	adds	r3, #1
 8004f6a:	d003      	beq.n	8004f74 <_fwalk_sglue+0x38>
 8004f6c:	4629      	mov	r1, r5
 8004f6e:	4638      	mov	r0, r7
 8004f70:	47c0      	blx	r8
 8004f72:	4306      	orrs	r6, r0
 8004f74:	3568      	adds	r5, #104	@ 0x68
 8004f76:	e7e9      	b.n	8004f4c <_fwalk_sglue+0x10>

08004f78 <iprintf>:
 8004f78:	b40f      	push	{r0, r1, r2, r3}
 8004f7a:	b507      	push	{r0, r1, r2, lr}
 8004f7c:	4906      	ldr	r1, [pc, #24]	@ (8004f98 <iprintf+0x20>)
 8004f7e:	ab04      	add	r3, sp, #16
 8004f80:	6808      	ldr	r0, [r1, #0]
 8004f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f86:	6881      	ldr	r1, [r0, #8]
 8004f88:	9301      	str	r3, [sp, #4]
 8004f8a:	f002 fcf7 	bl	800797c <_vfiprintf_r>
 8004f8e:	b003      	add	sp, #12
 8004f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f94:	b004      	add	sp, #16
 8004f96:	4770      	bx	lr
 8004f98:	2000001c 	.word	0x2000001c

08004f9c <siprintf>:
 8004f9c:	b40e      	push	{r1, r2, r3}
 8004f9e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004fa2:	b510      	push	{r4, lr}
 8004fa4:	2400      	movs	r4, #0
 8004fa6:	b09d      	sub	sp, #116	@ 0x74
 8004fa8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004faa:	9002      	str	r0, [sp, #8]
 8004fac:	9006      	str	r0, [sp, #24]
 8004fae:	9107      	str	r1, [sp, #28]
 8004fb0:	9104      	str	r1, [sp, #16]
 8004fb2:	4809      	ldr	r0, [pc, #36]	@ (8004fd8 <siprintf+0x3c>)
 8004fb4:	4909      	ldr	r1, [pc, #36]	@ (8004fdc <siprintf+0x40>)
 8004fb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fba:	9105      	str	r1, [sp, #20]
 8004fbc:	6800      	ldr	r0, [r0, #0]
 8004fbe:	a902      	add	r1, sp, #8
 8004fc0:	9301      	str	r3, [sp, #4]
 8004fc2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004fc4:	f002 fbb6 	bl	8007734 <_svfiprintf_r>
 8004fc8:	9b02      	ldr	r3, [sp, #8]
 8004fca:	701c      	strb	r4, [r3, #0]
 8004fcc:	b01d      	add	sp, #116	@ 0x74
 8004fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fd2:	b003      	add	sp, #12
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	2000001c 	.word	0x2000001c
 8004fdc:	ffff0208 	.word	0xffff0208

08004fe0 <__sread>:
 8004fe0:	b510      	push	{r4, lr}
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fe8:	f000 f86c 	bl	80050c4 <_read_r>
 8004fec:	2800      	cmp	r0, #0
 8004fee:	bfab      	itete	ge
 8004ff0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ff2:	89a3      	ldrhlt	r3, [r4, #12]
 8004ff4:	181b      	addge	r3, r3, r0
 8004ff6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004ffa:	bfac      	ite	ge
 8004ffc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004ffe:	81a3      	strhlt	r3, [r4, #12]
 8005000:	bd10      	pop	{r4, pc}

08005002 <__swrite>:
 8005002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005006:	461f      	mov	r7, r3
 8005008:	898b      	ldrh	r3, [r1, #12]
 800500a:	4605      	mov	r5, r0
 800500c:	05db      	lsls	r3, r3, #23
 800500e:	460c      	mov	r4, r1
 8005010:	4616      	mov	r6, r2
 8005012:	d505      	bpl.n	8005020 <__swrite+0x1e>
 8005014:	2302      	movs	r3, #2
 8005016:	2200      	movs	r2, #0
 8005018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800501c:	f000 f840 	bl	80050a0 <_lseek_r>
 8005020:	89a3      	ldrh	r3, [r4, #12]
 8005022:	4632      	mov	r2, r6
 8005024:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005028:	81a3      	strh	r3, [r4, #12]
 800502a:	4628      	mov	r0, r5
 800502c:	463b      	mov	r3, r7
 800502e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005036:	f000 b857 	b.w	80050e8 <_write_r>

0800503a <__sseek>:
 800503a:	b510      	push	{r4, lr}
 800503c:	460c      	mov	r4, r1
 800503e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005042:	f000 f82d 	bl	80050a0 <_lseek_r>
 8005046:	1c43      	adds	r3, r0, #1
 8005048:	89a3      	ldrh	r3, [r4, #12]
 800504a:	bf15      	itete	ne
 800504c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800504e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005052:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005056:	81a3      	strheq	r3, [r4, #12]
 8005058:	bf18      	it	ne
 800505a:	81a3      	strhne	r3, [r4, #12]
 800505c:	bd10      	pop	{r4, pc}

0800505e <__sclose>:
 800505e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005062:	f000 b80d 	b.w	8005080 <_close_r>

08005066 <memset>:
 8005066:	4603      	mov	r3, r0
 8005068:	4402      	add	r2, r0
 800506a:	4293      	cmp	r3, r2
 800506c:	d100      	bne.n	8005070 <memset+0xa>
 800506e:	4770      	bx	lr
 8005070:	f803 1b01 	strb.w	r1, [r3], #1
 8005074:	e7f9      	b.n	800506a <memset+0x4>
	...

08005078 <_localeconv_r>:
 8005078:	4800      	ldr	r0, [pc, #0]	@ (800507c <_localeconv_r+0x4>)
 800507a:	4770      	bx	lr
 800507c:	2000015c 	.word	0x2000015c

08005080 <_close_r>:
 8005080:	b538      	push	{r3, r4, r5, lr}
 8005082:	2300      	movs	r3, #0
 8005084:	4d05      	ldr	r5, [pc, #20]	@ (800509c <_close_r+0x1c>)
 8005086:	4604      	mov	r4, r0
 8005088:	4608      	mov	r0, r1
 800508a:	602b      	str	r3, [r5, #0]
 800508c:	f7fc fc07 	bl	800189e <_close>
 8005090:	1c43      	adds	r3, r0, #1
 8005092:	d102      	bne.n	800509a <_close_r+0x1a>
 8005094:	682b      	ldr	r3, [r5, #0]
 8005096:	b103      	cbz	r3, 800509a <_close_r+0x1a>
 8005098:	6023      	str	r3, [r4, #0]
 800509a:	bd38      	pop	{r3, r4, r5, pc}
 800509c:	20000428 	.word	0x20000428

080050a0 <_lseek_r>:
 80050a0:	b538      	push	{r3, r4, r5, lr}
 80050a2:	4604      	mov	r4, r0
 80050a4:	4608      	mov	r0, r1
 80050a6:	4611      	mov	r1, r2
 80050a8:	2200      	movs	r2, #0
 80050aa:	4d05      	ldr	r5, [pc, #20]	@ (80050c0 <_lseek_r+0x20>)
 80050ac:	602a      	str	r2, [r5, #0]
 80050ae:	461a      	mov	r2, r3
 80050b0:	f7fc fc19 	bl	80018e6 <_lseek>
 80050b4:	1c43      	adds	r3, r0, #1
 80050b6:	d102      	bne.n	80050be <_lseek_r+0x1e>
 80050b8:	682b      	ldr	r3, [r5, #0]
 80050ba:	b103      	cbz	r3, 80050be <_lseek_r+0x1e>
 80050bc:	6023      	str	r3, [r4, #0]
 80050be:	bd38      	pop	{r3, r4, r5, pc}
 80050c0:	20000428 	.word	0x20000428

080050c4 <_read_r>:
 80050c4:	b538      	push	{r3, r4, r5, lr}
 80050c6:	4604      	mov	r4, r0
 80050c8:	4608      	mov	r0, r1
 80050ca:	4611      	mov	r1, r2
 80050cc:	2200      	movs	r2, #0
 80050ce:	4d05      	ldr	r5, [pc, #20]	@ (80050e4 <_read_r+0x20>)
 80050d0:	602a      	str	r2, [r5, #0]
 80050d2:	461a      	mov	r2, r3
 80050d4:	f7fc fbaa 	bl	800182c <_read>
 80050d8:	1c43      	adds	r3, r0, #1
 80050da:	d102      	bne.n	80050e2 <_read_r+0x1e>
 80050dc:	682b      	ldr	r3, [r5, #0]
 80050de:	b103      	cbz	r3, 80050e2 <_read_r+0x1e>
 80050e0:	6023      	str	r3, [r4, #0]
 80050e2:	bd38      	pop	{r3, r4, r5, pc}
 80050e4:	20000428 	.word	0x20000428

080050e8 <_write_r>:
 80050e8:	b538      	push	{r3, r4, r5, lr}
 80050ea:	4604      	mov	r4, r0
 80050ec:	4608      	mov	r0, r1
 80050ee:	4611      	mov	r1, r2
 80050f0:	2200      	movs	r2, #0
 80050f2:	4d05      	ldr	r5, [pc, #20]	@ (8005108 <_write_r+0x20>)
 80050f4:	602a      	str	r2, [r5, #0]
 80050f6:	461a      	mov	r2, r3
 80050f8:	f7fc fbb5 	bl	8001866 <_write>
 80050fc:	1c43      	adds	r3, r0, #1
 80050fe:	d102      	bne.n	8005106 <_write_r+0x1e>
 8005100:	682b      	ldr	r3, [r5, #0]
 8005102:	b103      	cbz	r3, 8005106 <_write_r+0x1e>
 8005104:	6023      	str	r3, [r4, #0]
 8005106:	bd38      	pop	{r3, r4, r5, pc}
 8005108:	20000428 	.word	0x20000428

0800510c <__errno>:
 800510c:	4b01      	ldr	r3, [pc, #4]	@ (8005114 <__errno+0x8>)
 800510e:	6818      	ldr	r0, [r3, #0]
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	2000001c 	.word	0x2000001c

08005118 <__libc_init_array>:
 8005118:	b570      	push	{r4, r5, r6, lr}
 800511a:	2600      	movs	r6, #0
 800511c:	4d0c      	ldr	r5, [pc, #48]	@ (8005150 <__libc_init_array+0x38>)
 800511e:	4c0d      	ldr	r4, [pc, #52]	@ (8005154 <__libc_init_array+0x3c>)
 8005120:	1b64      	subs	r4, r4, r5
 8005122:	10a4      	asrs	r4, r4, #2
 8005124:	42a6      	cmp	r6, r4
 8005126:	d109      	bne.n	800513c <__libc_init_array+0x24>
 8005128:	f003 fb6e 	bl	8008808 <_init>
 800512c:	2600      	movs	r6, #0
 800512e:	4d0a      	ldr	r5, [pc, #40]	@ (8005158 <__libc_init_array+0x40>)
 8005130:	4c0a      	ldr	r4, [pc, #40]	@ (800515c <__libc_init_array+0x44>)
 8005132:	1b64      	subs	r4, r4, r5
 8005134:	10a4      	asrs	r4, r4, #2
 8005136:	42a6      	cmp	r6, r4
 8005138:	d105      	bne.n	8005146 <__libc_init_array+0x2e>
 800513a:	bd70      	pop	{r4, r5, r6, pc}
 800513c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005140:	4798      	blx	r3
 8005142:	3601      	adds	r6, #1
 8005144:	e7ee      	b.n	8005124 <__libc_init_array+0xc>
 8005146:	f855 3b04 	ldr.w	r3, [r5], #4
 800514a:	4798      	blx	r3
 800514c:	3601      	adds	r6, #1
 800514e:	e7f2      	b.n	8005136 <__libc_init_array+0x1e>
 8005150:	08008c84 	.word	0x08008c84
 8005154:	08008c84 	.word	0x08008c84
 8005158:	08008c84 	.word	0x08008c84
 800515c:	08008c88 	.word	0x08008c88

08005160 <__retarget_lock_init_recursive>:
 8005160:	4770      	bx	lr

08005162 <__retarget_lock_acquire_recursive>:
 8005162:	4770      	bx	lr

08005164 <__retarget_lock_release_recursive>:
 8005164:	4770      	bx	lr

08005166 <memchr>:
 8005166:	4603      	mov	r3, r0
 8005168:	b510      	push	{r4, lr}
 800516a:	b2c9      	uxtb	r1, r1
 800516c:	4402      	add	r2, r0
 800516e:	4293      	cmp	r3, r2
 8005170:	4618      	mov	r0, r3
 8005172:	d101      	bne.n	8005178 <memchr+0x12>
 8005174:	2000      	movs	r0, #0
 8005176:	e003      	b.n	8005180 <memchr+0x1a>
 8005178:	7804      	ldrb	r4, [r0, #0]
 800517a:	3301      	adds	r3, #1
 800517c:	428c      	cmp	r4, r1
 800517e:	d1f6      	bne.n	800516e <memchr+0x8>
 8005180:	bd10      	pop	{r4, pc}
	...

08005184 <nanf>:
 8005184:	4800      	ldr	r0, [pc, #0]	@ (8005188 <nanf+0x4>)
 8005186:	4770      	bx	lr
 8005188:	7fc00000 	.word	0x7fc00000

0800518c <quorem>:
 800518c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005190:	6903      	ldr	r3, [r0, #16]
 8005192:	690c      	ldr	r4, [r1, #16]
 8005194:	4607      	mov	r7, r0
 8005196:	42a3      	cmp	r3, r4
 8005198:	db7e      	blt.n	8005298 <quorem+0x10c>
 800519a:	3c01      	subs	r4, #1
 800519c:	00a3      	lsls	r3, r4, #2
 800519e:	f100 0514 	add.w	r5, r0, #20
 80051a2:	f101 0814 	add.w	r8, r1, #20
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051ac:	9301      	str	r3, [sp, #4]
 80051ae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80051b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051b6:	3301      	adds	r3, #1
 80051b8:	429a      	cmp	r2, r3
 80051ba:	fbb2 f6f3 	udiv	r6, r2, r3
 80051be:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80051c2:	d32e      	bcc.n	8005222 <quorem+0x96>
 80051c4:	f04f 0a00 	mov.w	sl, #0
 80051c8:	46c4      	mov	ip, r8
 80051ca:	46ae      	mov	lr, r5
 80051cc:	46d3      	mov	fp, sl
 80051ce:	f85c 3b04 	ldr.w	r3, [ip], #4
 80051d2:	b298      	uxth	r0, r3
 80051d4:	fb06 a000 	mla	r0, r6, r0, sl
 80051d8:	0c1b      	lsrs	r3, r3, #16
 80051da:	0c02      	lsrs	r2, r0, #16
 80051dc:	fb06 2303 	mla	r3, r6, r3, r2
 80051e0:	f8de 2000 	ldr.w	r2, [lr]
 80051e4:	b280      	uxth	r0, r0
 80051e6:	b292      	uxth	r2, r2
 80051e8:	1a12      	subs	r2, r2, r0
 80051ea:	445a      	add	r2, fp
 80051ec:	f8de 0000 	ldr.w	r0, [lr]
 80051f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80051fa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80051fe:	b292      	uxth	r2, r2
 8005200:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005204:	45e1      	cmp	r9, ip
 8005206:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800520a:	f84e 2b04 	str.w	r2, [lr], #4
 800520e:	d2de      	bcs.n	80051ce <quorem+0x42>
 8005210:	9b00      	ldr	r3, [sp, #0]
 8005212:	58eb      	ldr	r3, [r5, r3]
 8005214:	b92b      	cbnz	r3, 8005222 <quorem+0x96>
 8005216:	9b01      	ldr	r3, [sp, #4]
 8005218:	3b04      	subs	r3, #4
 800521a:	429d      	cmp	r5, r3
 800521c:	461a      	mov	r2, r3
 800521e:	d32f      	bcc.n	8005280 <quorem+0xf4>
 8005220:	613c      	str	r4, [r7, #16]
 8005222:	4638      	mov	r0, r7
 8005224:	f001 f9ca 	bl	80065bc <__mcmp>
 8005228:	2800      	cmp	r0, #0
 800522a:	db25      	blt.n	8005278 <quorem+0xec>
 800522c:	4629      	mov	r1, r5
 800522e:	2000      	movs	r0, #0
 8005230:	f858 2b04 	ldr.w	r2, [r8], #4
 8005234:	f8d1 c000 	ldr.w	ip, [r1]
 8005238:	fa1f fe82 	uxth.w	lr, r2
 800523c:	fa1f f38c 	uxth.w	r3, ip
 8005240:	eba3 030e 	sub.w	r3, r3, lr
 8005244:	4403      	add	r3, r0
 8005246:	0c12      	lsrs	r2, r2, #16
 8005248:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800524c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005250:	b29b      	uxth	r3, r3
 8005252:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005256:	45c1      	cmp	r9, r8
 8005258:	ea4f 4022 	mov.w	r0, r2, asr #16
 800525c:	f841 3b04 	str.w	r3, [r1], #4
 8005260:	d2e6      	bcs.n	8005230 <quorem+0xa4>
 8005262:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005266:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800526a:	b922      	cbnz	r2, 8005276 <quorem+0xea>
 800526c:	3b04      	subs	r3, #4
 800526e:	429d      	cmp	r5, r3
 8005270:	461a      	mov	r2, r3
 8005272:	d30b      	bcc.n	800528c <quorem+0x100>
 8005274:	613c      	str	r4, [r7, #16]
 8005276:	3601      	adds	r6, #1
 8005278:	4630      	mov	r0, r6
 800527a:	b003      	add	sp, #12
 800527c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005280:	6812      	ldr	r2, [r2, #0]
 8005282:	3b04      	subs	r3, #4
 8005284:	2a00      	cmp	r2, #0
 8005286:	d1cb      	bne.n	8005220 <quorem+0x94>
 8005288:	3c01      	subs	r4, #1
 800528a:	e7c6      	b.n	800521a <quorem+0x8e>
 800528c:	6812      	ldr	r2, [r2, #0]
 800528e:	3b04      	subs	r3, #4
 8005290:	2a00      	cmp	r2, #0
 8005292:	d1ef      	bne.n	8005274 <quorem+0xe8>
 8005294:	3c01      	subs	r4, #1
 8005296:	e7ea      	b.n	800526e <quorem+0xe2>
 8005298:	2000      	movs	r0, #0
 800529a:	e7ee      	b.n	800527a <quorem+0xee>
 800529c:	0000      	movs	r0, r0
	...

080052a0 <_dtoa_r>:
 80052a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a4:	4614      	mov	r4, r2
 80052a6:	461d      	mov	r5, r3
 80052a8:	69c7      	ldr	r7, [r0, #28]
 80052aa:	b097      	sub	sp, #92	@ 0x5c
 80052ac:	4681      	mov	r9, r0
 80052ae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80052b2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80052b4:	b97f      	cbnz	r7, 80052d6 <_dtoa_r+0x36>
 80052b6:	2010      	movs	r0, #16
 80052b8:	f000 fe0e 	bl	8005ed8 <malloc>
 80052bc:	4602      	mov	r2, r0
 80052be:	f8c9 001c 	str.w	r0, [r9, #28]
 80052c2:	b920      	cbnz	r0, 80052ce <_dtoa_r+0x2e>
 80052c4:	21ef      	movs	r1, #239	@ 0xef
 80052c6:	4bac      	ldr	r3, [pc, #688]	@ (8005578 <_dtoa_r+0x2d8>)
 80052c8:	48ac      	ldr	r0, [pc, #688]	@ (800557c <_dtoa_r+0x2dc>)
 80052ca:	f002 fdfb 	bl	8007ec4 <__assert_func>
 80052ce:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80052d2:	6007      	str	r7, [r0, #0]
 80052d4:	60c7      	str	r7, [r0, #12]
 80052d6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052da:	6819      	ldr	r1, [r3, #0]
 80052dc:	b159      	cbz	r1, 80052f6 <_dtoa_r+0x56>
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	2301      	movs	r3, #1
 80052e2:	4093      	lsls	r3, r2
 80052e4:	604a      	str	r2, [r1, #4]
 80052e6:	608b      	str	r3, [r1, #8]
 80052e8:	4648      	mov	r0, r9
 80052ea:	f000 feeb 	bl	80060c4 <_Bfree>
 80052ee:	2200      	movs	r2, #0
 80052f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	1e2b      	subs	r3, r5, #0
 80052f8:	bfaf      	iteee	ge
 80052fa:	2300      	movge	r3, #0
 80052fc:	2201      	movlt	r2, #1
 80052fe:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005302:	9307      	strlt	r3, [sp, #28]
 8005304:	bfa8      	it	ge
 8005306:	6033      	strge	r3, [r6, #0]
 8005308:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800530c:	4b9c      	ldr	r3, [pc, #624]	@ (8005580 <_dtoa_r+0x2e0>)
 800530e:	bfb8      	it	lt
 8005310:	6032      	strlt	r2, [r6, #0]
 8005312:	ea33 0308 	bics.w	r3, r3, r8
 8005316:	d112      	bne.n	800533e <_dtoa_r+0x9e>
 8005318:	f242 730f 	movw	r3, #9999	@ 0x270f
 800531c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800531e:	6013      	str	r3, [r2, #0]
 8005320:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005324:	4323      	orrs	r3, r4
 8005326:	f000 855e 	beq.w	8005de6 <_dtoa_r+0xb46>
 800532a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800532c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005584 <_dtoa_r+0x2e4>
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 8560 	beq.w	8005df6 <_dtoa_r+0xb56>
 8005336:	f10a 0303 	add.w	r3, sl, #3
 800533a:	f000 bd5a 	b.w	8005df2 <_dtoa_r+0xb52>
 800533e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005342:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005346:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800534a:	2200      	movs	r2, #0
 800534c:	2300      	movs	r3, #0
 800534e:	f7fb fb2b 	bl	80009a8 <__aeabi_dcmpeq>
 8005352:	4607      	mov	r7, r0
 8005354:	b158      	cbz	r0, 800536e <_dtoa_r+0xce>
 8005356:	2301      	movs	r3, #1
 8005358:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800535a:	6013      	str	r3, [r2, #0]
 800535c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800535e:	b113      	cbz	r3, 8005366 <_dtoa_r+0xc6>
 8005360:	4b89      	ldr	r3, [pc, #548]	@ (8005588 <_dtoa_r+0x2e8>)
 8005362:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005364:	6013      	str	r3, [r2, #0]
 8005366:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800558c <_dtoa_r+0x2ec>
 800536a:	f000 bd44 	b.w	8005df6 <_dtoa_r+0xb56>
 800536e:	ab14      	add	r3, sp, #80	@ 0x50
 8005370:	9301      	str	r3, [sp, #4]
 8005372:	ab15      	add	r3, sp, #84	@ 0x54
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	4648      	mov	r0, r9
 8005378:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800537c:	f001 fa36 	bl	80067ec <__d2b>
 8005380:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005384:	9003      	str	r0, [sp, #12]
 8005386:	2e00      	cmp	r6, #0
 8005388:	d078      	beq.n	800547c <_dtoa_r+0x1dc>
 800538a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800538e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005390:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005398:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800539c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80053a0:	9712      	str	r7, [sp, #72]	@ 0x48
 80053a2:	4619      	mov	r1, r3
 80053a4:	2200      	movs	r2, #0
 80053a6:	4b7a      	ldr	r3, [pc, #488]	@ (8005590 <_dtoa_r+0x2f0>)
 80053a8:	f7fa fede 	bl	8000168 <__aeabi_dsub>
 80053ac:	a36c      	add	r3, pc, #432	@ (adr r3, 8005560 <_dtoa_r+0x2c0>)
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	f7fb f891 	bl	80004d8 <__aeabi_dmul>
 80053b6:	a36c      	add	r3, pc, #432	@ (adr r3, 8005568 <_dtoa_r+0x2c8>)
 80053b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053bc:	f7fa fed6 	bl	800016c <__adddf3>
 80053c0:	4604      	mov	r4, r0
 80053c2:	4630      	mov	r0, r6
 80053c4:	460d      	mov	r5, r1
 80053c6:	f7fb f81d 	bl	8000404 <__aeabi_i2d>
 80053ca:	a369      	add	r3, pc, #420	@ (adr r3, 8005570 <_dtoa_r+0x2d0>)
 80053cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d0:	f7fb f882 	bl	80004d8 <__aeabi_dmul>
 80053d4:	4602      	mov	r2, r0
 80053d6:	460b      	mov	r3, r1
 80053d8:	4620      	mov	r0, r4
 80053da:	4629      	mov	r1, r5
 80053dc:	f7fa fec6 	bl	800016c <__adddf3>
 80053e0:	4604      	mov	r4, r0
 80053e2:	460d      	mov	r5, r1
 80053e4:	f7fb fb28 	bl	8000a38 <__aeabi_d2iz>
 80053e8:	2200      	movs	r2, #0
 80053ea:	4607      	mov	r7, r0
 80053ec:	2300      	movs	r3, #0
 80053ee:	4620      	mov	r0, r4
 80053f0:	4629      	mov	r1, r5
 80053f2:	f7fb fae3 	bl	80009bc <__aeabi_dcmplt>
 80053f6:	b140      	cbz	r0, 800540a <_dtoa_r+0x16a>
 80053f8:	4638      	mov	r0, r7
 80053fa:	f7fb f803 	bl	8000404 <__aeabi_i2d>
 80053fe:	4622      	mov	r2, r4
 8005400:	462b      	mov	r3, r5
 8005402:	f7fb fad1 	bl	80009a8 <__aeabi_dcmpeq>
 8005406:	b900      	cbnz	r0, 800540a <_dtoa_r+0x16a>
 8005408:	3f01      	subs	r7, #1
 800540a:	2f16      	cmp	r7, #22
 800540c:	d854      	bhi.n	80054b8 <_dtoa_r+0x218>
 800540e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005412:	4b60      	ldr	r3, [pc, #384]	@ (8005594 <_dtoa_r+0x2f4>)
 8005414:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541c:	f7fb face 	bl	80009bc <__aeabi_dcmplt>
 8005420:	2800      	cmp	r0, #0
 8005422:	d04b      	beq.n	80054bc <_dtoa_r+0x21c>
 8005424:	2300      	movs	r3, #0
 8005426:	3f01      	subs	r7, #1
 8005428:	930f      	str	r3, [sp, #60]	@ 0x3c
 800542a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800542c:	1b9b      	subs	r3, r3, r6
 800542e:	1e5a      	subs	r2, r3, #1
 8005430:	bf49      	itett	mi
 8005432:	f1c3 0301 	rsbmi	r3, r3, #1
 8005436:	2300      	movpl	r3, #0
 8005438:	9304      	strmi	r3, [sp, #16]
 800543a:	2300      	movmi	r3, #0
 800543c:	9209      	str	r2, [sp, #36]	@ 0x24
 800543e:	bf54      	ite	pl
 8005440:	9304      	strpl	r3, [sp, #16]
 8005442:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005444:	2f00      	cmp	r7, #0
 8005446:	db3b      	blt.n	80054c0 <_dtoa_r+0x220>
 8005448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800544a:	970e      	str	r7, [sp, #56]	@ 0x38
 800544c:	443b      	add	r3, r7
 800544e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005450:	2300      	movs	r3, #0
 8005452:	930a      	str	r3, [sp, #40]	@ 0x28
 8005454:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005456:	2b09      	cmp	r3, #9
 8005458:	d865      	bhi.n	8005526 <_dtoa_r+0x286>
 800545a:	2b05      	cmp	r3, #5
 800545c:	bfc4      	itt	gt
 800545e:	3b04      	subgt	r3, #4
 8005460:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005462:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005464:	bfc8      	it	gt
 8005466:	2400      	movgt	r4, #0
 8005468:	f1a3 0302 	sub.w	r3, r3, #2
 800546c:	bfd8      	it	le
 800546e:	2401      	movle	r4, #1
 8005470:	2b03      	cmp	r3, #3
 8005472:	d864      	bhi.n	800553e <_dtoa_r+0x29e>
 8005474:	e8df f003 	tbb	[pc, r3]
 8005478:	2c385553 	.word	0x2c385553
 800547c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005480:	441e      	add	r6, r3
 8005482:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005486:	2b20      	cmp	r3, #32
 8005488:	bfc1      	itttt	gt
 800548a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800548e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005492:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005496:	fa24 f303 	lsrgt.w	r3, r4, r3
 800549a:	bfd6      	itet	le
 800549c:	f1c3 0320 	rsble	r3, r3, #32
 80054a0:	ea48 0003 	orrgt.w	r0, r8, r3
 80054a4:	fa04 f003 	lslle.w	r0, r4, r3
 80054a8:	f7fa ff9c 	bl	80003e4 <__aeabi_ui2d>
 80054ac:	2201      	movs	r2, #1
 80054ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80054b2:	3e01      	subs	r6, #1
 80054b4:	9212      	str	r2, [sp, #72]	@ 0x48
 80054b6:	e774      	b.n	80053a2 <_dtoa_r+0x102>
 80054b8:	2301      	movs	r3, #1
 80054ba:	e7b5      	b.n	8005428 <_dtoa_r+0x188>
 80054bc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80054be:	e7b4      	b.n	800542a <_dtoa_r+0x18a>
 80054c0:	9b04      	ldr	r3, [sp, #16]
 80054c2:	1bdb      	subs	r3, r3, r7
 80054c4:	9304      	str	r3, [sp, #16]
 80054c6:	427b      	negs	r3, r7
 80054c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80054ca:	2300      	movs	r3, #0
 80054cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80054ce:	e7c1      	b.n	8005454 <_dtoa_r+0x1b4>
 80054d0:	2301      	movs	r3, #1
 80054d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054d6:	eb07 0b03 	add.w	fp, r7, r3
 80054da:	f10b 0301 	add.w	r3, fp, #1
 80054de:	2b01      	cmp	r3, #1
 80054e0:	9308      	str	r3, [sp, #32]
 80054e2:	bfb8      	it	lt
 80054e4:	2301      	movlt	r3, #1
 80054e6:	e006      	b.n	80054f6 <_dtoa_r+0x256>
 80054e8:	2301      	movs	r3, #1
 80054ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	dd28      	ble.n	8005544 <_dtoa_r+0x2a4>
 80054f2:	469b      	mov	fp, r3
 80054f4:	9308      	str	r3, [sp, #32]
 80054f6:	2100      	movs	r1, #0
 80054f8:	2204      	movs	r2, #4
 80054fa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80054fe:	f102 0514 	add.w	r5, r2, #20
 8005502:	429d      	cmp	r5, r3
 8005504:	d926      	bls.n	8005554 <_dtoa_r+0x2b4>
 8005506:	6041      	str	r1, [r0, #4]
 8005508:	4648      	mov	r0, r9
 800550a:	f000 fd9b 	bl	8006044 <_Balloc>
 800550e:	4682      	mov	sl, r0
 8005510:	2800      	cmp	r0, #0
 8005512:	d143      	bne.n	800559c <_dtoa_r+0x2fc>
 8005514:	4602      	mov	r2, r0
 8005516:	f240 11af 	movw	r1, #431	@ 0x1af
 800551a:	4b1f      	ldr	r3, [pc, #124]	@ (8005598 <_dtoa_r+0x2f8>)
 800551c:	e6d4      	b.n	80052c8 <_dtoa_r+0x28>
 800551e:	2300      	movs	r3, #0
 8005520:	e7e3      	b.n	80054ea <_dtoa_r+0x24a>
 8005522:	2300      	movs	r3, #0
 8005524:	e7d5      	b.n	80054d2 <_dtoa_r+0x232>
 8005526:	2401      	movs	r4, #1
 8005528:	2300      	movs	r3, #0
 800552a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800552c:	9320      	str	r3, [sp, #128]	@ 0x80
 800552e:	f04f 3bff 	mov.w	fp, #4294967295
 8005532:	2200      	movs	r2, #0
 8005534:	2312      	movs	r3, #18
 8005536:	f8cd b020 	str.w	fp, [sp, #32]
 800553a:	9221      	str	r2, [sp, #132]	@ 0x84
 800553c:	e7db      	b.n	80054f6 <_dtoa_r+0x256>
 800553e:	2301      	movs	r3, #1
 8005540:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005542:	e7f4      	b.n	800552e <_dtoa_r+0x28e>
 8005544:	f04f 0b01 	mov.w	fp, #1
 8005548:	465b      	mov	r3, fp
 800554a:	f8cd b020 	str.w	fp, [sp, #32]
 800554e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005552:	e7d0      	b.n	80054f6 <_dtoa_r+0x256>
 8005554:	3101      	adds	r1, #1
 8005556:	0052      	lsls	r2, r2, #1
 8005558:	e7d1      	b.n	80054fe <_dtoa_r+0x25e>
 800555a:	bf00      	nop
 800555c:	f3af 8000 	nop.w
 8005560:	636f4361 	.word	0x636f4361
 8005564:	3fd287a7 	.word	0x3fd287a7
 8005568:	8b60c8b3 	.word	0x8b60c8b3
 800556c:	3fc68a28 	.word	0x3fc68a28
 8005570:	509f79fb 	.word	0x509f79fb
 8005574:	3fd34413 	.word	0x3fd34413
 8005578:	0800889c 	.word	0x0800889c
 800557c:	080088b3 	.word	0x080088b3
 8005580:	7ff00000 	.word	0x7ff00000
 8005584:	08008898 	.word	0x08008898
 8005588:	08008867 	.word	0x08008867
 800558c:	08008866 	.word	0x08008866
 8005590:	3ff80000 	.word	0x3ff80000
 8005594:	08008a60 	.word	0x08008a60
 8005598:	0800890b 	.word	0x0800890b
 800559c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80055a0:	6018      	str	r0, [r3, #0]
 80055a2:	9b08      	ldr	r3, [sp, #32]
 80055a4:	2b0e      	cmp	r3, #14
 80055a6:	f200 80a1 	bhi.w	80056ec <_dtoa_r+0x44c>
 80055aa:	2c00      	cmp	r4, #0
 80055ac:	f000 809e 	beq.w	80056ec <_dtoa_r+0x44c>
 80055b0:	2f00      	cmp	r7, #0
 80055b2:	dd33      	ble.n	800561c <_dtoa_r+0x37c>
 80055b4:	4b9c      	ldr	r3, [pc, #624]	@ (8005828 <_dtoa_r+0x588>)
 80055b6:	f007 020f 	and.w	r2, r7, #15
 80055ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055be:	05f8      	lsls	r0, r7, #23
 80055c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80055c4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80055c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80055cc:	d516      	bpl.n	80055fc <_dtoa_r+0x35c>
 80055ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055d2:	4b96      	ldr	r3, [pc, #600]	@ (800582c <_dtoa_r+0x58c>)
 80055d4:	2603      	movs	r6, #3
 80055d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055da:	f7fb f8a7 	bl	800072c <__aeabi_ddiv>
 80055de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055e2:	f004 040f 	and.w	r4, r4, #15
 80055e6:	4d91      	ldr	r5, [pc, #580]	@ (800582c <_dtoa_r+0x58c>)
 80055e8:	b954      	cbnz	r4, 8005600 <_dtoa_r+0x360>
 80055ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055f2:	f7fb f89b 	bl	800072c <__aeabi_ddiv>
 80055f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055fa:	e028      	b.n	800564e <_dtoa_r+0x3ae>
 80055fc:	2602      	movs	r6, #2
 80055fe:	e7f2      	b.n	80055e6 <_dtoa_r+0x346>
 8005600:	07e1      	lsls	r1, r4, #31
 8005602:	d508      	bpl.n	8005616 <_dtoa_r+0x376>
 8005604:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005608:	e9d5 2300 	ldrd	r2, r3, [r5]
 800560c:	f7fa ff64 	bl	80004d8 <__aeabi_dmul>
 8005610:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005614:	3601      	adds	r6, #1
 8005616:	1064      	asrs	r4, r4, #1
 8005618:	3508      	adds	r5, #8
 800561a:	e7e5      	b.n	80055e8 <_dtoa_r+0x348>
 800561c:	f000 80af 	beq.w	800577e <_dtoa_r+0x4de>
 8005620:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005624:	427c      	negs	r4, r7
 8005626:	4b80      	ldr	r3, [pc, #512]	@ (8005828 <_dtoa_r+0x588>)
 8005628:	f004 020f 	and.w	r2, r4, #15
 800562c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005634:	f7fa ff50 	bl	80004d8 <__aeabi_dmul>
 8005638:	2602      	movs	r6, #2
 800563a:	2300      	movs	r3, #0
 800563c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005640:	4d7a      	ldr	r5, [pc, #488]	@ (800582c <_dtoa_r+0x58c>)
 8005642:	1124      	asrs	r4, r4, #4
 8005644:	2c00      	cmp	r4, #0
 8005646:	f040 808f 	bne.w	8005768 <_dtoa_r+0x4c8>
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1d3      	bne.n	80055f6 <_dtoa_r+0x356>
 800564e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005652:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 8094 	beq.w	8005782 <_dtoa_r+0x4e2>
 800565a:	2200      	movs	r2, #0
 800565c:	4620      	mov	r0, r4
 800565e:	4629      	mov	r1, r5
 8005660:	4b73      	ldr	r3, [pc, #460]	@ (8005830 <_dtoa_r+0x590>)
 8005662:	f7fb f9ab 	bl	80009bc <__aeabi_dcmplt>
 8005666:	2800      	cmp	r0, #0
 8005668:	f000 808b 	beq.w	8005782 <_dtoa_r+0x4e2>
 800566c:	9b08      	ldr	r3, [sp, #32]
 800566e:	2b00      	cmp	r3, #0
 8005670:	f000 8087 	beq.w	8005782 <_dtoa_r+0x4e2>
 8005674:	f1bb 0f00 	cmp.w	fp, #0
 8005678:	dd34      	ble.n	80056e4 <_dtoa_r+0x444>
 800567a:	4620      	mov	r0, r4
 800567c:	2200      	movs	r2, #0
 800567e:	4629      	mov	r1, r5
 8005680:	4b6c      	ldr	r3, [pc, #432]	@ (8005834 <_dtoa_r+0x594>)
 8005682:	f7fa ff29 	bl	80004d8 <__aeabi_dmul>
 8005686:	465c      	mov	r4, fp
 8005688:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800568c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005690:	3601      	adds	r6, #1
 8005692:	4630      	mov	r0, r6
 8005694:	f7fa feb6 	bl	8000404 <__aeabi_i2d>
 8005698:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800569c:	f7fa ff1c 	bl	80004d8 <__aeabi_dmul>
 80056a0:	2200      	movs	r2, #0
 80056a2:	4b65      	ldr	r3, [pc, #404]	@ (8005838 <_dtoa_r+0x598>)
 80056a4:	f7fa fd62 	bl	800016c <__adddf3>
 80056a8:	4605      	mov	r5, r0
 80056aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80056ae:	2c00      	cmp	r4, #0
 80056b0:	d16a      	bne.n	8005788 <_dtoa_r+0x4e8>
 80056b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056b6:	2200      	movs	r2, #0
 80056b8:	4b60      	ldr	r3, [pc, #384]	@ (800583c <_dtoa_r+0x59c>)
 80056ba:	f7fa fd55 	bl	8000168 <__aeabi_dsub>
 80056be:	4602      	mov	r2, r0
 80056c0:	460b      	mov	r3, r1
 80056c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80056c6:	462a      	mov	r2, r5
 80056c8:	4633      	mov	r3, r6
 80056ca:	f7fb f995 	bl	80009f8 <__aeabi_dcmpgt>
 80056ce:	2800      	cmp	r0, #0
 80056d0:	f040 8298 	bne.w	8005c04 <_dtoa_r+0x964>
 80056d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056d8:	462a      	mov	r2, r5
 80056da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80056de:	f7fb f96d 	bl	80009bc <__aeabi_dcmplt>
 80056e2:	bb38      	cbnz	r0, 8005734 <_dtoa_r+0x494>
 80056e4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80056e8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80056ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f2c0 8157 	blt.w	80059a2 <_dtoa_r+0x702>
 80056f4:	2f0e      	cmp	r7, #14
 80056f6:	f300 8154 	bgt.w	80059a2 <_dtoa_r+0x702>
 80056fa:	4b4b      	ldr	r3, [pc, #300]	@ (8005828 <_dtoa_r+0x588>)
 80056fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005700:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005704:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005708:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800570a:	2b00      	cmp	r3, #0
 800570c:	f280 80e5 	bge.w	80058da <_dtoa_r+0x63a>
 8005710:	9b08      	ldr	r3, [sp, #32]
 8005712:	2b00      	cmp	r3, #0
 8005714:	f300 80e1 	bgt.w	80058da <_dtoa_r+0x63a>
 8005718:	d10c      	bne.n	8005734 <_dtoa_r+0x494>
 800571a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800571e:	2200      	movs	r2, #0
 8005720:	4b46      	ldr	r3, [pc, #280]	@ (800583c <_dtoa_r+0x59c>)
 8005722:	f7fa fed9 	bl	80004d8 <__aeabi_dmul>
 8005726:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800572a:	f7fb f95b 	bl	80009e4 <__aeabi_dcmpge>
 800572e:	2800      	cmp	r0, #0
 8005730:	f000 8266 	beq.w	8005c00 <_dtoa_r+0x960>
 8005734:	2400      	movs	r4, #0
 8005736:	4625      	mov	r5, r4
 8005738:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800573a:	4656      	mov	r6, sl
 800573c:	ea6f 0803 	mvn.w	r8, r3
 8005740:	2700      	movs	r7, #0
 8005742:	4621      	mov	r1, r4
 8005744:	4648      	mov	r0, r9
 8005746:	f000 fcbd 	bl	80060c4 <_Bfree>
 800574a:	2d00      	cmp	r5, #0
 800574c:	f000 80bd 	beq.w	80058ca <_dtoa_r+0x62a>
 8005750:	b12f      	cbz	r7, 800575e <_dtoa_r+0x4be>
 8005752:	42af      	cmp	r7, r5
 8005754:	d003      	beq.n	800575e <_dtoa_r+0x4be>
 8005756:	4639      	mov	r1, r7
 8005758:	4648      	mov	r0, r9
 800575a:	f000 fcb3 	bl	80060c4 <_Bfree>
 800575e:	4629      	mov	r1, r5
 8005760:	4648      	mov	r0, r9
 8005762:	f000 fcaf 	bl	80060c4 <_Bfree>
 8005766:	e0b0      	b.n	80058ca <_dtoa_r+0x62a>
 8005768:	07e2      	lsls	r2, r4, #31
 800576a:	d505      	bpl.n	8005778 <_dtoa_r+0x4d8>
 800576c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005770:	f7fa feb2 	bl	80004d8 <__aeabi_dmul>
 8005774:	2301      	movs	r3, #1
 8005776:	3601      	adds	r6, #1
 8005778:	1064      	asrs	r4, r4, #1
 800577a:	3508      	adds	r5, #8
 800577c:	e762      	b.n	8005644 <_dtoa_r+0x3a4>
 800577e:	2602      	movs	r6, #2
 8005780:	e765      	b.n	800564e <_dtoa_r+0x3ae>
 8005782:	46b8      	mov	r8, r7
 8005784:	9c08      	ldr	r4, [sp, #32]
 8005786:	e784      	b.n	8005692 <_dtoa_r+0x3f2>
 8005788:	4b27      	ldr	r3, [pc, #156]	@ (8005828 <_dtoa_r+0x588>)
 800578a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800578c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005790:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005794:	4454      	add	r4, sl
 8005796:	2900      	cmp	r1, #0
 8005798:	d054      	beq.n	8005844 <_dtoa_r+0x5a4>
 800579a:	2000      	movs	r0, #0
 800579c:	4928      	ldr	r1, [pc, #160]	@ (8005840 <_dtoa_r+0x5a0>)
 800579e:	f7fa ffc5 	bl	800072c <__aeabi_ddiv>
 80057a2:	4633      	mov	r3, r6
 80057a4:	462a      	mov	r2, r5
 80057a6:	f7fa fcdf 	bl	8000168 <__aeabi_dsub>
 80057aa:	4656      	mov	r6, sl
 80057ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057b4:	f7fb f940 	bl	8000a38 <__aeabi_d2iz>
 80057b8:	4605      	mov	r5, r0
 80057ba:	f7fa fe23 	bl	8000404 <__aeabi_i2d>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057c6:	f7fa fccf 	bl	8000168 <__aeabi_dsub>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	3530      	adds	r5, #48	@ 0x30
 80057d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80057d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057d8:	f806 5b01 	strb.w	r5, [r6], #1
 80057dc:	f7fb f8ee 	bl	80009bc <__aeabi_dcmplt>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	d172      	bne.n	80058ca <_dtoa_r+0x62a>
 80057e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057e8:	2000      	movs	r0, #0
 80057ea:	4911      	ldr	r1, [pc, #68]	@ (8005830 <_dtoa_r+0x590>)
 80057ec:	f7fa fcbc 	bl	8000168 <__aeabi_dsub>
 80057f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057f4:	f7fb f8e2 	bl	80009bc <__aeabi_dcmplt>
 80057f8:	2800      	cmp	r0, #0
 80057fa:	f040 80b4 	bne.w	8005966 <_dtoa_r+0x6c6>
 80057fe:	42a6      	cmp	r6, r4
 8005800:	f43f af70 	beq.w	80056e4 <_dtoa_r+0x444>
 8005804:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005808:	2200      	movs	r2, #0
 800580a:	4b0a      	ldr	r3, [pc, #40]	@ (8005834 <_dtoa_r+0x594>)
 800580c:	f7fa fe64 	bl	80004d8 <__aeabi_dmul>
 8005810:	2200      	movs	r2, #0
 8005812:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005816:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800581a:	4b06      	ldr	r3, [pc, #24]	@ (8005834 <_dtoa_r+0x594>)
 800581c:	f7fa fe5c 	bl	80004d8 <__aeabi_dmul>
 8005820:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005824:	e7c4      	b.n	80057b0 <_dtoa_r+0x510>
 8005826:	bf00      	nop
 8005828:	08008a60 	.word	0x08008a60
 800582c:	08008a38 	.word	0x08008a38
 8005830:	3ff00000 	.word	0x3ff00000
 8005834:	40240000 	.word	0x40240000
 8005838:	401c0000 	.word	0x401c0000
 800583c:	40140000 	.word	0x40140000
 8005840:	3fe00000 	.word	0x3fe00000
 8005844:	4631      	mov	r1, r6
 8005846:	4628      	mov	r0, r5
 8005848:	f7fa fe46 	bl	80004d8 <__aeabi_dmul>
 800584c:	4656      	mov	r6, sl
 800584e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005852:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005854:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005858:	f7fb f8ee 	bl	8000a38 <__aeabi_d2iz>
 800585c:	4605      	mov	r5, r0
 800585e:	f7fa fdd1 	bl	8000404 <__aeabi_i2d>
 8005862:	4602      	mov	r2, r0
 8005864:	460b      	mov	r3, r1
 8005866:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800586a:	f7fa fc7d 	bl	8000168 <__aeabi_dsub>
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	3530      	adds	r5, #48	@ 0x30
 8005874:	f806 5b01 	strb.w	r5, [r6], #1
 8005878:	42a6      	cmp	r6, r4
 800587a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800587e:	f04f 0200 	mov.w	r2, #0
 8005882:	d124      	bne.n	80058ce <_dtoa_r+0x62e>
 8005884:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005888:	4bae      	ldr	r3, [pc, #696]	@ (8005b44 <_dtoa_r+0x8a4>)
 800588a:	f7fa fc6f 	bl	800016c <__adddf3>
 800588e:	4602      	mov	r2, r0
 8005890:	460b      	mov	r3, r1
 8005892:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005896:	f7fb f8af 	bl	80009f8 <__aeabi_dcmpgt>
 800589a:	2800      	cmp	r0, #0
 800589c:	d163      	bne.n	8005966 <_dtoa_r+0x6c6>
 800589e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058a2:	2000      	movs	r0, #0
 80058a4:	49a7      	ldr	r1, [pc, #668]	@ (8005b44 <_dtoa_r+0x8a4>)
 80058a6:	f7fa fc5f 	bl	8000168 <__aeabi_dsub>
 80058aa:	4602      	mov	r2, r0
 80058ac:	460b      	mov	r3, r1
 80058ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058b2:	f7fb f883 	bl	80009bc <__aeabi_dcmplt>
 80058b6:	2800      	cmp	r0, #0
 80058b8:	f43f af14 	beq.w	80056e4 <_dtoa_r+0x444>
 80058bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80058be:	1e73      	subs	r3, r6, #1
 80058c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80058c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80058c6:	2b30      	cmp	r3, #48	@ 0x30
 80058c8:	d0f8      	beq.n	80058bc <_dtoa_r+0x61c>
 80058ca:	4647      	mov	r7, r8
 80058cc:	e03b      	b.n	8005946 <_dtoa_r+0x6a6>
 80058ce:	4b9e      	ldr	r3, [pc, #632]	@ (8005b48 <_dtoa_r+0x8a8>)
 80058d0:	f7fa fe02 	bl	80004d8 <__aeabi_dmul>
 80058d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058d8:	e7bc      	b.n	8005854 <_dtoa_r+0x5b4>
 80058da:	4656      	mov	r6, sl
 80058dc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80058e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058e4:	4620      	mov	r0, r4
 80058e6:	4629      	mov	r1, r5
 80058e8:	f7fa ff20 	bl	800072c <__aeabi_ddiv>
 80058ec:	f7fb f8a4 	bl	8000a38 <__aeabi_d2iz>
 80058f0:	4680      	mov	r8, r0
 80058f2:	f7fa fd87 	bl	8000404 <__aeabi_i2d>
 80058f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058fa:	f7fa fded 	bl	80004d8 <__aeabi_dmul>
 80058fe:	4602      	mov	r2, r0
 8005900:	460b      	mov	r3, r1
 8005902:	4620      	mov	r0, r4
 8005904:	4629      	mov	r1, r5
 8005906:	f7fa fc2f 	bl	8000168 <__aeabi_dsub>
 800590a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800590e:	9d08      	ldr	r5, [sp, #32]
 8005910:	f806 4b01 	strb.w	r4, [r6], #1
 8005914:	eba6 040a 	sub.w	r4, r6, sl
 8005918:	42a5      	cmp	r5, r4
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	d133      	bne.n	8005988 <_dtoa_r+0x6e8>
 8005920:	f7fa fc24 	bl	800016c <__adddf3>
 8005924:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005928:	4604      	mov	r4, r0
 800592a:	460d      	mov	r5, r1
 800592c:	f7fb f864 	bl	80009f8 <__aeabi_dcmpgt>
 8005930:	b9c0      	cbnz	r0, 8005964 <_dtoa_r+0x6c4>
 8005932:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005936:	4620      	mov	r0, r4
 8005938:	4629      	mov	r1, r5
 800593a:	f7fb f835 	bl	80009a8 <__aeabi_dcmpeq>
 800593e:	b110      	cbz	r0, 8005946 <_dtoa_r+0x6a6>
 8005940:	f018 0f01 	tst.w	r8, #1
 8005944:	d10e      	bne.n	8005964 <_dtoa_r+0x6c4>
 8005946:	4648      	mov	r0, r9
 8005948:	9903      	ldr	r1, [sp, #12]
 800594a:	f000 fbbb 	bl	80060c4 <_Bfree>
 800594e:	2300      	movs	r3, #0
 8005950:	7033      	strb	r3, [r6, #0]
 8005952:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005954:	3701      	adds	r7, #1
 8005956:	601f      	str	r7, [r3, #0]
 8005958:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 824b 	beq.w	8005df6 <_dtoa_r+0xb56>
 8005960:	601e      	str	r6, [r3, #0]
 8005962:	e248      	b.n	8005df6 <_dtoa_r+0xb56>
 8005964:	46b8      	mov	r8, r7
 8005966:	4633      	mov	r3, r6
 8005968:	461e      	mov	r6, r3
 800596a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800596e:	2a39      	cmp	r2, #57	@ 0x39
 8005970:	d106      	bne.n	8005980 <_dtoa_r+0x6e0>
 8005972:	459a      	cmp	sl, r3
 8005974:	d1f8      	bne.n	8005968 <_dtoa_r+0x6c8>
 8005976:	2230      	movs	r2, #48	@ 0x30
 8005978:	f108 0801 	add.w	r8, r8, #1
 800597c:	f88a 2000 	strb.w	r2, [sl]
 8005980:	781a      	ldrb	r2, [r3, #0]
 8005982:	3201      	adds	r2, #1
 8005984:	701a      	strb	r2, [r3, #0]
 8005986:	e7a0      	b.n	80058ca <_dtoa_r+0x62a>
 8005988:	2200      	movs	r2, #0
 800598a:	4b6f      	ldr	r3, [pc, #444]	@ (8005b48 <_dtoa_r+0x8a8>)
 800598c:	f7fa fda4 	bl	80004d8 <__aeabi_dmul>
 8005990:	2200      	movs	r2, #0
 8005992:	2300      	movs	r3, #0
 8005994:	4604      	mov	r4, r0
 8005996:	460d      	mov	r5, r1
 8005998:	f7fb f806 	bl	80009a8 <__aeabi_dcmpeq>
 800599c:	2800      	cmp	r0, #0
 800599e:	d09f      	beq.n	80058e0 <_dtoa_r+0x640>
 80059a0:	e7d1      	b.n	8005946 <_dtoa_r+0x6a6>
 80059a2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80059a4:	2a00      	cmp	r2, #0
 80059a6:	f000 80ea 	beq.w	8005b7e <_dtoa_r+0x8de>
 80059aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80059ac:	2a01      	cmp	r2, #1
 80059ae:	f300 80cd 	bgt.w	8005b4c <_dtoa_r+0x8ac>
 80059b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80059b4:	2a00      	cmp	r2, #0
 80059b6:	f000 80c1 	beq.w	8005b3c <_dtoa_r+0x89c>
 80059ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80059be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80059c0:	9e04      	ldr	r6, [sp, #16]
 80059c2:	9a04      	ldr	r2, [sp, #16]
 80059c4:	2101      	movs	r1, #1
 80059c6:	441a      	add	r2, r3
 80059c8:	9204      	str	r2, [sp, #16]
 80059ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059cc:	4648      	mov	r0, r9
 80059ce:	441a      	add	r2, r3
 80059d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80059d2:	f000 fc75 	bl	80062c0 <__i2b>
 80059d6:	4605      	mov	r5, r0
 80059d8:	b166      	cbz	r6, 80059f4 <_dtoa_r+0x754>
 80059da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059dc:	2b00      	cmp	r3, #0
 80059de:	dd09      	ble.n	80059f4 <_dtoa_r+0x754>
 80059e0:	42b3      	cmp	r3, r6
 80059e2:	bfa8      	it	ge
 80059e4:	4633      	movge	r3, r6
 80059e6:	9a04      	ldr	r2, [sp, #16]
 80059e8:	1af6      	subs	r6, r6, r3
 80059ea:	1ad2      	subs	r2, r2, r3
 80059ec:	9204      	str	r2, [sp, #16]
 80059ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80059f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059f6:	b30b      	cbz	r3, 8005a3c <_dtoa_r+0x79c>
 80059f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 80c6 	beq.w	8005b8c <_dtoa_r+0x8ec>
 8005a00:	2c00      	cmp	r4, #0
 8005a02:	f000 80c0 	beq.w	8005b86 <_dtoa_r+0x8e6>
 8005a06:	4629      	mov	r1, r5
 8005a08:	4622      	mov	r2, r4
 8005a0a:	4648      	mov	r0, r9
 8005a0c:	f000 fd10 	bl	8006430 <__pow5mult>
 8005a10:	9a03      	ldr	r2, [sp, #12]
 8005a12:	4601      	mov	r1, r0
 8005a14:	4605      	mov	r5, r0
 8005a16:	4648      	mov	r0, r9
 8005a18:	f000 fc68 	bl	80062ec <__multiply>
 8005a1c:	9903      	ldr	r1, [sp, #12]
 8005a1e:	4680      	mov	r8, r0
 8005a20:	4648      	mov	r0, r9
 8005a22:	f000 fb4f 	bl	80060c4 <_Bfree>
 8005a26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a28:	1b1b      	subs	r3, r3, r4
 8005a2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a2c:	f000 80b1 	beq.w	8005b92 <_dtoa_r+0x8f2>
 8005a30:	4641      	mov	r1, r8
 8005a32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a34:	4648      	mov	r0, r9
 8005a36:	f000 fcfb 	bl	8006430 <__pow5mult>
 8005a3a:	9003      	str	r0, [sp, #12]
 8005a3c:	2101      	movs	r1, #1
 8005a3e:	4648      	mov	r0, r9
 8005a40:	f000 fc3e 	bl	80062c0 <__i2b>
 8005a44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a46:	4604      	mov	r4, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 81d8 	beq.w	8005dfe <_dtoa_r+0xb5e>
 8005a4e:	461a      	mov	r2, r3
 8005a50:	4601      	mov	r1, r0
 8005a52:	4648      	mov	r0, r9
 8005a54:	f000 fcec 	bl	8006430 <__pow5mult>
 8005a58:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a5a:	4604      	mov	r4, r0
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	f300 809f 	bgt.w	8005ba0 <_dtoa_r+0x900>
 8005a62:	9b06      	ldr	r3, [sp, #24]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f040 8097 	bne.w	8005b98 <_dtoa_r+0x8f8>
 8005a6a:	9b07      	ldr	r3, [sp, #28]
 8005a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f040 8093 	bne.w	8005b9c <_dtoa_r+0x8fc>
 8005a76:	9b07      	ldr	r3, [sp, #28]
 8005a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a7c:	0d1b      	lsrs	r3, r3, #20
 8005a7e:	051b      	lsls	r3, r3, #20
 8005a80:	b133      	cbz	r3, 8005a90 <_dtoa_r+0x7f0>
 8005a82:	9b04      	ldr	r3, [sp, #16]
 8005a84:	3301      	adds	r3, #1
 8005a86:	9304      	str	r3, [sp, #16]
 8005a88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a8e:	2301      	movs	r3, #1
 8005a90:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 81b8 	beq.w	8005e0a <_dtoa_r+0xb6a>
 8005a9a:	6923      	ldr	r3, [r4, #16]
 8005a9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005aa0:	6918      	ldr	r0, [r3, #16]
 8005aa2:	f000 fbc1 	bl	8006228 <__hi0bits>
 8005aa6:	f1c0 0020 	rsb	r0, r0, #32
 8005aaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aac:	4418      	add	r0, r3
 8005aae:	f010 001f 	ands.w	r0, r0, #31
 8005ab2:	f000 8082 	beq.w	8005bba <_dtoa_r+0x91a>
 8005ab6:	f1c0 0320 	rsb	r3, r0, #32
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	dd73      	ble.n	8005ba6 <_dtoa_r+0x906>
 8005abe:	9b04      	ldr	r3, [sp, #16]
 8005ac0:	f1c0 001c 	rsb	r0, r0, #28
 8005ac4:	4403      	add	r3, r0
 8005ac6:	9304      	str	r3, [sp, #16]
 8005ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aca:	4406      	add	r6, r0
 8005acc:	4403      	add	r3, r0
 8005ace:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ad0:	9b04      	ldr	r3, [sp, #16]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	dd05      	ble.n	8005ae2 <_dtoa_r+0x842>
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	4648      	mov	r0, r9
 8005ada:	9903      	ldr	r1, [sp, #12]
 8005adc:	f000 fd02 	bl	80064e4 <__lshift>
 8005ae0:	9003      	str	r0, [sp, #12]
 8005ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	dd05      	ble.n	8005af4 <_dtoa_r+0x854>
 8005ae8:	4621      	mov	r1, r4
 8005aea:	461a      	mov	r2, r3
 8005aec:	4648      	mov	r0, r9
 8005aee:	f000 fcf9 	bl	80064e4 <__lshift>
 8005af2:	4604      	mov	r4, r0
 8005af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d061      	beq.n	8005bbe <_dtoa_r+0x91e>
 8005afa:	4621      	mov	r1, r4
 8005afc:	9803      	ldr	r0, [sp, #12]
 8005afe:	f000 fd5d 	bl	80065bc <__mcmp>
 8005b02:	2800      	cmp	r0, #0
 8005b04:	da5b      	bge.n	8005bbe <_dtoa_r+0x91e>
 8005b06:	2300      	movs	r3, #0
 8005b08:	220a      	movs	r2, #10
 8005b0a:	4648      	mov	r0, r9
 8005b0c:	9903      	ldr	r1, [sp, #12]
 8005b0e:	f000 fafb 	bl	8006108 <__multadd>
 8005b12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b14:	f107 38ff 	add.w	r8, r7, #4294967295
 8005b18:	9003      	str	r0, [sp, #12]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f000 8177 	beq.w	8005e0e <_dtoa_r+0xb6e>
 8005b20:	4629      	mov	r1, r5
 8005b22:	2300      	movs	r3, #0
 8005b24:	220a      	movs	r2, #10
 8005b26:	4648      	mov	r0, r9
 8005b28:	f000 faee 	bl	8006108 <__multadd>
 8005b2c:	f1bb 0f00 	cmp.w	fp, #0
 8005b30:	4605      	mov	r5, r0
 8005b32:	dc6f      	bgt.n	8005c14 <_dtoa_r+0x974>
 8005b34:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	dc49      	bgt.n	8005bce <_dtoa_r+0x92e>
 8005b3a:	e06b      	b.n	8005c14 <_dtoa_r+0x974>
 8005b3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005b42:	e73c      	b.n	80059be <_dtoa_r+0x71e>
 8005b44:	3fe00000 	.word	0x3fe00000
 8005b48:	40240000 	.word	0x40240000
 8005b4c:	9b08      	ldr	r3, [sp, #32]
 8005b4e:	1e5c      	subs	r4, r3, #1
 8005b50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b52:	42a3      	cmp	r3, r4
 8005b54:	db09      	blt.n	8005b6a <_dtoa_r+0x8ca>
 8005b56:	1b1c      	subs	r4, r3, r4
 8005b58:	9b08      	ldr	r3, [sp, #32]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f6bf af30 	bge.w	80059c0 <_dtoa_r+0x720>
 8005b60:	9b04      	ldr	r3, [sp, #16]
 8005b62:	9a08      	ldr	r2, [sp, #32]
 8005b64:	1a9e      	subs	r6, r3, r2
 8005b66:	2300      	movs	r3, #0
 8005b68:	e72b      	b.n	80059c2 <_dtoa_r+0x722>
 8005b6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b6e:	1ae3      	subs	r3, r4, r3
 8005b70:	441a      	add	r2, r3
 8005b72:	940a      	str	r4, [sp, #40]	@ 0x28
 8005b74:	9e04      	ldr	r6, [sp, #16]
 8005b76:	2400      	movs	r4, #0
 8005b78:	9b08      	ldr	r3, [sp, #32]
 8005b7a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005b7c:	e721      	b.n	80059c2 <_dtoa_r+0x722>
 8005b7e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b80:	9e04      	ldr	r6, [sp, #16]
 8005b82:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005b84:	e728      	b.n	80059d8 <_dtoa_r+0x738>
 8005b86:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b8a:	e751      	b.n	8005a30 <_dtoa_r+0x790>
 8005b8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b8e:	9903      	ldr	r1, [sp, #12]
 8005b90:	e750      	b.n	8005a34 <_dtoa_r+0x794>
 8005b92:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b96:	e751      	b.n	8005a3c <_dtoa_r+0x79c>
 8005b98:	2300      	movs	r3, #0
 8005b9a:	e779      	b.n	8005a90 <_dtoa_r+0x7f0>
 8005b9c:	9b06      	ldr	r3, [sp, #24]
 8005b9e:	e777      	b.n	8005a90 <_dtoa_r+0x7f0>
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ba4:	e779      	b.n	8005a9a <_dtoa_r+0x7fa>
 8005ba6:	d093      	beq.n	8005ad0 <_dtoa_r+0x830>
 8005ba8:	9a04      	ldr	r2, [sp, #16]
 8005baa:	331c      	adds	r3, #28
 8005bac:	441a      	add	r2, r3
 8005bae:	9204      	str	r2, [sp, #16]
 8005bb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bb2:	441e      	add	r6, r3
 8005bb4:	441a      	add	r2, r3
 8005bb6:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bb8:	e78a      	b.n	8005ad0 <_dtoa_r+0x830>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	e7f4      	b.n	8005ba8 <_dtoa_r+0x908>
 8005bbe:	9b08      	ldr	r3, [sp, #32]
 8005bc0:	46b8      	mov	r8, r7
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	dc20      	bgt.n	8005c08 <_dtoa_r+0x968>
 8005bc6:	469b      	mov	fp, r3
 8005bc8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	dd1e      	ble.n	8005c0c <_dtoa_r+0x96c>
 8005bce:	f1bb 0f00 	cmp.w	fp, #0
 8005bd2:	f47f adb1 	bne.w	8005738 <_dtoa_r+0x498>
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	465b      	mov	r3, fp
 8005bda:	2205      	movs	r2, #5
 8005bdc:	4648      	mov	r0, r9
 8005bde:	f000 fa93 	bl	8006108 <__multadd>
 8005be2:	4601      	mov	r1, r0
 8005be4:	4604      	mov	r4, r0
 8005be6:	9803      	ldr	r0, [sp, #12]
 8005be8:	f000 fce8 	bl	80065bc <__mcmp>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	f77f ada3 	ble.w	8005738 <_dtoa_r+0x498>
 8005bf2:	4656      	mov	r6, sl
 8005bf4:	2331      	movs	r3, #49	@ 0x31
 8005bf6:	f108 0801 	add.w	r8, r8, #1
 8005bfa:	f806 3b01 	strb.w	r3, [r6], #1
 8005bfe:	e59f      	b.n	8005740 <_dtoa_r+0x4a0>
 8005c00:	46b8      	mov	r8, r7
 8005c02:	9c08      	ldr	r4, [sp, #32]
 8005c04:	4625      	mov	r5, r4
 8005c06:	e7f4      	b.n	8005bf2 <_dtoa_r+0x952>
 8005c08:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005c0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 8101 	beq.w	8005e16 <_dtoa_r+0xb76>
 8005c14:	2e00      	cmp	r6, #0
 8005c16:	dd05      	ble.n	8005c24 <_dtoa_r+0x984>
 8005c18:	4629      	mov	r1, r5
 8005c1a:	4632      	mov	r2, r6
 8005c1c:	4648      	mov	r0, r9
 8005c1e:	f000 fc61 	bl	80064e4 <__lshift>
 8005c22:	4605      	mov	r5, r0
 8005c24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d05c      	beq.n	8005ce4 <_dtoa_r+0xa44>
 8005c2a:	4648      	mov	r0, r9
 8005c2c:	6869      	ldr	r1, [r5, #4]
 8005c2e:	f000 fa09 	bl	8006044 <_Balloc>
 8005c32:	4606      	mov	r6, r0
 8005c34:	b928      	cbnz	r0, 8005c42 <_dtoa_r+0x9a2>
 8005c36:	4602      	mov	r2, r0
 8005c38:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005c3c:	4b80      	ldr	r3, [pc, #512]	@ (8005e40 <_dtoa_r+0xba0>)
 8005c3e:	f7ff bb43 	b.w	80052c8 <_dtoa_r+0x28>
 8005c42:	692a      	ldr	r2, [r5, #16]
 8005c44:	f105 010c 	add.w	r1, r5, #12
 8005c48:	3202      	adds	r2, #2
 8005c4a:	0092      	lsls	r2, r2, #2
 8005c4c:	300c      	adds	r0, #12
 8005c4e:	f002 f925 	bl	8007e9c <memcpy>
 8005c52:	2201      	movs	r2, #1
 8005c54:	4631      	mov	r1, r6
 8005c56:	4648      	mov	r0, r9
 8005c58:	f000 fc44 	bl	80064e4 <__lshift>
 8005c5c:	462f      	mov	r7, r5
 8005c5e:	4605      	mov	r5, r0
 8005c60:	f10a 0301 	add.w	r3, sl, #1
 8005c64:	9304      	str	r3, [sp, #16]
 8005c66:	eb0a 030b 	add.w	r3, sl, fp
 8005c6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c6c:	9b06      	ldr	r3, [sp, #24]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c74:	9b04      	ldr	r3, [sp, #16]
 8005c76:	4621      	mov	r1, r4
 8005c78:	9803      	ldr	r0, [sp, #12]
 8005c7a:	f103 3bff 	add.w	fp, r3, #4294967295
 8005c7e:	f7ff fa85 	bl	800518c <quorem>
 8005c82:	4603      	mov	r3, r0
 8005c84:	4639      	mov	r1, r7
 8005c86:	3330      	adds	r3, #48	@ 0x30
 8005c88:	9006      	str	r0, [sp, #24]
 8005c8a:	9803      	ldr	r0, [sp, #12]
 8005c8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c8e:	f000 fc95 	bl	80065bc <__mcmp>
 8005c92:	462a      	mov	r2, r5
 8005c94:	9008      	str	r0, [sp, #32]
 8005c96:	4621      	mov	r1, r4
 8005c98:	4648      	mov	r0, r9
 8005c9a:	f000 fcab 	bl	80065f4 <__mdiff>
 8005c9e:	68c2      	ldr	r2, [r0, #12]
 8005ca0:	4606      	mov	r6, r0
 8005ca2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ca4:	bb02      	cbnz	r2, 8005ce8 <_dtoa_r+0xa48>
 8005ca6:	4601      	mov	r1, r0
 8005ca8:	9803      	ldr	r0, [sp, #12]
 8005caa:	f000 fc87 	bl	80065bc <__mcmp>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cb2:	4631      	mov	r1, r6
 8005cb4:	4648      	mov	r0, r9
 8005cb6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005cba:	f000 fa03 	bl	80060c4 <_Bfree>
 8005cbe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005cc0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005cc2:	9e04      	ldr	r6, [sp, #16]
 8005cc4:	ea42 0103 	orr.w	r1, r2, r3
 8005cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cca:	4319      	orrs	r1, r3
 8005ccc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cce:	d10d      	bne.n	8005cec <_dtoa_r+0xa4c>
 8005cd0:	2b39      	cmp	r3, #57	@ 0x39
 8005cd2:	d027      	beq.n	8005d24 <_dtoa_r+0xa84>
 8005cd4:	9a08      	ldr	r2, [sp, #32]
 8005cd6:	2a00      	cmp	r2, #0
 8005cd8:	dd01      	ble.n	8005cde <_dtoa_r+0xa3e>
 8005cda:	9b06      	ldr	r3, [sp, #24]
 8005cdc:	3331      	adds	r3, #49	@ 0x31
 8005cde:	f88b 3000 	strb.w	r3, [fp]
 8005ce2:	e52e      	b.n	8005742 <_dtoa_r+0x4a2>
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	e7b9      	b.n	8005c5c <_dtoa_r+0x9bc>
 8005ce8:	2201      	movs	r2, #1
 8005cea:	e7e2      	b.n	8005cb2 <_dtoa_r+0xa12>
 8005cec:	9908      	ldr	r1, [sp, #32]
 8005cee:	2900      	cmp	r1, #0
 8005cf0:	db04      	blt.n	8005cfc <_dtoa_r+0xa5c>
 8005cf2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005cf4:	4301      	orrs	r1, r0
 8005cf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cf8:	4301      	orrs	r1, r0
 8005cfa:	d120      	bne.n	8005d3e <_dtoa_r+0xa9e>
 8005cfc:	2a00      	cmp	r2, #0
 8005cfe:	ddee      	ble.n	8005cde <_dtoa_r+0xa3e>
 8005d00:	2201      	movs	r2, #1
 8005d02:	9903      	ldr	r1, [sp, #12]
 8005d04:	4648      	mov	r0, r9
 8005d06:	9304      	str	r3, [sp, #16]
 8005d08:	f000 fbec 	bl	80064e4 <__lshift>
 8005d0c:	4621      	mov	r1, r4
 8005d0e:	9003      	str	r0, [sp, #12]
 8005d10:	f000 fc54 	bl	80065bc <__mcmp>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	9b04      	ldr	r3, [sp, #16]
 8005d18:	dc02      	bgt.n	8005d20 <_dtoa_r+0xa80>
 8005d1a:	d1e0      	bne.n	8005cde <_dtoa_r+0xa3e>
 8005d1c:	07da      	lsls	r2, r3, #31
 8005d1e:	d5de      	bpl.n	8005cde <_dtoa_r+0xa3e>
 8005d20:	2b39      	cmp	r3, #57	@ 0x39
 8005d22:	d1da      	bne.n	8005cda <_dtoa_r+0xa3a>
 8005d24:	2339      	movs	r3, #57	@ 0x39
 8005d26:	f88b 3000 	strb.w	r3, [fp]
 8005d2a:	4633      	mov	r3, r6
 8005d2c:	461e      	mov	r6, r3
 8005d2e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	2a39      	cmp	r2, #57	@ 0x39
 8005d36:	d04e      	beq.n	8005dd6 <_dtoa_r+0xb36>
 8005d38:	3201      	adds	r2, #1
 8005d3a:	701a      	strb	r2, [r3, #0]
 8005d3c:	e501      	b.n	8005742 <_dtoa_r+0x4a2>
 8005d3e:	2a00      	cmp	r2, #0
 8005d40:	dd03      	ble.n	8005d4a <_dtoa_r+0xaaa>
 8005d42:	2b39      	cmp	r3, #57	@ 0x39
 8005d44:	d0ee      	beq.n	8005d24 <_dtoa_r+0xa84>
 8005d46:	3301      	adds	r3, #1
 8005d48:	e7c9      	b.n	8005cde <_dtoa_r+0xa3e>
 8005d4a:	9a04      	ldr	r2, [sp, #16]
 8005d4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d52:	428a      	cmp	r2, r1
 8005d54:	d028      	beq.n	8005da8 <_dtoa_r+0xb08>
 8005d56:	2300      	movs	r3, #0
 8005d58:	220a      	movs	r2, #10
 8005d5a:	9903      	ldr	r1, [sp, #12]
 8005d5c:	4648      	mov	r0, r9
 8005d5e:	f000 f9d3 	bl	8006108 <__multadd>
 8005d62:	42af      	cmp	r7, r5
 8005d64:	9003      	str	r0, [sp, #12]
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	f04f 020a 	mov.w	r2, #10
 8005d6e:	4639      	mov	r1, r7
 8005d70:	4648      	mov	r0, r9
 8005d72:	d107      	bne.n	8005d84 <_dtoa_r+0xae4>
 8005d74:	f000 f9c8 	bl	8006108 <__multadd>
 8005d78:	4607      	mov	r7, r0
 8005d7a:	4605      	mov	r5, r0
 8005d7c:	9b04      	ldr	r3, [sp, #16]
 8005d7e:	3301      	adds	r3, #1
 8005d80:	9304      	str	r3, [sp, #16]
 8005d82:	e777      	b.n	8005c74 <_dtoa_r+0x9d4>
 8005d84:	f000 f9c0 	bl	8006108 <__multadd>
 8005d88:	4629      	mov	r1, r5
 8005d8a:	4607      	mov	r7, r0
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	220a      	movs	r2, #10
 8005d90:	4648      	mov	r0, r9
 8005d92:	f000 f9b9 	bl	8006108 <__multadd>
 8005d96:	4605      	mov	r5, r0
 8005d98:	e7f0      	b.n	8005d7c <_dtoa_r+0xadc>
 8005d9a:	f1bb 0f00 	cmp.w	fp, #0
 8005d9e:	bfcc      	ite	gt
 8005da0:	465e      	movgt	r6, fp
 8005da2:	2601      	movle	r6, #1
 8005da4:	2700      	movs	r7, #0
 8005da6:	4456      	add	r6, sl
 8005da8:	2201      	movs	r2, #1
 8005daa:	9903      	ldr	r1, [sp, #12]
 8005dac:	4648      	mov	r0, r9
 8005dae:	9304      	str	r3, [sp, #16]
 8005db0:	f000 fb98 	bl	80064e4 <__lshift>
 8005db4:	4621      	mov	r1, r4
 8005db6:	9003      	str	r0, [sp, #12]
 8005db8:	f000 fc00 	bl	80065bc <__mcmp>
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	dcb4      	bgt.n	8005d2a <_dtoa_r+0xa8a>
 8005dc0:	d102      	bne.n	8005dc8 <_dtoa_r+0xb28>
 8005dc2:	9b04      	ldr	r3, [sp, #16]
 8005dc4:	07db      	lsls	r3, r3, #31
 8005dc6:	d4b0      	bmi.n	8005d2a <_dtoa_r+0xa8a>
 8005dc8:	4633      	mov	r3, r6
 8005dca:	461e      	mov	r6, r3
 8005dcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005dd0:	2a30      	cmp	r2, #48	@ 0x30
 8005dd2:	d0fa      	beq.n	8005dca <_dtoa_r+0xb2a>
 8005dd4:	e4b5      	b.n	8005742 <_dtoa_r+0x4a2>
 8005dd6:	459a      	cmp	sl, r3
 8005dd8:	d1a8      	bne.n	8005d2c <_dtoa_r+0xa8c>
 8005dda:	2331      	movs	r3, #49	@ 0x31
 8005ddc:	f108 0801 	add.w	r8, r8, #1
 8005de0:	f88a 3000 	strb.w	r3, [sl]
 8005de4:	e4ad      	b.n	8005742 <_dtoa_r+0x4a2>
 8005de6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005de8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005e44 <_dtoa_r+0xba4>
 8005dec:	b11b      	cbz	r3, 8005df6 <_dtoa_r+0xb56>
 8005dee:	f10a 0308 	add.w	r3, sl, #8
 8005df2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005df4:	6013      	str	r3, [r2, #0]
 8005df6:	4650      	mov	r0, sl
 8005df8:	b017      	add	sp, #92	@ 0x5c
 8005dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dfe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	f77f ae2e 	ble.w	8005a62 <_dtoa_r+0x7c2>
 8005e06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e08:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e0a:	2001      	movs	r0, #1
 8005e0c:	e64d      	b.n	8005aaa <_dtoa_r+0x80a>
 8005e0e:	f1bb 0f00 	cmp.w	fp, #0
 8005e12:	f77f aed9 	ble.w	8005bc8 <_dtoa_r+0x928>
 8005e16:	4656      	mov	r6, sl
 8005e18:	4621      	mov	r1, r4
 8005e1a:	9803      	ldr	r0, [sp, #12]
 8005e1c:	f7ff f9b6 	bl	800518c <quorem>
 8005e20:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005e24:	f806 3b01 	strb.w	r3, [r6], #1
 8005e28:	eba6 020a 	sub.w	r2, r6, sl
 8005e2c:	4593      	cmp	fp, r2
 8005e2e:	ddb4      	ble.n	8005d9a <_dtoa_r+0xafa>
 8005e30:	2300      	movs	r3, #0
 8005e32:	220a      	movs	r2, #10
 8005e34:	4648      	mov	r0, r9
 8005e36:	9903      	ldr	r1, [sp, #12]
 8005e38:	f000 f966 	bl	8006108 <__multadd>
 8005e3c:	9003      	str	r0, [sp, #12]
 8005e3e:	e7eb      	b.n	8005e18 <_dtoa_r+0xb78>
 8005e40:	0800890b 	.word	0x0800890b
 8005e44:	0800888f 	.word	0x0800888f

08005e48 <_free_r>:
 8005e48:	b538      	push	{r3, r4, r5, lr}
 8005e4a:	4605      	mov	r5, r0
 8005e4c:	2900      	cmp	r1, #0
 8005e4e:	d040      	beq.n	8005ed2 <_free_r+0x8a>
 8005e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e54:	1f0c      	subs	r4, r1, #4
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	bfb8      	it	lt
 8005e5a:	18e4      	addlt	r4, r4, r3
 8005e5c:	f000 f8e6 	bl	800602c <__malloc_lock>
 8005e60:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed4 <_free_r+0x8c>)
 8005e62:	6813      	ldr	r3, [r2, #0]
 8005e64:	b933      	cbnz	r3, 8005e74 <_free_r+0x2c>
 8005e66:	6063      	str	r3, [r4, #4]
 8005e68:	6014      	str	r4, [r2, #0]
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e70:	f000 b8e2 	b.w	8006038 <__malloc_unlock>
 8005e74:	42a3      	cmp	r3, r4
 8005e76:	d908      	bls.n	8005e8a <_free_r+0x42>
 8005e78:	6820      	ldr	r0, [r4, #0]
 8005e7a:	1821      	adds	r1, r4, r0
 8005e7c:	428b      	cmp	r3, r1
 8005e7e:	bf01      	itttt	eq
 8005e80:	6819      	ldreq	r1, [r3, #0]
 8005e82:	685b      	ldreq	r3, [r3, #4]
 8005e84:	1809      	addeq	r1, r1, r0
 8005e86:	6021      	streq	r1, [r4, #0]
 8005e88:	e7ed      	b.n	8005e66 <_free_r+0x1e>
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	b10b      	cbz	r3, 8005e94 <_free_r+0x4c>
 8005e90:	42a3      	cmp	r3, r4
 8005e92:	d9fa      	bls.n	8005e8a <_free_r+0x42>
 8005e94:	6811      	ldr	r1, [r2, #0]
 8005e96:	1850      	adds	r0, r2, r1
 8005e98:	42a0      	cmp	r0, r4
 8005e9a:	d10b      	bne.n	8005eb4 <_free_r+0x6c>
 8005e9c:	6820      	ldr	r0, [r4, #0]
 8005e9e:	4401      	add	r1, r0
 8005ea0:	1850      	adds	r0, r2, r1
 8005ea2:	4283      	cmp	r3, r0
 8005ea4:	6011      	str	r1, [r2, #0]
 8005ea6:	d1e0      	bne.n	8005e6a <_free_r+0x22>
 8005ea8:	6818      	ldr	r0, [r3, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	4408      	add	r0, r1
 8005eae:	6010      	str	r0, [r2, #0]
 8005eb0:	6053      	str	r3, [r2, #4]
 8005eb2:	e7da      	b.n	8005e6a <_free_r+0x22>
 8005eb4:	d902      	bls.n	8005ebc <_free_r+0x74>
 8005eb6:	230c      	movs	r3, #12
 8005eb8:	602b      	str	r3, [r5, #0]
 8005eba:	e7d6      	b.n	8005e6a <_free_r+0x22>
 8005ebc:	6820      	ldr	r0, [r4, #0]
 8005ebe:	1821      	adds	r1, r4, r0
 8005ec0:	428b      	cmp	r3, r1
 8005ec2:	bf01      	itttt	eq
 8005ec4:	6819      	ldreq	r1, [r3, #0]
 8005ec6:	685b      	ldreq	r3, [r3, #4]
 8005ec8:	1809      	addeq	r1, r1, r0
 8005eca:	6021      	streq	r1, [r4, #0]
 8005ecc:	6063      	str	r3, [r4, #4]
 8005ece:	6054      	str	r4, [r2, #4]
 8005ed0:	e7cb      	b.n	8005e6a <_free_r+0x22>
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	20000434 	.word	0x20000434

08005ed8 <malloc>:
 8005ed8:	4b02      	ldr	r3, [pc, #8]	@ (8005ee4 <malloc+0xc>)
 8005eda:	4601      	mov	r1, r0
 8005edc:	6818      	ldr	r0, [r3, #0]
 8005ede:	f000 b825 	b.w	8005f2c <_malloc_r>
 8005ee2:	bf00      	nop
 8005ee4:	2000001c 	.word	0x2000001c

08005ee8 <sbrk_aligned>:
 8005ee8:	b570      	push	{r4, r5, r6, lr}
 8005eea:	4e0f      	ldr	r6, [pc, #60]	@ (8005f28 <sbrk_aligned+0x40>)
 8005eec:	460c      	mov	r4, r1
 8005eee:	6831      	ldr	r1, [r6, #0]
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	b911      	cbnz	r1, 8005efa <sbrk_aligned+0x12>
 8005ef4:	f001 ffc2 	bl	8007e7c <_sbrk_r>
 8005ef8:	6030      	str	r0, [r6, #0]
 8005efa:	4621      	mov	r1, r4
 8005efc:	4628      	mov	r0, r5
 8005efe:	f001 ffbd 	bl	8007e7c <_sbrk_r>
 8005f02:	1c43      	adds	r3, r0, #1
 8005f04:	d103      	bne.n	8005f0e <sbrk_aligned+0x26>
 8005f06:	f04f 34ff 	mov.w	r4, #4294967295
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	bd70      	pop	{r4, r5, r6, pc}
 8005f0e:	1cc4      	adds	r4, r0, #3
 8005f10:	f024 0403 	bic.w	r4, r4, #3
 8005f14:	42a0      	cmp	r0, r4
 8005f16:	d0f8      	beq.n	8005f0a <sbrk_aligned+0x22>
 8005f18:	1a21      	subs	r1, r4, r0
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	f001 ffae 	bl	8007e7c <_sbrk_r>
 8005f20:	3001      	adds	r0, #1
 8005f22:	d1f2      	bne.n	8005f0a <sbrk_aligned+0x22>
 8005f24:	e7ef      	b.n	8005f06 <sbrk_aligned+0x1e>
 8005f26:	bf00      	nop
 8005f28:	20000430 	.word	0x20000430

08005f2c <_malloc_r>:
 8005f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f30:	1ccd      	adds	r5, r1, #3
 8005f32:	f025 0503 	bic.w	r5, r5, #3
 8005f36:	3508      	adds	r5, #8
 8005f38:	2d0c      	cmp	r5, #12
 8005f3a:	bf38      	it	cc
 8005f3c:	250c      	movcc	r5, #12
 8005f3e:	2d00      	cmp	r5, #0
 8005f40:	4606      	mov	r6, r0
 8005f42:	db01      	blt.n	8005f48 <_malloc_r+0x1c>
 8005f44:	42a9      	cmp	r1, r5
 8005f46:	d904      	bls.n	8005f52 <_malloc_r+0x26>
 8005f48:	230c      	movs	r3, #12
 8005f4a:	6033      	str	r3, [r6, #0]
 8005f4c:	2000      	movs	r0, #0
 8005f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006028 <_malloc_r+0xfc>
 8005f56:	f000 f869 	bl	800602c <__malloc_lock>
 8005f5a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f5e:	461c      	mov	r4, r3
 8005f60:	bb44      	cbnz	r4, 8005fb4 <_malloc_r+0x88>
 8005f62:	4629      	mov	r1, r5
 8005f64:	4630      	mov	r0, r6
 8005f66:	f7ff ffbf 	bl	8005ee8 <sbrk_aligned>
 8005f6a:	1c43      	adds	r3, r0, #1
 8005f6c:	4604      	mov	r4, r0
 8005f6e:	d158      	bne.n	8006022 <_malloc_r+0xf6>
 8005f70:	f8d8 4000 	ldr.w	r4, [r8]
 8005f74:	4627      	mov	r7, r4
 8005f76:	2f00      	cmp	r7, #0
 8005f78:	d143      	bne.n	8006002 <_malloc_r+0xd6>
 8005f7a:	2c00      	cmp	r4, #0
 8005f7c:	d04b      	beq.n	8006016 <_malloc_r+0xea>
 8005f7e:	6823      	ldr	r3, [r4, #0]
 8005f80:	4639      	mov	r1, r7
 8005f82:	4630      	mov	r0, r6
 8005f84:	eb04 0903 	add.w	r9, r4, r3
 8005f88:	f001 ff78 	bl	8007e7c <_sbrk_r>
 8005f8c:	4581      	cmp	r9, r0
 8005f8e:	d142      	bne.n	8006016 <_malloc_r+0xea>
 8005f90:	6821      	ldr	r1, [r4, #0]
 8005f92:	4630      	mov	r0, r6
 8005f94:	1a6d      	subs	r5, r5, r1
 8005f96:	4629      	mov	r1, r5
 8005f98:	f7ff ffa6 	bl	8005ee8 <sbrk_aligned>
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	d03a      	beq.n	8006016 <_malloc_r+0xea>
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	442b      	add	r3, r5
 8005fa4:	6023      	str	r3, [r4, #0]
 8005fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8005faa:	685a      	ldr	r2, [r3, #4]
 8005fac:	bb62      	cbnz	r2, 8006008 <_malloc_r+0xdc>
 8005fae:	f8c8 7000 	str.w	r7, [r8]
 8005fb2:	e00f      	b.n	8005fd4 <_malloc_r+0xa8>
 8005fb4:	6822      	ldr	r2, [r4, #0]
 8005fb6:	1b52      	subs	r2, r2, r5
 8005fb8:	d420      	bmi.n	8005ffc <_malloc_r+0xd0>
 8005fba:	2a0b      	cmp	r2, #11
 8005fbc:	d917      	bls.n	8005fee <_malloc_r+0xc2>
 8005fbe:	1961      	adds	r1, r4, r5
 8005fc0:	42a3      	cmp	r3, r4
 8005fc2:	6025      	str	r5, [r4, #0]
 8005fc4:	bf18      	it	ne
 8005fc6:	6059      	strne	r1, [r3, #4]
 8005fc8:	6863      	ldr	r3, [r4, #4]
 8005fca:	bf08      	it	eq
 8005fcc:	f8c8 1000 	streq.w	r1, [r8]
 8005fd0:	5162      	str	r2, [r4, r5]
 8005fd2:	604b      	str	r3, [r1, #4]
 8005fd4:	4630      	mov	r0, r6
 8005fd6:	f000 f82f 	bl	8006038 <__malloc_unlock>
 8005fda:	f104 000b 	add.w	r0, r4, #11
 8005fde:	1d23      	adds	r3, r4, #4
 8005fe0:	f020 0007 	bic.w	r0, r0, #7
 8005fe4:	1ac2      	subs	r2, r0, r3
 8005fe6:	bf1c      	itt	ne
 8005fe8:	1a1b      	subne	r3, r3, r0
 8005fea:	50a3      	strne	r3, [r4, r2]
 8005fec:	e7af      	b.n	8005f4e <_malloc_r+0x22>
 8005fee:	6862      	ldr	r2, [r4, #4]
 8005ff0:	42a3      	cmp	r3, r4
 8005ff2:	bf0c      	ite	eq
 8005ff4:	f8c8 2000 	streq.w	r2, [r8]
 8005ff8:	605a      	strne	r2, [r3, #4]
 8005ffa:	e7eb      	b.n	8005fd4 <_malloc_r+0xa8>
 8005ffc:	4623      	mov	r3, r4
 8005ffe:	6864      	ldr	r4, [r4, #4]
 8006000:	e7ae      	b.n	8005f60 <_malloc_r+0x34>
 8006002:	463c      	mov	r4, r7
 8006004:	687f      	ldr	r7, [r7, #4]
 8006006:	e7b6      	b.n	8005f76 <_malloc_r+0x4a>
 8006008:	461a      	mov	r2, r3
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	42a3      	cmp	r3, r4
 800600e:	d1fb      	bne.n	8006008 <_malloc_r+0xdc>
 8006010:	2300      	movs	r3, #0
 8006012:	6053      	str	r3, [r2, #4]
 8006014:	e7de      	b.n	8005fd4 <_malloc_r+0xa8>
 8006016:	230c      	movs	r3, #12
 8006018:	4630      	mov	r0, r6
 800601a:	6033      	str	r3, [r6, #0]
 800601c:	f000 f80c 	bl	8006038 <__malloc_unlock>
 8006020:	e794      	b.n	8005f4c <_malloc_r+0x20>
 8006022:	6005      	str	r5, [r0, #0]
 8006024:	e7d6      	b.n	8005fd4 <_malloc_r+0xa8>
 8006026:	bf00      	nop
 8006028:	20000434 	.word	0x20000434

0800602c <__malloc_lock>:
 800602c:	4801      	ldr	r0, [pc, #4]	@ (8006034 <__malloc_lock+0x8>)
 800602e:	f7ff b898 	b.w	8005162 <__retarget_lock_acquire_recursive>
 8006032:	bf00      	nop
 8006034:	2000042c 	.word	0x2000042c

08006038 <__malloc_unlock>:
 8006038:	4801      	ldr	r0, [pc, #4]	@ (8006040 <__malloc_unlock+0x8>)
 800603a:	f7ff b893 	b.w	8005164 <__retarget_lock_release_recursive>
 800603e:	bf00      	nop
 8006040:	2000042c 	.word	0x2000042c

08006044 <_Balloc>:
 8006044:	b570      	push	{r4, r5, r6, lr}
 8006046:	69c6      	ldr	r6, [r0, #28]
 8006048:	4604      	mov	r4, r0
 800604a:	460d      	mov	r5, r1
 800604c:	b976      	cbnz	r6, 800606c <_Balloc+0x28>
 800604e:	2010      	movs	r0, #16
 8006050:	f7ff ff42 	bl	8005ed8 <malloc>
 8006054:	4602      	mov	r2, r0
 8006056:	61e0      	str	r0, [r4, #28]
 8006058:	b920      	cbnz	r0, 8006064 <_Balloc+0x20>
 800605a:	216b      	movs	r1, #107	@ 0x6b
 800605c:	4b17      	ldr	r3, [pc, #92]	@ (80060bc <_Balloc+0x78>)
 800605e:	4818      	ldr	r0, [pc, #96]	@ (80060c0 <_Balloc+0x7c>)
 8006060:	f001 ff30 	bl	8007ec4 <__assert_func>
 8006064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006068:	6006      	str	r6, [r0, #0]
 800606a:	60c6      	str	r6, [r0, #12]
 800606c:	69e6      	ldr	r6, [r4, #28]
 800606e:	68f3      	ldr	r3, [r6, #12]
 8006070:	b183      	cbz	r3, 8006094 <_Balloc+0x50>
 8006072:	69e3      	ldr	r3, [r4, #28]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800607a:	b9b8      	cbnz	r0, 80060ac <_Balloc+0x68>
 800607c:	2101      	movs	r1, #1
 800607e:	fa01 f605 	lsl.w	r6, r1, r5
 8006082:	1d72      	adds	r2, r6, #5
 8006084:	4620      	mov	r0, r4
 8006086:	0092      	lsls	r2, r2, #2
 8006088:	f001 ff3a 	bl	8007f00 <_calloc_r>
 800608c:	b160      	cbz	r0, 80060a8 <_Balloc+0x64>
 800608e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006092:	e00e      	b.n	80060b2 <_Balloc+0x6e>
 8006094:	2221      	movs	r2, #33	@ 0x21
 8006096:	2104      	movs	r1, #4
 8006098:	4620      	mov	r0, r4
 800609a:	f001 ff31 	bl	8007f00 <_calloc_r>
 800609e:	69e3      	ldr	r3, [r4, #28]
 80060a0:	60f0      	str	r0, [r6, #12]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d1e4      	bne.n	8006072 <_Balloc+0x2e>
 80060a8:	2000      	movs	r0, #0
 80060aa:	bd70      	pop	{r4, r5, r6, pc}
 80060ac:	6802      	ldr	r2, [r0, #0]
 80060ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80060b2:	2300      	movs	r3, #0
 80060b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060b8:	e7f7      	b.n	80060aa <_Balloc+0x66>
 80060ba:	bf00      	nop
 80060bc:	0800889c 	.word	0x0800889c
 80060c0:	0800891c 	.word	0x0800891c

080060c4 <_Bfree>:
 80060c4:	b570      	push	{r4, r5, r6, lr}
 80060c6:	69c6      	ldr	r6, [r0, #28]
 80060c8:	4605      	mov	r5, r0
 80060ca:	460c      	mov	r4, r1
 80060cc:	b976      	cbnz	r6, 80060ec <_Bfree+0x28>
 80060ce:	2010      	movs	r0, #16
 80060d0:	f7ff ff02 	bl	8005ed8 <malloc>
 80060d4:	4602      	mov	r2, r0
 80060d6:	61e8      	str	r0, [r5, #28]
 80060d8:	b920      	cbnz	r0, 80060e4 <_Bfree+0x20>
 80060da:	218f      	movs	r1, #143	@ 0x8f
 80060dc:	4b08      	ldr	r3, [pc, #32]	@ (8006100 <_Bfree+0x3c>)
 80060de:	4809      	ldr	r0, [pc, #36]	@ (8006104 <_Bfree+0x40>)
 80060e0:	f001 fef0 	bl	8007ec4 <__assert_func>
 80060e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060e8:	6006      	str	r6, [r0, #0]
 80060ea:	60c6      	str	r6, [r0, #12]
 80060ec:	b13c      	cbz	r4, 80060fe <_Bfree+0x3a>
 80060ee:	69eb      	ldr	r3, [r5, #28]
 80060f0:	6862      	ldr	r2, [r4, #4]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060f8:	6021      	str	r1, [r4, #0]
 80060fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80060fe:	bd70      	pop	{r4, r5, r6, pc}
 8006100:	0800889c 	.word	0x0800889c
 8006104:	0800891c 	.word	0x0800891c

08006108 <__multadd>:
 8006108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800610c:	4607      	mov	r7, r0
 800610e:	460c      	mov	r4, r1
 8006110:	461e      	mov	r6, r3
 8006112:	2000      	movs	r0, #0
 8006114:	690d      	ldr	r5, [r1, #16]
 8006116:	f101 0c14 	add.w	ip, r1, #20
 800611a:	f8dc 3000 	ldr.w	r3, [ip]
 800611e:	3001      	adds	r0, #1
 8006120:	b299      	uxth	r1, r3
 8006122:	fb02 6101 	mla	r1, r2, r1, r6
 8006126:	0c1e      	lsrs	r6, r3, #16
 8006128:	0c0b      	lsrs	r3, r1, #16
 800612a:	fb02 3306 	mla	r3, r2, r6, r3
 800612e:	b289      	uxth	r1, r1
 8006130:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006134:	4285      	cmp	r5, r0
 8006136:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800613a:	f84c 1b04 	str.w	r1, [ip], #4
 800613e:	dcec      	bgt.n	800611a <__multadd+0x12>
 8006140:	b30e      	cbz	r6, 8006186 <__multadd+0x7e>
 8006142:	68a3      	ldr	r3, [r4, #8]
 8006144:	42ab      	cmp	r3, r5
 8006146:	dc19      	bgt.n	800617c <__multadd+0x74>
 8006148:	6861      	ldr	r1, [r4, #4]
 800614a:	4638      	mov	r0, r7
 800614c:	3101      	adds	r1, #1
 800614e:	f7ff ff79 	bl	8006044 <_Balloc>
 8006152:	4680      	mov	r8, r0
 8006154:	b928      	cbnz	r0, 8006162 <__multadd+0x5a>
 8006156:	4602      	mov	r2, r0
 8006158:	21ba      	movs	r1, #186	@ 0xba
 800615a:	4b0c      	ldr	r3, [pc, #48]	@ (800618c <__multadd+0x84>)
 800615c:	480c      	ldr	r0, [pc, #48]	@ (8006190 <__multadd+0x88>)
 800615e:	f001 feb1 	bl	8007ec4 <__assert_func>
 8006162:	6922      	ldr	r2, [r4, #16]
 8006164:	f104 010c 	add.w	r1, r4, #12
 8006168:	3202      	adds	r2, #2
 800616a:	0092      	lsls	r2, r2, #2
 800616c:	300c      	adds	r0, #12
 800616e:	f001 fe95 	bl	8007e9c <memcpy>
 8006172:	4621      	mov	r1, r4
 8006174:	4638      	mov	r0, r7
 8006176:	f7ff ffa5 	bl	80060c4 <_Bfree>
 800617a:	4644      	mov	r4, r8
 800617c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006180:	3501      	adds	r5, #1
 8006182:	615e      	str	r6, [r3, #20]
 8006184:	6125      	str	r5, [r4, #16]
 8006186:	4620      	mov	r0, r4
 8006188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800618c:	0800890b 	.word	0x0800890b
 8006190:	0800891c 	.word	0x0800891c

08006194 <__s2b>:
 8006194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006198:	4615      	mov	r5, r2
 800619a:	2209      	movs	r2, #9
 800619c:	461f      	mov	r7, r3
 800619e:	3308      	adds	r3, #8
 80061a0:	460c      	mov	r4, r1
 80061a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80061a6:	4606      	mov	r6, r0
 80061a8:	2201      	movs	r2, #1
 80061aa:	2100      	movs	r1, #0
 80061ac:	429a      	cmp	r2, r3
 80061ae:	db09      	blt.n	80061c4 <__s2b+0x30>
 80061b0:	4630      	mov	r0, r6
 80061b2:	f7ff ff47 	bl	8006044 <_Balloc>
 80061b6:	b940      	cbnz	r0, 80061ca <__s2b+0x36>
 80061b8:	4602      	mov	r2, r0
 80061ba:	21d3      	movs	r1, #211	@ 0xd3
 80061bc:	4b18      	ldr	r3, [pc, #96]	@ (8006220 <__s2b+0x8c>)
 80061be:	4819      	ldr	r0, [pc, #100]	@ (8006224 <__s2b+0x90>)
 80061c0:	f001 fe80 	bl	8007ec4 <__assert_func>
 80061c4:	0052      	lsls	r2, r2, #1
 80061c6:	3101      	adds	r1, #1
 80061c8:	e7f0      	b.n	80061ac <__s2b+0x18>
 80061ca:	9b08      	ldr	r3, [sp, #32]
 80061cc:	2d09      	cmp	r5, #9
 80061ce:	6143      	str	r3, [r0, #20]
 80061d0:	f04f 0301 	mov.w	r3, #1
 80061d4:	6103      	str	r3, [r0, #16]
 80061d6:	dd16      	ble.n	8006206 <__s2b+0x72>
 80061d8:	f104 0909 	add.w	r9, r4, #9
 80061dc:	46c8      	mov	r8, r9
 80061de:	442c      	add	r4, r5
 80061e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80061e4:	4601      	mov	r1, r0
 80061e6:	220a      	movs	r2, #10
 80061e8:	4630      	mov	r0, r6
 80061ea:	3b30      	subs	r3, #48	@ 0x30
 80061ec:	f7ff ff8c 	bl	8006108 <__multadd>
 80061f0:	45a0      	cmp	r8, r4
 80061f2:	d1f5      	bne.n	80061e0 <__s2b+0x4c>
 80061f4:	f1a5 0408 	sub.w	r4, r5, #8
 80061f8:	444c      	add	r4, r9
 80061fa:	1b2d      	subs	r5, r5, r4
 80061fc:	1963      	adds	r3, r4, r5
 80061fe:	42bb      	cmp	r3, r7
 8006200:	db04      	blt.n	800620c <__s2b+0x78>
 8006202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006206:	2509      	movs	r5, #9
 8006208:	340a      	adds	r4, #10
 800620a:	e7f6      	b.n	80061fa <__s2b+0x66>
 800620c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006210:	4601      	mov	r1, r0
 8006212:	220a      	movs	r2, #10
 8006214:	4630      	mov	r0, r6
 8006216:	3b30      	subs	r3, #48	@ 0x30
 8006218:	f7ff ff76 	bl	8006108 <__multadd>
 800621c:	e7ee      	b.n	80061fc <__s2b+0x68>
 800621e:	bf00      	nop
 8006220:	0800890b 	.word	0x0800890b
 8006224:	0800891c 	.word	0x0800891c

08006228 <__hi0bits>:
 8006228:	4603      	mov	r3, r0
 800622a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800622e:	bf3a      	itte	cc
 8006230:	0403      	lslcc	r3, r0, #16
 8006232:	2010      	movcc	r0, #16
 8006234:	2000      	movcs	r0, #0
 8006236:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800623a:	bf3c      	itt	cc
 800623c:	021b      	lslcc	r3, r3, #8
 800623e:	3008      	addcc	r0, #8
 8006240:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006244:	bf3c      	itt	cc
 8006246:	011b      	lslcc	r3, r3, #4
 8006248:	3004      	addcc	r0, #4
 800624a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800624e:	bf3c      	itt	cc
 8006250:	009b      	lslcc	r3, r3, #2
 8006252:	3002      	addcc	r0, #2
 8006254:	2b00      	cmp	r3, #0
 8006256:	db05      	blt.n	8006264 <__hi0bits+0x3c>
 8006258:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800625c:	f100 0001 	add.w	r0, r0, #1
 8006260:	bf08      	it	eq
 8006262:	2020      	moveq	r0, #32
 8006264:	4770      	bx	lr

08006266 <__lo0bits>:
 8006266:	6803      	ldr	r3, [r0, #0]
 8006268:	4602      	mov	r2, r0
 800626a:	f013 0007 	ands.w	r0, r3, #7
 800626e:	d00b      	beq.n	8006288 <__lo0bits+0x22>
 8006270:	07d9      	lsls	r1, r3, #31
 8006272:	d421      	bmi.n	80062b8 <__lo0bits+0x52>
 8006274:	0798      	lsls	r0, r3, #30
 8006276:	bf49      	itett	mi
 8006278:	085b      	lsrmi	r3, r3, #1
 800627a:	089b      	lsrpl	r3, r3, #2
 800627c:	2001      	movmi	r0, #1
 800627e:	6013      	strmi	r3, [r2, #0]
 8006280:	bf5c      	itt	pl
 8006282:	2002      	movpl	r0, #2
 8006284:	6013      	strpl	r3, [r2, #0]
 8006286:	4770      	bx	lr
 8006288:	b299      	uxth	r1, r3
 800628a:	b909      	cbnz	r1, 8006290 <__lo0bits+0x2a>
 800628c:	2010      	movs	r0, #16
 800628e:	0c1b      	lsrs	r3, r3, #16
 8006290:	b2d9      	uxtb	r1, r3
 8006292:	b909      	cbnz	r1, 8006298 <__lo0bits+0x32>
 8006294:	3008      	adds	r0, #8
 8006296:	0a1b      	lsrs	r3, r3, #8
 8006298:	0719      	lsls	r1, r3, #28
 800629a:	bf04      	itt	eq
 800629c:	091b      	lsreq	r3, r3, #4
 800629e:	3004      	addeq	r0, #4
 80062a0:	0799      	lsls	r1, r3, #30
 80062a2:	bf04      	itt	eq
 80062a4:	089b      	lsreq	r3, r3, #2
 80062a6:	3002      	addeq	r0, #2
 80062a8:	07d9      	lsls	r1, r3, #31
 80062aa:	d403      	bmi.n	80062b4 <__lo0bits+0x4e>
 80062ac:	085b      	lsrs	r3, r3, #1
 80062ae:	f100 0001 	add.w	r0, r0, #1
 80062b2:	d003      	beq.n	80062bc <__lo0bits+0x56>
 80062b4:	6013      	str	r3, [r2, #0]
 80062b6:	4770      	bx	lr
 80062b8:	2000      	movs	r0, #0
 80062ba:	4770      	bx	lr
 80062bc:	2020      	movs	r0, #32
 80062be:	4770      	bx	lr

080062c0 <__i2b>:
 80062c0:	b510      	push	{r4, lr}
 80062c2:	460c      	mov	r4, r1
 80062c4:	2101      	movs	r1, #1
 80062c6:	f7ff febd 	bl	8006044 <_Balloc>
 80062ca:	4602      	mov	r2, r0
 80062cc:	b928      	cbnz	r0, 80062da <__i2b+0x1a>
 80062ce:	f240 1145 	movw	r1, #325	@ 0x145
 80062d2:	4b04      	ldr	r3, [pc, #16]	@ (80062e4 <__i2b+0x24>)
 80062d4:	4804      	ldr	r0, [pc, #16]	@ (80062e8 <__i2b+0x28>)
 80062d6:	f001 fdf5 	bl	8007ec4 <__assert_func>
 80062da:	2301      	movs	r3, #1
 80062dc:	6144      	str	r4, [r0, #20]
 80062de:	6103      	str	r3, [r0, #16]
 80062e0:	bd10      	pop	{r4, pc}
 80062e2:	bf00      	nop
 80062e4:	0800890b 	.word	0x0800890b
 80062e8:	0800891c 	.word	0x0800891c

080062ec <__multiply>:
 80062ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f0:	4617      	mov	r7, r2
 80062f2:	690a      	ldr	r2, [r1, #16]
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	4689      	mov	r9, r1
 80062f8:	429a      	cmp	r2, r3
 80062fa:	bfa2      	ittt	ge
 80062fc:	463b      	movge	r3, r7
 80062fe:	460f      	movge	r7, r1
 8006300:	4699      	movge	r9, r3
 8006302:	693d      	ldr	r5, [r7, #16]
 8006304:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	6879      	ldr	r1, [r7, #4]
 800630c:	eb05 060a 	add.w	r6, r5, sl
 8006310:	42b3      	cmp	r3, r6
 8006312:	b085      	sub	sp, #20
 8006314:	bfb8      	it	lt
 8006316:	3101      	addlt	r1, #1
 8006318:	f7ff fe94 	bl	8006044 <_Balloc>
 800631c:	b930      	cbnz	r0, 800632c <__multiply+0x40>
 800631e:	4602      	mov	r2, r0
 8006320:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006324:	4b40      	ldr	r3, [pc, #256]	@ (8006428 <__multiply+0x13c>)
 8006326:	4841      	ldr	r0, [pc, #260]	@ (800642c <__multiply+0x140>)
 8006328:	f001 fdcc 	bl	8007ec4 <__assert_func>
 800632c:	f100 0414 	add.w	r4, r0, #20
 8006330:	4623      	mov	r3, r4
 8006332:	2200      	movs	r2, #0
 8006334:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006338:	4573      	cmp	r3, lr
 800633a:	d320      	bcc.n	800637e <__multiply+0x92>
 800633c:	f107 0814 	add.w	r8, r7, #20
 8006340:	f109 0114 	add.w	r1, r9, #20
 8006344:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006348:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800634c:	9302      	str	r3, [sp, #8]
 800634e:	1beb      	subs	r3, r5, r7
 8006350:	3b15      	subs	r3, #21
 8006352:	f023 0303 	bic.w	r3, r3, #3
 8006356:	3304      	adds	r3, #4
 8006358:	3715      	adds	r7, #21
 800635a:	42bd      	cmp	r5, r7
 800635c:	bf38      	it	cc
 800635e:	2304      	movcc	r3, #4
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	9b02      	ldr	r3, [sp, #8]
 8006364:	9103      	str	r1, [sp, #12]
 8006366:	428b      	cmp	r3, r1
 8006368:	d80c      	bhi.n	8006384 <__multiply+0x98>
 800636a:	2e00      	cmp	r6, #0
 800636c:	dd03      	ble.n	8006376 <__multiply+0x8a>
 800636e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006372:	2b00      	cmp	r3, #0
 8006374:	d055      	beq.n	8006422 <__multiply+0x136>
 8006376:	6106      	str	r6, [r0, #16]
 8006378:	b005      	add	sp, #20
 800637a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800637e:	f843 2b04 	str.w	r2, [r3], #4
 8006382:	e7d9      	b.n	8006338 <__multiply+0x4c>
 8006384:	f8b1 a000 	ldrh.w	sl, [r1]
 8006388:	f1ba 0f00 	cmp.w	sl, #0
 800638c:	d01f      	beq.n	80063ce <__multiply+0xe2>
 800638e:	46c4      	mov	ip, r8
 8006390:	46a1      	mov	r9, r4
 8006392:	2700      	movs	r7, #0
 8006394:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006398:	f8d9 3000 	ldr.w	r3, [r9]
 800639c:	fa1f fb82 	uxth.w	fp, r2
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	fb0a 330b 	mla	r3, sl, fp, r3
 80063a6:	443b      	add	r3, r7
 80063a8:	f8d9 7000 	ldr.w	r7, [r9]
 80063ac:	0c12      	lsrs	r2, r2, #16
 80063ae:	0c3f      	lsrs	r7, r7, #16
 80063b0:	fb0a 7202 	mla	r2, sl, r2, r7
 80063b4:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063be:	4565      	cmp	r5, ip
 80063c0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80063c4:	f849 3b04 	str.w	r3, [r9], #4
 80063c8:	d8e4      	bhi.n	8006394 <__multiply+0xa8>
 80063ca:	9b01      	ldr	r3, [sp, #4]
 80063cc:	50e7      	str	r7, [r4, r3]
 80063ce:	9b03      	ldr	r3, [sp, #12]
 80063d0:	3104      	adds	r1, #4
 80063d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80063d6:	f1b9 0f00 	cmp.w	r9, #0
 80063da:	d020      	beq.n	800641e <__multiply+0x132>
 80063dc:	4647      	mov	r7, r8
 80063de:	46a4      	mov	ip, r4
 80063e0:	f04f 0a00 	mov.w	sl, #0
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	f8b7 b000 	ldrh.w	fp, [r7]
 80063ea:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	fb09 220b 	mla	r2, r9, fp, r2
 80063f4:	4452      	add	r2, sl
 80063f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063fa:	f84c 3b04 	str.w	r3, [ip], #4
 80063fe:	f857 3b04 	ldr.w	r3, [r7], #4
 8006402:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006406:	f8bc 3000 	ldrh.w	r3, [ip]
 800640a:	42bd      	cmp	r5, r7
 800640c:	fb09 330a 	mla	r3, r9, sl, r3
 8006410:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006414:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006418:	d8e5      	bhi.n	80063e6 <__multiply+0xfa>
 800641a:	9a01      	ldr	r2, [sp, #4]
 800641c:	50a3      	str	r3, [r4, r2]
 800641e:	3404      	adds	r4, #4
 8006420:	e79f      	b.n	8006362 <__multiply+0x76>
 8006422:	3e01      	subs	r6, #1
 8006424:	e7a1      	b.n	800636a <__multiply+0x7e>
 8006426:	bf00      	nop
 8006428:	0800890b 	.word	0x0800890b
 800642c:	0800891c 	.word	0x0800891c

08006430 <__pow5mult>:
 8006430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006434:	4615      	mov	r5, r2
 8006436:	f012 0203 	ands.w	r2, r2, #3
 800643a:	4607      	mov	r7, r0
 800643c:	460e      	mov	r6, r1
 800643e:	d007      	beq.n	8006450 <__pow5mult+0x20>
 8006440:	4c25      	ldr	r4, [pc, #148]	@ (80064d8 <__pow5mult+0xa8>)
 8006442:	3a01      	subs	r2, #1
 8006444:	2300      	movs	r3, #0
 8006446:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800644a:	f7ff fe5d 	bl	8006108 <__multadd>
 800644e:	4606      	mov	r6, r0
 8006450:	10ad      	asrs	r5, r5, #2
 8006452:	d03d      	beq.n	80064d0 <__pow5mult+0xa0>
 8006454:	69fc      	ldr	r4, [r7, #28]
 8006456:	b97c      	cbnz	r4, 8006478 <__pow5mult+0x48>
 8006458:	2010      	movs	r0, #16
 800645a:	f7ff fd3d 	bl	8005ed8 <malloc>
 800645e:	4602      	mov	r2, r0
 8006460:	61f8      	str	r0, [r7, #28]
 8006462:	b928      	cbnz	r0, 8006470 <__pow5mult+0x40>
 8006464:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006468:	4b1c      	ldr	r3, [pc, #112]	@ (80064dc <__pow5mult+0xac>)
 800646a:	481d      	ldr	r0, [pc, #116]	@ (80064e0 <__pow5mult+0xb0>)
 800646c:	f001 fd2a 	bl	8007ec4 <__assert_func>
 8006470:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006474:	6004      	str	r4, [r0, #0]
 8006476:	60c4      	str	r4, [r0, #12]
 8006478:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800647c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006480:	b94c      	cbnz	r4, 8006496 <__pow5mult+0x66>
 8006482:	f240 2171 	movw	r1, #625	@ 0x271
 8006486:	4638      	mov	r0, r7
 8006488:	f7ff ff1a 	bl	80062c0 <__i2b>
 800648c:	2300      	movs	r3, #0
 800648e:	4604      	mov	r4, r0
 8006490:	f8c8 0008 	str.w	r0, [r8, #8]
 8006494:	6003      	str	r3, [r0, #0]
 8006496:	f04f 0900 	mov.w	r9, #0
 800649a:	07eb      	lsls	r3, r5, #31
 800649c:	d50a      	bpl.n	80064b4 <__pow5mult+0x84>
 800649e:	4631      	mov	r1, r6
 80064a0:	4622      	mov	r2, r4
 80064a2:	4638      	mov	r0, r7
 80064a4:	f7ff ff22 	bl	80062ec <__multiply>
 80064a8:	4680      	mov	r8, r0
 80064aa:	4631      	mov	r1, r6
 80064ac:	4638      	mov	r0, r7
 80064ae:	f7ff fe09 	bl	80060c4 <_Bfree>
 80064b2:	4646      	mov	r6, r8
 80064b4:	106d      	asrs	r5, r5, #1
 80064b6:	d00b      	beq.n	80064d0 <__pow5mult+0xa0>
 80064b8:	6820      	ldr	r0, [r4, #0]
 80064ba:	b938      	cbnz	r0, 80064cc <__pow5mult+0x9c>
 80064bc:	4622      	mov	r2, r4
 80064be:	4621      	mov	r1, r4
 80064c0:	4638      	mov	r0, r7
 80064c2:	f7ff ff13 	bl	80062ec <__multiply>
 80064c6:	6020      	str	r0, [r4, #0]
 80064c8:	f8c0 9000 	str.w	r9, [r0]
 80064cc:	4604      	mov	r4, r0
 80064ce:	e7e4      	b.n	800649a <__pow5mult+0x6a>
 80064d0:	4630      	mov	r0, r6
 80064d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064d6:	bf00      	nop
 80064d8:	08008a2c 	.word	0x08008a2c
 80064dc:	0800889c 	.word	0x0800889c
 80064e0:	0800891c 	.word	0x0800891c

080064e4 <__lshift>:
 80064e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064e8:	460c      	mov	r4, r1
 80064ea:	4607      	mov	r7, r0
 80064ec:	4691      	mov	r9, r2
 80064ee:	6923      	ldr	r3, [r4, #16]
 80064f0:	6849      	ldr	r1, [r1, #4]
 80064f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80064f6:	68a3      	ldr	r3, [r4, #8]
 80064f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80064fc:	f108 0601 	add.w	r6, r8, #1
 8006500:	42b3      	cmp	r3, r6
 8006502:	db0b      	blt.n	800651c <__lshift+0x38>
 8006504:	4638      	mov	r0, r7
 8006506:	f7ff fd9d 	bl	8006044 <_Balloc>
 800650a:	4605      	mov	r5, r0
 800650c:	b948      	cbnz	r0, 8006522 <__lshift+0x3e>
 800650e:	4602      	mov	r2, r0
 8006510:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006514:	4b27      	ldr	r3, [pc, #156]	@ (80065b4 <__lshift+0xd0>)
 8006516:	4828      	ldr	r0, [pc, #160]	@ (80065b8 <__lshift+0xd4>)
 8006518:	f001 fcd4 	bl	8007ec4 <__assert_func>
 800651c:	3101      	adds	r1, #1
 800651e:	005b      	lsls	r3, r3, #1
 8006520:	e7ee      	b.n	8006500 <__lshift+0x1c>
 8006522:	2300      	movs	r3, #0
 8006524:	f100 0114 	add.w	r1, r0, #20
 8006528:	f100 0210 	add.w	r2, r0, #16
 800652c:	4618      	mov	r0, r3
 800652e:	4553      	cmp	r3, sl
 8006530:	db33      	blt.n	800659a <__lshift+0xb6>
 8006532:	6920      	ldr	r0, [r4, #16]
 8006534:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006538:	f104 0314 	add.w	r3, r4, #20
 800653c:	f019 091f 	ands.w	r9, r9, #31
 8006540:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006544:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006548:	d02b      	beq.n	80065a2 <__lshift+0xbe>
 800654a:	468a      	mov	sl, r1
 800654c:	2200      	movs	r2, #0
 800654e:	f1c9 0e20 	rsb	lr, r9, #32
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	fa00 f009 	lsl.w	r0, r0, r9
 8006558:	4310      	orrs	r0, r2
 800655a:	f84a 0b04 	str.w	r0, [sl], #4
 800655e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006562:	459c      	cmp	ip, r3
 8006564:	fa22 f20e 	lsr.w	r2, r2, lr
 8006568:	d8f3      	bhi.n	8006552 <__lshift+0x6e>
 800656a:	ebac 0304 	sub.w	r3, ip, r4
 800656e:	3b15      	subs	r3, #21
 8006570:	f023 0303 	bic.w	r3, r3, #3
 8006574:	3304      	adds	r3, #4
 8006576:	f104 0015 	add.w	r0, r4, #21
 800657a:	4560      	cmp	r0, ip
 800657c:	bf88      	it	hi
 800657e:	2304      	movhi	r3, #4
 8006580:	50ca      	str	r2, [r1, r3]
 8006582:	b10a      	cbz	r2, 8006588 <__lshift+0xa4>
 8006584:	f108 0602 	add.w	r6, r8, #2
 8006588:	3e01      	subs	r6, #1
 800658a:	4638      	mov	r0, r7
 800658c:	4621      	mov	r1, r4
 800658e:	612e      	str	r6, [r5, #16]
 8006590:	f7ff fd98 	bl	80060c4 <_Bfree>
 8006594:	4628      	mov	r0, r5
 8006596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659a:	f842 0f04 	str.w	r0, [r2, #4]!
 800659e:	3301      	adds	r3, #1
 80065a0:	e7c5      	b.n	800652e <__lshift+0x4a>
 80065a2:	3904      	subs	r1, #4
 80065a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80065a8:	459c      	cmp	ip, r3
 80065aa:	f841 2f04 	str.w	r2, [r1, #4]!
 80065ae:	d8f9      	bhi.n	80065a4 <__lshift+0xc0>
 80065b0:	e7ea      	b.n	8006588 <__lshift+0xa4>
 80065b2:	bf00      	nop
 80065b4:	0800890b 	.word	0x0800890b
 80065b8:	0800891c 	.word	0x0800891c

080065bc <__mcmp>:
 80065bc:	4603      	mov	r3, r0
 80065be:	690a      	ldr	r2, [r1, #16]
 80065c0:	6900      	ldr	r0, [r0, #16]
 80065c2:	b530      	push	{r4, r5, lr}
 80065c4:	1a80      	subs	r0, r0, r2
 80065c6:	d10e      	bne.n	80065e6 <__mcmp+0x2a>
 80065c8:	3314      	adds	r3, #20
 80065ca:	3114      	adds	r1, #20
 80065cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80065d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80065d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80065d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80065dc:	4295      	cmp	r5, r2
 80065de:	d003      	beq.n	80065e8 <__mcmp+0x2c>
 80065e0:	d205      	bcs.n	80065ee <__mcmp+0x32>
 80065e2:	f04f 30ff 	mov.w	r0, #4294967295
 80065e6:	bd30      	pop	{r4, r5, pc}
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	d3f3      	bcc.n	80065d4 <__mcmp+0x18>
 80065ec:	e7fb      	b.n	80065e6 <__mcmp+0x2a>
 80065ee:	2001      	movs	r0, #1
 80065f0:	e7f9      	b.n	80065e6 <__mcmp+0x2a>
	...

080065f4 <__mdiff>:
 80065f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f8:	4689      	mov	r9, r1
 80065fa:	4606      	mov	r6, r0
 80065fc:	4611      	mov	r1, r2
 80065fe:	4648      	mov	r0, r9
 8006600:	4614      	mov	r4, r2
 8006602:	f7ff ffdb 	bl	80065bc <__mcmp>
 8006606:	1e05      	subs	r5, r0, #0
 8006608:	d112      	bne.n	8006630 <__mdiff+0x3c>
 800660a:	4629      	mov	r1, r5
 800660c:	4630      	mov	r0, r6
 800660e:	f7ff fd19 	bl	8006044 <_Balloc>
 8006612:	4602      	mov	r2, r0
 8006614:	b928      	cbnz	r0, 8006622 <__mdiff+0x2e>
 8006616:	f240 2137 	movw	r1, #567	@ 0x237
 800661a:	4b3e      	ldr	r3, [pc, #248]	@ (8006714 <__mdiff+0x120>)
 800661c:	483e      	ldr	r0, [pc, #248]	@ (8006718 <__mdiff+0x124>)
 800661e:	f001 fc51 	bl	8007ec4 <__assert_func>
 8006622:	2301      	movs	r3, #1
 8006624:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006628:	4610      	mov	r0, r2
 800662a:	b003      	add	sp, #12
 800662c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006630:	bfbc      	itt	lt
 8006632:	464b      	movlt	r3, r9
 8006634:	46a1      	movlt	r9, r4
 8006636:	4630      	mov	r0, r6
 8006638:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800663c:	bfba      	itte	lt
 800663e:	461c      	movlt	r4, r3
 8006640:	2501      	movlt	r5, #1
 8006642:	2500      	movge	r5, #0
 8006644:	f7ff fcfe 	bl	8006044 <_Balloc>
 8006648:	4602      	mov	r2, r0
 800664a:	b918      	cbnz	r0, 8006654 <__mdiff+0x60>
 800664c:	f240 2145 	movw	r1, #581	@ 0x245
 8006650:	4b30      	ldr	r3, [pc, #192]	@ (8006714 <__mdiff+0x120>)
 8006652:	e7e3      	b.n	800661c <__mdiff+0x28>
 8006654:	f100 0b14 	add.w	fp, r0, #20
 8006658:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800665c:	f109 0310 	add.w	r3, r9, #16
 8006660:	60c5      	str	r5, [r0, #12]
 8006662:	f04f 0c00 	mov.w	ip, #0
 8006666:	f109 0514 	add.w	r5, r9, #20
 800666a:	46d9      	mov	r9, fp
 800666c:	6926      	ldr	r6, [r4, #16]
 800666e:	f104 0e14 	add.w	lr, r4, #20
 8006672:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006676:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	9b01      	ldr	r3, [sp, #4]
 800667e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006682:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006686:	b281      	uxth	r1, r0
 8006688:	9301      	str	r3, [sp, #4]
 800668a:	fa1f f38a 	uxth.w	r3, sl
 800668e:	1a5b      	subs	r3, r3, r1
 8006690:	0c00      	lsrs	r0, r0, #16
 8006692:	4463      	add	r3, ip
 8006694:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006698:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800669c:	b29b      	uxth	r3, r3
 800669e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80066a2:	4576      	cmp	r6, lr
 80066a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066a8:	f849 3b04 	str.w	r3, [r9], #4
 80066ac:	d8e6      	bhi.n	800667c <__mdiff+0x88>
 80066ae:	1b33      	subs	r3, r6, r4
 80066b0:	3b15      	subs	r3, #21
 80066b2:	f023 0303 	bic.w	r3, r3, #3
 80066b6:	3415      	adds	r4, #21
 80066b8:	3304      	adds	r3, #4
 80066ba:	42a6      	cmp	r6, r4
 80066bc:	bf38      	it	cc
 80066be:	2304      	movcc	r3, #4
 80066c0:	441d      	add	r5, r3
 80066c2:	445b      	add	r3, fp
 80066c4:	461e      	mov	r6, r3
 80066c6:	462c      	mov	r4, r5
 80066c8:	4544      	cmp	r4, r8
 80066ca:	d30e      	bcc.n	80066ea <__mdiff+0xf6>
 80066cc:	f108 0103 	add.w	r1, r8, #3
 80066d0:	1b49      	subs	r1, r1, r5
 80066d2:	f021 0103 	bic.w	r1, r1, #3
 80066d6:	3d03      	subs	r5, #3
 80066d8:	45a8      	cmp	r8, r5
 80066da:	bf38      	it	cc
 80066dc:	2100      	movcc	r1, #0
 80066de:	440b      	add	r3, r1
 80066e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80066e4:	b199      	cbz	r1, 800670e <__mdiff+0x11a>
 80066e6:	6117      	str	r7, [r2, #16]
 80066e8:	e79e      	b.n	8006628 <__mdiff+0x34>
 80066ea:	46e6      	mov	lr, ip
 80066ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80066f0:	fa1f fc81 	uxth.w	ip, r1
 80066f4:	44f4      	add	ip, lr
 80066f6:	0c08      	lsrs	r0, r1, #16
 80066f8:	4471      	add	r1, lr
 80066fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80066fe:	b289      	uxth	r1, r1
 8006700:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006704:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006708:	f846 1b04 	str.w	r1, [r6], #4
 800670c:	e7dc      	b.n	80066c8 <__mdiff+0xd4>
 800670e:	3f01      	subs	r7, #1
 8006710:	e7e6      	b.n	80066e0 <__mdiff+0xec>
 8006712:	bf00      	nop
 8006714:	0800890b 	.word	0x0800890b
 8006718:	0800891c 	.word	0x0800891c

0800671c <__ulp>:
 800671c:	4b0e      	ldr	r3, [pc, #56]	@ (8006758 <__ulp+0x3c>)
 800671e:	400b      	ands	r3, r1
 8006720:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006724:	2b00      	cmp	r3, #0
 8006726:	dc08      	bgt.n	800673a <__ulp+0x1e>
 8006728:	425b      	negs	r3, r3
 800672a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800672e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006732:	da04      	bge.n	800673e <__ulp+0x22>
 8006734:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006738:	4113      	asrs	r3, r2
 800673a:	2200      	movs	r2, #0
 800673c:	e008      	b.n	8006750 <__ulp+0x34>
 800673e:	f1a2 0314 	sub.w	r3, r2, #20
 8006742:	2b1e      	cmp	r3, #30
 8006744:	bfd6      	itet	le
 8006746:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800674a:	2201      	movgt	r2, #1
 800674c:	40da      	lsrle	r2, r3
 800674e:	2300      	movs	r3, #0
 8006750:	4619      	mov	r1, r3
 8006752:	4610      	mov	r0, r2
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	7ff00000 	.word	0x7ff00000

0800675c <__b2d>:
 800675c:	6902      	ldr	r2, [r0, #16]
 800675e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006760:	f100 0614 	add.w	r6, r0, #20
 8006764:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006768:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800676c:	4f1e      	ldr	r7, [pc, #120]	@ (80067e8 <__b2d+0x8c>)
 800676e:	4620      	mov	r0, r4
 8006770:	f7ff fd5a 	bl	8006228 <__hi0bits>
 8006774:	4603      	mov	r3, r0
 8006776:	f1c0 0020 	rsb	r0, r0, #32
 800677a:	2b0a      	cmp	r3, #10
 800677c:	f1a2 0504 	sub.w	r5, r2, #4
 8006780:	6008      	str	r0, [r1, #0]
 8006782:	dc12      	bgt.n	80067aa <__b2d+0x4e>
 8006784:	42ae      	cmp	r6, r5
 8006786:	bf2c      	ite	cs
 8006788:	2200      	movcs	r2, #0
 800678a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800678e:	f1c3 0c0b 	rsb	ip, r3, #11
 8006792:	3315      	adds	r3, #21
 8006794:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006798:	fa04 f303 	lsl.w	r3, r4, r3
 800679c:	fa22 f20c 	lsr.w	r2, r2, ip
 80067a0:	ea4e 0107 	orr.w	r1, lr, r7
 80067a4:	431a      	orrs	r2, r3
 80067a6:	4610      	mov	r0, r2
 80067a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067aa:	42ae      	cmp	r6, r5
 80067ac:	bf36      	itet	cc
 80067ae:	f1a2 0508 	subcc.w	r5, r2, #8
 80067b2:	2200      	movcs	r2, #0
 80067b4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80067b8:	3b0b      	subs	r3, #11
 80067ba:	d012      	beq.n	80067e2 <__b2d+0x86>
 80067bc:	f1c3 0720 	rsb	r7, r3, #32
 80067c0:	fa22 f107 	lsr.w	r1, r2, r7
 80067c4:	409c      	lsls	r4, r3
 80067c6:	430c      	orrs	r4, r1
 80067c8:	42b5      	cmp	r5, r6
 80067ca:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80067ce:	bf94      	ite	ls
 80067d0:	2400      	movls	r4, #0
 80067d2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80067d6:	409a      	lsls	r2, r3
 80067d8:	40fc      	lsrs	r4, r7
 80067da:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80067de:	4322      	orrs	r2, r4
 80067e0:	e7e1      	b.n	80067a6 <__b2d+0x4a>
 80067e2:	ea44 0107 	orr.w	r1, r4, r7
 80067e6:	e7de      	b.n	80067a6 <__b2d+0x4a>
 80067e8:	3ff00000 	.word	0x3ff00000

080067ec <__d2b>:
 80067ec:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80067f0:	2101      	movs	r1, #1
 80067f2:	4690      	mov	r8, r2
 80067f4:	4699      	mov	r9, r3
 80067f6:	9e08      	ldr	r6, [sp, #32]
 80067f8:	f7ff fc24 	bl	8006044 <_Balloc>
 80067fc:	4604      	mov	r4, r0
 80067fe:	b930      	cbnz	r0, 800680e <__d2b+0x22>
 8006800:	4602      	mov	r2, r0
 8006802:	f240 310f 	movw	r1, #783	@ 0x30f
 8006806:	4b23      	ldr	r3, [pc, #140]	@ (8006894 <__d2b+0xa8>)
 8006808:	4823      	ldr	r0, [pc, #140]	@ (8006898 <__d2b+0xac>)
 800680a:	f001 fb5b 	bl	8007ec4 <__assert_func>
 800680e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006812:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006816:	b10d      	cbz	r5, 800681c <__d2b+0x30>
 8006818:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	f1b8 0300 	subs.w	r3, r8, #0
 8006822:	d024      	beq.n	800686e <__d2b+0x82>
 8006824:	4668      	mov	r0, sp
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	f7ff fd1d 	bl	8006266 <__lo0bits>
 800682c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006830:	b1d8      	cbz	r0, 800686a <__d2b+0x7e>
 8006832:	f1c0 0320 	rsb	r3, r0, #32
 8006836:	fa02 f303 	lsl.w	r3, r2, r3
 800683a:	430b      	orrs	r3, r1
 800683c:	40c2      	lsrs	r2, r0
 800683e:	6163      	str	r3, [r4, #20]
 8006840:	9201      	str	r2, [sp, #4]
 8006842:	9b01      	ldr	r3, [sp, #4]
 8006844:	2b00      	cmp	r3, #0
 8006846:	bf0c      	ite	eq
 8006848:	2201      	moveq	r2, #1
 800684a:	2202      	movne	r2, #2
 800684c:	61a3      	str	r3, [r4, #24]
 800684e:	6122      	str	r2, [r4, #16]
 8006850:	b1ad      	cbz	r5, 800687e <__d2b+0x92>
 8006852:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006856:	4405      	add	r5, r0
 8006858:	6035      	str	r5, [r6, #0]
 800685a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800685e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006860:	6018      	str	r0, [r3, #0]
 8006862:	4620      	mov	r0, r4
 8006864:	b002      	add	sp, #8
 8006866:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800686a:	6161      	str	r1, [r4, #20]
 800686c:	e7e9      	b.n	8006842 <__d2b+0x56>
 800686e:	a801      	add	r0, sp, #4
 8006870:	f7ff fcf9 	bl	8006266 <__lo0bits>
 8006874:	9b01      	ldr	r3, [sp, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	6163      	str	r3, [r4, #20]
 800687a:	3020      	adds	r0, #32
 800687c:	e7e7      	b.n	800684e <__d2b+0x62>
 800687e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006882:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006886:	6030      	str	r0, [r6, #0]
 8006888:	6918      	ldr	r0, [r3, #16]
 800688a:	f7ff fccd 	bl	8006228 <__hi0bits>
 800688e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006892:	e7e4      	b.n	800685e <__d2b+0x72>
 8006894:	0800890b 	.word	0x0800890b
 8006898:	0800891c 	.word	0x0800891c

0800689c <__ratio>:
 800689c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a0:	b085      	sub	sp, #20
 80068a2:	e9cd 1000 	strd	r1, r0, [sp]
 80068a6:	a902      	add	r1, sp, #8
 80068a8:	f7ff ff58 	bl	800675c <__b2d>
 80068ac:	468b      	mov	fp, r1
 80068ae:	4606      	mov	r6, r0
 80068b0:	460f      	mov	r7, r1
 80068b2:	9800      	ldr	r0, [sp, #0]
 80068b4:	a903      	add	r1, sp, #12
 80068b6:	f7ff ff51 	bl	800675c <__b2d>
 80068ba:	460d      	mov	r5, r1
 80068bc:	9b01      	ldr	r3, [sp, #4]
 80068be:	4689      	mov	r9, r1
 80068c0:	6919      	ldr	r1, [r3, #16]
 80068c2:	9b00      	ldr	r3, [sp, #0]
 80068c4:	4604      	mov	r4, r0
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	4630      	mov	r0, r6
 80068ca:	1ac9      	subs	r1, r1, r3
 80068cc:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80068d0:	1a9b      	subs	r3, r3, r2
 80068d2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	bfcd      	iteet	gt
 80068da:	463a      	movgt	r2, r7
 80068dc:	462a      	movle	r2, r5
 80068de:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80068e2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80068e6:	bfd8      	it	le
 80068e8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80068ec:	464b      	mov	r3, r9
 80068ee:	4622      	mov	r2, r4
 80068f0:	4659      	mov	r1, fp
 80068f2:	f7f9 ff1b 	bl	800072c <__aeabi_ddiv>
 80068f6:	b005      	add	sp, #20
 80068f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068fc <__copybits>:
 80068fc:	3901      	subs	r1, #1
 80068fe:	b570      	push	{r4, r5, r6, lr}
 8006900:	1149      	asrs	r1, r1, #5
 8006902:	6914      	ldr	r4, [r2, #16]
 8006904:	3101      	adds	r1, #1
 8006906:	f102 0314 	add.w	r3, r2, #20
 800690a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800690e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006912:	1f05      	subs	r5, r0, #4
 8006914:	42a3      	cmp	r3, r4
 8006916:	d30c      	bcc.n	8006932 <__copybits+0x36>
 8006918:	1aa3      	subs	r3, r4, r2
 800691a:	3b11      	subs	r3, #17
 800691c:	f023 0303 	bic.w	r3, r3, #3
 8006920:	3211      	adds	r2, #17
 8006922:	42a2      	cmp	r2, r4
 8006924:	bf88      	it	hi
 8006926:	2300      	movhi	r3, #0
 8006928:	4418      	add	r0, r3
 800692a:	2300      	movs	r3, #0
 800692c:	4288      	cmp	r0, r1
 800692e:	d305      	bcc.n	800693c <__copybits+0x40>
 8006930:	bd70      	pop	{r4, r5, r6, pc}
 8006932:	f853 6b04 	ldr.w	r6, [r3], #4
 8006936:	f845 6f04 	str.w	r6, [r5, #4]!
 800693a:	e7eb      	b.n	8006914 <__copybits+0x18>
 800693c:	f840 3b04 	str.w	r3, [r0], #4
 8006940:	e7f4      	b.n	800692c <__copybits+0x30>

08006942 <__any_on>:
 8006942:	f100 0214 	add.w	r2, r0, #20
 8006946:	6900      	ldr	r0, [r0, #16]
 8006948:	114b      	asrs	r3, r1, #5
 800694a:	4298      	cmp	r0, r3
 800694c:	b510      	push	{r4, lr}
 800694e:	db11      	blt.n	8006974 <__any_on+0x32>
 8006950:	dd0a      	ble.n	8006968 <__any_on+0x26>
 8006952:	f011 011f 	ands.w	r1, r1, #31
 8006956:	d007      	beq.n	8006968 <__any_on+0x26>
 8006958:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800695c:	fa24 f001 	lsr.w	r0, r4, r1
 8006960:	fa00 f101 	lsl.w	r1, r0, r1
 8006964:	428c      	cmp	r4, r1
 8006966:	d10b      	bne.n	8006980 <__any_on+0x3e>
 8006968:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800696c:	4293      	cmp	r3, r2
 800696e:	d803      	bhi.n	8006978 <__any_on+0x36>
 8006970:	2000      	movs	r0, #0
 8006972:	bd10      	pop	{r4, pc}
 8006974:	4603      	mov	r3, r0
 8006976:	e7f7      	b.n	8006968 <__any_on+0x26>
 8006978:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800697c:	2900      	cmp	r1, #0
 800697e:	d0f5      	beq.n	800696c <__any_on+0x2a>
 8006980:	2001      	movs	r0, #1
 8006982:	e7f6      	b.n	8006972 <__any_on+0x30>

08006984 <sulp>:
 8006984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006988:	460f      	mov	r7, r1
 800698a:	4690      	mov	r8, r2
 800698c:	f7ff fec6 	bl	800671c <__ulp>
 8006990:	4604      	mov	r4, r0
 8006992:	460d      	mov	r5, r1
 8006994:	f1b8 0f00 	cmp.w	r8, #0
 8006998:	d011      	beq.n	80069be <sulp+0x3a>
 800699a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800699e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	dd0b      	ble.n	80069be <sulp+0x3a>
 80069a6:	2400      	movs	r4, #0
 80069a8:	051b      	lsls	r3, r3, #20
 80069aa:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80069ae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80069b2:	4622      	mov	r2, r4
 80069b4:	462b      	mov	r3, r5
 80069b6:	f7f9 fd8f 	bl	80004d8 <__aeabi_dmul>
 80069ba:	4604      	mov	r4, r0
 80069bc:	460d      	mov	r5, r1
 80069be:	4620      	mov	r0, r4
 80069c0:	4629      	mov	r1, r5
 80069c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080069c8 <_strtod_l>:
 80069c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069cc:	b09f      	sub	sp, #124	@ 0x7c
 80069ce:	9217      	str	r2, [sp, #92]	@ 0x5c
 80069d0:	2200      	movs	r2, #0
 80069d2:	460c      	mov	r4, r1
 80069d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80069d6:	f04f 0a00 	mov.w	sl, #0
 80069da:	f04f 0b00 	mov.w	fp, #0
 80069de:	460a      	mov	r2, r1
 80069e0:	9005      	str	r0, [sp, #20]
 80069e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80069e4:	7811      	ldrb	r1, [r2, #0]
 80069e6:	292b      	cmp	r1, #43	@ 0x2b
 80069e8:	d048      	beq.n	8006a7c <_strtod_l+0xb4>
 80069ea:	d836      	bhi.n	8006a5a <_strtod_l+0x92>
 80069ec:	290d      	cmp	r1, #13
 80069ee:	d830      	bhi.n	8006a52 <_strtod_l+0x8a>
 80069f0:	2908      	cmp	r1, #8
 80069f2:	d830      	bhi.n	8006a56 <_strtod_l+0x8e>
 80069f4:	2900      	cmp	r1, #0
 80069f6:	d039      	beq.n	8006a6c <_strtod_l+0xa4>
 80069f8:	2200      	movs	r2, #0
 80069fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80069fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80069fe:	782a      	ldrb	r2, [r5, #0]
 8006a00:	2a30      	cmp	r2, #48	@ 0x30
 8006a02:	f040 80b0 	bne.w	8006b66 <_strtod_l+0x19e>
 8006a06:	786a      	ldrb	r2, [r5, #1]
 8006a08:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a0c:	2a58      	cmp	r2, #88	@ 0x58
 8006a0e:	d16c      	bne.n	8006aea <_strtod_l+0x122>
 8006a10:	9302      	str	r3, [sp, #8]
 8006a12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a14:	4a8f      	ldr	r2, [pc, #572]	@ (8006c54 <_strtod_l+0x28c>)
 8006a16:	9301      	str	r3, [sp, #4]
 8006a18:	ab1a      	add	r3, sp, #104	@ 0x68
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	9805      	ldr	r0, [sp, #20]
 8006a1e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006a20:	a919      	add	r1, sp, #100	@ 0x64
 8006a22:	f001 fae9 	bl	8007ff8 <__gethex>
 8006a26:	f010 060f 	ands.w	r6, r0, #15
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	d005      	beq.n	8006a3a <_strtod_l+0x72>
 8006a2e:	2e06      	cmp	r6, #6
 8006a30:	d126      	bne.n	8006a80 <_strtod_l+0xb8>
 8006a32:	2300      	movs	r3, #0
 8006a34:	3501      	adds	r5, #1
 8006a36:	9519      	str	r5, [sp, #100]	@ 0x64
 8006a38:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f040 8582 	bne.w	8007546 <_strtod_l+0xb7e>
 8006a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a44:	b1bb      	cbz	r3, 8006a76 <_strtod_l+0xae>
 8006a46:	4650      	mov	r0, sl
 8006a48:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006a4c:	b01f      	add	sp, #124	@ 0x7c
 8006a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a52:	2920      	cmp	r1, #32
 8006a54:	d1d0      	bne.n	80069f8 <_strtod_l+0x30>
 8006a56:	3201      	adds	r2, #1
 8006a58:	e7c3      	b.n	80069e2 <_strtod_l+0x1a>
 8006a5a:	292d      	cmp	r1, #45	@ 0x2d
 8006a5c:	d1cc      	bne.n	80069f8 <_strtod_l+0x30>
 8006a5e:	2101      	movs	r1, #1
 8006a60:	910e      	str	r1, [sp, #56]	@ 0x38
 8006a62:	1c51      	adds	r1, r2, #1
 8006a64:	9119      	str	r1, [sp, #100]	@ 0x64
 8006a66:	7852      	ldrb	r2, [r2, #1]
 8006a68:	2a00      	cmp	r2, #0
 8006a6a:	d1c7      	bne.n	80069fc <_strtod_l+0x34>
 8006a6c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a6e:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f040 8566 	bne.w	8007542 <_strtod_l+0xb7a>
 8006a76:	4650      	mov	r0, sl
 8006a78:	4659      	mov	r1, fp
 8006a7a:	e7e7      	b.n	8006a4c <_strtod_l+0x84>
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	e7ef      	b.n	8006a60 <_strtod_l+0x98>
 8006a80:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006a82:	b13a      	cbz	r2, 8006a94 <_strtod_l+0xcc>
 8006a84:	2135      	movs	r1, #53	@ 0x35
 8006a86:	a81c      	add	r0, sp, #112	@ 0x70
 8006a88:	f7ff ff38 	bl	80068fc <__copybits>
 8006a8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a8e:	9805      	ldr	r0, [sp, #20]
 8006a90:	f7ff fb18 	bl	80060c4 <_Bfree>
 8006a94:	3e01      	subs	r6, #1
 8006a96:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006a98:	2e04      	cmp	r6, #4
 8006a9a:	d806      	bhi.n	8006aaa <_strtod_l+0xe2>
 8006a9c:	e8df f006 	tbb	[pc, r6]
 8006aa0:	201d0314 	.word	0x201d0314
 8006aa4:	14          	.byte	0x14
 8006aa5:	00          	.byte	0x00
 8006aa6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006aaa:	05e1      	lsls	r1, r4, #23
 8006aac:	bf48      	it	mi
 8006aae:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006ab2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006ab6:	0d1b      	lsrs	r3, r3, #20
 8006ab8:	051b      	lsls	r3, r3, #20
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d1bd      	bne.n	8006a3a <_strtod_l+0x72>
 8006abe:	f7fe fb25 	bl	800510c <__errno>
 8006ac2:	2322      	movs	r3, #34	@ 0x22
 8006ac4:	6003      	str	r3, [r0, #0]
 8006ac6:	e7b8      	b.n	8006a3a <_strtod_l+0x72>
 8006ac8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006acc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006ad0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ad4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006ad8:	e7e7      	b.n	8006aaa <_strtod_l+0xe2>
 8006ada:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006c58 <_strtod_l+0x290>
 8006ade:	e7e4      	b.n	8006aaa <_strtod_l+0xe2>
 8006ae0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006ae4:	f04f 3aff 	mov.w	sl, #4294967295
 8006ae8:	e7df      	b.n	8006aaa <_strtod_l+0xe2>
 8006aea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	9219      	str	r2, [sp, #100]	@ 0x64
 8006af0:	785b      	ldrb	r3, [r3, #1]
 8006af2:	2b30      	cmp	r3, #48	@ 0x30
 8006af4:	d0f9      	beq.n	8006aea <_strtod_l+0x122>
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d09f      	beq.n	8006a3a <_strtod_l+0x72>
 8006afa:	2301      	movs	r3, #1
 8006afc:	2700      	movs	r7, #0
 8006afe:	220a      	movs	r2, #10
 8006b00:	46b9      	mov	r9, r7
 8006b02:	9308      	str	r3, [sp, #32]
 8006b04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b06:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006b08:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b0a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006b0c:	7805      	ldrb	r5, [r0, #0]
 8006b0e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006b12:	b2d9      	uxtb	r1, r3
 8006b14:	2909      	cmp	r1, #9
 8006b16:	d928      	bls.n	8006b6a <_strtod_l+0x1a2>
 8006b18:	2201      	movs	r2, #1
 8006b1a:	4950      	ldr	r1, [pc, #320]	@ (8006c5c <_strtod_l+0x294>)
 8006b1c:	f001 f99c 	bl	8007e58 <strncmp>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	d032      	beq.n	8006b8a <_strtod_l+0x1c2>
 8006b24:	2000      	movs	r0, #0
 8006b26:	462a      	mov	r2, r5
 8006b28:	4603      	mov	r3, r0
 8006b2a:	464d      	mov	r5, r9
 8006b2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b2e:	2a65      	cmp	r2, #101	@ 0x65
 8006b30:	d001      	beq.n	8006b36 <_strtod_l+0x16e>
 8006b32:	2a45      	cmp	r2, #69	@ 0x45
 8006b34:	d114      	bne.n	8006b60 <_strtod_l+0x198>
 8006b36:	b91d      	cbnz	r5, 8006b40 <_strtod_l+0x178>
 8006b38:	9a08      	ldr	r2, [sp, #32]
 8006b3a:	4302      	orrs	r2, r0
 8006b3c:	d096      	beq.n	8006a6c <_strtod_l+0xa4>
 8006b3e:	2500      	movs	r5, #0
 8006b40:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006b42:	1c62      	adds	r2, r4, #1
 8006b44:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b46:	7862      	ldrb	r2, [r4, #1]
 8006b48:	2a2b      	cmp	r2, #43	@ 0x2b
 8006b4a:	d07a      	beq.n	8006c42 <_strtod_l+0x27a>
 8006b4c:	2a2d      	cmp	r2, #45	@ 0x2d
 8006b4e:	d07e      	beq.n	8006c4e <_strtod_l+0x286>
 8006b50:	f04f 0c00 	mov.w	ip, #0
 8006b54:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006b58:	2909      	cmp	r1, #9
 8006b5a:	f240 8085 	bls.w	8006c68 <_strtod_l+0x2a0>
 8006b5e:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b60:	f04f 0800 	mov.w	r8, #0
 8006b64:	e0a5      	b.n	8006cb2 <_strtod_l+0x2ea>
 8006b66:	2300      	movs	r3, #0
 8006b68:	e7c8      	b.n	8006afc <_strtod_l+0x134>
 8006b6a:	f1b9 0f08 	cmp.w	r9, #8
 8006b6e:	bfd8      	it	le
 8006b70:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006b72:	f100 0001 	add.w	r0, r0, #1
 8006b76:	bfd6      	itet	le
 8006b78:	fb02 3301 	mlale	r3, r2, r1, r3
 8006b7c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006b80:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006b82:	f109 0901 	add.w	r9, r9, #1
 8006b86:	9019      	str	r0, [sp, #100]	@ 0x64
 8006b88:	e7bf      	b.n	8006b0a <_strtod_l+0x142>
 8006b8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b8c:	1c5a      	adds	r2, r3, #1
 8006b8e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b90:	785a      	ldrb	r2, [r3, #1]
 8006b92:	f1b9 0f00 	cmp.w	r9, #0
 8006b96:	d03b      	beq.n	8006c10 <_strtod_l+0x248>
 8006b98:	464d      	mov	r5, r9
 8006b9a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b9c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006ba0:	2b09      	cmp	r3, #9
 8006ba2:	d912      	bls.n	8006bca <_strtod_l+0x202>
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e7c2      	b.n	8006b2e <_strtod_l+0x166>
 8006ba8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006baa:	3001      	adds	r0, #1
 8006bac:	1c5a      	adds	r2, r3, #1
 8006bae:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bb0:	785a      	ldrb	r2, [r3, #1]
 8006bb2:	2a30      	cmp	r2, #48	@ 0x30
 8006bb4:	d0f8      	beq.n	8006ba8 <_strtod_l+0x1e0>
 8006bb6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006bba:	2b08      	cmp	r3, #8
 8006bbc:	f200 84c8 	bhi.w	8007550 <_strtod_l+0xb88>
 8006bc0:	900a      	str	r0, [sp, #40]	@ 0x28
 8006bc2:	2000      	movs	r0, #0
 8006bc4:	4605      	mov	r5, r0
 8006bc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bc8:	930c      	str	r3, [sp, #48]	@ 0x30
 8006bca:	3a30      	subs	r2, #48	@ 0x30
 8006bcc:	f100 0301 	add.w	r3, r0, #1
 8006bd0:	d018      	beq.n	8006c04 <_strtod_l+0x23c>
 8006bd2:	462e      	mov	r6, r5
 8006bd4:	f04f 0e0a 	mov.w	lr, #10
 8006bd8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bda:	4419      	add	r1, r3
 8006bdc:	910a      	str	r1, [sp, #40]	@ 0x28
 8006bde:	1c71      	adds	r1, r6, #1
 8006be0:	eba1 0c05 	sub.w	ip, r1, r5
 8006be4:	4563      	cmp	r3, ip
 8006be6:	dc15      	bgt.n	8006c14 <_strtod_l+0x24c>
 8006be8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006bec:	182b      	adds	r3, r5, r0
 8006bee:	2b08      	cmp	r3, #8
 8006bf0:	f105 0501 	add.w	r5, r5, #1
 8006bf4:	4405      	add	r5, r0
 8006bf6:	dc1a      	bgt.n	8006c2e <_strtod_l+0x266>
 8006bf8:	230a      	movs	r3, #10
 8006bfa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006bfc:	fb03 2301 	mla	r3, r3, r1, r2
 8006c00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c02:	2300      	movs	r3, #0
 8006c04:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c06:	4618      	mov	r0, r3
 8006c08:	1c51      	adds	r1, r2, #1
 8006c0a:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c0c:	7852      	ldrb	r2, [r2, #1]
 8006c0e:	e7c5      	b.n	8006b9c <_strtod_l+0x1d4>
 8006c10:	4648      	mov	r0, r9
 8006c12:	e7ce      	b.n	8006bb2 <_strtod_l+0x1ea>
 8006c14:	2e08      	cmp	r6, #8
 8006c16:	dc05      	bgt.n	8006c24 <_strtod_l+0x25c>
 8006c18:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006c1a:	fb0e f606 	mul.w	r6, lr, r6
 8006c1e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006c20:	460e      	mov	r6, r1
 8006c22:	e7dc      	b.n	8006bde <_strtod_l+0x216>
 8006c24:	2910      	cmp	r1, #16
 8006c26:	bfd8      	it	le
 8006c28:	fb0e f707 	mulle.w	r7, lr, r7
 8006c2c:	e7f8      	b.n	8006c20 <_strtod_l+0x258>
 8006c2e:	2b0f      	cmp	r3, #15
 8006c30:	bfdc      	itt	le
 8006c32:	230a      	movle	r3, #10
 8006c34:	fb03 2707 	mlale	r7, r3, r7, r2
 8006c38:	e7e3      	b.n	8006c02 <_strtod_l+0x23a>
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e77a      	b.n	8006b38 <_strtod_l+0x170>
 8006c42:	f04f 0c00 	mov.w	ip, #0
 8006c46:	1ca2      	adds	r2, r4, #2
 8006c48:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c4a:	78a2      	ldrb	r2, [r4, #2]
 8006c4c:	e782      	b.n	8006b54 <_strtod_l+0x18c>
 8006c4e:	f04f 0c01 	mov.w	ip, #1
 8006c52:	e7f8      	b.n	8006c46 <_strtod_l+0x27e>
 8006c54:	08008b3c 	.word	0x08008b3c
 8006c58:	7ff00000 	.word	0x7ff00000
 8006c5c:	08008975 	.word	0x08008975
 8006c60:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c62:	1c51      	adds	r1, r2, #1
 8006c64:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c66:	7852      	ldrb	r2, [r2, #1]
 8006c68:	2a30      	cmp	r2, #48	@ 0x30
 8006c6a:	d0f9      	beq.n	8006c60 <_strtod_l+0x298>
 8006c6c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006c70:	2908      	cmp	r1, #8
 8006c72:	f63f af75 	bhi.w	8006b60 <_strtod_l+0x198>
 8006c76:	f04f 080a 	mov.w	r8, #10
 8006c7a:	3a30      	subs	r2, #48	@ 0x30
 8006c7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c80:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006c82:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c84:	1c56      	adds	r6, r2, #1
 8006c86:	9619      	str	r6, [sp, #100]	@ 0x64
 8006c88:	7852      	ldrb	r2, [r2, #1]
 8006c8a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006c8e:	f1be 0f09 	cmp.w	lr, #9
 8006c92:	d939      	bls.n	8006d08 <_strtod_l+0x340>
 8006c94:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006c96:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006c9a:	1a76      	subs	r6, r6, r1
 8006c9c:	2e08      	cmp	r6, #8
 8006c9e:	dc03      	bgt.n	8006ca8 <_strtod_l+0x2e0>
 8006ca0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ca2:	4588      	cmp	r8, r1
 8006ca4:	bfa8      	it	ge
 8006ca6:	4688      	movge	r8, r1
 8006ca8:	f1bc 0f00 	cmp.w	ip, #0
 8006cac:	d001      	beq.n	8006cb2 <_strtod_l+0x2ea>
 8006cae:	f1c8 0800 	rsb	r8, r8, #0
 8006cb2:	2d00      	cmp	r5, #0
 8006cb4:	d14e      	bne.n	8006d54 <_strtod_l+0x38c>
 8006cb6:	9908      	ldr	r1, [sp, #32]
 8006cb8:	4308      	orrs	r0, r1
 8006cba:	f47f aebe 	bne.w	8006a3a <_strtod_l+0x72>
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f47f aed4 	bne.w	8006a6c <_strtod_l+0xa4>
 8006cc4:	2a69      	cmp	r2, #105	@ 0x69
 8006cc6:	d028      	beq.n	8006d1a <_strtod_l+0x352>
 8006cc8:	dc25      	bgt.n	8006d16 <_strtod_l+0x34e>
 8006cca:	2a49      	cmp	r2, #73	@ 0x49
 8006ccc:	d025      	beq.n	8006d1a <_strtod_l+0x352>
 8006cce:	2a4e      	cmp	r2, #78	@ 0x4e
 8006cd0:	f47f aecc 	bne.w	8006a6c <_strtod_l+0xa4>
 8006cd4:	4999      	ldr	r1, [pc, #612]	@ (8006f3c <_strtod_l+0x574>)
 8006cd6:	a819      	add	r0, sp, #100	@ 0x64
 8006cd8:	f001 fbb0 	bl	800843c <__match>
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	f43f aec5 	beq.w	8006a6c <_strtod_l+0xa4>
 8006ce2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	2b28      	cmp	r3, #40	@ 0x28
 8006ce8:	d12e      	bne.n	8006d48 <_strtod_l+0x380>
 8006cea:	4995      	ldr	r1, [pc, #596]	@ (8006f40 <_strtod_l+0x578>)
 8006cec:	aa1c      	add	r2, sp, #112	@ 0x70
 8006cee:	a819      	add	r0, sp, #100	@ 0x64
 8006cf0:	f001 fbb8 	bl	8008464 <__hexnan>
 8006cf4:	2805      	cmp	r0, #5
 8006cf6:	d127      	bne.n	8006d48 <_strtod_l+0x380>
 8006cf8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006cfa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006cfe:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006d02:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006d06:	e698      	b.n	8006a3a <_strtod_l+0x72>
 8006d08:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d0a:	fb08 2101 	mla	r1, r8, r1, r2
 8006d0e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006d12:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d14:	e7b5      	b.n	8006c82 <_strtod_l+0x2ba>
 8006d16:	2a6e      	cmp	r2, #110	@ 0x6e
 8006d18:	e7da      	b.n	8006cd0 <_strtod_l+0x308>
 8006d1a:	498a      	ldr	r1, [pc, #552]	@ (8006f44 <_strtod_l+0x57c>)
 8006d1c:	a819      	add	r0, sp, #100	@ 0x64
 8006d1e:	f001 fb8d 	bl	800843c <__match>
 8006d22:	2800      	cmp	r0, #0
 8006d24:	f43f aea2 	beq.w	8006a6c <_strtod_l+0xa4>
 8006d28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d2a:	4987      	ldr	r1, [pc, #540]	@ (8006f48 <_strtod_l+0x580>)
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	a819      	add	r0, sp, #100	@ 0x64
 8006d30:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d32:	f001 fb83 	bl	800843c <__match>
 8006d36:	b910      	cbnz	r0, 8006d3e <_strtod_l+0x376>
 8006d38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d3e:	f04f 0a00 	mov.w	sl, #0
 8006d42:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8006f4c <_strtod_l+0x584>
 8006d46:	e678      	b.n	8006a3a <_strtod_l+0x72>
 8006d48:	4881      	ldr	r0, [pc, #516]	@ (8006f50 <_strtod_l+0x588>)
 8006d4a:	f001 f8b5 	bl	8007eb8 <nan>
 8006d4e:	4682      	mov	sl, r0
 8006d50:	468b      	mov	fp, r1
 8006d52:	e672      	b.n	8006a3a <_strtod_l+0x72>
 8006d54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d56:	f1b9 0f00 	cmp.w	r9, #0
 8006d5a:	bf08      	it	eq
 8006d5c:	46a9      	moveq	r9, r5
 8006d5e:	eba8 0303 	sub.w	r3, r8, r3
 8006d62:	2d10      	cmp	r5, #16
 8006d64:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006d66:	462c      	mov	r4, r5
 8006d68:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d6a:	bfa8      	it	ge
 8006d6c:	2410      	movge	r4, #16
 8006d6e:	f7f9 fb39 	bl	80003e4 <__aeabi_ui2d>
 8006d72:	2d09      	cmp	r5, #9
 8006d74:	4682      	mov	sl, r0
 8006d76:	468b      	mov	fp, r1
 8006d78:	dc11      	bgt.n	8006d9e <_strtod_l+0x3d6>
 8006d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	f43f ae5c 	beq.w	8006a3a <_strtod_l+0x72>
 8006d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d84:	dd76      	ble.n	8006e74 <_strtod_l+0x4ac>
 8006d86:	2b16      	cmp	r3, #22
 8006d88:	dc5d      	bgt.n	8006e46 <_strtod_l+0x47e>
 8006d8a:	4972      	ldr	r1, [pc, #456]	@ (8006f54 <_strtod_l+0x58c>)
 8006d8c:	4652      	mov	r2, sl
 8006d8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d92:	465b      	mov	r3, fp
 8006d94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d98:	f7f9 fb9e 	bl	80004d8 <__aeabi_dmul>
 8006d9c:	e7d7      	b.n	8006d4e <_strtod_l+0x386>
 8006d9e:	4b6d      	ldr	r3, [pc, #436]	@ (8006f54 <_strtod_l+0x58c>)
 8006da0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006da4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006da8:	f7f9 fb96 	bl	80004d8 <__aeabi_dmul>
 8006dac:	4682      	mov	sl, r0
 8006dae:	4638      	mov	r0, r7
 8006db0:	468b      	mov	fp, r1
 8006db2:	f7f9 fb17 	bl	80003e4 <__aeabi_ui2d>
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4650      	mov	r0, sl
 8006dbc:	4659      	mov	r1, fp
 8006dbe:	f7f9 f9d5 	bl	800016c <__adddf3>
 8006dc2:	2d0f      	cmp	r5, #15
 8006dc4:	4682      	mov	sl, r0
 8006dc6:	468b      	mov	fp, r1
 8006dc8:	ddd7      	ble.n	8006d7a <_strtod_l+0x3b2>
 8006dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dcc:	1b2c      	subs	r4, r5, r4
 8006dce:	441c      	add	r4, r3
 8006dd0:	2c00      	cmp	r4, #0
 8006dd2:	f340 8093 	ble.w	8006efc <_strtod_l+0x534>
 8006dd6:	f014 030f 	ands.w	r3, r4, #15
 8006dda:	d00a      	beq.n	8006df2 <_strtod_l+0x42a>
 8006ddc:	495d      	ldr	r1, [pc, #372]	@ (8006f54 <_strtod_l+0x58c>)
 8006dde:	4652      	mov	r2, sl
 8006de0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006de4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006de8:	465b      	mov	r3, fp
 8006dea:	f7f9 fb75 	bl	80004d8 <__aeabi_dmul>
 8006dee:	4682      	mov	sl, r0
 8006df0:	468b      	mov	fp, r1
 8006df2:	f034 040f 	bics.w	r4, r4, #15
 8006df6:	d073      	beq.n	8006ee0 <_strtod_l+0x518>
 8006df8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006dfc:	dd49      	ble.n	8006e92 <_strtod_l+0x4ca>
 8006dfe:	2400      	movs	r4, #0
 8006e00:	46a0      	mov	r8, r4
 8006e02:	46a1      	mov	r9, r4
 8006e04:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e06:	2322      	movs	r3, #34	@ 0x22
 8006e08:	f04f 0a00 	mov.w	sl, #0
 8006e0c:	9a05      	ldr	r2, [sp, #20]
 8006e0e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8006f4c <_strtod_l+0x584>
 8006e12:	6013      	str	r3, [r2, #0]
 8006e14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	f43f ae0f 	beq.w	8006a3a <_strtod_l+0x72>
 8006e1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e1e:	9805      	ldr	r0, [sp, #20]
 8006e20:	f7ff f950 	bl	80060c4 <_Bfree>
 8006e24:	4649      	mov	r1, r9
 8006e26:	9805      	ldr	r0, [sp, #20]
 8006e28:	f7ff f94c 	bl	80060c4 <_Bfree>
 8006e2c:	4641      	mov	r1, r8
 8006e2e:	9805      	ldr	r0, [sp, #20]
 8006e30:	f7ff f948 	bl	80060c4 <_Bfree>
 8006e34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e36:	9805      	ldr	r0, [sp, #20]
 8006e38:	f7ff f944 	bl	80060c4 <_Bfree>
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	9805      	ldr	r0, [sp, #20]
 8006e40:	f7ff f940 	bl	80060c4 <_Bfree>
 8006e44:	e5f9      	b.n	8006a3a <_strtod_l+0x72>
 8006e46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e48:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	dbbc      	blt.n	8006dca <_strtod_l+0x402>
 8006e50:	4c40      	ldr	r4, [pc, #256]	@ (8006f54 <_strtod_l+0x58c>)
 8006e52:	f1c5 050f 	rsb	r5, r5, #15
 8006e56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e5a:	4652      	mov	r2, sl
 8006e5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e60:	465b      	mov	r3, fp
 8006e62:	f7f9 fb39 	bl	80004d8 <__aeabi_dmul>
 8006e66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e68:	1b5d      	subs	r5, r3, r5
 8006e6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e72:	e791      	b.n	8006d98 <_strtod_l+0x3d0>
 8006e74:	3316      	adds	r3, #22
 8006e76:	dba8      	blt.n	8006dca <_strtod_l+0x402>
 8006e78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e7a:	4650      	mov	r0, sl
 8006e7c:	eba3 0808 	sub.w	r8, r3, r8
 8006e80:	4b34      	ldr	r3, [pc, #208]	@ (8006f54 <_strtod_l+0x58c>)
 8006e82:	4659      	mov	r1, fp
 8006e84:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006e88:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006e8c:	f7f9 fc4e 	bl	800072c <__aeabi_ddiv>
 8006e90:	e75d      	b.n	8006d4e <_strtod_l+0x386>
 8006e92:	2300      	movs	r3, #0
 8006e94:	4650      	mov	r0, sl
 8006e96:	4659      	mov	r1, fp
 8006e98:	461e      	mov	r6, r3
 8006e9a:	4f2f      	ldr	r7, [pc, #188]	@ (8006f58 <_strtod_l+0x590>)
 8006e9c:	1124      	asrs	r4, r4, #4
 8006e9e:	2c01      	cmp	r4, #1
 8006ea0:	dc21      	bgt.n	8006ee6 <_strtod_l+0x51e>
 8006ea2:	b10b      	cbz	r3, 8006ea8 <_strtod_l+0x4e0>
 8006ea4:	4682      	mov	sl, r0
 8006ea6:	468b      	mov	fp, r1
 8006ea8:	492b      	ldr	r1, [pc, #172]	@ (8006f58 <_strtod_l+0x590>)
 8006eaa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006eae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006eb2:	4652      	mov	r2, sl
 8006eb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eb8:	465b      	mov	r3, fp
 8006eba:	f7f9 fb0d 	bl	80004d8 <__aeabi_dmul>
 8006ebe:	4b23      	ldr	r3, [pc, #140]	@ (8006f4c <_strtod_l+0x584>)
 8006ec0:	460a      	mov	r2, r1
 8006ec2:	400b      	ands	r3, r1
 8006ec4:	4925      	ldr	r1, [pc, #148]	@ (8006f5c <_strtod_l+0x594>)
 8006ec6:	4682      	mov	sl, r0
 8006ec8:	428b      	cmp	r3, r1
 8006eca:	d898      	bhi.n	8006dfe <_strtod_l+0x436>
 8006ecc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006ed0:	428b      	cmp	r3, r1
 8006ed2:	bf86      	itte	hi
 8006ed4:	f04f 3aff 	movhi.w	sl, #4294967295
 8006ed8:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8006f60 <_strtod_l+0x598>
 8006edc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	9308      	str	r3, [sp, #32]
 8006ee4:	e076      	b.n	8006fd4 <_strtod_l+0x60c>
 8006ee6:	07e2      	lsls	r2, r4, #31
 8006ee8:	d504      	bpl.n	8006ef4 <_strtod_l+0x52c>
 8006eea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006eee:	f7f9 faf3 	bl	80004d8 <__aeabi_dmul>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	3601      	adds	r6, #1
 8006ef6:	1064      	asrs	r4, r4, #1
 8006ef8:	3708      	adds	r7, #8
 8006efa:	e7d0      	b.n	8006e9e <_strtod_l+0x4d6>
 8006efc:	d0f0      	beq.n	8006ee0 <_strtod_l+0x518>
 8006efe:	4264      	negs	r4, r4
 8006f00:	f014 020f 	ands.w	r2, r4, #15
 8006f04:	d00a      	beq.n	8006f1c <_strtod_l+0x554>
 8006f06:	4b13      	ldr	r3, [pc, #76]	@ (8006f54 <_strtod_l+0x58c>)
 8006f08:	4650      	mov	r0, sl
 8006f0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f0e:	4659      	mov	r1, fp
 8006f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f14:	f7f9 fc0a 	bl	800072c <__aeabi_ddiv>
 8006f18:	4682      	mov	sl, r0
 8006f1a:	468b      	mov	fp, r1
 8006f1c:	1124      	asrs	r4, r4, #4
 8006f1e:	d0df      	beq.n	8006ee0 <_strtod_l+0x518>
 8006f20:	2c1f      	cmp	r4, #31
 8006f22:	dd1f      	ble.n	8006f64 <_strtod_l+0x59c>
 8006f24:	2400      	movs	r4, #0
 8006f26:	46a0      	mov	r8, r4
 8006f28:	46a1      	mov	r9, r4
 8006f2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f2c:	2322      	movs	r3, #34	@ 0x22
 8006f2e:	9a05      	ldr	r2, [sp, #20]
 8006f30:	f04f 0a00 	mov.w	sl, #0
 8006f34:	f04f 0b00 	mov.w	fp, #0
 8006f38:	6013      	str	r3, [r2, #0]
 8006f3a:	e76b      	b.n	8006e14 <_strtod_l+0x44c>
 8006f3c:	08008863 	.word	0x08008863
 8006f40:	08008b28 	.word	0x08008b28
 8006f44:	0800885b 	.word	0x0800885b
 8006f48:	08008892 	.word	0x08008892
 8006f4c:	7ff00000 	.word	0x7ff00000
 8006f50:	080089cb 	.word	0x080089cb
 8006f54:	08008a60 	.word	0x08008a60
 8006f58:	08008a38 	.word	0x08008a38
 8006f5c:	7ca00000 	.word	0x7ca00000
 8006f60:	7fefffff 	.word	0x7fefffff
 8006f64:	f014 0310 	ands.w	r3, r4, #16
 8006f68:	bf18      	it	ne
 8006f6a:	236a      	movne	r3, #106	@ 0x6a
 8006f6c:	4650      	mov	r0, sl
 8006f6e:	9308      	str	r3, [sp, #32]
 8006f70:	4659      	mov	r1, fp
 8006f72:	2300      	movs	r3, #0
 8006f74:	4e77      	ldr	r6, [pc, #476]	@ (8007154 <_strtod_l+0x78c>)
 8006f76:	07e7      	lsls	r7, r4, #31
 8006f78:	d504      	bpl.n	8006f84 <_strtod_l+0x5bc>
 8006f7a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f7e:	f7f9 faab 	bl	80004d8 <__aeabi_dmul>
 8006f82:	2301      	movs	r3, #1
 8006f84:	1064      	asrs	r4, r4, #1
 8006f86:	f106 0608 	add.w	r6, r6, #8
 8006f8a:	d1f4      	bne.n	8006f76 <_strtod_l+0x5ae>
 8006f8c:	b10b      	cbz	r3, 8006f92 <_strtod_l+0x5ca>
 8006f8e:	4682      	mov	sl, r0
 8006f90:	468b      	mov	fp, r1
 8006f92:	9b08      	ldr	r3, [sp, #32]
 8006f94:	b1b3      	cbz	r3, 8006fc4 <_strtod_l+0x5fc>
 8006f96:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006f9a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	4659      	mov	r1, fp
 8006fa2:	dd0f      	ble.n	8006fc4 <_strtod_l+0x5fc>
 8006fa4:	2b1f      	cmp	r3, #31
 8006fa6:	dd58      	ble.n	800705a <_strtod_l+0x692>
 8006fa8:	2b34      	cmp	r3, #52	@ 0x34
 8006faa:	bfd8      	it	le
 8006fac:	f04f 33ff 	movle.w	r3, #4294967295
 8006fb0:	f04f 0a00 	mov.w	sl, #0
 8006fb4:	bfcf      	iteee	gt
 8006fb6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006fba:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006fbe:	4093      	lslle	r3, r2
 8006fc0:	ea03 0b01 	andle.w	fp, r3, r1
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	4650      	mov	r0, sl
 8006fca:	4659      	mov	r1, fp
 8006fcc:	f7f9 fcec 	bl	80009a8 <__aeabi_dcmpeq>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	d1a7      	bne.n	8006f24 <_strtod_l+0x55c>
 8006fd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fd6:	464a      	mov	r2, r9
 8006fd8:	9300      	str	r3, [sp, #0]
 8006fda:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006fdc:	462b      	mov	r3, r5
 8006fde:	9805      	ldr	r0, [sp, #20]
 8006fe0:	f7ff f8d8 	bl	8006194 <__s2b>
 8006fe4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	f43f af09 	beq.w	8006dfe <_strtod_l+0x436>
 8006fec:	2400      	movs	r4, #0
 8006fee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ff0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ff2:	2a00      	cmp	r2, #0
 8006ff4:	eba3 0308 	sub.w	r3, r3, r8
 8006ff8:	bfa8      	it	ge
 8006ffa:	2300      	movge	r3, #0
 8006ffc:	46a0      	mov	r8, r4
 8006ffe:	9312      	str	r3, [sp, #72]	@ 0x48
 8007000:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007004:	9316      	str	r3, [sp, #88]	@ 0x58
 8007006:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007008:	9805      	ldr	r0, [sp, #20]
 800700a:	6859      	ldr	r1, [r3, #4]
 800700c:	f7ff f81a 	bl	8006044 <_Balloc>
 8007010:	4681      	mov	r9, r0
 8007012:	2800      	cmp	r0, #0
 8007014:	f43f aef7 	beq.w	8006e06 <_strtod_l+0x43e>
 8007018:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800701a:	300c      	adds	r0, #12
 800701c:	691a      	ldr	r2, [r3, #16]
 800701e:	f103 010c 	add.w	r1, r3, #12
 8007022:	3202      	adds	r2, #2
 8007024:	0092      	lsls	r2, r2, #2
 8007026:	f000 ff39 	bl	8007e9c <memcpy>
 800702a:	ab1c      	add	r3, sp, #112	@ 0x70
 800702c:	9301      	str	r3, [sp, #4]
 800702e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007030:	9300      	str	r3, [sp, #0]
 8007032:	4652      	mov	r2, sl
 8007034:	465b      	mov	r3, fp
 8007036:	9805      	ldr	r0, [sp, #20]
 8007038:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800703c:	f7ff fbd6 	bl	80067ec <__d2b>
 8007040:	901a      	str	r0, [sp, #104]	@ 0x68
 8007042:	2800      	cmp	r0, #0
 8007044:	f43f aedf 	beq.w	8006e06 <_strtod_l+0x43e>
 8007048:	2101      	movs	r1, #1
 800704a:	9805      	ldr	r0, [sp, #20]
 800704c:	f7ff f938 	bl	80062c0 <__i2b>
 8007050:	4680      	mov	r8, r0
 8007052:	b948      	cbnz	r0, 8007068 <_strtod_l+0x6a0>
 8007054:	f04f 0800 	mov.w	r8, #0
 8007058:	e6d5      	b.n	8006e06 <_strtod_l+0x43e>
 800705a:	f04f 32ff 	mov.w	r2, #4294967295
 800705e:	fa02 f303 	lsl.w	r3, r2, r3
 8007062:	ea03 0a0a 	and.w	sl, r3, sl
 8007066:	e7ad      	b.n	8006fc4 <_strtod_l+0x5fc>
 8007068:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800706a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800706c:	2d00      	cmp	r5, #0
 800706e:	bfab      	itete	ge
 8007070:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007072:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007074:	18ef      	addge	r7, r5, r3
 8007076:	1b5e      	sublt	r6, r3, r5
 8007078:	9b08      	ldr	r3, [sp, #32]
 800707a:	bfa8      	it	ge
 800707c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800707e:	eba5 0503 	sub.w	r5, r5, r3
 8007082:	4415      	add	r5, r2
 8007084:	4b34      	ldr	r3, [pc, #208]	@ (8007158 <_strtod_l+0x790>)
 8007086:	f105 35ff 	add.w	r5, r5, #4294967295
 800708a:	bfb8      	it	lt
 800708c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800708e:	429d      	cmp	r5, r3
 8007090:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007094:	da50      	bge.n	8007138 <_strtod_l+0x770>
 8007096:	1b5b      	subs	r3, r3, r5
 8007098:	2b1f      	cmp	r3, #31
 800709a:	f04f 0101 	mov.w	r1, #1
 800709e:	eba2 0203 	sub.w	r2, r2, r3
 80070a2:	dc3d      	bgt.n	8007120 <_strtod_l+0x758>
 80070a4:	fa01 f303 	lsl.w	r3, r1, r3
 80070a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070aa:	2300      	movs	r3, #0
 80070ac:	9310      	str	r3, [sp, #64]	@ 0x40
 80070ae:	18bd      	adds	r5, r7, r2
 80070b0:	9b08      	ldr	r3, [sp, #32]
 80070b2:	42af      	cmp	r7, r5
 80070b4:	4416      	add	r6, r2
 80070b6:	441e      	add	r6, r3
 80070b8:	463b      	mov	r3, r7
 80070ba:	bfa8      	it	ge
 80070bc:	462b      	movge	r3, r5
 80070be:	42b3      	cmp	r3, r6
 80070c0:	bfa8      	it	ge
 80070c2:	4633      	movge	r3, r6
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	bfc2      	ittt	gt
 80070c8:	1aed      	subgt	r5, r5, r3
 80070ca:	1af6      	subgt	r6, r6, r3
 80070cc:	1aff      	subgt	r7, r7, r3
 80070ce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	dd16      	ble.n	8007102 <_strtod_l+0x73a>
 80070d4:	4641      	mov	r1, r8
 80070d6:	461a      	mov	r2, r3
 80070d8:	9805      	ldr	r0, [sp, #20]
 80070da:	f7ff f9a9 	bl	8006430 <__pow5mult>
 80070de:	4680      	mov	r8, r0
 80070e0:	2800      	cmp	r0, #0
 80070e2:	d0b7      	beq.n	8007054 <_strtod_l+0x68c>
 80070e4:	4601      	mov	r1, r0
 80070e6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80070e8:	9805      	ldr	r0, [sp, #20]
 80070ea:	f7ff f8ff 	bl	80062ec <__multiply>
 80070ee:	900a      	str	r0, [sp, #40]	@ 0x28
 80070f0:	2800      	cmp	r0, #0
 80070f2:	f43f ae88 	beq.w	8006e06 <_strtod_l+0x43e>
 80070f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070f8:	9805      	ldr	r0, [sp, #20]
 80070fa:	f7fe ffe3 	bl	80060c4 <_Bfree>
 80070fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007100:	931a      	str	r3, [sp, #104]	@ 0x68
 8007102:	2d00      	cmp	r5, #0
 8007104:	dc1d      	bgt.n	8007142 <_strtod_l+0x77a>
 8007106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007108:	2b00      	cmp	r3, #0
 800710a:	dd27      	ble.n	800715c <_strtod_l+0x794>
 800710c:	4649      	mov	r1, r9
 800710e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007110:	9805      	ldr	r0, [sp, #20]
 8007112:	f7ff f98d 	bl	8006430 <__pow5mult>
 8007116:	4681      	mov	r9, r0
 8007118:	bb00      	cbnz	r0, 800715c <_strtod_l+0x794>
 800711a:	f04f 0900 	mov.w	r9, #0
 800711e:	e672      	b.n	8006e06 <_strtod_l+0x43e>
 8007120:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007124:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007128:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800712c:	35e2      	adds	r5, #226	@ 0xe2
 800712e:	fa01 f305 	lsl.w	r3, r1, r5
 8007132:	9310      	str	r3, [sp, #64]	@ 0x40
 8007134:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007136:	e7ba      	b.n	80070ae <_strtod_l+0x6e6>
 8007138:	2300      	movs	r3, #0
 800713a:	9310      	str	r3, [sp, #64]	@ 0x40
 800713c:	2301      	movs	r3, #1
 800713e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007140:	e7b5      	b.n	80070ae <_strtod_l+0x6e6>
 8007142:	462a      	mov	r2, r5
 8007144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007146:	9805      	ldr	r0, [sp, #20]
 8007148:	f7ff f9cc 	bl	80064e4 <__lshift>
 800714c:	901a      	str	r0, [sp, #104]	@ 0x68
 800714e:	2800      	cmp	r0, #0
 8007150:	d1d9      	bne.n	8007106 <_strtod_l+0x73e>
 8007152:	e658      	b.n	8006e06 <_strtod_l+0x43e>
 8007154:	08008b50 	.word	0x08008b50
 8007158:	fffffc02 	.word	0xfffffc02
 800715c:	2e00      	cmp	r6, #0
 800715e:	dd07      	ble.n	8007170 <_strtod_l+0x7a8>
 8007160:	4649      	mov	r1, r9
 8007162:	4632      	mov	r2, r6
 8007164:	9805      	ldr	r0, [sp, #20]
 8007166:	f7ff f9bd 	bl	80064e4 <__lshift>
 800716a:	4681      	mov	r9, r0
 800716c:	2800      	cmp	r0, #0
 800716e:	d0d4      	beq.n	800711a <_strtod_l+0x752>
 8007170:	2f00      	cmp	r7, #0
 8007172:	dd08      	ble.n	8007186 <_strtod_l+0x7be>
 8007174:	4641      	mov	r1, r8
 8007176:	463a      	mov	r2, r7
 8007178:	9805      	ldr	r0, [sp, #20]
 800717a:	f7ff f9b3 	bl	80064e4 <__lshift>
 800717e:	4680      	mov	r8, r0
 8007180:	2800      	cmp	r0, #0
 8007182:	f43f ae40 	beq.w	8006e06 <_strtod_l+0x43e>
 8007186:	464a      	mov	r2, r9
 8007188:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800718a:	9805      	ldr	r0, [sp, #20]
 800718c:	f7ff fa32 	bl	80065f4 <__mdiff>
 8007190:	4604      	mov	r4, r0
 8007192:	2800      	cmp	r0, #0
 8007194:	f43f ae37 	beq.w	8006e06 <_strtod_l+0x43e>
 8007198:	68c3      	ldr	r3, [r0, #12]
 800719a:	4641      	mov	r1, r8
 800719c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800719e:	2300      	movs	r3, #0
 80071a0:	60c3      	str	r3, [r0, #12]
 80071a2:	f7ff fa0b 	bl	80065bc <__mcmp>
 80071a6:	2800      	cmp	r0, #0
 80071a8:	da3d      	bge.n	8007226 <_strtod_l+0x85e>
 80071aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071ac:	ea53 030a 	orrs.w	r3, r3, sl
 80071b0:	d163      	bne.n	800727a <_strtod_l+0x8b2>
 80071b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d15f      	bne.n	800727a <_strtod_l+0x8b2>
 80071ba:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071be:	0d1b      	lsrs	r3, r3, #20
 80071c0:	051b      	lsls	r3, r3, #20
 80071c2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80071c6:	d958      	bls.n	800727a <_strtod_l+0x8b2>
 80071c8:	6963      	ldr	r3, [r4, #20]
 80071ca:	b913      	cbnz	r3, 80071d2 <_strtod_l+0x80a>
 80071cc:	6923      	ldr	r3, [r4, #16]
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	dd53      	ble.n	800727a <_strtod_l+0x8b2>
 80071d2:	4621      	mov	r1, r4
 80071d4:	2201      	movs	r2, #1
 80071d6:	9805      	ldr	r0, [sp, #20]
 80071d8:	f7ff f984 	bl	80064e4 <__lshift>
 80071dc:	4641      	mov	r1, r8
 80071de:	4604      	mov	r4, r0
 80071e0:	f7ff f9ec 	bl	80065bc <__mcmp>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	dd48      	ble.n	800727a <_strtod_l+0x8b2>
 80071e8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071ec:	9a08      	ldr	r2, [sp, #32]
 80071ee:	0d1b      	lsrs	r3, r3, #20
 80071f0:	051b      	lsls	r3, r3, #20
 80071f2:	2a00      	cmp	r2, #0
 80071f4:	d062      	beq.n	80072bc <_strtod_l+0x8f4>
 80071f6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80071fa:	d85f      	bhi.n	80072bc <_strtod_l+0x8f4>
 80071fc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007200:	f67f ae94 	bls.w	8006f2c <_strtod_l+0x564>
 8007204:	4650      	mov	r0, sl
 8007206:	4659      	mov	r1, fp
 8007208:	4ba3      	ldr	r3, [pc, #652]	@ (8007498 <_strtod_l+0xad0>)
 800720a:	2200      	movs	r2, #0
 800720c:	f7f9 f964 	bl	80004d8 <__aeabi_dmul>
 8007210:	4ba2      	ldr	r3, [pc, #648]	@ (800749c <_strtod_l+0xad4>)
 8007212:	4682      	mov	sl, r0
 8007214:	400b      	ands	r3, r1
 8007216:	468b      	mov	fp, r1
 8007218:	2b00      	cmp	r3, #0
 800721a:	f47f adff 	bne.w	8006e1c <_strtod_l+0x454>
 800721e:	2322      	movs	r3, #34	@ 0x22
 8007220:	9a05      	ldr	r2, [sp, #20]
 8007222:	6013      	str	r3, [r2, #0]
 8007224:	e5fa      	b.n	8006e1c <_strtod_l+0x454>
 8007226:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800722a:	d165      	bne.n	80072f8 <_strtod_l+0x930>
 800722c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800722e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007232:	b35a      	cbz	r2, 800728c <_strtod_l+0x8c4>
 8007234:	4a9a      	ldr	r2, [pc, #616]	@ (80074a0 <_strtod_l+0xad8>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d12b      	bne.n	8007292 <_strtod_l+0x8ca>
 800723a:	9b08      	ldr	r3, [sp, #32]
 800723c:	4651      	mov	r1, sl
 800723e:	b303      	cbz	r3, 8007282 <_strtod_l+0x8ba>
 8007240:	465a      	mov	r2, fp
 8007242:	4b96      	ldr	r3, [pc, #600]	@ (800749c <_strtod_l+0xad4>)
 8007244:	4013      	ands	r3, r2
 8007246:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800724a:	f04f 32ff 	mov.w	r2, #4294967295
 800724e:	d81b      	bhi.n	8007288 <_strtod_l+0x8c0>
 8007250:	0d1b      	lsrs	r3, r3, #20
 8007252:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007256:	fa02 f303 	lsl.w	r3, r2, r3
 800725a:	4299      	cmp	r1, r3
 800725c:	d119      	bne.n	8007292 <_strtod_l+0x8ca>
 800725e:	4b91      	ldr	r3, [pc, #580]	@ (80074a4 <_strtod_l+0xadc>)
 8007260:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007262:	429a      	cmp	r2, r3
 8007264:	d102      	bne.n	800726c <_strtod_l+0x8a4>
 8007266:	3101      	adds	r1, #1
 8007268:	f43f adcd 	beq.w	8006e06 <_strtod_l+0x43e>
 800726c:	f04f 0a00 	mov.w	sl, #0
 8007270:	4b8a      	ldr	r3, [pc, #552]	@ (800749c <_strtod_l+0xad4>)
 8007272:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007274:	401a      	ands	r2, r3
 8007276:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800727a:	9b08      	ldr	r3, [sp, #32]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d1c1      	bne.n	8007204 <_strtod_l+0x83c>
 8007280:	e5cc      	b.n	8006e1c <_strtod_l+0x454>
 8007282:	f04f 33ff 	mov.w	r3, #4294967295
 8007286:	e7e8      	b.n	800725a <_strtod_l+0x892>
 8007288:	4613      	mov	r3, r2
 800728a:	e7e6      	b.n	800725a <_strtod_l+0x892>
 800728c:	ea53 030a 	orrs.w	r3, r3, sl
 8007290:	d0aa      	beq.n	80071e8 <_strtod_l+0x820>
 8007292:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007294:	b1db      	cbz	r3, 80072ce <_strtod_l+0x906>
 8007296:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007298:	4213      	tst	r3, r2
 800729a:	d0ee      	beq.n	800727a <_strtod_l+0x8b2>
 800729c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800729e:	4650      	mov	r0, sl
 80072a0:	4659      	mov	r1, fp
 80072a2:	9a08      	ldr	r2, [sp, #32]
 80072a4:	b1bb      	cbz	r3, 80072d6 <_strtod_l+0x90e>
 80072a6:	f7ff fb6d 	bl	8006984 <sulp>
 80072aa:	4602      	mov	r2, r0
 80072ac:	460b      	mov	r3, r1
 80072ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072b2:	f7f8 ff5b 	bl	800016c <__adddf3>
 80072b6:	4682      	mov	sl, r0
 80072b8:	468b      	mov	fp, r1
 80072ba:	e7de      	b.n	800727a <_strtod_l+0x8b2>
 80072bc:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80072c0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80072c4:	f04f 3aff 	mov.w	sl, #4294967295
 80072c8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80072cc:	e7d5      	b.n	800727a <_strtod_l+0x8b2>
 80072ce:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072d0:	ea13 0f0a 	tst.w	r3, sl
 80072d4:	e7e1      	b.n	800729a <_strtod_l+0x8d2>
 80072d6:	f7ff fb55 	bl	8006984 <sulp>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072e2:	f7f8 ff41 	bl	8000168 <__aeabi_dsub>
 80072e6:	2200      	movs	r2, #0
 80072e8:	2300      	movs	r3, #0
 80072ea:	4682      	mov	sl, r0
 80072ec:	468b      	mov	fp, r1
 80072ee:	f7f9 fb5b 	bl	80009a8 <__aeabi_dcmpeq>
 80072f2:	2800      	cmp	r0, #0
 80072f4:	d0c1      	beq.n	800727a <_strtod_l+0x8b2>
 80072f6:	e619      	b.n	8006f2c <_strtod_l+0x564>
 80072f8:	4641      	mov	r1, r8
 80072fa:	4620      	mov	r0, r4
 80072fc:	f7ff face 	bl	800689c <__ratio>
 8007300:	2200      	movs	r2, #0
 8007302:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007306:	4606      	mov	r6, r0
 8007308:	460f      	mov	r7, r1
 800730a:	f7f9 fb61 	bl	80009d0 <__aeabi_dcmple>
 800730e:	2800      	cmp	r0, #0
 8007310:	d06d      	beq.n	80073ee <_strtod_l+0xa26>
 8007312:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007314:	2b00      	cmp	r3, #0
 8007316:	d178      	bne.n	800740a <_strtod_l+0xa42>
 8007318:	f1ba 0f00 	cmp.w	sl, #0
 800731c:	d156      	bne.n	80073cc <_strtod_l+0xa04>
 800731e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007320:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007324:	2b00      	cmp	r3, #0
 8007326:	d158      	bne.n	80073da <_strtod_l+0xa12>
 8007328:	2200      	movs	r2, #0
 800732a:	4630      	mov	r0, r6
 800732c:	4639      	mov	r1, r7
 800732e:	4b5e      	ldr	r3, [pc, #376]	@ (80074a8 <_strtod_l+0xae0>)
 8007330:	f7f9 fb44 	bl	80009bc <__aeabi_dcmplt>
 8007334:	2800      	cmp	r0, #0
 8007336:	d157      	bne.n	80073e8 <_strtod_l+0xa20>
 8007338:	4630      	mov	r0, r6
 800733a:	4639      	mov	r1, r7
 800733c:	2200      	movs	r2, #0
 800733e:	4b5b      	ldr	r3, [pc, #364]	@ (80074ac <_strtod_l+0xae4>)
 8007340:	f7f9 f8ca 	bl	80004d8 <__aeabi_dmul>
 8007344:	4606      	mov	r6, r0
 8007346:	460f      	mov	r7, r1
 8007348:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800734c:	9606      	str	r6, [sp, #24]
 800734e:	9307      	str	r3, [sp, #28]
 8007350:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007354:	4d51      	ldr	r5, [pc, #324]	@ (800749c <_strtod_l+0xad4>)
 8007356:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800735a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800735c:	401d      	ands	r5, r3
 800735e:	4b54      	ldr	r3, [pc, #336]	@ (80074b0 <_strtod_l+0xae8>)
 8007360:	429d      	cmp	r5, r3
 8007362:	f040 80ab 	bne.w	80074bc <_strtod_l+0xaf4>
 8007366:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007368:	4650      	mov	r0, sl
 800736a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800736e:	4659      	mov	r1, fp
 8007370:	f7ff f9d4 	bl	800671c <__ulp>
 8007374:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007378:	f7f9 f8ae 	bl	80004d8 <__aeabi_dmul>
 800737c:	4652      	mov	r2, sl
 800737e:	465b      	mov	r3, fp
 8007380:	f7f8 fef4 	bl	800016c <__adddf3>
 8007384:	460b      	mov	r3, r1
 8007386:	4945      	ldr	r1, [pc, #276]	@ (800749c <_strtod_l+0xad4>)
 8007388:	4a4a      	ldr	r2, [pc, #296]	@ (80074b4 <_strtod_l+0xaec>)
 800738a:	4019      	ands	r1, r3
 800738c:	4291      	cmp	r1, r2
 800738e:	4682      	mov	sl, r0
 8007390:	d942      	bls.n	8007418 <_strtod_l+0xa50>
 8007392:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007394:	4b43      	ldr	r3, [pc, #268]	@ (80074a4 <_strtod_l+0xadc>)
 8007396:	429a      	cmp	r2, r3
 8007398:	d103      	bne.n	80073a2 <_strtod_l+0x9da>
 800739a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800739c:	3301      	adds	r3, #1
 800739e:	f43f ad32 	beq.w	8006e06 <_strtod_l+0x43e>
 80073a2:	f04f 3aff 	mov.w	sl, #4294967295
 80073a6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80074a4 <_strtod_l+0xadc>
 80073aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073ac:	9805      	ldr	r0, [sp, #20]
 80073ae:	f7fe fe89 	bl	80060c4 <_Bfree>
 80073b2:	4649      	mov	r1, r9
 80073b4:	9805      	ldr	r0, [sp, #20]
 80073b6:	f7fe fe85 	bl	80060c4 <_Bfree>
 80073ba:	4641      	mov	r1, r8
 80073bc:	9805      	ldr	r0, [sp, #20]
 80073be:	f7fe fe81 	bl	80060c4 <_Bfree>
 80073c2:	4621      	mov	r1, r4
 80073c4:	9805      	ldr	r0, [sp, #20]
 80073c6:	f7fe fe7d 	bl	80060c4 <_Bfree>
 80073ca:	e61c      	b.n	8007006 <_strtod_l+0x63e>
 80073cc:	f1ba 0f01 	cmp.w	sl, #1
 80073d0:	d103      	bne.n	80073da <_strtod_l+0xa12>
 80073d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	f43f ada9 	beq.w	8006f2c <_strtod_l+0x564>
 80073da:	2200      	movs	r2, #0
 80073dc:	4b36      	ldr	r3, [pc, #216]	@ (80074b8 <_strtod_l+0xaf0>)
 80073de:	2600      	movs	r6, #0
 80073e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80073e4:	4f30      	ldr	r7, [pc, #192]	@ (80074a8 <_strtod_l+0xae0>)
 80073e6:	e7b3      	b.n	8007350 <_strtod_l+0x988>
 80073e8:	2600      	movs	r6, #0
 80073ea:	4f30      	ldr	r7, [pc, #192]	@ (80074ac <_strtod_l+0xae4>)
 80073ec:	e7ac      	b.n	8007348 <_strtod_l+0x980>
 80073ee:	4630      	mov	r0, r6
 80073f0:	4639      	mov	r1, r7
 80073f2:	4b2e      	ldr	r3, [pc, #184]	@ (80074ac <_strtod_l+0xae4>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	f7f9 f86f 	bl	80004d8 <__aeabi_dmul>
 80073fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073fc:	4606      	mov	r6, r0
 80073fe:	460f      	mov	r7, r1
 8007400:	2b00      	cmp	r3, #0
 8007402:	d0a1      	beq.n	8007348 <_strtod_l+0x980>
 8007404:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007408:	e7a2      	b.n	8007350 <_strtod_l+0x988>
 800740a:	2200      	movs	r2, #0
 800740c:	4b26      	ldr	r3, [pc, #152]	@ (80074a8 <_strtod_l+0xae0>)
 800740e:	4616      	mov	r6, r2
 8007410:	461f      	mov	r7, r3
 8007412:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007416:	e79b      	b.n	8007350 <_strtod_l+0x988>
 8007418:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800741c:	9b08      	ldr	r3, [sp, #32]
 800741e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1c1      	bne.n	80073aa <_strtod_l+0x9e2>
 8007426:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800742a:	0d1b      	lsrs	r3, r3, #20
 800742c:	051b      	lsls	r3, r3, #20
 800742e:	429d      	cmp	r5, r3
 8007430:	d1bb      	bne.n	80073aa <_strtod_l+0x9e2>
 8007432:	4630      	mov	r0, r6
 8007434:	4639      	mov	r1, r7
 8007436:	f7f9 fdf5 	bl	8001024 <__aeabi_d2lz>
 800743a:	f7f9 f81f 	bl	800047c <__aeabi_l2d>
 800743e:	4602      	mov	r2, r0
 8007440:	460b      	mov	r3, r1
 8007442:	4630      	mov	r0, r6
 8007444:	4639      	mov	r1, r7
 8007446:	f7f8 fe8f 	bl	8000168 <__aeabi_dsub>
 800744a:	460b      	mov	r3, r1
 800744c:	4602      	mov	r2, r0
 800744e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007452:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007456:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007458:	ea46 060a 	orr.w	r6, r6, sl
 800745c:	431e      	orrs	r6, r3
 800745e:	d06a      	beq.n	8007536 <_strtod_l+0xb6e>
 8007460:	a309      	add	r3, pc, #36	@ (adr r3, 8007488 <_strtod_l+0xac0>)
 8007462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007466:	f7f9 faa9 	bl	80009bc <__aeabi_dcmplt>
 800746a:	2800      	cmp	r0, #0
 800746c:	f47f acd6 	bne.w	8006e1c <_strtod_l+0x454>
 8007470:	a307      	add	r3, pc, #28	@ (adr r3, 8007490 <_strtod_l+0xac8>)
 8007472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007476:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800747a:	f7f9 fabd 	bl	80009f8 <__aeabi_dcmpgt>
 800747e:	2800      	cmp	r0, #0
 8007480:	d093      	beq.n	80073aa <_strtod_l+0x9e2>
 8007482:	e4cb      	b.n	8006e1c <_strtod_l+0x454>
 8007484:	f3af 8000 	nop.w
 8007488:	94a03595 	.word	0x94a03595
 800748c:	3fdfffff 	.word	0x3fdfffff
 8007490:	35afe535 	.word	0x35afe535
 8007494:	3fe00000 	.word	0x3fe00000
 8007498:	39500000 	.word	0x39500000
 800749c:	7ff00000 	.word	0x7ff00000
 80074a0:	000fffff 	.word	0x000fffff
 80074a4:	7fefffff 	.word	0x7fefffff
 80074a8:	3ff00000 	.word	0x3ff00000
 80074ac:	3fe00000 	.word	0x3fe00000
 80074b0:	7fe00000 	.word	0x7fe00000
 80074b4:	7c9fffff 	.word	0x7c9fffff
 80074b8:	bff00000 	.word	0xbff00000
 80074bc:	9b08      	ldr	r3, [sp, #32]
 80074be:	b323      	cbz	r3, 800750a <_strtod_l+0xb42>
 80074c0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80074c4:	d821      	bhi.n	800750a <_strtod_l+0xb42>
 80074c6:	a328      	add	r3, pc, #160	@ (adr r3, 8007568 <_strtod_l+0xba0>)
 80074c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074cc:	4630      	mov	r0, r6
 80074ce:	4639      	mov	r1, r7
 80074d0:	f7f9 fa7e 	bl	80009d0 <__aeabi_dcmple>
 80074d4:	b1a0      	cbz	r0, 8007500 <_strtod_l+0xb38>
 80074d6:	4639      	mov	r1, r7
 80074d8:	4630      	mov	r0, r6
 80074da:	f7f9 fad5 	bl	8000a88 <__aeabi_d2uiz>
 80074de:	2801      	cmp	r0, #1
 80074e0:	bf38      	it	cc
 80074e2:	2001      	movcc	r0, #1
 80074e4:	f7f8 ff7e 	bl	80003e4 <__aeabi_ui2d>
 80074e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ea:	4606      	mov	r6, r0
 80074ec:	460f      	mov	r7, r1
 80074ee:	b9fb      	cbnz	r3, 8007530 <_strtod_l+0xb68>
 80074f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80074f4:	9014      	str	r0, [sp, #80]	@ 0x50
 80074f6:	9315      	str	r3, [sp, #84]	@ 0x54
 80074f8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80074fc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007500:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007502:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007506:	1b5b      	subs	r3, r3, r5
 8007508:	9311      	str	r3, [sp, #68]	@ 0x44
 800750a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800750e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007512:	f7ff f903 	bl	800671c <__ulp>
 8007516:	4602      	mov	r2, r0
 8007518:	460b      	mov	r3, r1
 800751a:	4650      	mov	r0, sl
 800751c:	4659      	mov	r1, fp
 800751e:	f7f8 ffdb 	bl	80004d8 <__aeabi_dmul>
 8007522:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007526:	f7f8 fe21 	bl	800016c <__adddf3>
 800752a:	4682      	mov	sl, r0
 800752c:	468b      	mov	fp, r1
 800752e:	e775      	b.n	800741c <_strtod_l+0xa54>
 8007530:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007534:	e7e0      	b.n	80074f8 <_strtod_l+0xb30>
 8007536:	a30e      	add	r3, pc, #56	@ (adr r3, 8007570 <_strtod_l+0xba8>)
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	f7f9 fa3e 	bl	80009bc <__aeabi_dcmplt>
 8007540:	e79d      	b.n	800747e <_strtod_l+0xab6>
 8007542:	2300      	movs	r3, #0
 8007544:	930e      	str	r3, [sp, #56]	@ 0x38
 8007546:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007548:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800754a:	6013      	str	r3, [r2, #0]
 800754c:	f7ff ba79 	b.w	8006a42 <_strtod_l+0x7a>
 8007550:	2a65      	cmp	r2, #101	@ 0x65
 8007552:	f43f ab72 	beq.w	8006c3a <_strtod_l+0x272>
 8007556:	2a45      	cmp	r2, #69	@ 0x45
 8007558:	f43f ab6f 	beq.w	8006c3a <_strtod_l+0x272>
 800755c:	2301      	movs	r3, #1
 800755e:	f7ff bbaa 	b.w	8006cb6 <_strtod_l+0x2ee>
 8007562:	bf00      	nop
 8007564:	f3af 8000 	nop.w
 8007568:	ffc00000 	.word	0xffc00000
 800756c:	41dfffff 	.word	0x41dfffff
 8007570:	94a03595 	.word	0x94a03595
 8007574:	3fcfffff 	.word	0x3fcfffff

08007578 <_strtod_r>:
 8007578:	4b01      	ldr	r3, [pc, #4]	@ (8007580 <_strtod_r+0x8>)
 800757a:	f7ff ba25 	b.w	80069c8 <_strtod_l>
 800757e:	bf00      	nop
 8007580:	2000006c 	.word	0x2000006c

08007584 <_strtol_l.isra.0>:
 8007584:	2b24      	cmp	r3, #36	@ 0x24
 8007586:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800758a:	4686      	mov	lr, r0
 800758c:	4690      	mov	r8, r2
 800758e:	d801      	bhi.n	8007594 <_strtol_l.isra.0+0x10>
 8007590:	2b01      	cmp	r3, #1
 8007592:	d106      	bne.n	80075a2 <_strtol_l.isra.0+0x1e>
 8007594:	f7fd fdba 	bl	800510c <__errno>
 8007598:	2316      	movs	r3, #22
 800759a:	6003      	str	r3, [r0, #0]
 800759c:	2000      	movs	r0, #0
 800759e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075a2:	460d      	mov	r5, r1
 80075a4:	4833      	ldr	r0, [pc, #204]	@ (8007674 <_strtol_l.isra.0+0xf0>)
 80075a6:	462a      	mov	r2, r5
 80075a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075ac:	5d06      	ldrb	r6, [r0, r4]
 80075ae:	f016 0608 	ands.w	r6, r6, #8
 80075b2:	d1f8      	bne.n	80075a6 <_strtol_l.isra.0+0x22>
 80075b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80075b6:	d110      	bne.n	80075da <_strtol_l.isra.0+0x56>
 80075b8:	2601      	movs	r6, #1
 80075ba:	782c      	ldrb	r4, [r5, #0]
 80075bc:	1c95      	adds	r5, r2, #2
 80075be:	f033 0210 	bics.w	r2, r3, #16
 80075c2:	d115      	bne.n	80075f0 <_strtol_l.isra.0+0x6c>
 80075c4:	2c30      	cmp	r4, #48	@ 0x30
 80075c6:	d10d      	bne.n	80075e4 <_strtol_l.isra.0+0x60>
 80075c8:	782a      	ldrb	r2, [r5, #0]
 80075ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075ce:	2a58      	cmp	r2, #88	@ 0x58
 80075d0:	d108      	bne.n	80075e4 <_strtol_l.isra.0+0x60>
 80075d2:	786c      	ldrb	r4, [r5, #1]
 80075d4:	3502      	adds	r5, #2
 80075d6:	2310      	movs	r3, #16
 80075d8:	e00a      	b.n	80075f0 <_strtol_l.isra.0+0x6c>
 80075da:	2c2b      	cmp	r4, #43	@ 0x2b
 80075dc:	bf04      	itt	eq
 80075de:	782c      	ldrbeq	r4, [r5, #0]
 80075e0:	1c95      	addeq	r5, r2, #2
 80075e2:	e7ec      	b.n	80075be <_strtol_l.isra.0+0x3a>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1f6      	bne.n	80075d6 <_strtol_l.isra.0+0x52>
 80075e8:	2c30      	cmp	r4, #48	@ 0x30
 80075ea:	bf14      	ite	ne
 80075ec:	230a      	movne	r3, #10
 80075ee:	2308      	moveq	r3, #8
 80075f0:	2200      	movs	r2, #0
 80075f2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075f6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075fa:	fbbc f9f3 	udiv	r9, ip, r3
 80075fe:	4610      	mov	r0, r2
 8007600:	fb03 ca19 	mls	sl, r3, r9, ip
 8007604:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007608:	2f09      	cmp	r7, #9
 800760a:	d80f      	bhi.n	800762c <_strtol_l.isra.0+0xa8>
 800760c:	463c      	mov	r4, r7
 800760e:	42a3      	cmp	r3, r4
 8007610:	dd1b      	ble.n	800764a <_strtol_l.isra.0+0xc6>
 8007612:	1c57      	adds	r7, r2, #1
 8007614:	d007      	beq.n	8007626 <_strtol_l.isra.0+0xa2>
 8007616:	4581      	cmp	r9, r0
 8007618:	d314      	bcc.n	8007644 <_strtol_l.isra.0+0xc0>
 800761a:	d101      	bne.n	8007620 <_strtol_l.isra.0+0x9c>
 800761c:	45a2      	cmp	sl, r4
 800761e:	db11      	blt.n	8007644 <_strtol_l.isra.0+0xc0>
 8007620:	2201      	movs	r2, #1
 8007622:	fb00 4003 	mla	r0, r0, r3, r4
 8007626:	f815 4b01 	ldrb.w	r4, [r5], #1
 800762a:	e7eb      	b.n	8007604 <_strtol_l.isra.0+0x80>
 800762c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007630:	2f19      	cmp	r7, #25
 8007632:	d801      	bhi.n	8007638 <_strtol_l.isra.0+0xb4>
 8007634:	3c37      	subs	r4, #55	@ 0x37
 8007636:	e7ea      	b.n	800760e <_strtol_l.isra.0+0x8a>
 8007638:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800763c:	2f19      	cmp	r7, #25
 800763e:	d804      	bhi.n	800764a <_strtol_l.isra.0+0xc6>
 8007640:	3c57      	subs	r4, #87	@ 0x57
 8007642:	e7e4      	b.n	800760e <_strtol_l.isra.0+0x8a>
 8007644:	f04f 32ff 	mov.w	r2, #4294967295
 8007648:	e7ed      	b.n	8007626 <_strtol_l.isra.0+0xa2>
 800764a:	1c53      	adds	r3, r2, #1
 800764c:	d108      	bne.n	8007660 <_strtol_l.isra.0+0xdc>
 800764e:	2322      	movs	r3, #34	@ 0x22
 8007650:	4660      	mov	r0, ip
 8007652:	f8ce 3000 	str.w	r3, [lr]
 8007656:	f1b8 0f00 	cmp.w	r8, #0
 800765a:	d0a0      	beq.n	800759e <_strtol_l.isra.0+0x1a>
 800765c:	1e69      	subs	r1, r5, #1
 800765e:	e006      	b.n	800766e <_strtol_l.isra.0+0xea>
 8007660:	b106      	cbz	r6, 8007664 <_strtol_l.isra.0+0xe0>
 8007662:	4240      	negs	r0, r0
 8007664:	f1b8 0f00 	cmp.w	r8, #0
 8007668:	d099      	beq.n	800759e <_strtol_l.isra.0+0x1a>
 800766a:	2a00      	cmp	r2, #0
 800766c:	d1f6      	bne.n	800765c <_strtol_l.isra.0+0xd8>
 800766e:	f8c8 1000 	str.w	r1, [r8]
 8007672:	e794      	b.n	800759e <_strtol_l.isra.0+0x1a>
 8007674:	08008b79 	.word	0x08008b79

08007678 <_strtol_r>:
 8007678:	f7ff bf84 	b.w	8007584 <_strtol_l.isra.0>

0800767c <__ssputs_r>:
 800767c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007680:	461f      	mov	r7, r3
 8007682:	688e      	ldr	r6, [r1, #8]
 8007684:	4682      	mov	sl, r0
 8007686:	42be      	cmp	r6, r7
 8007688:	460c      	mov	r4, r1
 800768a:	4690      	mov	r8, r2
 800768c:	680b      	ldr	r3, [r1, #0]
 800768e:	d82d      	bhi.n	80076ec <__ssputs_r+0x70>
 8007690:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007694:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007698:	d026      	beq.n	80076e8 <__ssputs_r+0x6c>
 800769a:	6965      	ldr	r5, [r4, #20]
 800769c:	6909      	ldr	r1, [r1, #16]
 800769e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076a2:	eba3 0901 	sub.w	r9, r3, r1
 80076a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076aa:	1c7b      	adds	r3, r7, #1
 80076ac:	444b      	add	r3, r9
 80076ae:	106d      	asrs	r5, r5, #1
 80076b0:	429d      	cmp	r5, r3
 80076b2:	bf38      	it	cc
 80076b4:	461d      	movcc	r5, r3
 80076b6:	0553      	lsls	r3, r2, #21
 80076b8:	d527      	bpl.n	800770a <__ssputs_r+0x8e>
 80076ba:	4629      	mov	r1, r5
 80076bc:	f7fe fc36 	bl	8005f2c <_malloc_r>
 80076c0:	4606      	mov	r6, r0
 80076c2:	b360      	cbz	r0, 800771e <__ssputs_r+0xa2>
 80076c4:	464a      	mov	r2, r9
 80076c6:	6921      	ldr	r1, [r4, #16]
 80076c8:	f000 fbe8 	bl	8007e9c <memcpy>
 80076cc:	89a3      	ldrh	r3, [r4, #12]
 80076ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80076d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076d6:	81a3      	strh	r3, [r4, #12]
 80076d8:	6126      	str	r6, [r4, #16]
 80076da:	444e      	add	r6, r9
 80076dc:	6026      	str	r6, [r4, #0]
 80076de:	463e      	mov	r6, r7
 80076e0:	6165      	str	r5, [r4, #20]
 80076e2:	eba5 0509 	sub.w	r5, r5, r9
 80076e6:	60a5      	str	r5, [r4, #8]
 80076e8:	42be      	cmp	r6, r7
 80076ea:	d900      	bls.n	80076ee <__ssputs_r+0x72>
 80076ec:	463e      	mov	r6, r7
 80076ee:	4632      	mov	r2, r6
 80076f0:	4641      	mov	r1, r8
 80076f2:	6820      	ldr	r0, [r4, #0]
 80076f4:	f000 fb96 	bl	8007e24 <memmove>
 80076f8:	2000      	movs	r0, #0
 80076fa:	68a3      	ldr	r3, [r4, #8]
 80076fc:	1b9b      	subs	r3, r3, r6
 80076fe:	60a3      	str	r3, [r4, #8]
 8007700:	6823      	ldr	r3, [r4, #0]
 8007702:	4433      	add	r3, r6
 8007704:	6023      	str	r3, [r4, #0]
 8007706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770a:	462a      	mov	r2, r5
 800770c:	f000 ff57 	bl	80085be <_realloc_r>
 8007710:	4606      	mov	r6, r0
 8007712:	2800      	cmp	r0, #0
 8007714:	d1e0      	bne.n	80076d8 <__ssputs_r+0x5c>
 8007716:	4650      	mov	r0, sl
 8007718:	6921      	ldr	r1, [r4, #16]
 800771a:	f7fe fb95 	bl	8005e48 <_free_r>
 800771e:	230c      	movs	r3, #12
 8007720:	f8ca 3000 	str.w	r3, [sl]
 8007724:	89a3      	ldrh	r3, [r4, #12]
 8007726:	f04f 30ff 	mov.w	r0, #4294967295
 800772a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800772e:	81a3      	strh	r3, [r4, #12]
 8007730:	e7e9      	b.n	8007706 <__ssputs_r+0x8a>
	...

08007734 <_svfiprintf_r>:
 8007734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007738:	4698      	mov	r8, r3
 800773a:	898b      	ldrh	r3, [r1, #12]
 800773c:	4607      	mov	r7, r0
 800773e:	061b      	lsls	r3, r3, #24
 8007740:	460d      	mov	r5, r1
 8007742:	4614      	mov	r4, r2
 8007744:	b09d      	sub	sp, #116	@ 0x74
 8007746:	d510      	bpl.n	800776a <_svfiprintf_r+0x36>
 8007748:	690b      	ldr	r3, [r1, #16]
 800774a:	b973      	cbnz	r3, 800776a <_svfiprintf_r+0x36>
 800774c:	2140      	movs	r1, #64	@ 0x40
 800774e:	f7fe fbed 	bl	8005f2c <_malloc_r>
 8007752:	6028      	str	r0, [r5, #0]
 8007754:	6128      	str	r0, [r5, #16]
 8007756:	b930      	cbnz	r0, 8007766 <_svfiprintf_r+0x32>
 8007758:	230c      	movs	r3, #12
 800775a:	603b      	str	r3, [r7, #0]
 800775c:	f04f 30ff 	mov.w	r0, #4294967295
 8007760:	b01d      	add	sp, #116	@ 0x74
 8007762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007766:	2340      	movs	r3, #64	@ 0x40
 8007768:	616b      	str	r3, [r5, #20]
 800776a:	2300      	movs	r3, #0
 800776c:	9309      	str	r3, [sp, #36]	@ 0x24
 800776e:	2320      	movs	r3, #32
 8007770:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007774:	2330      	movs	r3, #48	@ 0x30
 8007776:	f04f 0901 	mov.w	r9, #1
 800777a:	f8cd 800c 	str.w	r8, [sp, #12]
 800777e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007918 <_svfiprintf_r+0x1e4>
 8007782:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007786:	4623      	mov	r3, r4
 8007788:	469a      	mov	sl, r3
 800778a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800778e:	b10a      	cbz	r2, 8007794 <_svfiprintf_r+0x60>
 8007790:	2a25      	cmp	r2, #37	@ 0x25
 8007792:	d1f9      	bne.n	8007788 <_svfiprintf_r+0x54>
 8007794:	ebba 0b04 	subs.w	fp, sl, r4
 8007798:	d00b      	beq.n	80077b2 <_svfiprintf_r+0x7e>
 800779a:	465b      	mov	r3, fp
 800779c:	4622      	mov	r2, r4
 800779e:	4629      	mov	r1, r5
 80077a0:	4638      	mov	r0, r7
 80077a2:	f7ff ff6b 	bl	800767c <__ssputs_r>
 80077a6:	3001      	adds	r0, #1
 80077a8:	f000 80a7 	beq.w	80078fa <_svfiprintf_r+0x1c6>
 80077ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077ae:	445a      	add	r2, fp
 80077b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80077b2:	f89a 3000 	ldrb.w	r3, [sl]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f000 809f 	beq.w	80078fa <_svfiprintf_r+0x1c6>
 80077bc:	2300      	movs	r3, #0
 80077be:	f04f 32ff 	mov.w	r2, #4294967295
 80077c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077c6:	f10a 0a01 	add.w	sl, sl, #1
 80077ca:	9304      	str	r3, [sp, #16]
 80077cc:	9307      	str	r3, [sp, #28]
 80077ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80077d4:	4654      	mov	r4, sl
 80077d6:	2205      	movs	r2, #5
 80077d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077dc:	484e      	ldr	r0, [pc, #312]	@ (8007918 <_svfiprintf_r+0x1e4>)
 80077de:	f7fd fcc2 	bl	8005166 <memchr>
 80077e2:	9a04      	ldr	r2, [sp, #16]
 80077e4:	b9d8      	cbnz	r0, 800781e <_svfiprintf_r+0xea>
 80077e6:	06d0      	lsls	r0, r2, #27
 80077e8:	bf44      	itt	mi
 80077ea:	2320      	movmi	r3, #32
 80077ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077f0:	0711      	lsls	r1, r2, #28
 80077f2:	bf44      	itt	mi
 80077f4:	232b      	movmi	r3, #43	@ 0x2b
 80077f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077fa:	f89a 3000 	ldrb.w	r3, [sl]
 80077fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007800:	d015      	beq.n	800782e <_svfiprintf_r+0xfa>
 8007802:	4654      	mov	r4, sl
 8007804:	2000      	movs	r0, #0
 8007806:	f04f 0c0a 	mov.w	ip, #10
 800780a:	9a07      	ldr	r2, [sp, #28]
 800780c:	4621      	mov	r1, r4
 800780e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007812:	3b30      	subs	r3, #48	@ 0x30
 8007814:	2b09      	cmp	r3, #9
 8007816:	d94b      	bls.n	80078b0 <_svfiprintf_r+0x17c>
 8007818:	b1b0      	cbz	r0, 8007848 <_svfiprintf_r+0x114>
 800781a:	9207      	str	r2, [sp, #28]
 800781c:	e014      	b.n	8007848 <_svfiprintf_r+0x114>
 800781e:	eba0 0308 	sub.w	r3, r0, r8
 8007822:	fa09 f303 	lsl.w	r3, r9, r3
 8007826:	4313      	orrs	r3, r2
 8007828:	46a2      	mov	sl, r4
 800782a:	9304      	str	r3, [sp, #16]
 800782c:	e7d2      	b.n	80077d4 <_svfiprintf_r+0xa0>
 800782e:	9b03      	ldr	r3, [sp, #12]
 8007830:	1d19      	adds	r1, r3, #4
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	9103      	str	r1, [sp, #12]
 8007836:	2b00      	cmp	r3, #0
 8007838:	bfbb      	ittet	lt
 800783a:	425b      	neglt	r3, r3
 800783c:	f042 0202 	orrlt.w	r2, r2, #2
 8007840:	9307      	strge	r3, [sp, #28]
 8007842:	9307      	strlt	r3, [sp, #28]
 8007844:	bfb8      	it	lt
 8007846:	9204      	strlt	r2, [sp, #16]
 8007848:	7823      	ldrb	r3, [r4, #0]
 800784a:	2b2e      	cmp	r3, #46	@ 0x2e
 800784c:	d10a      	bne.n	8007864 <_svfiprintf_r+0x130>
 800784e:	7863      	ldrb	r3, [r4, #1]
 8007850:	2b2a      	cmp	r3, #42	@ 0x2a
 8007852:	d132      	bne.n	80078ba <_svfiprintf_r+0x186>
 8007854:	9b03      	ldr	r3, [sp, #12]
 8007856:	3402      	adds	r4, #2
 8007858:	1d1a      	adds	r2, r3, #4
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	9203      	str	r2, [sp, #12]
 800785e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007862:	9305      	str	r3, [sp, #20]
 8007864:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800791c <_svfiprintf_r+0x1e8>
 8007868:	2203      	movs	r2, #3
 800786a:	4650      	mov	r0, sl
 800786c:	7821      	ldrb	r1, [r4, #0]
 800786e:	f7fd fc7a 	bl	8005166 <memchr>
 8007872:	b138      	cbz	r0, 8007884 <_svfiprintf_r+0x150>
 8007874:	2240      	movs	r2, #64	@ 0x40
 8007876:	9b04      	ldr	r3, [sp, #16]
 8007878:	eba0 000a 	sub.w	r0, r0, sl
 800787c:	4082      	lsls	r2, r0
 800787e:	4313      	orrs	r3, r2
 8007880:	3401      	adds	r4, #1
 8007882:	9304      	str	r3, [sp, #16]
 8007884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007888:	2206      	movs	r2, #6
 800788a:	4825      	ldr	r0, [pc, #148]	@ (8007920 <_svfiprintf_r+0x1ec>)
 800788c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007890:	f7fd fc69 	bl	8005166 <memchr>
 8007894:	2800      	cmp	r0, #0
 8007896:	d036      	beq.n	8007906 <_svfiprintf_r+0x1d2>
 8007898:	4b22      	ldr	r3, [pc, #136]	@ (8007924 <_svfiprintf_r+0x1f0>)
 800789a:	bb1b      	cbnz	r3, 80078e4 <_svfiprintf_r+0x1b0>
 800789c:	9b03      	ldr	r3, [sp, #12]
 800789e:	3307      	adds	r3, #7
 80078a0:	f023 0307 	bic.w	r3, r3, #7
 80078a4:	3308      	adds	r3, #8
 80078a6:	9303      	str	r3, [sp, #12]
 80078a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078aa:	4433      	add	r3, r6
 80078ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80078ae:	e76a      	b.n	8007786 <_svfiprintf_r+0x52>
 80078b0:	460c      	mov	r4, r1
 80078b2:	2001      	movs	r0, #1
 80078b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80078b8:	e7a8      	b.n	800780c <_svfiprintf_r+0xd8>
 80078ba:	2300      	movs	r3, #0
 80078bc:	f04f 0c0a 	mov.w	ip, #10
 80078c0:	4619      	mov	r1, r3
 80078c2:	3401      	adds	r4, #1
 80078c4:	9305      	str	r3, [sp, #20]
 80078c6:	4620      	mov	r0, r4
 80078c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078cc:	3a30      	subs	r2, #48	@ 0x30
 80078ce:	2a09      	cmp	r2, #9
 80078d0:	d903      	bls.n	80078da <_svfiprintf_r+0x1a6>
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d0c6      	beq.n	8007864 <_svfiprintf_r+0x130>
 80078d6:	9105      	str	r1, [sp, #20]
 80078d8:	e7c4      	b.n	8007864 <_svfiprintf_r+0x130>
 80078da:	4604      	mov	r4, r0
 80078dc:	2301      	movs	r3, #1
 80078de:	fb0c 2101 	mla	r1, ip, r1, r2
 80078e2:	e7f0      	b.n	80078c6 <_svfiprintf_r+0x192>
 80078e4:	ab03      	add	r3, sp, #12
 80078e6:	9300      	str	r3, [sp, #0]
 80078e8:	462a      	mov	r2, r5
 80078ea:	4638      	mov	r0, r7
 80078ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007928 <_svfiprintf_r+0x1f4>)
 80078ee:	a904      	add	r1, sp, #16
 80078f0:	f7fc fcba 	bl	8004268 <_printf_float>
 80078f4:	1c42      	adds	r2, r0, #1
 80078f6:	4606      	mov	r6, r0
 80078f8:	d1d6      	bne.n	80078a8 <_svfiprintf_r+0x174>
 80078fa:	89ab      	ldrh	r3, [r5, #12]
 80078fc:	065b      	lsls	r3, r3, #25
 80078fe:	f53f af2d 	bmi.w	800775c <_svfiprintf_r+0x28>
 8007902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007904:	e72c      	b.n	8007760 <_svfiprintf_r+0x2c>
 8007906:	ab03      	add	r3, sp, #12
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	462a      	mov	r2, r5
 800790c:	4638      	mov	r0, r7
 800790e:	4b06      	ldr	r3, [pc, #24]	@ (8007928 <_svfiprintf_r+0x1f4>)
 8007910:	a904      	add	r1, sp, #16
 8007912:	f7fc ff47 	bl	80047a4 <_printf_i>
 8007916:	e7ed      	b.n	80078f4 <_svfiprintf_r+0x1c0>
 8007918:	08008977 	.word	0x08008977
 800791c:	0800897d 	.word	0x0800897d
 8007920:	08008981 	.word	0x08008981
 8007924:	08004269 	.word	0x08004269
 8007928:	0800767d 	.word	0x0800767d

0800792c <__sfputc_r>:
 800792c:	6893      	ldr	r3, [r2, #8]
 800792e:	b410      	push	{r4}
 8007930:	3b01      	subs	r3, #1
 8007932:	2b00      	cmp	r3, #0
 8007934:	6093      	str	r3, [r2, #8]
 8007936:	da07      	bge.n	8007948 <__sfputc_r+0x1c>
 8007938:	6994      	ldr	r4, [r2, #24]
 800793a:	42a3      	cmp	r3, r4
 800793c:	db01      	blt.n	8007942 <__sfputc_r+0x16>
 800793e:	290a      	cmp	r1, #10
 8007940:	d102      	bne.n	8007948 <__sfputc_r+0x1c>
 8007942:	bc10      	pop	{r4}
 8007944:	f000 b9da 	b.w	8007cfc <__swbuf_r>
 8007948:	6813      	ldr	r3, [r2, #0]
 800794a:	1c58      	adds	r0, r3, #1
 800794c:	6010      	str	r0, [r2, #0]
 800794e:	7019      	strb	r1, [r3, #0]
 8007950:	4608      	mov	r0, r1
 8007952:	bc10      	pop	{r4}
 8007954:	4770      	bx	lr

08007956 <__sfputs_r>:
 8007956:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007958:	4606      	mov	r6, r0
 800795a:	460f      	mov	r7, r1
 800795c:	4614      	mov	r4, r2
 800795e:	18d5      	adds	r5, r2, r3
 8007960:	42ac      	cmp	r4, r5
 8007962:	d101      	bne.n	8007968 <__sfputs_r+0x12>
 8007964:	2000      	movs	r0, #0
 8007966:	e007      	b.n	8007978 <__sfputs_r+0x22>
 8007968:	463a      	mov	r2, r7
 800796a:	4630      	mov	r0, r6
 800796c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007970:	f7ff ffdc 	bl	800792c <__sfputc_r>
 8007974:	1c43      	adds	r3, r0, #1
 8007976:	d1f3      	bne.n	8007960 <__sfputs_r+0xa>
 8007978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800797c <_vfiprintf_r>:
 800797c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007980:	460d      	mov	r5, r1
 8007982:	4614      	mov	r4, r2
 8007984:	4698      	mov	r8, r3
 8007986:	4606      	mov	r6, r0
 8007988:	b09d      	sub	sp, #116	@ 0x74
 800798a:	b118      	cbz	r0, 8007994 <_vfiprintf_r+0x18>
 800798c:	6a03      	ldr	r3, [r0, #32]
 800798e:	b90b      	cbnz	r3, 8007994 <_vfiprintf_r+0x18>
 8007990:	f7fd fabc 	bl	8004f0c <__sinit>
 8007994:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007996:	07d9      	lsls	r1, r3, #31
 8007998:	d405      	bmi.n	80079a6 <_vfiprintf_r+0x2a>
 800799a:	89ab      	ldrh	r3, [r5, #12]
 800799c:	059a      	lsls	r2, r3, #22
 800799e:	d402      	bmi.n	80079a6 <_vfiprintf_r+0x2a>
 80079a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079a2:	f7fd fbde 	bl	8005162 <__retarget_lock_acquire_recursive>
 80079a6:	89ab      	ldrh	r3, [r5, #12]
 80079a8:	071b      	lsls	r3, r3, #28
 80079aa:	d501      	bpl.n	80079b0 <_vfiprintf_r+0x34>
 80079ac:	692b      	ldr	r3, [r5, #16]
 80079ae:	b99b      	cbnz	r3, 80079d8 <_vfiprintf_r+0x5c>
 80079b0:	4629      	mov	r1, r5
 80079b2:	4630      	mov	r0, r6
 80079b4:	f000 f9e0 	bl	8007d78 <__swsetup_r>
 80079b8:	b170      	cbz	r0, 80079d8 <_vfiprintf_r+0x5c>
 80079ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079bc:	07dc      	lsls	r4, r3, #31
 80079be:	d504      	bpl.n	80079ca <_vfiprintf_r+0x4e>
 80079c0:	f04f 30ff 	mov.w	r0, #4294967295
 80079c4:	b01d      	add	sp, #116	@ 0x74
 80079c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ca:	89ab      	ldrh	r3, [r5, #12]
 80079cc:	0598      	lsls	r0, r3, #22
 80079ce:	d4f7      	bmi.n	80079c0 <_vfiprintf_r+0x44>
 80079d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079d2:	f7fd fbc7 	bl	8005164 <__retarget_lock_release_recursive>
 80079d6:	e7f3      	b.n	80079c0 <_vfiprintf_r+0x44>
 80079d8:	2300      	movs	r3, #0
 80079da:	9309      	str	r3, [sp, #36]	@ 0x24
 80079dc:	2320      	movs	r3, #32
 80079de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079e2:	2330      	movs	r3, #48	@ 0x30
 80079e4:	f04f 0901 	mov.w	r9, #1
 80079e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80079ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007b98 <_vfiprintf_r+0x21c>
 80079f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079f4:	4623      	mov	r3, r4
 80079f6:	469a      	mov	sl, r3
 80079f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079fc:	b10a      	cbz	r2, 8007a02 <_vfiprintf_r+0x86>
 80079fe:	2a25      	cmp	r2, #37	@ 0x25
 8007a00:	d1f9      	bne.n	80079f6 <_vfiprintf_r+0x7a>
 8007a02:	ebba 0b04 	subs.w	fp, sl, r4
 8007a06:	d00b      	beq.n	8007a20 <_vfiprintf_r+0xa4>
 8007a08:	465b      	mov	r3, fp
 8007a0a:	4622      	mov	r2, r4
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	4630      	mov	r0, r6
 8007a10:	f7ff ffa1 	bl	8007956 <__sfputs_r>
 8007a14:	3001      	adds	r0, #1
 8007a16:	f000 80a7 	beq.w	8007b68 <_vfiprintf_r+0x1ec>
 8007a1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a1c:	445a      	add	r2, fp
 8007a1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a20:	f89a 3000 	ldrb.w	r3, [sl]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f000 809f 	beq.w	8007b68 <_vfiprintf_r+0x1ec>
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a34:	f10a 0a01 	add.w	sl, sl, #1
 8007a38:	9304      	str	r3, [sp, #16]
 8007a3a:	9307      	str	r3, [sp, #28]
 8007a3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a40:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a42:	4654      	mov	r4, sl
 8007a44:	2205      	movs	r2, #5
 8007a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a4a:	4853      	ldr	r0, [pc, #332]	@ (8007b98 <_vfiprintf_r+0x21c>)
 8007a4c:	f7fd fb8b 	bl	8005166 <memchr>
 8007a50:	9a04      	ldr	r2, [sp, #16]
 8007a52:	b9d8      	cbnz	r0, 8007a8c <_vfiprintf_r+0x110>
 8007a54:	06d1      	lsls	r1, r2, #27
 8007a56:	bf44      	itt	mi
 8007a58:	2320      	movmi	r3, #32
 8007a5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a5e:	0713      	lsls	r3, r2, #28
 8007a60:	bf44      	itt	mi
 8007a62:	232b      	movmi	r3, #43	@ 0x2b
 8007a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a68:	f89a 3000 	ldrb.w	r3, [sl]
 8007a6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a6e:	d015      	beq.n	8007a9c <_vfiprintf_r+0x120>
 8007a70:	4654      	mov	r4, sl
 8007a72:	2000      	movs	r0, #0
 8007a74:	f04f 0c0a 	mov.w	ip, #10
 8007a78:	9a07      	ldr	r2, [sp, #28]
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a80:	3b30      	subs	r3, #48	@ 0x30
 8007a82:	2b09      	cmp	r3, #9
 8007a84:	d94b      	bls.n	8007b1e <_vfiprintf_r+0x1a2>
 8007a86:	b1b0      	cbz	r0, 8007ab6 <_vfiprintf_r+0x13a>
 8007a88:	9207      	str	r2, [sp, #28]
 8007a8a:	e014      	b.n	8007ab6 <_vfiprintf_r+0x13a>
 8007a8c:	eba0 0308 	sub.w	r3, r0, r8
 8007a90:	fa09 f303 	lsl.w	r3, r9, r3
 8007a94:	4313      	orrs	r3, r2
 8007a96:	46a2      	mov	sl, r4
 8007a98:	9304      	str	r3, [sp, #16]
 8007a9a:	e7d2      	b.n	8007a42 <_vfiprintf_r+0xc6>
 8007a9c:	9b03      	ldr	r3, [sp, #12]
 8007a9e:	1d19      	adds	r1, r3, #4
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	9103      	str	r1, [sp, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	bfbb      	ittet	lt
 8007aa8:	425b      	neglt	r3, r3
 8007aaa:	f042 0202 	orrlt.w	r2, r2, #2
 8007aae:	9307      	strge	r3, [sp, #28]
 8007ab0:	9307      	strlt	r3, [sp, #28]
 8007ab2:	bfb8      	it	lt
 8007ab4:	9204      	strlt	r2, [sp, #16]
 8007ab6:	7823      	ldrb	r3, [r4, #0]
 8007ab8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007aba:	d10a      	bne.n	8007ad2 <_vfiprintf_r+0x156>
 8007abc:	7863      	ldrb	r3, [r4, #1]
 8007abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ac0:	d132      	bne.n	8007b28 <_vfiprintf_r+0x1ac>
 8007ac2:	9b03      	ldr	r3, [sp, #12]
 8007ac4:	3402      	adds	r4, #2
 8007ac6:	1d1a      	adds	r2, r3, #4
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	9203      	str	r2, [sp, #12]
 8007acc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ad0:	9305      	str	r3, [sp, #20]
 8007ad2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007b9c <_vfiprintf_r+0x220>
 8007ad6:	2203      	movs	r2, #3
 8007ad8:	4650      	mov	r0, sl
 8007ada:	7821      	ldrb	r1, [r4, #0]
 8007adc:	f7fd fb43 	bl	8005166 <memchr>
 8007ae0:	b138      	cbz	r0, 8007af2 <_vfiprintf_r+0x176>
 8007ae2:	2240      	movs	r2, #64	@ 0x40
 8007ae4:	9b04      	ldr	r3, [sp, #16]
 8007ae6:	eba0 000a 	sub.w	r0, r0, sl
 8007aea:	4082      	lsls	r2, r0
 8007aec:	4313      	orrs	r3, r2
 8007aee:	3401      	adds	r4, #1
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af6:	2206      	movs	r2, #6
 8007af8:	4829      	ldr	r0, [pc, #164]	@ (8007ba0 <_vfiprintf_r+0x224>)
 8007afa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007afe:	f7fd fb32 	bl	8005166 <memchr>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d03f      	beq.n	8007b86 <_vfiprintf_r+0x20a>
 8007b06:	4b27      	ldr	r3, [pc, #156]	@ (8007ba4 <_vfiprintf_r+0x228>)
 8007b08:	bb1b      	cbnz	r3, 8007b52 <_vfiprintf_r+0x1d6>
 8007b0a:	9b03      	ldr	r3, [sp, #12]
 8007b0c:	3307      	adds	r3, #7
 8007b0e:	f023 0307 	bic.w	r3, r3, #7
 8007b12:	3308      	adds	r3, #8
 8007b14:	9303      	str	r3, [sp, #12]
 8007b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b18:	443b      	add	r3, r7
 8007b1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b1c:	e76a      	b.n	80079f4 <_vfiprintf_r+0x78>
 8007b1e:	460c      	mov	r4, r1
 8007b20:	2001      	movs	r0, #1
 8007b22:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b26:	e7a8      	b.n	8007a7a <_vfiprintf_r+0xfe>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	f04f 0c0a 	mov.w	ip, #10
 8007b2e:	4619      	mov	r1, r3
 8007b30:	3401      	adds	r4, #1
 8007b32:	9305      	str	r3, [sp, #20]
 8007b34:	4620      	mov	r0, r4
 8007b36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b3a:	3a30      	subs	r2, #48	@ 0x30
 8007b3c:	2a09      	cmp	r2, #9
 8007b3e:	d903      	bls.n	8007b48 <_vfiprintf_r+0x1cc>
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d0c6      	beq.n	8007ad2 <_vfiprintf_r+0x156>
 8007b44:	9105      	str	r1, [sp, #20]
 8007b46:	e7c4      	b.n	8007ad2 <_vfiprintf_r+0x156>
 8007b48:	4604      	mov	r4, r0
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b50:	e7f0      	b.n	8007b34 <_vfiprintf_r+0x1b8>
 8007b52:	ab03      	add	r3, sp, #12
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	462a      	mov	r2, r5
 8007b58:	4630      	mov	r0, r6
 8007b5a:	4b13      	ldr	r3, [pc, #76]	@ (8007ba8 <_vfiprintf_r+0x22c>)
 8007b5c:	a904      	add	r1, sp, #16
 8007b5e:	f7fc fb83 	bl	8004268 <_printf_float>
 8007b62:	4607      	mov	r7, r0
 8007b64:	1c78      	adds	r0, r7, #1
 8007b66:	d1d6      	bne.n	8007b16 <_vfiprintf_r+0x19a>
 8007b68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b6a:	07d9      	lsls	r1, r3, #31
 8007b6c:	d405      	bmi.n	8007b7a <_vfiprintf_r+0x1fe>
 8007b6e:	89ab      	ldrh	r3, [r5, #12]
 8007b70:	059a      	lsls	r2, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_vfiprintf_r+0x1fe>
 8007b74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b76:	f7fd faf5 	bl	8005164 <__retarget_lock_release_recursive>
 8007b7a:	89ab      	ldrh	r3, [r5, #12]
 8007b7c:	065b      	lsls	r3, r3, #25
 8007b7e:	f53f af1f 	bmi.w	80079c0 <_vfiprintf_r+0x44>
 8007b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b84:	e71e      	b.n	80079c4 <_vfiprintf_r+0x48>
 8007b86:	ab03      	add	r3, sp, #12
 8007b88:	9300      	str	r3, [sp, #0]
 8007b8a:	462a      	mov	r2, r5
 8007b8c:	4630      	mov	r0, r6
 8007b8e:	4b06      	ldr	r3, [pc, #24]	@ (8007ba8 <_vfiprintf_r+0x22c>)
 8007b90:	a904      	add	r1, sp, #16
 8007b92:	f7fc fe07 	bl	80047a4 <_printf_i>
 8007b96:	e7e4      	b.n	8007b62 <_vfiprintf_r+0x1e6>
 8007b98:	08008977 	.word	0x08008977
 8007b9c:	0800897d 	.word	0x0800897d
 8007ba0:	08008981 	.word	0x08008981
 8007ba4:	08004269 	.word	0x08004269
 8007ba8:	08007957 	.word	0x08007957

08007bac <__sflush_r>:
 8007bac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bb2:	0716      	lsls	r6, r2, #28
 8007bb4:	4605      	mov	r5, r0
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	d454      	bmi.n	8007c64 <__sflush_r+0xb8>
 8007bba:	684b      	ldr	r3, [r1, #4]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	dc02      	bgt.n	8007bc6 <__sflush_r+0x1a>
 8007bc0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	dd48      	ble.n	8007c58 <__sflush_r+0xac>
 8007bc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bc8:	2e00      	cmp	r6, #0
 8007bca:	d045      	beq.n	8007c58 <__sflush_r+0xac>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007bd2:	682f      	ldr	r7, [r5, #0]
 8007bd4:	6a21      	ldr	r1, [r4, #32]
 8007bd6:	602b      	str	r3, [r5, #0]
 8007bd8:	d030      	beq.n	8007c3c <__sflush_r+0x90>
 8007bda:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007bdc:	89a3      	ldrh	r3, [r4, #12]
 8007bde:	0759      	lsls	r1, r3, #29
 8007be0:	d505      	bpl.n	8007bee <__sflush_r+0x42>
 8007be2:	6863      	ldr	r3, [r4, #4]
 8007be4:	1ad2      	subs	r2, r2, r3
 8007be6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007be8:	b10b      	cbz	r3, 8007bee <__sflush_r+0x42>
 8007bea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bec:	1ad2      	subs	r2, r2, r3
 8007bee:	2300      	movs	r3, #0
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bf4:	6a21      	ldr	r1, [r4, #32]
 8007bf6:	47b0      	blx	r6
 8007bf8:	1c43      	adds	r3, r0, #1
 8007bfa:	89a3      	ldrh	r3, [r4, #12]
 8007bfc:	d106      	bne.n	8007c0c <__sflush_r+0x60>
 8007bfe:	6829      	ldr	r1, [r5, #0]
 8007c00:	291d      	cmp	r1, #29
 8007c02:	d82b      	bhi.n	8007c5c <__sflush_r+0xb0>
 8007c04:	4a28      	ldr	r2, [pc, #160]	@ (8007ca8 <__sflush_r+0xfc>)
 8007c06:	40ca      	lsrs	r2, r1
 8007c08:	07d6      	lsls	r6, r2, #31
 8007c0a:	d527      	bpl.n	8007c5c <__sflush_r+0xb0>
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	6062      	str	r2, [r4, #4]
 8007c10:	6922      	ldr	r2, [r4, #16]
 8007c12:	04d9      	lsls	r1, r3, #19
 8007c14:	6022      	str	r2, [r4, #0]
 8007c16:	d504      	bpl.n	8007c22 <__sflush_r+0x76>
 8007c18:	1c42      	adds	r2, r0, #1
 8007c1a:	d101      	bne.n	8007c20 <__sflush_r+0x74>
 8007c1c:	682b      	ldr	r3, [r5, #0]
 8007c1e:	b903      	cbnz	r3, 8007c22 <__sflush_r+0x76>
 8007c20:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c22:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c24:	602f      	str	r7, [r5, #0]
 8007c26:	b1b9      	cbz	r1, 8007c58 <__sflush_r+0xac>
 8007c28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c2c:	4299      	cmp	r1, r3
 8007c2e:	d002      	beq.n	8007c36 <__sflush_r+0x8a>
 8007c30:	4628      	mov	r0, r5
 8007c32:	f7fe f909 	bl	8005e48 <_free_r>
 8007c36:	2300      	movs	r3, #0
 8007c38:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c3a:	e00d      	b.n	8007c58 <__sflush_r+0xac>
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	4628      	mov	r0, r5
 8007c40:	47b0      	blx	r6
 8007c42:	4602      	mov	r2, r0
 8007c44:	1c50      	adds	r0, r2, #1
 8007c46:	d1c9      	bne.n	8007bdc <__sflush_r+0x30>
 8007c48:	682b      	ldr	r3, [r5, #0]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0c6      	beq.n	8007bdc <__sflush_r+0x30>
 8007c4e:	2b1d      	cmp	r3, #29
 8007c50:	d001      	beq.n	8007c56 <__sflush_r+0xaa>
 8007c52:	2b16      	cmp	r3, #22
 8007c54:	d11d      	bne.n	8007c92 <__sflush_r+0xe6>
 8007c56:	602f      	str	r7, [r5, #0]
 8007c58:	2000      	movs	r0, #0
 8007c5a:	e021      	b.n	8007ca0 <__sflush_r+0xf4>
 8007c5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c60:	b21b      	sxth	r3, r3
 8007c62:	e01a      	b.n	8007c9a <__sflush_r+0xee>
 8007c64:	690f      	ldr	r7, [r1, #16]
 8007c66:	2f00      	cmp	r7, #0
 8007c68:	d0f6      	beq.n	8007c58 <__sflush_r+0xac>
 8007c6a:	0793      	lsls	r3, r2, #30
 8007c6c:	bf18      	it	ne
 8007c6e:	2300      	movne	r3, #0
 8007c70:	680e      	ldr	r6, [r1, #0]
 8007c72:	bf08      	it	eq
 8007c74:	694b      	ldreq	r3, [r1, #20]
 8007c76:	1bf6      	subs	r6, r6, r7
 8007c78:	600f      	str	r7, [r1, #0]
 8007c7a:	608b      	str	r3, [r1, #8]
 8007c7c:	2e00      	cmp	r6, #0
 8007c7e:	ddeb      	ble.n	8007c58 <__sflush_r+0xac>
 8007c80:	4633      	mov	r3, r6
 8007c82:	463a      	mov	r2, r7
 8007c84:	4628      	mov	r0, r5
 8007c86:	6a21      	ldr	r1, [r4, #32]
 8007c88:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007c8c:	47e0      	blx	ip
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	dc07      	bgt.n	8007ca2 <__sflush_r+0xf6>
 8007c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9e:	81a3      	strh	r3, [r4, #12]
 8007ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ca2:	4407      	add	r7, r0
 8007ca4:	1a36      	subs	r6, r6, r0
 8007ca6:	e7e9      	b.n	8007c7c <__sflush_r+0xd0>
 8007ca8:	20400001 	.word	0x20400001

08007cac <_fflush_r>:
 8007cac:	b538      	push	{r3, r4, r5, lr}
 8007cae:	690b      	ldr	r3, [r1, #16]
 8007cb0:	4605      	mov	r5, r0
 8007cb2:	460c      	mov	r4, r1
 8007cb4:	b913      	cbnz	r3, 8007cbc <_fflush_r+0x10>
 8007cb6:	2500      	movs	r5, #0
 8007cb8:	4628      	mov	r0, r5
 8007cba:	bd38      	pop	{r3, r4, r5, pc}
 8007cbc:	b118      	cbz	r0, 8007cc6 <_fflush_r+0x1a>
 8007cbe:	6a03      	ldr	r3, [r0, #32]
 8007cc0:	b90b      	cbnz	r3, 8007cc6 <_fflush_r+0x1a>
 8007cc2:	f7fd f923 	bl	8004f0c <__sinit>
 8007cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d0f3      	beq.n	8007cb6 <_fflush_r+0xa>
 8007cce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007cd0:	07d0      	lsls	r0, r2, #31
 8007cd2:	d404      	bmi.n	8007cde <_fflush_r+0x32>
 8007cd4:	0599      	lsls	r1, r3, #22
 8007cd6:	d402      	bmi.n	8007cde <_fflush_r+0x32>
 8007cd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cda:	f7fd fa42 	bl	8005162 <__retarget_lock_acquire_recursive>
 8007cde:	4628      	mov	r0, r5
 8007ce0:	4621      	mov	r1, r4
 8007ce2:	f7ff ff63 	bl	8007bac <__sflush_r>
 8007ce6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ce8:	4605      	mov	r5, r0
 8007cea:	07da      	lsls	r2, r3, #31
 8007cec:	d4e4      	bmi.n	8007cb8 <_fflush_r+0xc>
 8007cee:	89a3      	ldrh	r3, [r4, #12]
 8007cf0:	059b      	lsls	r3, r3, #22
 8007cf2:	d4e1      	bmi.n	8007cb8 <_fflush_r+0xc>
 8007cf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cf6:	f7fd fa35 	bl	8005164 <__retarget_lock_release_recursive>
 8007cfa:	e7dd      	b.n	8007cb8 <_fflush_r+0xc>

08007cfc <__swbuf_r>:
 8007cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cfe:	460e      	mov	r6, r1
 8007d00:	4614      	mov	r4, r2
 8007d02:	4605      	mov	r5, r0
 8007d04:	b118      	cbz	r0, 8007d0e <__swbuf_r+0x12>
 8007d06:	6a03      	ldr	r3, [r0, #32]
 8007d08:	b90b      	cbnz	r3, 8007d0e <__swbuf_r+0x12>
 8007d0a:	f7fd f8ff 	bl	8004f0c <__sinit>
 8007d0e:	69a3      	ldr	r3, [r4, #24]
 8007d10:	60a3      	str	r3, [r4, #8]
 8007d12:	89a3      	ldrh	r3, [r4, #12]
 8007d14:	071a      	lsls	r2, r3, #28
 8007d16:	d501      	bpl.n	8007d1c <__swbuf_r+0x20>
 8007d18:	6923      	ldr	r3, [r4, #16]
 8007d1a:	b943      	cbnz	r3, 8007d2e <__swbuf_r+0x32>
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	4628      	mov	r0, r5
 8007d20:	f000 f82a 	bl	8007d78 <__swsetup_r>
 8007d24:	b118      	cbz	r0, 8007d2e <__swbuf_r+0x32>
 8007d26:	f04f 37ff 	mov.w	r7, #4294967295
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d2e:	6823      	ldr	r3, [r4, #0]
 8007d30:	6922      	ldr	r2, [r4, #16]
 8007d32:	b2f6      	uxtb	r6, r6
 8007d34:	1a98      	subs	r0, r3, r2
 8007d36:	6963      	ldr	r3, [r4, #20]
 8007d38:	4637      	mov	r7, r6
 8007d3a:	4283      	cmp	r3, r0
 8007d3c:	dc05      	bgt.n	8007d4a <__swbuf_r+0x4e>
 8007d3e:	4621      	mov	r1, r4
 8007d40:	4628      	mov	r0, r5
 8007d42:	f7ff ffb3 	bl	8007cac <_fflush_r>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	d1ed      	bne.n	8007d26 <__swbuf_r+0x2a>
 8007d4a:	68a3      	ldr	r3, [r4, #8]
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	60a3      	str	r3, [r4, #8]
 8007d50:	6823      	ldr	r3, [r4, #0]
 8007d52:	1c5a      	adds	r2, r3, #1
 8007d54:	6022      	str	r2, [r4, #0]
 8007d56:	701e      	strb	r6, [r3, #0]
 8007d58:	6962      	ldr	r2, [r4, #20]
 8007d5a:	1c43      	adds	r3, r0, #1
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d004      	beq.n	8007d6a <__swbuf_r+0x6e>
 8007d60:	89a3      	ldrh	r3, [r4, #12]
 8007d62:	07db      	lsls	r3, r3, #31
 8007d64:	d5e1      	bpl.n	8007d2a <__swbuf_r+0x2e>
 8007d66:	2e0a      	cmp	r6, #10
 8007d68:	d1df      	bne.n	8007d2a <__swbuf_r+0x2e>
 8007d6a:	4621      	mov	r1, r4
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	f7ff ff9d 	bl	8007cac <_fflush_r>
 8007d72:	2800      	cmp	r0, #0
 8007d74:	d0d9      	beq.n	8007d2a <__swbuf_r+0x2e>
 8007d76:	e7d6      	b.n	8007d26 <__swbuf_r+0x2a>

08007d78 <__swsetup_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	4b29      	ldr	r3, [pc, #164]	@ (8007e20 <__swsetup_r+0xa8>)
 8007d7c:	4605      	mov	r5, r0
 8007d7e:	6818      	ldr	r0, [r3, #0]
 8007d80:	460c      	mov	r4, r1
 8007d82:	b118      	cbz	r0, 8007d8c <__swsetup_r+0x14>
 8007d84:	6a03      	ldr	r3, [r0, #32]
 8007d86:	b90b      	cbnz	r3, 8007d8c <__swsetup_r+0x14>
 8007d88:	f7fd f8c0 	bl	8004f0c <__sinit>
 8007d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d90:	0719      	lsls	r1, r3, #28
 8007d92:	d422      	bmi.n	8007dda <__swsetup_r+0x62>
 8007d94:	06da      	lsls	r2, r3, #27
 8007d96:	d407      	bmi.n	8007da8 <__swsetup_r+0x30>
 8007d98:	2209      	movs	r2, #9
 8007d9a:	602a      	str	r2, [r5, #0]
 8007d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007da0:	f04f 30ff 	mov.w	r0, #4294967295
 8007da4:	81a3      	strh	r3, [r4, #12]
 8007da6:	e033      	b.n	8007e10 <__swsetup_r+0x98>
 8007da8:	0758      	lsls	r0, r3, #29
 8007daa:	d512      	bpl.n	8007dd2 <__swsetup_r+0x5a>
 8007dac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007dae:	b141      	cbz	r1, 8007dc2 <__swsetup_r+0x4a>
 8007db0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007db4:	4299      	cmp	r1, r3
 8007db6:	d002      	beq.n	8007dbe <__swsetup_r+0x46>
 8007db8:	4628      	mov	r0, r5
 8007dba:	f7fe f845 	bl	8005e48 <_free_r>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007dc2:	89a3      	ldrh	r3, [r4, #12]
 8007dc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007dc8:	81a3      	strh	r3, [r4, #12]
 8007dca:	2300      	movs	r3, #0
 8007dcc:	6063      	str	r3, [r4, #4]
 8007dce:	6923      	ldr	r3, [r4, #16]
 8007dd0:	6023      	str	r3, [r4, #0]
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	f043 0308 	orr.w	r3, r3, #8
 8007dd8:	81a3      	strh	r3, [r4, #12]
 8007dda:	6923      	ldr	r3, [r4, #16]
 8007ddc:	b94b      	cbnz	r3, 8007df2 <__swsetup_r+0x7a>
 8007dde:	89a3      	ldrh	r3, [r4, #12]
 8007de0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007de8:	d003      	beq.n	8007df2 <__swsetup_r+0x7a>
 8007dea:	4621      	mov	r1, r4
 8007dec:	4628      	mov	r0, r5
 8007dee:	f000 fc58 	bl	80086a2 <__smakebuf_r>
 8007df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007df6:	f013 0201 	ands.w	r2, r3, #1
 8007dfa:	d00a      	beq.n	8007e12 <__swsetup_r+0x9a>
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	60a2      	str	r2, [r4, #8]
 8007e00:	6962      	ldr	r2, [r4, #20]
 8007e02:	4252      	negs	r2, r2
 8007e04:	61a2      	str	r2, [r4, #24]
 8007e06:	6922      	ldr	r2, [r4, #16]
 8007e08:	b942      	cbnz	r2, 8007e1c <__swsetup_r+0xa4>
 8007e0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e0e:	d1c5      	bne.n	8007d9c <__swsetup_r+0x24>
 8007e10:	bd38      	pop	{r3, r4, r5, pc}
 8007e12:	0799      	lsls	r1, r3, #30
 8007e14:	bf58      	it	pl
 8007e16:	6962      	ldrpl	r2, [r4, #20]
 8007e18:	60a2      	str	r2, [r4, #8]
 8007e1a:	e7f4      	b.n	8007e06 <__swsetup_r+0x8e>
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	e7f7      	b.n	8007e10 <__swsetup_r+0x98>
 8007e20:	2000001c 	.word	0x2000001c

08007e24 <memmove>:
 8007e24:	4288      	cmp	r0, r1
 8007e26:	b510      	push	{r4, lr}
 8007e28:	eb01 0402 	add.w	r4, r1, r2
 8007e2c:	d902      	bls.n	8007e34 <memmove+0x10>
 8007e2e:	4284      	cmp	r4, r0
 8007e30:	4623      	mov	r3, r4
 8007e32:	d807      	bhi.n	8007e44 <memmove+0x20>
 8007e34:	1e43      	subs	r3, r0, #1
 8007e36:	42a1      	cmp	r1, r4
 8007e38:	d008      	beq.n	8007e4c <memmove+0x28>
 8007e3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e42:	e7f8      	b.n	8007e36 <memmove+0x12>
 8007e44:	4601      	mov	r1, r0
 8007e46:	4402      	add	r2, r0
 8007e48:	428a      	cmp	r2, r1
 8007e4a:	d100      	bne.n	8007e4e <memmove+0x2a>
 8007e4c:	bd10      	pop	{r4, pc}
 8007e4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e56:	e7f7      	b.n	8007e48 <memmove+0x24>

08007e58 <strncmp>:
 8007e58:	b510      	push	{r4, lr}
 8007e5a:	b16a      	cbz	r2, 8007e78 <strncmp+0x20>
 8007e5c:	3901      	subs	r1, #1
 8007e5e:	1884      	adds	r4, r0, r2
 8007e60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e64:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d103      	bne.n	8007e74 <strncmp+0x1c>
 8007e6c:	42a0      	cmp	r0, r4
 8007e6e:	d001      	beq.n	8007e74 <strncmp+0x1c>
 8007e70:	2a00      	cmp	r2, #0
 8007e72:	d1f5      	bne.n	8007e60 <strncmp+0x8>
 8007e74:	1ad0      	subs	r0, r2, r3
 8007e76:	bd10      	pop	{r4, pc}
 8007e78:	4610      	mov	r0, r2
 8007e7a:	e7fc      	b.n	8007e76 <strncmp+0x1e>

08007e7c <_sbrk_r>:
 8007e7c:	b538      	push	{r3, r4, r5, lr}
 8007e7e:	2300      	movs	r3, #0
 8007e80:	4d05      	ldr	r5, [pc, #20]	@ (8007e98 <_sbrk_r+0x1c>)
 8007e82:	4604      	mov	r4, r0
 8007e84:	4608      	mov	r0, r1
 8007e86:	602b      	str	r3, [r5, #0]
 8007e88:	f7f9 fd3a 	bl	8001900 <_sbrk>
 8007e8c:	1c43      	adds	r3, r0, #1
 8007e8e:	d102      	bne.n	8007e96 <_sbrk_r+0x1a>
 8007e90:	682b      	ldr	r3, [r5, #0]
 8007e92:	b103      	cbz	r3, 8007e96 <_sbrk_r+0x1a>
 8007e94:	6023      	str	r3, [r4, #0]
 8007e96:	bd38      	pop	{r3, r4, r5, pc}
 8007e98:	20000428 	.word	0x20000428

08007e9c <memcpy>:
 8007e9c:	440a      	add	r2, r1
 8007e9e:	4291      	cmp	r1, r2
 8007ea0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ea4:	d100      	bne.n	8007ea8 <memcpy+0xc>
 8007ea6:	4770      	bx	lr
 8007ea8:	b510      	push	{r4, lr}
 8007eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007eae:	4291      	cmp	r1, r2
 8007eb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007eb4:	d1f9      	bne.n	8007eaa <memcpy+0xe>
 8007eb6:	bd10      	pop	{r4, pc}

08007eb8 <nan>:
 8007eb8:	2000      	movs	r0, #0
 8007eba:	4901      	ldr	r1, [pc, #4]	@ (8007ec0 <nan+0x8>)
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	7ff80000 	.word	0x7ff80000

08007ec4 <__assert_func>:
 8007ec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ec6:	4614      	mov	r4, r2
 8007ec8:	461a      	mov	r2, r3
 8007eca:	4b09      	ldr	r3, [pc, #36]	@ (8007ef0 <__assert_func+0x2c>)
 8007ecc:	4605      	mov	r5, r0
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68d8      	ldr	r0, [r3, #12]
 8007ed2:	b14c      	cbz	r4, 8007ee8 <__assert_func+0x24>
 8007ed4:	4b07      	ldr	r3, [pc, #28]	@ (8007ef4 <__assert_func+0x30>)
 8007ed6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007eda:	9100      	str	r1, [sp, #0]
 8007edc:	462b      	mov	r3, r5
 8007ede:	4906      	ldr	r1, [pc, #24]	@ (8007ef8 <__assert_func+0x34>)
 8007ee0:	f000 fba8 	bl	8008634 <fiprintf>
 8007ee4:	f000 fc3c 	bl	8008760 <abort>
 8007ee8:	4b04      	ldr	r3, [pc, #16]	@ (8007efc <__assert_func+0x38>)
 8007eea:	461c      	mov	r4, r3
 8007eec:	e7f3      	b.n	8007ed6 <__assert_func+0x12>
 8007eee:	bf00      	nop
 8007ef0:	2000001c 	.word	0x2000001c
 8007ef4:	08008990 	.word	0x08008990
 8007ef8:	0800899d 	.word	0x0800899d
 8007efc:	080089cb 	.word	0x080089cb

08007f00 <_calloc_r>:
 8007f00:	b570      	push	{r4, r5, r6, lr}
 8007f02:	fba1 5402 	umull	r5, r4, r1, r2
 8007f06:	b934      	cbnz	r4, 8007f16 <_calloc_r+0x16>
 8007f08:	4629      	mov	r1, r5
 8007f0a:	f7fe f80f 	bl	8005f2c <_malloc_r>
 8007f0e:	4606      	mov	r6, r0
 8007f10:	b928      	cbnz	r0, 8007f1e <_calloc_r+0x1e>
 8007f12:	4630      	mov	r0, r6
 8007f14:	bd70      	pop	{r4, r5, r6, pc}
 8007f16:	220c      	movs	r2, #12
 8007f18:	2600      	movs	r6, #0
 8007f1a:	6002      	str	r2, [r0, #0]
 8007f1c:	e7f9      	b.n	8007f12 <_calloc_r+0x12>
 8007f1e:	462a      	mov	r2, r5
 8007f20:	4621      	mov	r1, r4
 8007f22:	f7fd f8a0 	bl	8005066 <memset>
 8007f26:	e7f4      	b.n	8007f12 <_calloc_r+0x12>

08007f28 <rshift>:
 8007f28:	6903      	ldr	r3, [r0, #16]
 8007f2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f2e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f32:	f100 0414 	add.w	r4, r0, #20
 8007f36:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f3a:	dd46      	ble.n	8007fca <rshift+0xa2>
 8007f3c:	f011 011f 	ands.w	r1, r1, #31
 8007f40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f48:	d10c      	bne.n	8007f64 <rshift+0x3c>
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	f100 0710 	add.w	r7, r0, #16
 8007f50:	42b1      	cmp	r1, r6
 8007f52:	d335      	bcc.n	8007fc0 <rshift+0x98>
 8007f54:	1a9b      	subs	r3, r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	1eea      	subs	r2, r5, #3
 8007f5a:	4296      	cmp	r6, r2
 8007f5c:	bf38      	it	cc
 8007f5e:	2300      	movcc	r3, #0
 8007f60:	4423      	add	r3, r4
 8007f62:	e015      	b.n	8007f90 <rshift+0x68>
 8007f64:	46a1      	mov	r9, r4
 8007f66:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f6a:	f1c1 0820 	rsb	r8, r1, #32
 8007f6e:	40cf      	lsrs	r7, r1
 8007f70:	f105 0e04 	add.w	lr, r5, #4
 8007f74:	4576      	cmp	r6, lr
 8007f76:	46f4      	mov	ip, lr
 8007f78:	d816      	bhi.n	8007fa8 <rshift+0x80>
 8007f7a:	1a9a      	subs	r2, r3, r2
 8007f7c:	0092      	lsls	r2, r2, #2
 8007f7e:	3a04      	subs	r2, #4
 8007f80:	3501      	adds	r5, #1
 8007f82:	42ae      	cmp	r6, r5
 8007f84:	bf38      	it	cc
 8007f86:	2200      	movcc	r2, #0
 8007f88:	18a3      	adds	r3, r4, r2
 8007f8a:	50a7      	str	r7, [r4, r2]
 8007f8c:	b107      	cbz	r7, 8007f90 <rshift+0x68>
 8007f8e:	3304      	adds	r3, #4
 8007f90:	42a3      	cmp	r3, r4
 8007f92:	eba3 0204 	sub.w	r2, r3, r4
 8007f96:	bf08      	it	eq
 8007f98:	2300      	moveq	r3, #0
 8007f9a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007f9e:	6102      	str	r2, [r0, #16]
 8007fa0:	bf08      	it	eq
 8007fa2:	6143      	streq	r3, [r0, #20]
 8007fa4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fa8:	f8dc c000 	ldr.w	ip, [ip]
 8007fac:	fa0c fc08 	lsl.w	ip, ip, r8
 8007fb0:	ea4c 0707 	orr.w	r7, ip, r7
 8007fb4:	f849 7b04 	str.w	r7, [r9], #4
 8007fb8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fbc:	40cf      	lsrs	r7, r1
 8007fbe:	e7d9      	b.n	8007f74 <rshift+0x4c>
 8007fc0:	f851 cb04 	ldr.w	ip, [r1], #4
 8007fc4:	f847 cf04 	str.w	ip, [r7, #4]!
 8007fc8:	e7c2      	b.n	8007f50 <rshift+0x28>
 8007fca:	4623      	mov	r3, r4
 8007fcc:	e7e0      	b.n	8007f90 <rshift+0x68>

08007fce <__hexdig_fun>:
 8007fce:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007fd2:	2b09      	cmp	r3, #9
 8007fd4:	d802      	bhi.n	8007fdc <__hexdig_fun+0xe>
 8007fd6:	3820      	subs	r0, #32
 8007fd8:	b2c0      	uxtb	r0, r0
 8007fda:	4770      	bx	lr
 8007fdc:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007fe0:	2b05      	cmp	r3, #5
 8007fe2:	d801      	bhi.n	8007fe8 <__hexdig_fun+0x1a>
 8007fe4:	3847      	subs	r0, #71	@ 0x47
 8007fe6:	e7f7      	b.n	8007fd8 <__hexdig_fun+0xa>
 8007fe8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007fec:	2b05      	cmp	r3, #5
 8007fee:	d801      	bhi.n	8007ff4 <__hexdig_fun+0x26>
 8007ff0:	3827      	subs	r0, #39	@ 0x27
 8007ff2:	e7f1      	b.n	8007fd8 <__hexdig_fun+0xa>
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	4770      	bx	lr

08007ff8 <__gethex>:
 8007ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffc:	468a      	mov	sl, r1
 8007ffe:	4690      	mov	r8, r2
 8008000:	b085      	sub	sp, #20
 8008002:	9302      	str	r3, [sp, #8]
 8008004:	680b      	ldr	r3, [r1, #0]
 8008006:	9001      	str	r0, [sp, #4]
 8008008:	1c9c      	adds	r4, r3, #2
 800800a:	46a1      	mov	r9, r4
 800800c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008010:	2830      	cmp	r0, #48	@ 0x30
 8008012:	d0fa      	beq.n	800800a <__gethex+0x12>
 8008014:	eba9 0303 	sub.w	r3, r9, r3
 8008018:	f1a3 0b02 	sub.w	fp, r3, #2
 800801c:	f7ff ffd7 	bl	8007fce <__hexdig_fun>
 8008020:	4605      	mov	r5, r0
 8008022:	2800      	cmp	r0, #0
 8008024:	d168      	bne.n	80080f8 <__gethex+0x100>
 8008026:	2201      	movs	r2, #1
 8008028:	4648      	mov	r0, r9
 800802a:	499f      	ldr	r1, [pc, #636]	@ (80082a8 <__gethex+0x2b0>)
 800802c:	f7ff ff14 	bl	8007e58 <strncmp>
 8008030:	4607      	mov	r7, r0
 8008032:	2800      	cmp	r0, #0
 8008034:	d167      	bne.n	8008106 <__gethex+0x10e>
 8008036:	f899 0001 	ldrb.w	r0, [r9, #1]
 800803a:	4626      	mov	r6, r4
 800803c:	f7ff ffc7 	bl	8007fce <__hexdig_fun>
 8008040:	2800      	cmp	r0, #0
 8008042:	d062      	beq.n	800810a <__gethex+0x112>
 8008044:	4623      	mov	r3, r4
 8008046:	7818      	ldrb	r0, [r3, #0]
 8008048:	4699      	mov	r9, r3
 800804a:	2830      	cmp	r0, #48	@ 0x30
 800804c:	f103 0301 	add.w	r3, r3, #1
 8008050:	d0f9      	beq.n	8008046 <__gethex+0x4e>
 8008052:	f7ff ffbc 	bl	8007fce <__hexdig_fun>
 8008056:	fab0 f580 	clz	r5, r0
 800805a:	f04f 0b01 	mov.w	fp, #1
 800805e:	096d      	lsrs	r5, r5, #5
 8008060:	464a      	mov	r2, r9
 8008062:	4616      	mov	r6, r2
 8008064:	7830      	ldrb	r0, [r6, #0]
 8008066:	3201      	adds	r2, #1
 8008068:	f7ff ffb1 	bl	8007fce <__hexdig_fun>
 800806c:	2800      	cmp	r0, #0
 800806e:	d1f8      	bne.n	8008062 <__gethex+0x6a>
 8008070:	2201      	movs	r2, #1
 8008072:	4630      	mov	r0, r6
 8008074:	498c      	ldr	r1, [pc, #560]	@ (80082a8 <__gethex+0x2b0>)
 8008076:	f7ff feef 	bl	8007e58 <strncmp>
 800807a:	2800      	cmp	r0, #0
 800807c:	d13f      	bne.n	80080fe <__gethex+0x106>
 800807e:	b944      	cbnz	r4, 8008092 <__gethex+0x9a>
 8008080:	1c74      	adds	r4, r6, #1
 8008082:	4622      	mov	r2, r4
 8008084:	4616      	mov	r6, r2
 8008086:	7830      	ldrb	r0, [r6, #0]
 8008088:	3201      	adds	r2, #1
 800808a:	f7ff ffa0 	bl	8007fce <__hexdig_fun>
 800808e:	2800      	cmp	r0, #0
 8008090:	d1f8      	bne.n	8008084 <__gethex+0x8c>
 8008092:	1ba4      	subs	r4, r4, r6
 8008094:	00a7      	lsls	r7, r4, #2
 8008096:	7833      	ldrb	r3, [r6, #0]
 8008098:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800809c:	2b50      	cmp	r3, #80	@ 0x50
 800809e:	d13e      	bne.n	800811e <__gethex+0x126>
 80080a0:	7873      	ldrb	r3, [r6, #1]
 80080a2:	2b2b      	cmp	r3, #43	@ 0x2b
 80080a4:	d033      	beq.n	800810e <__gethex+0x116>
 80080a6:	2b2d      	cmp	r3, #45	@ 0x2d
 80080a8:	d034      	beq.n	8008114 <__gethex+0x11c>
 80080aa:	2400      	movs	r4, #0
 80080ac:	1c71      	adds	r1, r6, #1
 80080ae:	7808      	ldrb	r0, [r1, #0]
 80080b0:	f7ff ff8d 	bl	8007fce <__hexdig_fun>
 80080b4:	1e43      	subs	r3, r0, #1
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	2b18      	cmp	r3, #24
 80080ba:	d830      	bhi.n	800811e <__gethex+0x126>
 80080bc:	f1a0 0210 	sub.w	r2, r0, #16
 80080c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80080c4:	f7ff ff83 	bl	8007fce <__hexdig_fun>
 80080c8:	f100 3cff 	add.w	ip, r0, #4294967295
 80080cc:	fa5f fc8c 	uxtb.w	ip, ip
 80080d0:	f1bc 0f18 	cmp.w	ip, #24
 80080d4:	f04f 030a 	mov.w	r3, #10
 80080d8:	d91e      	bls.n	8008118 <__gethex+0x120>
 80080da:	b104      	cbz	r4, 80080de <__gethex+0xe6>
 80080dc:	4252      	negs	r2, r2
 80080de:	4417      	add	r7, r2
 80080e0:	f8ca 1000 	str.w	r1, [sl]
 80080e4:	b1ed      	cbz	r5, 8008122 <__gethex+0x12a>
 80080e6:	f1bb 0f00 	cmp.w	fp, #0
 80080ea:	bf0c      	ite	eq
 80080ec:	2506      	moveq	r5, #6
 80080ee:	2500      	movne	r5, #0
 80080f0:	4628      	mov	r0, r5
 80080f2:	b005      	add	sp, #20
 80080f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f8:	2500      	movs	r5, #0
 80080fa:	462c      	mov	r4, r5
 80080fc:	e7b0      	b.n	8008060 <__gethex+0x68>
 80080fe:	2c00      	cmp	r4, #0
 8008100:	d1c7      	bne.n	8008092 <__gethex+0x9a>
 8008102:	4627      	mov	r7, r4
 8008104:	e7c7      	b.n	8008096 <__gethex+0x9e>
 8008106:	464e      	mov	r6, r9
 8008108:	462f      	mov	r7, r5
 800810a:	2501      	movs	r5, #1
 800810c:	e7c3      	b.n	8008096 <__gethex+0x9e>
 800810e:	2400      	movs	r4, #0
 8008110:	1cb1      	adds	r1, r6, #2
 8008112:	e7cc      	b.n	80080ae <__gethex+0xb6>
 8008114:	2401      	movs	r4, #1
 8008116:	e7fb      	b.n	8008110 <__gethex+0x118>
 8008118:	fb03 0002 	mla	r0, r3, r2, r0
 800811c:	e7ce      	b.n	80080bc <__gethex+0xc4>
 800811e:	4631      	mov	r1, r6
 8008120:	e7de      	b.n	80080e0 <__gethex+0xe8>
 8008122:	4629      	mov	r1, r5
 8008124:	eba6 0309 	sub.w	r3, r6, r9
 8008128:	3b01      	subs	r3, #1
 800812a:	2b07      	cmp	r3, #7
 800812c:	dc0a      	bgt.n	8008144 <__gethex+0x14c>
 800812e:	9801      	ldr	r0, [sp, #4]
 8008130:	f7fd ff88 	bl	8006044 <_Balloc>
 8008134:	4604      	mov	r4, r0
 8008136:	b940      	cbnz	r0, 800814a <__gethex+0x152>
 8008138:	4602      	mov	r2, r0
 800813a:	21e4      	movs	r1, #228	@ 0xe4
 800813c:	4b5b      	ldr	r3, [pc, #364]	@ (80082ac <__gethex+0x2b4>)
 800813e:	485c      	ldr	r0, [pc, #368]	@ (80082b0 <__gethex+0x2b8>)
 8008140:	f7ff fec0 	bl	8007ec4 <__assert_func>
 8008144:	3101      	adds	r1, #1
 8008146:	105b      	asrs	r3, r3, #1
 8008148:	e7ef      	b.n	800812a <__gethex+0x132>
 800814a:	2300      	movs	r3, #0
 800814c:	f100 0a14 	add.w	sl, r0, #20
 8008150:	4655      	mov	r5, sl
 8008152:	469b      	mov	fp, r3
 8008154:	45b1      	cmp	r9, r6
 8008156:	d337      	bcc.n	80081c8 <__gethex+0x1d0>
 8008158:	f845 bb04 	str.w	fp, [r5], #4
 800815c:	eba5 050a 	sub.w	r5, r5, sl
 8008160:	10ad      	asrs	r5, r5, #2
 8008162:	6125      	str	r5, [r4, #16]
 8008164:	4658      	mov	r0, fp
 8008166:	f7fe f85f 	bl	8006228 <__hi0bits>
 800816a:	016d      	lsls	r5, r5, #5
 800816c:	f8d8 6000 	ldr.w	r6, [r8]
 8008170:	1a2d      	subs	r5, r5, r0
 8008172:	42b5      	cmp	r5, r6
 8008174:	dd54      	ble.n	8008220 <__gethex+0x228>
 8008176:	1bad      	subs	r5, r5, r6
 8008178:	4629      	mov	r1, r5
 800817a:	4620      	mov	r0, r4
 800817c:	f7fe fbe1 	bl	8006942 <__any_on>
 8008180:	4681      	mov	r9, r0
 8008182:	b178      	cbz	r0, 80081a4 <__gethex+0x1ac>
 8008184:	f04f 0901 	mov.w	r9, #1
 8008188:	1e6b      	subs	r3, r5, #1
 800818a:	1159      	asrs	r1, r3, #5
 800818c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008190:	f003 021f 	and.w	r2, r3, #31
 8008194:	fa09 f202 	lsl.w	r2, r9, r2
 8008198:	420a      	tst	r2, r1
 800819a:	d003      	beq.n	80081a4 <__gethex+0x1ac>
 800819c:	454b      	cmp	r3, r9
 800819e:	dc36      	bgt.n	800820e <__gethex+0x216>
 80081a0:	f04f 0902 	mov.w	r9, #2
 80081a4:	4629      	mov	r1, r5
 80081a6:	4620      	mov	r0, r4
 80081a8:	f7ff febe 	bl	8007f28 <rshift>
 80081ac:	442f      	add	r7, r5
 80081ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80081b2:	42bb      	cmp	r3, r7
 80081b4:	da42      	bge.n	800823c <__gethex+0x244>
 80081b6:	4621      	mov	r1, r4
 80081b8:	9801      	ldr	r0, [sp, #4]
 80081ba:	f7fd ff83 	bl	80060c4 <_Bfree>
 80081be:	2300      	movs	r3, #0
 80081c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081c2:	25a3      	movs	r5, #163	@ 0xa3
 80081c4:	6013      	str	r3, [r2, #0]
 80081c6:	e793      	b.n	80080f0 <__gethex+0xf8>
 80081c8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80081cc:	2a2e      	cmp	r2, #46	@ 0x2e
 80081ce:	d012      	beq.n	80081f6 <__gethex+0x1fe>
 80081d0:	2b20      	cmp	r3, #32
 80081d2:	d104      	bne.n	80081de <__gethex+0x1e6>
 80081d4:	f845 bb04 	str.w	fp, [r5], #4
 80081d8:	f04f 0b00 	mov.w	fp, #0
 80081dc:	465b      	mov	r3, fp
 80081de:	7830      	ldrb	r0, [r6, #0]
 80081e0:	9303      	str	r3, [sp, #12]
 80081e2:	f7ff fef4 	bl	8007fce <__hexdig_fun>
 80081e6:	9b03      	ldr	r3, [sp, #12]
 80081e8:	f000 000f 	and.w	r0, r0, #15
 80081ec:	4098      	lsls	r0, r3
 80081ee:	ea4b 0b00 	orr.w	fp, fp, r0
 80081f2:	3304      	adds	r3, #4
 80081f4:	e7ae      	b.n	8008154 <__gethex+0x15c>
 80081f6:	45b1      	cmp	r9, r6
 80081f8:	d8ea      	bhi.n	80081d0 <__gethex+0x1d8>
 80081fa:	2201      	movs	r2, #1
 80081fc:	4630      	mov	r0, r6
 80081fe:	492a      	ldr	r1, [pc, #168]	@ (80082a8 <__gethex+0x2b0>)
 8008200:	9303      	str	r3, [sp, #12]
 8008202:	f7ff fe29 	bl	8007e58 <strncmp>
 8008206:	9b03      	ldr	r3, [sp, #12]
 8008208:	2800      	cmp	r0, #0
 800820a:	d1e1      	bne.n	80081d0 <__gethex+0x1d8>
 800820c:	e7a2      	b.n	8008154 <__gethex+0x15c>
 800820e:	4620      	mov	r0, r4
 8008210:	1ea9      	subs	r1, r5, #2
 8008212:	f7fe fb96 	bl	8006942 <__any_on>
 8008216:	2800      	cmp	r0, #0
 8008218:	d0c2      	beq.n	80081a0 <__gethex+0x1a8>
 800821a:	f04f 0903 	mov.w	r9, #3
 800821e:	e7c1      	b.n	80081a4 <__gethex+0x1ac>
 8008220:	da09      	bge.n	8008236 <__gethex+0x23e>
 8008222:	1b75      	subs	r5, r6, r5
 8008224:	4621      	mov	r1, r4
 8008226:	462a      	mov	r2, r5
 8008228:	9801      	ldr	r0, [sp, #4]
 800822a:	f7fe f95b 	bl	80064e4 <__lshift>
 800822e:	4604      	mov	r4, r0
 8008230:	1b7f      	subs	r7, r7, r5
 8008232:	f100 0a14 	add.w	sl, r0, #20
 8008236:	f04f 0900 	mov.w	r9, #0
 800823a:	e7b8      	b.n	80081ae <__gethex+0x1b6>
 800823c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008240:	42bd      	cmp	r5, r7
 8008242:	dd6f      	ble.n	8008324 <__gethex+0x32c>
 8008244:	1bed      	subs	r5, r5, r7
 8008246:	42ae      	cmp	r6, r5
 8008248:	dc34      	bgt.n	80082b4 <__gethex+0x2bc>
 800824a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800824e:	2b02      	cmp	r3, #2
 8008250:	d022      	beq.n	8008298 <__gethex+0x2a0>
 8008252:	2b03      	cmp	r3, #3
 8008254:	d024      	beq.n	80082a0 <__gethex+0x2a8>
 8008256:	2b01      	cmp	r3, #1
 8008258:	d115      	bne.n	8008286 <__gethex+0x28e>
 800825a:	42ae      	cmp	r6, r5
 800825c:	d113      	bne.n	8008286 <__gethex+0x28e>
 800825e:	2e01      	cmp	r6, #1
 8008260:	d10b      	bne.n	800827a <__gethex+0x282>
 8008262:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008266:	9a02      	ldr	r2, [sp, #8]
 8008268:	2562      	movs	r5, #98	@ 0x62
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	2301      	movs	r3, #1
 800826e:	6123      	str	r3, [r4, #16]
 8008270:	f8ca 3000 	str.w	r3, [sl]
 8008274:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008276:	601c      	str	r4, [r3, #0]
 8008278:	e73a      	b.n	80080f0 <__gethex+0xf8>
 800827a:	4620      	mov	r0, r4
 800827c:	1e71      	subs	r1, r6, #1
 800827e:	f7fe fb60 	bl	8006942 <__any_on>
 8008282:	2800      	cmp	r0, #0
 8008284:	d1ed      	bne.n	8008262 <__gethex+0x26a>
 8008286:	4621      	mov	r1, r4
 8008288:	9801      	ldr	r0, [sp, #4]
 800828a:	f7fd ff1b 	bl	80060c4 <_Bfree>
 800828e:	2300      	movs	r3, #0
 8008290:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008292:	2550      	movs	r5, #80	@ 0x50
 8008294:	6013      	str	r3, [r2, #0]
 8008296:	e72b      	b.n	80080f0 <__gethex+0xf8>
 8008298:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1f3      	bne.n	8008286 <__gethex+0x28e>
 800829e:	e7e0      	b.n	8008262 <__gethex+0x26a>
 80082a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1dd      	bne.n	8008262 <__gethex+0x26a>
 80082a6:	e7ee      	b.n	8008286 <__gethex+0x28e>
 80082a8:	08008975 	.word	0x08008975
 80082ac:	0800890b 	.word	0x0800890b
 80082b0:	080089cc 	.word	0x080089cc
 80082b4:	1e6f      	subs	r7, r5, #1
 80082b6:	f1b9 0f00 	cmp.w	r9, #0
 80082ba:	d130      	bne.n	800831e <__gethex+0x326>
 80082bc:	b127      	cbz	r7, 80082c8 <__gethex+0x2d0>
 80082be:	4639      	mov	r1, r7
 80082c0:	4620      	mov	r0, r4
 80082c2:	f7fe fb3e 	bl	8006942 <__any_on>
 80082c6:	4681      	mov	r9, r0
 80082c8:	2301      	movs	r3, #1
 80082ca:	4629      	mov	r1, r5
 80082cc:	1b76      	subs	r6, r6, r5
 80082ce:	2502      	movs	r5, #2
 80082d0:	117a      	asrs	r2, r7, #5
 80082d2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80082d6:	f007 071f 	and.w	r7, r7, #31
 80082da:	40bb      	lsls	r3, r7
 80082dc:	4213      	tst	r3, r2
 80082de:	4620      	mov	r0, r4
 80082e0:	bf18      	it	ne
 80082e2:	f049 0902 	orrne.w	r9, r9, #2
 80082e6:	f7ff fe1f 	bl	8007f28 <rshift>
 80082ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80082ee:	f1b9 0f00 	cmp.w	r9, #0
 80082f2:	d047      	beq.n	8008384 <__gethex+0x38c>
 80082f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d015      	beq.n	8008328 <__gethex+0x330>
 80082fc:	2b03      	cmp	r3, #3
 80082fe:	d017      	beq.n	8008330 <__gethex+0x338>
 8008300:	2b01      	cmp	r3, #1
 8008302:	d109      	bne.n	8008318 <__gethex+0x320>
 8008304:	f019 0f02 	tst.w	r9, #2
 8008308:	d006      	beq.n	8008318 <__gethex+0x320>
 800830a:	f8da 3000 	ldr.w	r3, [sl]
 800830e:	ea49 0903 	orr.w	r9, r9, r3
 8008312:	f019 0f01 	tst.w	r9, #1
 8008316:	d10e      	bne.n	8008336 <__gethex+0x33e>
 8008318:	f045 0510 	orr.w	r5, r5, #16
 800831c:	e032      	b.n	8008384 <__gethex+0x38c>
 800831e:	f04f 0901 	mov.w	r9, #1
 8008322:	e7d1      	b.n	80082c8 <__gethex+0x2d0>
 8008324:	2501      	movs	r5, #1
 8008326:	e7e2      	b.n	80082ee <__gethex+0x2f6>
 8008328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800832a:	f1c3 0301 	rsb	r3, r3, #1
 800832e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008332:	2b00      	cmp	r3, #0
 8008334:	d0f0      	beq.n	8008318 <__gethex+0x320>
 8008336:	f04f 0c00 	mov.w	ip, #0
 800833a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800833e:	f104 0314 	add.w	r3, r4, #20
 8008342:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008346:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800834a:	4618      	mov	r0, r3
 800834c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008350:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008354:	d01b      	beq.n	800838e <__gethex+0x396>
 8008356:	3201      	adds	r2, #1
 8008358:	6002      	str	r2, [r0, #0]
 800835a:	2d02      	cmp	r5, #2
 800835c:	f104 0314 	add.w	r3, r4, #20
 8008360:	d13c      	bne.n	80083dc <__gethex+0x3e4>
 8008362:	f8d8 2000 	ldr.w	r2, [r8]
 8008366:	3a01      	subs	r2, #1
 8008368:	42b2      	cmp	r2, r6
 800836a:	d109      	bne.n	8008380 <__gethex+0x388>
 800836c:	2201      	movs	r2, #1
 800836e:	1171      	asrs	r1, r6, #5
 8008370:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008374:	f006 061f 	and.w	r6, r6, #31
 8008378:	fa02 f606 	lsl.w	r6, r2, r6
 800837c:	421e      	tst	r6, r3
 800837e:	d13a      	bne.n	80083f6 <__gethex+0x3fe>
 8008380:	f045 0520 	orr.w	r5, r5, #32
 8008384:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008386:	601c      	str	r4, [r3, #0]
 8008388:	9b02      	ldr	r3, [sp, #8]
 800838a:	601f      	str	r7, [r3, #0]
 800838c:	e6b0      	b.n	80080f0 <__gethex+0xf8>
 800838e:	4299      	cmp	r1, r3
 8008390:	f843 cc04 	str.w	ip, [r3, #-4]
 8008394:	d8d9      	bhi.n	800834a <__gethex+0x352>
 8008396:	68a3      	ldr	r3, [r4, #8]
 8008398:	459b      	cmp	fp, r3
 800839a:	db17      	blt.n	80083cc <__gethex+0x3d4>
 800839c:	6861      	ldr	r1, [r4, #4]
 800839e:	9801      	ldr	r0, [sp, #4]
 80083a0:	3101      	adds	r1, #1
 80083a2:	f7fd fe4f 	bl	8006044 <_Balloc>
 80083a6:	4681      	mov	r9, r0
 80083a8:	b918      	cbnz	r0, 80083b2 <__gethex+0x3ba>
 80083aa:	4602      	mov	r2, r0
 80083ac:	2184      	movs	r1, #132	@ 0x84
 80083ae:	4b19      	ldr	r3, [pc, #100]	@ (8008414 <__gethex+0x41c>)
 80083b0:	e6c5      	b.n	800813e <__gethex+0x146>
 80083b2:	6922      	ldr	r2, [r4, #16]
 80083b4:	f104 010c 	add.w	r1, r4, #12
 80083b8:	3202      	adds	r2, #2
 80083ba:	0092      	lsls	r2, r2, #2
 80083bc:	300c      	adds	r0, #12
 80083be:	f7ff fd6d 	bl	8007e9c <memcpy>
 80083c2:	4621      	mov	r1, r4
 80083c4:	9801      	ldr	r0, [sp, #4]
 80083c6:	f7fd fe7d 	bl	80060c4 <_Bfree>
 80083ca:	464c      	mov	r4, r9
 80083cc:	6923      	ldr	r3, [r4, #16]
 80083ce:	1c5a      	adds	r2, r3, #1
 80083d0:	6122      	str	r2, [r4, #16]
 80083d2:	2201      	movs	r2, #1
 80083d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083d8:	615a      	str	r2, [r3, #20]
 80083da:	e7be      	b.n	800835a <__gethex+0x362>
 80083dc:	6922      	ldr	r2, [r4, #16]
 80083de:	455a      	cmp	r2, fp
 80083e0:	dd0b      	ble.n	80083fa <__gethex+0x402>
 80083e2:	2101      	movs	r1, #1
 80083e4:	4620      	mov	r0, r4
 80083e6:	f7ff fd9f 	bl	8007f28 <rshift>
 80083ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083ee:	3701      	adds	r7, #1
 80083f0:	42bb      	cmp	r3, r7
 80083f2:	f6ff aee0 	blt.w	80081b6 <__gethex+0x1be>
 80083f6:	2501      	movs	r5, #1
 80083f8:	e7c2      	b.n	8008380 <__gethex+0x388>
 80083fa:	f016 061f 	ands.w	r6, r6, #31
 80083fe:	d0fa      	beq.n	80083f6 <__gethex+0x3fe>
 8008400:	4453      	add	r3, sl
 8008402:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008406:	f7fd ff0f 	bl	8006228 <__hi0bits>
 800840a:	f1c6 0620 	rsb	r6, r6, #32
 800840e:	42b0      	cmp	r0, r6
 8008410:	dbe7      	blt.n	80083e2 <__gethex+0x3ea>
 8008412:	e7f0      	b.n	80083f6 <__gethex+0x3fe>
 8008414:	0800890b 	.word	0x0800890b

08008418 <L_shift>:
 8008418:	f1c2 0208 	rsb	r2, r2, #8
 800841c:	0092      	lsls	r2, r2, #2
 800841e:	b570      	push	{r4, r5, r6, lr}
 8008420:	f1c2 0620 	rsb	r6, r2, #32
 8008424:	6843      	ldr	r3, [r0, #4]
 8008426:	6804      	ldr	r4, [r0, #0]
 8008428:	fa03 f506 	lsl.w	r5, r3, r6
 800842c:	432c      	orrs	r4, r5
 800842e:	40d3      	lsrs	r3, r2
 8008430:	6004      	str	r4, [r0, #0]
 8008432:	f840 3f04 	str.w	r3, [r0, #4]!
 8008436:	4288      	cmp	r0, r1
 8008438:	d3f4      	bcc.n	8008424 <L_shift+0xc>
 800843a:	bd70      	pop	{r4, r5, r6, pc}

0800843c <__match>:
 800843c:	b530      	push	{r4, r5, lr}
 800843e:	6803      	ldr	r3, [r0, #0]
 8008440:	3301      	adds	r3, #1
 8008442:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008446:	b914      	cbnz	r4, 800844e <__match+0x12>
 8008448:	6003      	str	r3, [r0, #0]
 800844a:	2001      	movs	r0, #1
 800844c:	bd30      	pop	{r4, r5, pc}
 800844e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008452:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008456:	2d19      	cmp	r5, #25
 8008458:	bf98      	it	ls
 800845a:	3220      	addls	r2, #32
 800845c:	42a2      	cmp	r2, r4
 800845e:	d0f0      	beq.n	8008442 <__match+0x6>
 8008460:	2000      	movs	r0, #0
 8008462:	e7f3      	b.n	800844c <__match+0x10>

08008464 <__hexnan>:
 8008464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008468:	2500      	movs	r5, #0
 800846a:	680b      	ldr	r3, [r1, #0]
 800846c:	4682      	mov	sl, r0
 800846e:	115e      	asrs	r6, r3, #5
 8008470:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008474:	f013 031f 	ands.w	r3, r3, #31
 8008478:	bf18      	it	ne
 800847a:	3604      	addne	r6, #4
 800847c:	1f37      	subs	r7, r6, #4
 800847e:	4690      	mov	r8, r2
 8008480:	46b9      	mov	r9, r7
 8008482:	463c      	mov	r4, r7
 8008484:	46ab      	mov	fp, r5
 8008486:	b087      	sub	sp, #28
 8008488:	6801      	ldr	r1, [r0, #0]
 800848a:	9301      	str	r3, [sp, #4]
 800848c:	f846 5c04 	str.w	r5, [r6, #-4]
 8008490:	9502      	str	r5, [sp, #8]
 8008492:	784a      	ldrb	r2, [r1, #1]
 8008494:	1c4b      	adds	r3, r1, #1
 8008496:	9303      	str	r3, [sp, #12]
 8008498:	b342      	cbz	r2, 80084ec <__hexnan+0x88>
 800849a:	4610      	mov	r0, r2
 800849c:	9105      	str	r1, [sp, #20]
 800849e:	9204      	str	r2, [sp, #16]
 80084a0:	f7ff fd95 	bl	8007fce <__hexdig_fun>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d151      	bne.n	800854c <__hexnan+0xe8>
 80084a8:	9a04      	ldr	r2, [sp, #16]
 80084aa:	9905      	ldr	r1, [sp, #20]
 80084ac:	2a20      	cmp	r2, #32
 80084ae:	d818      	bhi.n	80084e2 <__hexnan+0x7e>
 80084b0:	9b02      	ldr	r3, [sp, #8]
 80084b2:	459b      	cmp	fp, r3
 80084b4:	dd13      	ble.n	80084de <__hexnan+0x7a>
 80084b6:	454c      	cmp	r4, r9
 80084b8:	d206      	bcs.n	80084c8 <__hexnan+0x64>
 80084ba:	2d07      	cmp	r5, #7
 80084bc:	dc04      	bgt.n	80084c8 <__hexnan+0x64>
 80084be:	462a      	mov	r2, r5
 80084c0:	4649      	mov	r1, r9
 80084c2:	4620      	mov	r0, r4
 80084c4:	f7ff ffa8 	bl	8008418 <L_shift>
 80084c8:	4544      	cmp	r4, r8
 80084ca:	d952      	bls.n	8008572 <__hexnan+0x10e>
 80084cc:	2300      	movs	r3, #0
 80084ce:	f1a4 0904 	sub.w	r9, r4, #4
 80084d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80084d6:	461d      	mov	r5, r3
 80084d8:	464c      	mov	r4, r9
 80084da:	f8cd b008 	str.w	fp, [sp, #8]
 80084de:	9903      	ldr	r1, [sp, #12]
 80084e0:	e7d7      	b.n	8008492 <__hexnan+0x2e>
 80084e2:	2a29      	cmp	r2, #41	@ 0x29
 80084e4:	d157      	bne.n	8008596 <__hexnan+0x132>
 80084e6:	3102      	adds	r1, #2
 80084e8:	f8ca 1000 	str.w	r1, [sl]
 80084ec:	f1bb 0f00 	cmp.w	fp, #0
 80084f0:	d051      	beq.n	8008596 <__hexnan+0x132>
 80084f2:	454c      	cmp	r4, r9
 80084f4:	d206      	bcs.n	8008504 <__hexnan+0xa0>
 80084f6:	2d07      	cmp	r5, #7
 80084f8:	dc04      	bgt.n	8008504 <__hexnan+0xa0>
 80084fa:	462a      	mov	r2, r5
 80084fc:	4649      	mov	r1, r9
 80084fe:	4620      	mov	r0, r4
 8008500:	f7ff ff8a 	bl	8008418 <L_shift>
 8008504:	4544      	cmp	r4, r8
 8008506:	d936      	bls.n	8008576 <__hexnan+0x112>
 8008508:	4623      	mov	r3, r4
 800850a:	f1a8 0204 	sub.w	r2, r8, #4
 800850e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008512:	429f      	cmp	r7, r3
 8008514:	f842 1f04 	str.w	r1, [r2, #4]!
 8008518:	d2f9      	bcs.n	800850e <__hexnan+0xaa>
 800851a:	1b3b      	subs	r3, r7, r4
 800851c:	f023 0303 	bic.w	r3, r3, #3
 8008520:	3304      	adds	r3, #4
 8008522:	3401      	adds	r4, #1
 8008524:	3e03      	subs	r6, #3
 8008526:	42b4      	cmp	r4, r6
 8008528:	bf88      	it	hi
 800852a:	2304      	movhi	r3, #4
 800852c:	2200      	movs	r2, #0
 800852e:	4443      	add	r3, r8
 8008530:	f843 2b04 	str.w	r2, [r3], #4
 8008534:	429f      	cmp	r7, r3
 8008536:	d2fb      	bcs.n	8008530 <__hexnan+0xcc>
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	b91b      	cbnz	r3, 8008544 <__hexnan+0xe0>
 800853c:	4547      	cmp	r7, r8
 800853e:	d128      	bne.n	8008592 <__hexnan+0x12e>
 8008540:	2301      	movs	r3, #1
 8008542:	603b      	str	r3, [r7, #0]
 8008544:	2005      	movs	r0, #5
 8008546:	b007      	add	sp, #28
 8008548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854c:	3501      	adds	r5, #1
 800854e:	2d08      	cmp	r5, #8
 8008550:	f10b 0b01 	add.w	fp, fp, #1
 8008554:	dd06      	ble.n	8008564 <__hexnan+0x100>
 8008556:	4544      	cmp	r4, r8
 8008558:	d9c1      	bls.n	80084de <__hexnan+0x7a>
 800855a:	2300      	movs	r3, #0
 800855c:	2501      	movs	r5, #1
 800855e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008562:	3c04      	subs	r4, #4
 8008564:	6822      	ldr	r2, [r4, #0]
 8008566:	f000 000f 	and.w	r0, r0, #15
 800856a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800856e:	6020      	str	r0, [r4, #0]
 8008570:	e7b5      	b.n	80084de <__hexnan+0x7a>
 8008572:	2508      	movs	r5, #8
 8008574:	e7b3      	b.n	80084de <__hexnan+0x7a>
 8008576:	9b01      	ldr	r3, [sp, #4]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d0dd      	beq.n	8008538 <__hexnan+0xd4>
 800857c:	f04f 32ff 	mov.w	r2, #4294967295
 8008580:	f1c3 0320 	rsb	r3, r3, #32
 8008584:	40da      	lsrs	r2, r3
 8008586:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800858a:	4013      	ands	r3, r2
 800858c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008590:	e7d2      	b.n	8008538 <__hexnan+0xd4>
 8008592:	3f04      	subs	r7, #4
 8008594:	e7d0      	b.n	8008538 <__hexnan+0xd4>
 8008596:	2004      	movs	r0, #4
 8008598:	e7d5      	b.n	8008546 <__hexnan+0xe2>

0800859a <__ascii_mbtowc>:
 800859a:	b082      	sub	sp, #8
 800859c:	b901      	cbnz	r1, 80085a0 <__ascii_mbtowc+0x6>
 800859e:	a901      	add	r1, sp, #4
 80085a0:	b142      	cbz	r2, 80085b4 <__ascii_mbtowc+0x1a>
 80085a2:	b14b      	cbz	r3, 80085b8 <__ascii_mbtowc+0x1e>
 80085a4:	7813      	ldrb	r3, [r2, #0]
 80085a6:	600b      	str	r3, [r1, #0]
 80085a8:	7812      	ldrb	r2, [r2, #0]
 80085aa:	1e10      	subs	r0, r2, #0
 80085ac:	bf18      	it	ne
 80085ae:	2001      	movne	r0, #1
 80085b0:	b002      	add	sp, #8
 80085b2:	4770      	bx	lr
 80085b4:	4610      	mov	r0, r2
 80085b6:	e7fb      	b.n	80085b0 <__ascii_mbtowc+0x16>
 80085b8:	f06f 0001 	mvn.w	r0, #1
 80085bc:	e7f8      	b.n	80085b0 <__ascii_mbtowc+0x16>

080085be <_realloc_r>:
 80085be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c2:	4607      	mov	r7, r0
 80085c4:	4614      	mov	r4, r2
 80085c6:	460d      	mov	r5, r1
 80085c8:	b921      	cbnz	r1, 80085d4 <_realloc_r+0x16>
 80085ca:	4611      	mov	r1, r2
 80085cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085d0:	f7fd bcac 	b.w	8005f2c <_malloc_r>
 80085d4:	b92a      	cbnz	r2, 80085e2 <_realloc_r+0x24>
 80085d6:	f7fd fc37 	bl	8005e48 <_free_r>
 80085da:	4625      	mov	r5, r4
 80085dc:	4628      	mov	r0, r5
 80085de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e2:	f000 f8c4 	bl	800876e <_malloc_usable_size_r>
 80085e6:	4284      	cmp	r4, r0
 80085e8:	4606      	mov	r6, r0
 80085ea:	d802      	bhi.n	80085f2 <_realloc_r+0x34>
 80085ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80085f0:	d8f4      	bhi.n	80085dc <_realloc_r+0x1e>
 80085f2:	4621      	mov	r1, r4
 80085f4:	4638      	mov	r0, r7
 80085f6:	f7fd fc99 	bl	8005f2c <_malloc_r>
 80085fa:	4680      	mov	r8, r0
 80085fc:	b908      	cbnz	r0, 8008602 <_realloc_r+0x44>
 80085fe:	4645      	mov	r5, r8
 8008600:	e7ec      	b.n	80085dc <_realloc_r+0x1e>
 8008602:	42b4      	cmp	r4, r6
 8008604:	4622      	mov	r2, r4
 8008606:	4629      	mov	r1, r5
 8008608:	bf28      	it	cs
 800860a:	4632      	movcs	r2, r6
 800860c:	f7ff fc46 	bl	8007e9c <memcpy>
 8008610:	4629      	mov	r1, r5
 8008612:	4638      	mov	r0, r7
 8008614:	f7fd fc18 	bl	8005e48 <_free_r>
 8008618:	e7f1      	b.n	80085fe <_realloc_r+0x40>

0800861a <__ascii_wctomb>:
 800861a:	4603      	mov	r3, r0
 800861c:	4608      	mov	r0, r1
 800861e:	b141      	cbz	r1, 8008632 <__ascii_wctomb+0x18>
 8008620:	2aff      	cmp	r2, #255	@ 0xff
 8008622:	d904      	bls.n	800862e <__ascii_wctomb+0x14>
 8008624:	228a      	movs	r2, #138	@ 0x8a
 8008626:	f04f 30ff 	mov.w	r0, #4294967295
 800862a:	601a      	str	r2, [r3, #0]
 800862c:	4770      	bx	lr
 800862e:	2001      	movs	r0, #1
 8008630:	700a      	strb	r2, [r1, #0]
 8008632:	4770      	bx	lr

08008634 <fiprintf>:
 8008634:	b40e      	push	{r1, r2, r3}
 8008636:	b503      	push	{r0, r1, lr}
 8008638:	4601      	mov	r1, r0
 800863a:	ab03      	add	r3, sp, #12
 800863c:	4805      	ldr	r0, [pc, #20]	@ (8008654 <fiprintf+0x20>)
 800863e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008642:	6800      	ldr	r0, [r0, #0]
 8008644:	9301      	str	r3, [sp, #4]
 8008646:	f7ff f999 	bl	800797c <_vfiprintf_r>
 800864a:	b002      	add	sp, #8
 800864c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008650:	b003      	add	sp, #12
 8008652:	4770      	bx	lr
 8008654:	2000001c 	.word	0x2000001c

08008658 <__swhatbuf_r>:
 8008658:	b570      	push	{r4, r5, r6, lr}
 800865a:	460c      	mov	r4, r1
 800865c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008660:	4615      	mov	r5, r2
 8008662:	2900      	cmp	r1, #0
 8008664:	461e      	mov	r6, r3
 8008666:	b096      	sub	sp, #88	@ 0x58
 8008668:	da0c      	bge.n	8008684 <__swhatbuf_r+0x2c>
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	2100      	movs	r1, #0
 800866e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008672:	bf14      	ite	ne
 8008674:	2340      	movne	r3, #64	@ 0x40
 8008676:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800867a:	2000      	movs	r0, #0
 800867c:	6031      	str	r1, [r6, #0]
 800867e:	602b      	str	r3, [r5, #0]
 8008680:	b016      	add	sp, #88	@ 0x58
 8008682:	bd70      	pop	{r4, r5, r6, pc}
 8008684:	466a      	mov	r2, sp
 8008686:	f000 f849 	bl	800871c <_fstat_r>
 800868a:	2800      	cmp	r0, #0
 800868c:	dbed      	blt.n	800866a <__swhatbuf_r+0x12>
 800868e:	9901      	ldr	r1, [sp, #4]
 8008690:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008694:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008698:	4259      	negs	r1, r3
 800869a:	4159      	adcs	r1, r3
 800869c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086a0:	e7eb      	b.n	800867a <__swhatbuf_r+0x22>

080086a2 <__smakebuf_r>:
 80086a2:	898b      	ldrh	r3, [r1, #12]
 80086a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086a6:	079d      	lsls	r5, r3, #30
 80086a8:	4606      	mov	r6, r0
 80086aa:	460c      	mov	r4, r1
 80086ac:	d507      	bpl.n	80086be <__smakebuf_r+0x1c>
 80086ae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086b2:	6023      	str	r3, [r4, #0]
 80086b4:	6123      	str	r3, [r4, #16]
 80086b6:	2301      	movs	r3, #1
 80086b8:	6163      	str	r3, [r4, #20]
 80086ba:	b003      	add	sp, #12
 80086bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086be:	466a      	mov	r2, sp
 80086c0:	ab01      	add	r3, sp, #4
 80086c2:	f7ff ffc9 	bl	8008658 <__swhatbuf_r>
 80086c6:	9f00      	ldr	r7, [sp, #0]
 80086c8:	4605      	mov	r5, r0
 80086ca:	4639      	mov	r1, r7
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7fd fc2d 	bl	8005f2c <_malloc_r>
 80086d2:	b948      	cbnz	r0, 80086e8 <__smakebuf_r+0x46>
 80086d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086d8:	059a      	lsls	r2, r3, #22
 80086da:	d4ee      	bmi.n	80086ba <__smakebuf_r+0x18>
 80086dc:	f023 0303 	bic.w	r3, r3, #3
 80086e0:	f043 0302 	orr.w	r3, r3, #2
 80086e4:	81a3      	strh	r3, [r4, #12]
 80086e6:	e7e2      	b.n	80086ae <__smakebuf_r+0xc>
 80086e8:	89a3      	ldrh	r3, [r4, #12]
 80086ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086f2:	81a3      	strh	r3, [r4, #12]
 80086f4:	9b01      	ldr	r3, [sp, #4]
 80086f6:	6020      	str	r0, [r4, #0]
 80086f8:	b15b      	cbz	r3, 8008712 <__smakebuf_r+0x70>
 80086fa:	4630      	mov	r0, r6
 80086fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008700:	f000 f81e 	bl	8008740 <_isatty_r>
 8008704:	b128      	cbz	r0, 8008712 <__smakebuf_r+0x70>
 8008706:	89a3      	ldrh	r3, [r4, #12]
 8008708:	f023 0303 	bic.w	r3, r3, #3
 800870c:	f043 0301 	orr.w	r3, r3, #1
 8008710:	81a3      	strh	r3, [r4, #12]
 8008712:	89a3      	ldrh	r3, [r4, #12]
 8008714:	431d      	orrs	r5, r3
 8008716:	81a5      	strh	r5, [r4, #12]
 8008718:	e7cf      	b.n	80086ba <__smakebuf_r+0x18>
	...

0800871c <_fstat_r>:
 800871c:	b538      	push	{r3, r4, r5, lr}
 800871e:	2300      	movs	r3, #0
 8008720:	4d06      	ldr	r5, [pc, #24]	@ (800873c <_fstat_r+0x20>)
 8008722:	4604      	mov	r4, r0
 8008724:	4608      	mov	r0, r1
 8008726:	4611      	mov	r1, r2
 8008728:	602b      	str	r3, [r5, #0]
 800872a:	f7f9 f8c3 	bl	80018b4 <_fstat>
 800872e:	1c43      	adds	r3, r0, #1
 8008730:	d102      	bne.n	8008738 <_fstat_r+0x1c>
 8008732:	682b      	ldr	r3, [r5, #0]
 8008734:	b103      	cbz	r3, 8008738 <_fstat_r+0x1c>
 8008736:	6023      	str	r3, [r4, #0]
 8008738:	bd38      	pop	{r3, r4, r5, pc}
 800873a:	bf00      	nop
 800873c:	20000428 	.word	0x20000428

08008740 <_isatty_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	2300      	movs	r3, #0
 8008744:	4d05      	ldr	r5, [pc, #20]	@ (800875c <_isatty_r+0x1c>)
 8008746:	4604      	mov	r4, r0
 8008748:	4608      	mov	r0, r1
 800874a:	602b      	str	r3, [r5, #0]
 800874c:	f7f9 f8c1 	bl	80018d2 <_isatty>
 8008750:	1c43      	adds	r3, r0, #1
 8008752:	d102      	bne.n	800875a <_isatty_r+0x1a>
 8008754:	682b      	ldr	r3, [r5, #0]
 8008756:	b103      	cbz	r3, 800875a <_isatty_r+0x1a>
 8008758:	6023      	str	r3, [r4, #0]
 800875a:	bd38      	pop	{r3, r4, r5, pc}
 800875c:	20000428 	.word	0x20000428

08008760 <abort>:
 8008760:	2006      	movs	r0, #6
 8008762:	b508      	push	{r3, lr}
 8008764:	f000 f834 	bl	80087d0 <raise>
 8008768:	2001      	movs	r0, #1
 800876a:	f7f9 f854 	bl	8001816 <_exit>

0800876e <_malloc_usable_size_r>:
 800876e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008772:	1f18      	subs	r0, r3, #4
 8008774:	2b00      	cmp	r3, #0
 8008776:	bfbc      	itt	lt
 8008778:	580b      	ldrlt	r3, [r1, r0]
 800877a:	18c0      	addlt	r0, r0, r3
 800877c:	4770      	bx	lr

0800877e <_raise_r>:
 800877e:	291f      	cmp	r1, #31
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	4605      	mov	r5, r0
 8008784:	460c      	mov	r4, r1
 8008786:	d904      	bls.n	8008792 <_raise_r+0x14>
 8008788:	2316      	movs	r3, #22
 800878a:	6003      	str	r3, [r0, #0]
 800878c:	f04f 30ff 	mov.w	r0, #4294967295
 8008790:	bd38      	pop	{r3, r4, r5, pc}
 8008792:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008794:	b112      	cbz	r2, 800879c <_raise_r+0x1e>
 8008796:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800879a:	b94b      	cbnz	r3, 80087b0 <_raise_r+0x32>
 800879c:	4628      	mov	r0, r5
 800879e:	f000 f831 	bl	8008804 <_getpid_r>
 80087a2:	4622      	mov	r2, r4
 80087a4:	4601      	mov	r1, r0
 80087a6:	4628      	mov	r0, r5
 80087a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087ac:	f000 b818 	b.w	80087e0 <_kill_r>
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d00a      	beq.n	80087ca <_raise_r+0x4c>
 80087b4:	1c59      	adds	r1, r3, #1
 80087b6:	d103      	bne.n	80087c0 <_raise_r+0x42>
 80087b8:	2316      	movs	r3, #22
 80087ba:	6003      	str	r3, [r0, #0]
 80087bc:	2001      	movs	r0, #1
 80087be:	e7e7      	b.n	8008790 <_raise_r+0x12>
 80087c0:	2100      	movs	r1, #0
 80087c2:	4620      	mov	r0, r4
 80087c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087c8:	4798      	blx	r3
 80087ca:	2000      	movs	r0, #0
 80087cc:	e7e0      	b.n	8008790 <_raise_r+0x12>
	...

080087d0 <raise>:
 80087d0:	4b02      	ldr	r3, [pc, #8]	@ (80087dc <raise+0xc>)
 80087d2:	4601      	mov	r1, r0
 80087d4:	6818      	ldr	r0, [r3, #0]
 80087d6:	f7ff bfd2 	b.w	800877e <_raise_r>
 80087da:	bf00      	nop
 80087dc:	2000001c 	.word	0x2000001c

080087e0 <_kill_r>:
 80087e0:	b538      	push	{r3, r4, r5, lr}
 80087e2:	2300      	movs	r3, #0
 80087e4:	4d06      	ldr	r5, [pc, #24]	@ (8008800 <_kill_r+0x20>)
 80087e6:	4604      	mov	r4, r0
 80087e8:	4608      	mov	r0, r1
 80087ea:	4611      	mov	r1, r2
 80087ec:	602b      	str	r3, [r5, #0]
 80087ee:	f7f9 f802 	bl	80017f6 <_kill>
 80087f2:	1c43      	adds	r3, r0, #1
 80087f4:	d102      	bne.n	80087fc <_kill_r+0x1c>
 80087f6:	682b      	ldr	r3, [r5, #0]
 80087f8:	b103      	cbz	r3, 80087fc <_kill_r+0x1c>
 80087fa:	6023      	str	r3, [r4, #0]
 80087fc:	bd38      	pop	{r3, r4, r5, pc}
 80087fe:	bf00      	nop
 8008800:	20000428 	.word	0x20000428

08008804 <_getpid_r>:
 8008804:	f7f8 bff0 	b.w	80017e8 <_getpid>

08008808 <_init>:
 8008808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800880a:	bf00      	nop
 800880c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800880e:	bc08      	pop	{r3}
 8008810:	469e      	mov	lr, r3
 8008812:	4770      	bx	lr

08008814 <_fini>:
 8008814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008816:	bf00      	nop
 8008818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800881a:	bc08      	pop	{r3}
 800881c:	469e      	mov	lr, r3
 800881e:	4770      	bx	lr
