
*** Running vivado
    with args -log Lab_ADC_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_ADC_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab_ADC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 403.531 ; gain = 47.551
Command: synth_design -top Lab_ADC_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 830.070 ; gain = 179.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_wrapper' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/hdl/Lab_ADC_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'Lab_ADC' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:274' bound to instance 'Lab_ADC_i' of component 'Lab_ADC' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/hdl/Lab_ADC_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:291]
INFO: [Synth 8-3491] module 'Lab_ADC_CLK_DIVIDER_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_CLK_DIVIDER_0_0_stub.vhdl:5' bound to instance 'CLK_DIVIDER_0' of component 'Lab_ADC_CLK_DIVIDER_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:347]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_CLK_DIVIDER_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_CLK_DIVIDER_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Lab_ADC_Edge_Detector_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_Edge_Detector_0_0_stub.vhdl:5' bound to instance 'Edge_Detector_0' of component 'Lab_ADC_Edge_Detector_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:352]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_Edge_Detector_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_Edge_Detector_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Lab_ADC_Edge_Detector_1_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_Edge_Detector_1_0_stub.vhdl:5' bound to instance 'Edge_Detector_1' of component 'Lab_ADC_Edge_Detector_1_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:358]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_Edge_Detector_1_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_Edge_Detector_1_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_imp_1VKOXDM' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:31]
INFO: [Synth 8-3491] module 'Lab_ADC_ADC_FSM_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_ADC_FSM_0_0_stub.vhdl:5' bound to instance 'ADC_FSM_0' of component 'Lab_ADC_ADC_FSM_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_ADC_FSM_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_ADC_FSM_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'Lab_ADC_PreEmphasisFilter_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_PreEmphasisFilter_0_0_stub.vhdl:5' bound to instance 'PreEmphasisFilter_0' of component 'Lab_ADC_PreEmphasisFilter_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_PreEmphasisFilter_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_PreEmphasisFilter_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Lab_ADC_RAM_Controller_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_RAM_Controller_0_0_stub.vhdl:5' bound to instance 'RAM_Controller_0' of component 'Lab_ADC_RAM_Controller_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_RAM_Controller_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_RAM_Controller_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Lab_ADC_blk_mem_gen_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'Lab_ADC_blk_mem_gen_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_blk_mem_gen_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'Lab_ADC_threshold_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_threshold_0_0_stub.vhdl:5' bound to instance 'threshold_0' of component 'Lab_ADC_threshold_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_threshold_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_threshold_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Lab_ADC_imp_1VKOXDM' (1#1) [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Lab_Window_imp_3HQDKG' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:190]
INFO: [Synth 8-3491] module 'Lab_ADC_Lab_Window_Controller_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_Lab_Window_Controller_0_0_stub.vhdl:5' bound to instance 'Lab_Window_Controller_0' of component 'Lab_ADC_Lab_Window_Controller_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_Lab_Window_Controller_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_Lab_Window_Controller_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'Lab_ADC_blk_mem_gen_1_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'Lab_ADC_blk_mem_gen_1_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_blk_mem_gen_1_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_blk_mem_gen_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Lab_ADC_mult_gen_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_mult_gen_0_0_stub.vhdl:5' bound to instance 'mult_gen_0' of component 'Lab_ADC_mult_gen_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_mult_gen_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_mult_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Lab_Window_imp_3HQDKG' (2#1) [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:190]
INFO: [Synth 8-3491] module 'Lab_ADC_ila_0_0' declared at 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'Lab_ADC_ila_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:390]
INFO: [Synth 8-638] synthesizing module 'Lab_ADC_ila_0_0' [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/.Xil/Vivado-13532-DESKTOP-946HOG3/realtime/Lab_ADC_ila_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'Lab_ADC' (3#1) [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/synth/Lab_ADC.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'Lab_ADC_wrapper' (4#1) [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/hdl/Lab_ADC_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 897.094 ; gain = 246.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 897.094 ; gain = 246.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 897.094 ; gain = 246.375
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_ADC_FSM_0_0/Lab_ADC_ADC_FSM_0_0/Lab_ADC_ADC_FSM_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/ADC_FSM_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_ADC_FSM_0_0/Lab_ADC_ADC_FSM_0_0/Lab_ADC_ADC_FSM_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/ADC_FSM_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_CLK_DIVIDER_0_0/Lab_ADC_CLK_DIVIDER_0_0/Lab_ADC_CLK_DIVIDER_0_0_in_context.xdc] for cell 'Lab_ADC_i/CLK_DIVIDER_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_CLK_DIVIDER_0_0/Lab_ADC_CLK_DIVIDER_0_0/Lab_ADC_CLK_DIVIDER_0_0_in_context.xdc] for cell 'Lab_ADC_i/CLK_DIVIDER_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_0_0/Lab_ADC_Edge_Detector_0_0/Lab_ADC_Edge_Detector_0_0_in_context.xdc] for cell 'Lab_ADC_i/Edge_Detector_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_0_0/Lab_ADC_Edge_Detector_0_0/Lab_ADC_Edge_Detector_0_0_in_context.xdc] for cell 'Lab_ADC_i/Edge_Detector_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_1_0/Lab_ADC_Edge_Detector_1_0/Lab_ADC_Edge_Detector_1_0_in_context.xdc] for cell 'Lab_ADC_i/Edge_Detector_1'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_Edge_Detector_1_0/Lab_ADC_Edge_Detector_1_0/Lab_ADC_Edge_Detector_1_0_in_context.xdc] for cell 'Lab_ADC_i/Edge_Detector_1'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_PreEmphasisFilter_0_0/Lab_ADC_PreEmphasisFilter_0_0/Lab_ADC_PreEmphasisFilter_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/PreEmphasisFilter_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_PreEmphasisFilter_0_0/Lab_ADC_PreEmphasisFilter_0_0/Lab_ADC_PreEmphasisFilter_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/PreEmphasisFilter_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_RAM_Controller_0_0/Lab_ADC_RAM_Controller_0_0/Lab_ADC_RAM_Controller_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/RAM_Controller_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_RAM_Controller_0_0/Lab_ADC_RAM_Controller_0_0/Lab_ADC_RAM_Controller_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/RAM_Controller_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_0_0/Lab_ADC_blk_mem_gen_0_0/Lab_ADC_blk_mem_gen_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/blk_mem_gen_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_0_0/Lab_ADC_blk_mem_gen_0_0/Lab_ADC_blk_mem_gen_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/blk_mem_gen_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_threshold_0_0/Lab_ADC_threshold_0_0/Lab_ADC_threshold_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/threshold_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_threshold_0_0/Lab_ADC_threshold_0_0/Lab_ADC_threshold_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_ADC/threshold_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_1_0/Lab_ADC_blk_mem_gen_1_0/Lab_ADC_blk_mem_gen_1_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_Window/blk_mem_gen_1'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_blk_mem_gen_1_0/Lab_ADC_blk_mem_gen_1_0/Lab_ADC_blk_mem_gen_1_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_Window/blk_mem_gen_1'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_mult_gen_0_0/Lab_ADC_mult_gen_0_0/Lab_ADC_mult_gen_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_Window/mult_gen_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_mult_gen_0_0/Lab_ADC_mult_gen_0_0/Lab_ADC_mult_gen_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_Window/mult_gen_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_Lab_Window_Controller_0_0/Lab_ADC_Lab_Window_Controller_0_0/Lab_ADC_Lab_Window_Controller_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_Window/Lab_Window_Controller_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_Lab_Window_Controller_0_0/Lab_ADC_Lab_Window_Controller_0_0/Lab_ADC_Lab_Window_Controller_0_0_in_context.xdc] for cell 'Lab_ADC_i/Lab_Window/Lab_Window_Controller_0'
Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_ila_0_0/Lab_ADC_ila_0_0/Lab_ADC_ila_0_0_in_context.xdc] for cell 'Lab_ADC_i/ila_0'
Finished Parsing XDC File [d:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/sources_1/bd/Lab_ADC/ip/Lab_ADC_ila_0_0/Lab_ADC_ila_0_0/Lab_ADC_ila_0_0_in_context.xdc] for cell 'Lab_ADC_i/ila_0'
Parsing XDC File [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab_ADC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab_ADC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 965.492 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Lab_ADC_i/Lab_ADC/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Lab_ADC_i/Lab_Window/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 974.102 ; gain = 323.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 974.102 ; gain = 323.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Lab_ADC_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_ADC/ADC_FSM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/CLK_DIVIDER_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Edge_Detector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Edge_Detector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_ADC/PreEmphasisFilter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_ADC/RAM_Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_ADC/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_ADC/threshold_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_Window/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_Window/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/Lab_Window/Lab_Window_Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Lab_ADC_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 974.102 ; gain = 323.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 974.102 ; gain = 323.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 974.102 ; gain = 323.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 974.102 ; gain = 323.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 974.102 ; gain = 323.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 978.152 ; gain = 327.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |Lab_ADC_CLK_DIVIDER_0_0           |         1|
|2     |Lab_ADC_Edge_Detector_0_0         |         1|
|3     |Lab_ADC_Edge_Detector_1_0         |         1|
|4     |Lab_ADC_ila_0_0                   |         1|
|5     |Lab_ADC_ADC_FSM_0_0               |         1|
|6     |Lab_ADC_PreEmphasisFilter_0_0     |         1|
|7     |Lab_ADC_RAM_Controller_0_0        |         1|
|8     |Lab_ADC_blk_mem_gen_0_0           |         1|
|9     |Lab_ADC_threshold_0_0             |         1|
|10    |Lab_ADC_Lab_Window_Controller_0_0 |         1|
|11    |Lab_ADC_blk_mem_gen_1_0           |         1|
|12    |Lab_ADC_mult_gen_0_0              |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |Lab_ADC_ADC_FSM_0_0_bbox_3               |     1|
|2     |Lab_ADC_CLK_DIVIDER_0_0_bbox_0           |     1|
|3     |Lab_ADC_Edge_Detector_0_0_bbox_1         |     1|
|4     |Lab_ADC_Edge_Detector_1_0_bbox_2         |     1|
|5     |Lab_ADC_Lab_Window_Controller_0_0_bbox_8 |     1|
|6     |Lab_ADC_PreEmphasisFilter_0_0_bbox_4     |     1|
|7     |Lab_ADC_RAM_Controller_0_0_bbox_5        |     1|
|8     |Lab_ADC_blk_mem_gen_0_0_bbox_6           |     1|
|9     |Lab_ADC_blk_mem_gen_1_0_bbox_9           |     1|
|10    |Lab_ADC_ila_0_0_bbox_11                  |     1|
|11    |Lab_ADC_mult_gen_0_0_bbox_10             |     1|
|12    |Lab_ADC_threshold_0_0_bbox_7             |     1|
|13    |IBUF                                     |     4|
|14    |OBUF                                     |     4|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   177|
|2     |  Lab_ADC_i    |Lab_ADC               |   169|
|3     |    Lab_ADC    |Lab_ADC_imp_1VKOXDM   |    94|
|4     |    Lab_Window |Lab_Window_imp_3HQDKG |    72|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 993.953 ; gain = 266.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 993.953 ; gain = 343.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1009.512 ; gain = 605.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Extra_Projects/Lab_ADC_Revised/Lab_ADC_Revised/Lab_ADC_Revised.runs/synth_1/Lab_ADC_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_ADC_wrapper_utilization_synth.rpt -pb Lab_ADC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 10:40:16 2024...
