#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 11 16:47:39 2023
# Process ID: 2052
# Current directory: D:/FPGA/homework/double_pingpong
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8580 D:\FPGA\homework\double_pingpong\double_pingpong.xpr
# Log file: D:/FPGA/homework/double_pingpong/vivado.log
# Journal file: D:/FPGA/homework/double_pingpong\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/homework/double_pingpong/double_pingpong.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
close_project
create_project project_1 D:/FPGA/homework/project_1 -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
file mkdir D:/FPGA/homework/project_1/project_1.srcs/sources_1/new
close [ open D:/FPGA/homework/project_1/project_1.srcs/sources_1/new/VGA.vhd w ]
add_files D:/FPGA/homework/project_1/project_1.srcs/sources_1/new/VGA.vhd
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jan 11 16:50:59 2023] Launched synth_1...
Run output will be captured here: D:/FPGA/homework/project_1/project_1.runs/synth_1/runme.log
[Wed Jan 11 16:50:59 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/homework/project_1/project_1.runs/impl_1/runme.log
file mkdir D:/FPGA/homework/project_1/project_1.srcs/constrs_1
file mkdir D:/FPGA/homework/project_1/project_1.srcs/constrs_1/new
close [ open D:/FPGA/homework/project_1/project_1.srcs/constrs_1/new/xdc.xdc w ]
add_files -fileset constrs_1 D:/FPGA/homework/project_1/project_1.srcs/constrs_1/new/xdc.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jan 11 16:53:20 2023] Launched synth_1...
Run output will be captured here: D:/FPGA/homework/project_1/project_1.runs/synth_1/runme.log
[Wed Jan 11 16:53:20 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/homework/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jan 11 16:54:28 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/homework/project_1/project_1.runs/impl_1/runme.log
