\doxysubsubsection{Peripheral\+\_\+memory\+\_\+map}
\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ CCMDATARAM\+\_\+\+BASE}~((uint32\+\_\+t)0x10000000)
\item 
\#define \textbf{ SRAM1\+\_\+\+BASE}~((uint32\+\_\+t)0x20000000)
\item 
\#define \textbf{ SRAM2\+\_\+\+BASE}~((uint32\+\_\+t)0x2001\+C000)
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~((uint32\+\_\+t)0x40000000)
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BASE}~((uint32\+\_\+t)0x40024000)
\item 
\#define \textbf{ FSMC\+\_\+\+R\+\_\+\+BASE}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \textbf{ CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x12000000)
\item 
\#define \textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x22000000)
\item 
\#define \textbf{ SRAM2\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x2201\+C000)
\item 
\#define \textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x42000000)
\item 
\#define \textbf{ BKPSRAM\+\_\+\+BB\+\_\+\+BASE}~((uint32\+\_\+t)0x42024000)
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BASE}
\item 
\#define \textbf{ SRAM\+\_\+\+BB\+\_\+\+BASE}~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}
\item 
\#define \textbf{ APB1\+PERIPH\+\_\+\+BASE}~\textbf{ PERIPH\+\_\+\+BASE}
\item 
\#define \textbf{ APB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000)
\item 
\#define \textbf{ AHB1\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000)
\item 
\#define \textbf{ AHB2\+PERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x10000000)
\item 
\#define \textbf{ TIM2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0400)
\item 
\#define \textbf{ TIM4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0800)
\item 
\#define \textbf{ TIM5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00)
\item 
\#define \textbf{ TIM6\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ TIM7\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1400)
\item 
\#define \textbf{ TIM12\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1800)
\item 
\#define \textbf{ TIM13\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00)
\item 
\#define \textbf{ TIM14\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2000)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2800)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2\+C00)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3000)
\item 
\#define \textbf{ I2\+S2ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3400)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3800)
\item 
\#define \textbf{ SPI3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00)
\item 
\#define \textbf{ I2\+S3ext\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4000)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4400)
\item 
\#define \textbf{ USART3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4800)
\item 
\#define \textbf{ UART4\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4\+C00)
\item 
\#define \textbf{ UART5\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5000)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5400)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5800)
\item 
\#define \textbf{ I2\+C3\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5\+C00)
\item 
\#define \textbf{ CAN1\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6400)
\item 
\#define \textbf{ CAN2\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6800)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7000)
\item 
\#define \textbf{ DAC\+\_\+\+BASE}~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7400)
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ TIM8\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0400)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ USART6\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1400)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2000)
\item 
\#define \textbf{ ADC2\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2100)
\item 
\#define \textbf{ ADC3\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2200)
\item 
\#define \textbf{ ADC\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2300)
\item 
\#define \textbf{ SDIO\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2\+C00)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3000)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3800)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3\+C00)
\item 
\#define \textbf{ TIM9\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4000)
\item 
\#define \textbf{ TIM10\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4400)
\item 
\#define \textbf{ TIM11\+\_\+\+BASE}~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4800)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0400)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0800)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00)
\item 
\#define \textbf{ GPIOE\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1400)
\item 
\#define \textbf{ GPIOG\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1800)
\item 
\#define \textbf{ GPIOH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00)
\item 
\#define \textbf{ GPIOI\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x2000)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3000)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3800)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6000)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x010)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x028)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x040)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x058)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x070)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x088)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+A0)
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+B8)
\item 
\#define \textbf{ DMA2\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6400)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x010)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x028)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x040)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x058)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x070)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x088)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+A0)
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+B8)
\item 
\#define \textbf{ ETH\+\_\+\+BASE}~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x8000)
\item 
\#define \textbf{ ETH\+\_\+\+MAC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE})
\item 
\#define \textbf{ ETH\+\_\+\+MMC\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0100)
\item 
\#define \textbf{ ETH\+\_\+\+PTP\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x0700)
\item 
\#define \textbf{ ETH\+\_\+\+DMA\+\_\+\+BASE}~(\textbf{ ETH\+\_\+\+BASE} + 0x1000)
\item 
\#define \textbf{ DCMI\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x50000)
\item 
\#define \textbf{ CRYP\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60000)
\item 
\#define \textbf{ HASH\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60400)
\item 
\#define \textbf{ RNG\+\_\+\+BASE}~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60800)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0000)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0104)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0060)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0080)
\item 
\#define \textbf{ FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x00\+A0)
\item 
\#define \textbf{ DBGMCU\+\_\+\+BASE}~((uint32\+\_\+t )0x\+E0042000)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_BASE@{ADC1\_BASE}}
\index{ADC1\_BASE@{ADC1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ADC1\_BASE}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2000)}

\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC2\_BASE@{ADC2\_BASE}}
\index{ADC2\_BASE@{ADC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ADC2\_BASE}
{\footnotesize\ttfamily \#define ADC2\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2100)}

\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_BASE@{ADC3\_BASE}}
\index{ADC3\_BASE@{ADC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ADC3\_BASE}
{\footnotesize\ttfamily \#define ADC3\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2200)}

\label{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC\_BASE@{ADC\_BASE}}
\index{ADC\_BASE@{ADC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ADC\_BASE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2300)}

\label{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}}
\index{AHB1PERIPH\_BASE@{AHB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{AHB1PERIPH\_BASE}
{\footnotesize\ttfamily \#define AHB1\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000)}

\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{AHB2PERIPH\_BASE}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x10000000)}

APB1 peripherals \label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB1PERIPH\_BASE@{APB1PERIPH\_BASE}}
\index{APB1PERIPH\_BASE@{APB1PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{APB1PERIPH\_BASE}
{\footnotesize\ttfamily \#define APB1\+PERIPH\+\_\+\+BASE~\textbf{ PERIPH\+\_\+\+BASE}}

\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!APB2PERIPH\_BASE@{APB2PERIPH\_BASE}}
\index{APB2PERIPH\_BASE@{APB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{APB2PERIPH\_BASE}
{\footnotesize\ttfamily \#define APB2\+PERIPH\+\_\+\+BASE~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00010000)}

\label{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BASE@{BKPSRAM\_BASE}}
\index{BKPSRAM\_BASE@{BKPSRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{BKPSRAM\_BASE}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BASE~((uint32\+\_\+t)0x40024000)}

Backup SRAM(4 KB) base address in the alias region ~\newline
 \label{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}}
\index{BKPSRAM\_BB\_BASE@{BKPSRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{BKPSRAM\_BB\_BASE}
{\footnotesize\ttfamily \#define BKPSRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42024000)}

Backup SRAM(4 KB) base address in the bit-\/band region ~\newline
 \label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CAN1\_BASE@{CAN1\_BASE}}
\index{CAN1\_BASE@{CAN1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{CAN1\_BASE}
{\footnotesize\ttfamily \#define CAN1\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6400)}

\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CAN2\_BASE@{CAN2\_BASE}}
\index{CAN2\_BASE@{CAN2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{CAN2\_BASE}
{\footnotesize\ttfamily \#define CAN2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x6800)}

\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{CCMDATARAM\_BASE}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(64 KB) base address in the alias region ~\newline
 \label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{CCMDATARAM\_BB\_BASE}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(64 KB) base address in the bit-\/band region ~\newline
 \label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRC\_BASE@{CRC\_BASE}}
\index{CRC\_BASE@{CRC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{CRC\_BASE}
{\footnotesize\ttfamily \#define CRC\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3000)}

\label{group___peripheral__memory__map_ga019f3ad3b3212e56b45984efd8b8efef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CRYP\_BASE@{CRYP\_BASE}}
\index{CRYP\_BASE@{CRYP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{CRYP\_BASE}
{\footnotesize\ttfamily \#define CRYP\+\_\+\+BASE~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60000)}

\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DAC\_BASE}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7400)}

APB2 peripherals \label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DBGMCU\_BASE}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t )0x\+E0042000)}

\label{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DCMI\_BASE@{DCMI\_BASE}}
\index{DCMI\_BASE@{DCMI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DCMI\_BASE}
{\footnotesize\ttfamily \#define DCMI\+\_\+\+BASE~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x50000)}

\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_BASE@{DMA1\_BASE}}
\index{DMA1\_BASE@{DMA1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6000)}

\label{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}}
\index{DMA1\_Stream0\_BASE@{DMA1\_Stream0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream0\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream0\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x010)}

\label{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}}
\index{DMA1\_Stream1\_BASE@{DMA1\_Stream1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream1\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream1\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x028)}

\label{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}}
\index{DMA1\_Stream2\_BASE@{DMA1\_Stream2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream2\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream2\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x040)}

\label{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}}
\index{DMA1\_Stream3\_BASE@{DMA1\_Stream3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream3\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream3\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x058)}

\label{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}}
\index{DMA1\_Stream4\_BASE@{DMA1\_Stream4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream4\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream4\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x070)}

\label{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}}
\index{DMA1\_Stream5\_BASE@{DMA1\_Stream5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream5\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream5\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x088)}

\label{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}}
\index{DMA1\_Stream6\_BASE@{DMA1\_Stream6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream6\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream6\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+A0)}

\label{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}}
\index{DMA1\_Stream7\_BASE@{DMA1\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA1\_Stream7\_BASE}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream7\+\_\+\+BASE~(\textbf{ DMA1\+\_\+\+BASE} + 0x0\+B8)}

\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_BASE@{DMA2\_BASE}}
\index{DMA2\_BASE@{DMA2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x6400)}

\label{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}}
\index{DMA2\_Stream0\_BASE@{DMA2\_Stream0\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream0\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream0\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x010)}

\label{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}}
\index{DMA2\_Stream1\_BASE@{DMA2\_Stream1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream1\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream1\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x028)}

\label{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}}
\index{DMA2\_Stream2\_BASE@{DMA2\_Stream2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream2\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream2\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x040)}

\label{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}}
\index{DMA2\_Stream3\_BASE@{DMA2\_Stream3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream3\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream3\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x058)}

\label{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}}
\index{DMA2\_Stream4\_BASE@{DMA2\_Stream4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream4\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream4\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x070)}

\label{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}}
\index{DMA2\_Stream5\_BASE@{DMA2\_Stream5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream5\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream5\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x088)}

\label{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}}
\index{DMA2\_Stream6\_BASE@{DMA2\_Stream6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream6\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream6\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+A0)}

\label{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}}
\index{DMA2\_Stream7\_BASE@{DMA2\_Stream7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{DMA2\_Stream7\_BASE}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream7\+\_\+\+BASE~(\textbf{ DMA2\+\_\+\+BASE} + 0x0\+B8)}

\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_BASE@{ETH\_BASE}}
\index{ETH\_BASE@{ETH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ETH\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x8000)}

\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_DMA\_BASE@{ETH\_DMA\_BASE}}
\index{ETH\_DMA\_BASE@{ETH\_DMA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ETH\_DMA\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+DMA\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE} + 0x1000)}

AHB2 peripherals \label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_MAC\_BASE@{ETH\_MAC\_BASE}}
\index{ETH\_MAC\_BASE@{ETH\_MAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ETH\_MAC\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MAC\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE})}

\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_MMC\_BASE@{ETH\_MMC\_BASE}}
\index{ETH\_MMC\_BASE@{ETH\_MMC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ETH\_MMC\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+MMC\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE} + 0x0100)}

\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ETH\_PTP\_BASE@{ETH\_PTP\_BASE}}
\index{ETH\_PTP\_BASE@{ETH\_PTP\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{ETH\_PTP\_BASE}
{\footnotesize\ttfamily \#define ETH\+\_\+\+PTP\+\_\+\+BASE~(\textbf{ ETH\+\_\+\+BASE} + 0x0700)}

\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!EXTI\_BASE@{EXTI\_BASE}}
\index{EXTI\_BASE@{EXTI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{EXTI\_BASE}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3\+C00)}

\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FLASH\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

\doxyref{FLASH(up to 1 MB)}{p.}{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} base address in the alias region ~\newline
 \label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FLASH\_R\_BASE}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00)}

\label{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}}
\index{FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FSMC\_Bank1\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0000)}

\label{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}}
\index{FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FSMC\_Bank1E\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0104)}

\label{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank2\_R\_BASE@{FSMC\_Bank2\_R\_BASE}}
\index{FSMC\_Bank2\_R\_BASE@{FSMC\_Bank2\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FSMC\_Bank2\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0060)}

\label{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank3\_R\_BASE@{FSMC\_Bank3\_R\_BASE}}
\index{FSMC\_Bank3\_R\_BASE@{FSMC\_Bank3\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FSMC\_Bank3\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x0080)}

\label{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}}
\index{FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FSMC\_Bank4\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE~(\textbf{ FSMC\+\_\+\+R\+\_\+\+BASE} + 0x00\+A0)}

\label{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_R\_BASE@{FSMC\_R\_BASE}}
\index{FSMC\_R\_BASE@{FSMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{FSMC\_R\_BASE}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+R\+\_\+\+BASE~((uint32\+\_\+t)0x\+A0000000)}

FSMC registers base address ~\newline
 \label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOA\_BASE}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0000)}

\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOB\_BASE}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0400)}

\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOC\_BASE}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0800)}

\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOD\_BASE}
{\footnotesize\ttfamily \#define GPIOD\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00)}

\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOE\_BASE}
{\footnotesize\ttfamily \#define GPIOE\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1000)}

\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOF\_BASE}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1400)}

\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOG\_BASE@{GPIOG\_BASE}}
\index{GPIOG\_BASE@{GPIOG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOG\_BASE}
{\footnotesize\ttfamily \#define GPIOG\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1800)}

\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOH\_BASE}
{\footnotesize\ttfamily \#define GPIOH\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00)}

\label{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOI\_BASE@{GPIOI\_BASE}}
\index{GPIOI\_BASE@{GPIOI\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{GPIOI\_BASE}
{\footnotesize\ttfamily \#define GPIOI\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x2000)}

\label{group___peripheral__memory__map_ga398d121ca28c3f0f90a140b62184e242} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HASH\_BASE@{HASH\_BASE}}
\index{HASH\_BASE@{HASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{HASH\_BASE}
{\footnotesize\ttfamily \#define HASH\+\_\+\+BASE~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60400)}

\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C1\_BASE@{I2C1\_BASE}}
\index{I2C1\_BASE@{I2C1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{I2C1\_BASE}
{\footnotesize\ttfamily \#define I2\+C1\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5400)}

\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C2\_BASE@{I2C2\_BASE}}
\index{I2C2\_BASE@{I2C2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{I2C2\_BASE}
{\footnotesize\ttfamily \#define I2\+C2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5800)}

\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{I2C3\_BASE}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5\+C00)}

\label{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2S2ext\_BASE@{I2S2ext\_BASE}}
\index{I2S2ext\_BASE@{I2S2ext\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{I2S2ext\_BASE}
{\footnotesize\ttfamily \#define I2\+S2ext\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3400)}

\label{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2S3ext\_BASE@{I2S3ext\_BASE}}
\index{I2S3ext\_BASE@{I2S3ext\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{I2S3ext\_BASE}
{\footnotesize\ttfamily \#define I2\+S3ext\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4000)}

\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!IWDG\_BASE@{IWDG\_BASE}}
\index{IWDG\_BASE@{IWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{IWDG\_BASE}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3000)}

\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{PERIPH\_BASE}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline
 \label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{PERIPH\_BB\_BASE}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 \label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PWR\_BASE@{PWR\_BASE}}
\index{PWR\_BASE@{PWR\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{PWR\_BASE}
{\footnotesize\ttfamily \#define PWR\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x7000)}

\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RCC\_BASE@{RCC\_BASE}}
\index{RCC\_BASE@{RCC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{RCC\_BASE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BASE~(\textbf{ AHB1\+PERIPH\+\_\+\+BASE} + 0x3800)}

\label{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RNG\_BASE@{RNG\_BASE}}
\index{RNG\_BASE@{RNG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{RNG\_BASE}
{\footnotesize\ttfamily \#define RNG\+\_\+\+BASE~(\textbf{ AHB2\+PERIPH\+\_\+\+BASE} + 0x60800)}

FSMC Bankx registers base address \label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!RTC\_BASE@{RTC\_BASE}}
\index{RTC\_BASE@{RTC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{RTC\_BASE}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2800)}

\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SDIO\_BASE@{SDIO\_BASE}}
\index{SDIO\_BASE@{SDIO\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SDIO\_BASE}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x2\+C00)}

\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI1\_BASE@{SPI1\_BASE}}
\index{SPI1\_BASE@{SPI1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SPI1\_BASE}
{\footnotesize\ttfamily \#define SPI1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3000)}

\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI2\_BASE@{SPI2\_BASE}}
\index{SPI2\_BASE@{SPI2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SPI2\_BASE}
{\footnotesize\ttfamily \#define SPI2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3800)}

\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SPI3\_BASE@{SPI3\_BASE}}
\index{SPI3\_BASE@{SPI3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SPI3\_BASE}
{\footnotesize\ttfamily \#define SPI3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x3\+C00)}

\label{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BASE@{SRAM1\_BASE}}
\index{SRAM1\_BASE@{SRAM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM1\_BASE}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM1(112 KB) base address in the alias region ~\newline
 \label{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}}
\index{SRAM1\_BB\_BASE@{SRAM1\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM1\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM1\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM1(112 KB) base address in the bit-\/band region ~\newline
 \label{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BASE@{SRAM2\_BASE}}
\index{SRAM2\_BASE@{SRAM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM2\_BASE}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BASE~((uint32\+\_\+t)0x2001\+C000)}

SRAM2(16 KB) base address in the alias region ~\newline
 \label{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}}
\index{SRAM2\_BB\_BASE@{SRAM2\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM2\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM2\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x2201\+C000)}

SRAM2(16 KB) base address in the bit-\/band region ~\newline
 \label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM\_BASE}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~\textbf{ SRAM1\+\_\+\+BASE}}

\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SRAM\_BB\_BASE}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~\textbf{ SRAM1\+\_\+\+BB\+\_\+\+BASE}}

Peripheral memory map \label{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SYSCFG\_BASE@{SYSCFG\_BASE}}
\index{SYSCFG\_BASE@{SYSCFG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{SYSCFG\_BASE}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x3800)}

\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM10\_BASE@{TIM10\_BASE}}
\index{TIM10\_BASE@{TIM10\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM10\_BASE}
{\footnotesize\ttfamily \#define TIM10\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4400)}

\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM11\_BASE@{TIM11\_BASE}}
\index{TIM11\_BASE@{TIM11\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM11\_BASE}
{\footnotesize\ttfamily \#define TIM11\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4800)}

AHB1 peripherals \label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM12\_BASE@{TIM12\_BASE}}
\index{TIM12\_BASE@{TIM12\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM12\_BASE}
{\footnotesize\ttfamily \#define TIM12\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1800)}

\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM13\_BASE@{TIM13\_BASE}}
\index{TIM13\_BASE@{TIM13\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM13\_BASE}
{\footnotesize\ttfamily \#define TIM13\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1\+C00)}

\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM14\_BASE@{TIM14\_BASE}}
\index{TIM14\_BASE@{TIM14\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM14\_BASE}
{\footnotesize\ttfamily \#define TIM14\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2000)}

\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM1\_BASE@{TIM1\_BASE}}
\index{TIM1\_BASE@{TIM1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM1\_BASE}
{\footnotesize\ttfamily \#define TIM1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0000)}

\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM2\_BASE@{TIM2\_BASE}}
\index{TIM2\_BASE@{TIM2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM2\_BASE}
{\footnotesize\ttfamily \#define TIM2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0000)}

\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM3\_BASE@{TIM3\_BASE}}
\index{TIM3\_BASE@{TIM3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM3\_BASE}
{\footnotesize\ttfamily \#define TIM3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0400)}

\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM4\_BASE@{TIM4\_BASE}}
\index{TIM4\_BASE@{TIM4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM4\_BASE}
{\footnotesize\ttfamily \#define TIM4\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0800)}

\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM5\_BASE@{TIM5\_BASE}}
\index{TIM5\_BASE@{TIM5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM5\_BASE}
{\footnotesize\ttfamily \#define TIM5\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x0\+C00)}

\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM6\_BASE@{TIM6\_BASE}}
\index{TIM6\_BASE@{TIM6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM6\_BASE}
{\footnotesize\ttfamily \#define TIM6\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1000)}

\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM7\_BASE@{TIM7\_BASE}}
\index{TIM7\_BASE@{TIM7\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM7\_BASE}
{\footnotesize\ttfamily \#define TIM7\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x1400)}

\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM8\_BASE@{TIM8\_BASE}}
\index{TIM8\_BASE@{TIM8\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM8\_BASE}
{\footnotesize\ttfamily \#define TIM8\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x0400)}

\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM9\_BASE@{TIM9\_BASE}}
\index{TIM9\_BASE@{TIM9\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{TIM9\_BASE}
{\footnotesize\ttfamily \#define TIM9\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x4000)}

\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART4\_BASE@{UART4\_BASE}}
\index{UART4\_BASE@{UART4\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{UART4\_BASE}
{\footnotesize\ttfamily \#define UART4\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4\+C00)}

\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!UART5\_BASE@{UART5\_BASE}}
\index{UART5\_BASE@{UART5\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{UART5\_BASE}
{\footnotesize\ttfamily \#define UART5\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x5000)}

\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART1\_BASE@{USART1\_BASE}}
\index{USART1\_BASE@{USART1\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{USART1\_BASE}
{\footnotesize\ttfamily \#define USART1\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1000)}

\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART2\_BASE@{USART2\_BASE}}
\index{USART2\_BASE@{USART2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{USART2\_BASE}
{\footnotesize\ttfamily \#define USART2\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4400)}

\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART3\_BASE@{USART3\_BASE}}
\index{USART3\_BASE@{USART3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{USART3\_BASE}
{\footnotesize\ttfamily \#define USART3\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x4800)}

\label{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USART6\_BASE@{USART6\_BASE}}
\index{USART6\_BASE@{USART6\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{USART6\_BASE}
{\footnotesize\ttfamily \#define USART6\+\_\+\+BASE~(\textbf{ APB2\+PERIPH\+\_\+\+BASE} + 0x1400)}

\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!WWDG\_BASE@{WWDG\_BASE}}
\index{WWDG\_BASE@{WWDG\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{WWDG\_BASE}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+BASE~(\textbf{ APB1\+PERIPH\+\_\+\+BASE} + 0x2\+C00)}

