==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.234 ; gain = 45.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.234 ; gain = 45.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 103.926 ; gain = 47.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 105.441 ; gain = 49.375
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 127.375 ; gain = 71.309
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 239.914 ; gain = 183.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.208 seconds; current allocated memory: 197.414 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 197.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 198.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 198.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 199.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 201.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 201.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 201.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:66) (0 ns)
	'mul' operation ('tmp_8', ../../../../Downloads/WebModel.c:67) (3.36 ns)
	'add' operation ('sum8', ../../../../Downloads/WebModel.c:67) (3.82 ns)
	'getelementptr' operation ('B_addr', ../../../../Downloads/WebModel.c:67) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:67) on array 'B' (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 201.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 202.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 202.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 202.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 203.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 203.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 204.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 206.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 207.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 207.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 207.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 209.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 210.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 211.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 211.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 212.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 212.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_5_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 213.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_4_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 213.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 216.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 217.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 217.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_kernel_arra' to 'k2c_dense_2_denselbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_bias_array' to 'k2c_dense_2_densemb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 218.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 219.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 221.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_kernel_arra' to 'k2c_dense_1_denseqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_bias_array' to 'k2c_dense_1_densercU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 222.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulasc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulasc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 223.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 226.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_kernel_arra' to 'k2c_dense_dense_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_bias_array' to 'k2c_dense_dense_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 228.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 229.159 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_denselbW' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_denselbW_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_denseqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_denseqcK_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7tde_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_7udo' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_7udo_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69zec_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 306.434 ; gain = 250.367
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 17.65 seconds; peak allocated memory: 229.159 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.398 ; gain = 45.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.398 ; gain = 45.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.965 ; gain = 47.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 105.762 ; gain = 49.418
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 128.109 ; gain = 71.766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 240.137 ; gain = 183.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.339 seconds; current allocated memory: 197.348 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 197.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 197.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 198.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 199.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 201.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 201.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 201.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 201.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 201.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 201.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 202.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 202.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 202.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 204.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 205.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 206.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 206.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 206.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 206.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 208.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 209.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 210.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 210.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 211.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 211.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 212.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_1_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_1_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 212.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 215.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 215.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 216.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_kernel_arra' to 'k2c_dense_2_densekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_bias_array' to 'k2c_dense_2_denselbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 217.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 217.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 220.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_kernel_arra' to 'k2c_dense_1_densepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_bias_array' to 'k2c_dense_1_denseqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 221.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 221.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 224.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_kernel_arra' to 'k2c_dense_dense_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_bias_array' to 'k2c_dense_dense_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_5_1' to 'WebModel_fdiv_32nvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_3_full_dsp_1' to 'WebModel_fexp_32nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 225.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 226.900 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densekbM' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densekbM_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_densepcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_densepcA_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7sc4_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_7tde' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_7tde_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69xdS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Aem_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 304.520 ; gain = 248.176
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 16.113 seconds; peak allocated memory: 226.900 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:30109:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_output = {&dense_69_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30124:32: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_69_kernel = {&dense_69_kernel_array[0], 2, 25536, {399, 64, 1, 1, 1}};
                               ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30138:31: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_bias = {&dense_69_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                              ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30153:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_output = {&dense_70_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30167:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_kernel = {&dense_70_kernel_array[0], 2, 4096, {64, 64, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30183:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_70_bias = {&dense_70_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30197:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_71_kernel = {&dense_71_kernel_array[0], 2, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30211:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_71_bias = {&dense_71_bias_array[0], 1, 1, {1, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
8 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:30109:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_output = {&dense_69_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30124:32: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_69_kernel = {&dense_69_kernel_array[0], 2, 25536, {399, 64, 1, 1, 1}};
                               ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30138:31: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_bias = {&dense_69_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                              ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30153:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_output = {&dense_70_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30167:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_kernel = {&dense_70_kernel_array[0], 2, 4096, {64, 64, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30183:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_70_bias = {&dense_70_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30197:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_71_kernel = {&dense_71_kernel_array[0], 2, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30211:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_71_bias = {&dense_71_bias_array[0], 1, 1, {1, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
8 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:30109:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_output = {&dense_69_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30124:32: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_69_kernel = {&dense_69_kernel_array[0], 2, 25536, {399, 64, 1, 1, 1}};
                               ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30138:31: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_bias = {&dense_69_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                              ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30153:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_output = {&dense_70_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30167:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_kernel = {&dense_70_kernel_array[0], 2, 4096, {64, 64, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30183:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_70_bias = {&dense_70_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30197:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_71_kernel = {&dense_71_kernel_array[0], 2, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30211:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_71_bias = {&dense_71_bias_array[0], 1, 1, {1, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
8 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:30109:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_output = {&dense_69_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30124:32: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_69_kernel = {&dense_69_kernel_array[0], 2, 25536, {399, 64, 1, 1, 1}};
                               ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30138:31: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_69_bias = {&dense_69_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                              ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30153:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_output = {&dense_70_output_array[0], 1, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30167:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_70_kernel = {&dense_70_kernel_array[0], 2, 4096, {64, 64, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30183:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_70_bias = {&dense_70_bias_array[0], 1, 64, {64, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30197:33: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
  k2c_tensor dense_71_kernel = {&dense_71_kernel_array[0], 2, 64, {64, 1, 1, 1, 1}};
                                ^~~~~~~~~~~~~~~~~~~~~~~~~
../../../../Downloads/WebModel.c:30211:30: error: initializing 'float' with an expression of incompatible type 'float *'; remove &
 k2c_tensor dense_71_bias = {&dense_71_bias_array[0], 1, 1, {1, 1, 1, 1, 1}};
                             ^~~~~~~~~~~~~~~~~~~~~~~
8 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.664 ; gain = 45.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.664 ; gain = 45.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 104.250 ; gain = 48.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 106.066 ; gain = 50.324
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 126.691 ; gain = 70.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 240.531 ; gain = 184.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.043 seconds; current allocated memory: 197.428 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 197.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 197.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 198.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 199.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 201.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 201.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.025 seconds; current allocated memory: 201.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 201.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 201.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 202.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 202.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 202.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 202.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 204.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 205.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 206.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 206.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 206.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 206.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 208.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 210.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 210.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 211.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 211.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 211.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 212.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_1_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_1_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 212.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 215.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 216.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 216.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_kernel_arra' to 'k2c_dense_2_densekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_2_dense_69_bias_array' to 'k2c_dense_2_denselbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 217.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 217.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 220.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_kernel_arra' to 'k2c_dense_1_densepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_1_dense_70_bias_array' to 'k2c_dense_1_denseqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 221.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mularcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mularcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 221.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 224.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_kernel_arra' to 'k2c_dense_dense_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dense_dense_71_bias_array' to 'k2c_dense_dense_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_5_1' to 'WebModel_fdiv_32nvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_3_full_dsp_1' to 'WebModel_fexp_32nwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 225.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 227.055 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'k2c_dense_2_densekbM' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_2_densekbM_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_1_densepcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_1_densepcA_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7sc4_ram (RAM)' using block RAMs with power-on initialization.
WARNING: [RTMG 210-274] Memory 'k2c_dense_dense_7tde' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'k2c_dense_dense_7tde_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69xdS_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Aem_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 304.887 ; gain = 249.145
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 16.76 seconds; peak allocated memory: 227.055 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.988 ; gain = 45.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.988 ; gain = 45.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 138.922 ; gain = 82.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 139.852 ; gain = 83.523
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 143.121 ; gain = 86.793
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 256.445 ; gain = 200.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.3 seconds; current allocated memory: 210.573 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 210.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 211.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 211.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 212.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 214.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 214.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 214.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 214.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 215.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 215.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 215.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 215.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 217.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 218.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 219.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 219.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 219.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 220.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 221.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 223.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 223.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 224.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 224.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 225.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 225.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_1_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_1_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 226.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 229.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 229.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 230.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 230.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 231.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 234.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 234.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 238.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_5_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_3_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 239.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 241.310 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 339.234 ; gain = 282.906
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 18.753 seconds; peak allocated memory: 241.310 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.559 ; gain = 45.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.559 ; gain = 45.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 139.215 ; gain = 83.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 140.059 ; gain = 84.145
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:97) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:110) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:122) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:125) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:50:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 143.625 ; gain = 87.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 256.086 ; gain = 200.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.229 seconds; current allocated memory: 210.573 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 210.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 211.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 211.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 212.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 214.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 214.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 214.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 214.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 215.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 215.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 215.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 215.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 217.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 218.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 219.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 219.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 219.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 220.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 221.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 223.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 223.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 224.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 224.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 225.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 225.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_1_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_1_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 226.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 229.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 229.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 230.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 230.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 231.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 234.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 234.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 235.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_5_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_3_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 239.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 241.310 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 338.988 ; gain = 283.074
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 18.809 seconds; peak allocated memory: 241.310 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tfgg676-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tfgg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.664 ; gain = 46.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.664 ; gain = 46.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.711 ; gain = 83.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 140.750 ; gain = 84.375
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:127) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:127) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (../../../../Downloads/WebModel.c:127) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:127) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:127) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (../../../../Downloads/WebModel.c:127) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:51:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 144.879 ; gain = 88.504
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:245:26) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:242:23) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:245:26) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:242:23) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:245:26) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:242:23) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 257.211 ; gain = 200.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.985 seconds; current allocated memory: 211.988 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 212.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:248) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 212.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 213.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 214.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 216.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 216.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 216.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_2') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_2', ../../../../Downloads/WebModel.c:69) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 216.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 217.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 217.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 217.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:248) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 218.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 218.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 220.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 221.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 222.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 222.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:248) of variable 'tmp_5', ../../../../Downloads/WebModel.c:248 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:248) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:248) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 223.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 223.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 225.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 226.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 227.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 227.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 228.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 229.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 229.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 230.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 233.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 234.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 235.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 235.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 236.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 239.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 240.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 241.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 244.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 246.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 247.869 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 347.875 ; gain = 291.500
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 25.433 seconds; peak allocated memory: 247.869 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tfgg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tfgg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.453 ; gain = 46.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.453 ; gain = 46.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 139.352 ; gain = 83.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.199 ; gain = 84.145
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:51:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 143.543 ; gain = 87.488
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:243:26) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:240:23) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:243:26) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:240:23) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:243:26) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:240:23) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 257.293 ; gain = 201.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.091 seconds; current allocated memory: 211.962 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 212.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:246) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 212.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 213.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 214.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 216.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 216.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.028 seconds; current allocated memory: 216.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_2') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_2', ../../../../Downloads/WebModel.c:69) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 216.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 217.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 217.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 217.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:246) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 218.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 218.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 220.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 221.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 222.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 222.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:246) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 223.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 223.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 225.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 226.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 227.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 227.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 228.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 229.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 229.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 230.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 233.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 234.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 235.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 235.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 239.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 240.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 241.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 244.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 246.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 247.859 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 347.957 ; gain = 291.902
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 19.472 seconds; peak allocated memory: 247.859 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tfgg676-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.695 ; gain = 46.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 102.695 ; gain = 46.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 139.734 ; gain = 83.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 140.465 ; gain = 84.594
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:24) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:33) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:25:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:9) to (../../../../Downloads/WebModel.c:51:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 144.812 ; gain = 88.941
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:243:26) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:240:23) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:243:26) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:240:23) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:243:26) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:240:23) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:26) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 257.090 ; gain = 201.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.294 seconds; current allocated memory: 211.982 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.027 seconds; current allocated memory: 212.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:246) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 212.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 213.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 214.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 216.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 216.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 216.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:69) of variable 'tmp_2', ../../../../Downloads/WebModel.c:69 on array 'C' and 'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load_1') on array 'C' to 'fadd' operation ('tmp_2') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load_1', ../../../../Downloads/WebModel.c:69) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_2', ../../../../Downloads/WebModel.c:69) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 216.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 217.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 217.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 217.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:246) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 218.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 218.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 220.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 221.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 222.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 222.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:246) of variable 'tmp_5', ../../../../Downloads/WebModel.c:246 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:246) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:246) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 223.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 223.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 225.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 226.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 227.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 227.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 228.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 229.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 229.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 230.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 233.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 234.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 235.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 235.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 236.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 239.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 240.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 241.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 244.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 246.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 247.863 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 347.879 ; gain = 292.008
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 18.254 seconds; peak allocated memory: 247.863 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tfgg676-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a75tfgg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.512 ; gain = 46.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.512 ; gain = 46.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 139.418 ; gain = 83.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 140.250 ; gain = 83.832
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 143.070 ; gain = 86.652
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:240:26) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:23) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:240:26) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:23) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:240:26) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:23) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:60:27) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:57:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 257.359 ; gain = 200.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.218 seconds; current allocated memory: 211.972 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 212.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:243) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 212.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 213.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 214.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 216.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 216.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.029 seconds; current allocated memory: 216.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:62) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:64) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:64) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:64) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:64) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 216.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 217.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 217.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 217.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 14.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:243) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 218.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 218.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 220.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 221.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 222.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 222.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_5') to 'store' operation of variable 'tmp_5' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:243) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 223.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 223.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 225.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 226.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 227.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 227.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 228.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 229.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 229.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulahbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 230.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 233.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 234.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 234.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 235.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 236.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 239.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 240.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 241.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 244.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32ntde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 246.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.123 seconds; current allocated memory: 247.799 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128nfYi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70CeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Ee0_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 347.539 ; gain = 291.121
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 21.437 seconds; peak allocated memory: 247.799 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.414 ; gain = 45.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.414 ; gain = 45.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 139.918 ; gain = 83.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.504 ; gain = 84.039
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 143.387 ; gain = 86.922
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:240:26) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:23) in function 'k2c_matmul.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:240:26) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:23) in function 'k2c_matmul.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:240:26) in function 'k2c_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:23) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:60:27) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:57:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 257.648 ; gain = 201.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.731 seconds; current allocated memory: 211.955 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 212.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:243) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 212.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 213.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 214.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 216.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 216.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 216.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 216.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 216.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 217.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 217.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:243) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 218.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 218.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 220.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 221.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 221.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 222.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:243) of variable 'tmp_5', ../../../../Downloads/WebModel.c:243 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:243) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:243) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 222.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 223.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 224.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 226.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 226.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 227.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 227.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 228.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 229.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_4_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_128ns_64ns_192_2_1' to 'WebModel_mul_128ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 230.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 233.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 233.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 234.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 235.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_14s_14s_14_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 235.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 238.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 239.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_128ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 240.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 243.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_10_1' to 'WebModel_fdiv_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 245.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 246.958 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_128ndEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_g8j_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 346.520 ; gain = 290.055
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 24.359 seconds; peak allocated memory: 246.958 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:242:21: error: expected expression
         outrowidx+ = outcols;
                    ^
../../../../Downloads/WebModel.c:243:20: error: expected expression
         inneridx+ = innerdim;
                   ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:242:21: error: expected expression
         outrowidx+ = outcols;
                    ^
../../../../Downloads/WebModel.c:243:20: error: expected expression
         inneridx+ = innerdim;
                   ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.711 ; gain = 46.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.711 ; gain = 46.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.578 ; gain = 83.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.965 ; gain = 84.219
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 143.445 ; gain = 87.699
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:241:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:241:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:241:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:237:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:60:27) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:57:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 257.102 ; gain = 201.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.531 seconds; current allocated memory: 211.858 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 211.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:247) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 212.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 212.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 214.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 215.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 216.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 216.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 216.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 216.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 216.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 217.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:247) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 217.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 217.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 219.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 220.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 221.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 221.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:247) of variable 'tmp_5', ../../../../Downloads/WebModel.c:247 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_5') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:247) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_5', ../../../../Downloads/WebModel.c:247) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 222.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 222.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 224.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 225.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 226.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 226.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 227.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 227.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 228.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_4_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_muladEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_mul_sub_16s_16s_16ns_16_1_1' to 'WebModel_mac_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 229.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 232.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 232.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 233.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 233.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_14s_14s_14ns_14_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 234.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 237.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 238.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_9s_9s_9ns_9_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 239.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 242.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_10_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 243.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 245.543 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 344.617 ; gain = 288.871
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 24.509 seconds; peak allocated memory: 245.543 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:242:27: error: expected expression
         inner_k_outcols+ = outcols;
                          ^
../../../../Downloads/WebModel.c:243:30: error: read-only variable is not assignable
         inner_k_outcols_end = inner_k_outcols + outcols;
         ~~~~~~~~~~~~~~~~~~~ ^
../../../../Downloads/WebModel.c:246:25: error: expected expression
             outrowidx+ = outcols;
                        ^
../../../../Downloads/WebModel.c:247:24: error: expected expression
             inneridx+ = innerdim;
                       ^
4 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:242:27: error: expected expression
         inner_k_outcols+ = outcols;
                          ^
../../../../Downloads/WebModel.c:243:30: error: read-only variable is not assignable
         inner_k_outcols_end = inner_k_outcols + outcols;
         ~~~~~~~~~~~~~~~~~~~ ^
../../../../Downloads/WebModel.c:246:25: error: expected expression
             outrowidx+ = outcols;
                        ^
../../../../Downloads/WebModel.c:247:24: error: expected expression
             inneridx+ = innerdim;
                       ^
4 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:242:27: error: expected expression
         inner_k_outcols+ = outcols;
                          ^
../../../../Downloads/WebModel.c:246:25: error: expected expression
             outrowidx+ = outcols;
                        ^
../../../../Downloads/WebModel.c:247:24: error: expected expression
             inneridx+ = innerdim;
                       ^
3 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:242:27: error: expected expression
         inner_k_outcols+ = outcols;
                          ^
../../../../Downloads/WebModel.c:246:25: error: expected expression
             outrowidx+ = outcols;
                        ^
../../../../Downloads/WebModel.c:247:24: error: expected expression
             inneridx+ = innerdim;
                       ^
3 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu190-flgb2104-1-i'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.195 ; gain = 46.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 103.195 ; gain = 46.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.590 ; gain = 83.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 141.145 ; gain = 84.863
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:94) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:119) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:151) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 143.926 ; gain = 87.645
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:245:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:241:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:245:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:241:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:245:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:241:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:60:27) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:57:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 257.652 ; gain = 201.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.371 seconds; current allocated memory: 212.131 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 212.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:251) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 212.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 213.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 214.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 216.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 216.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 216.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:64).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 216.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 217.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 217.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 217.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:251) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 218.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 218.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 220.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 221.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 221.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 222.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:251) of variable 'tmp_7', ../../../../Downloads/WebModel.c:251 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 10.251 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (10.251ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:251) on array 'C' (2.03 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:251) (8.22 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 222.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 223.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 224.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 226.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 226.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 227.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 227.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 228.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 229.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_4_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 230.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64neOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 232.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 233.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulajbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulajbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 234.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 234.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 235.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 238.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 239.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 240.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64neOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 243.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_10_1' to 'WebModel_fdiv_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 244.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69pcA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 246.504 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64neOg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nfYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7kbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7lbW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69pcA_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71yd2_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Aem_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 345.820 ; gain = 289.539
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 24.611 seconds; peak allocated memory: 246.504 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:136:16: error: no member named 'nume1' in 'struct k2c_tensor'; did you mean 'numel'?
    int bca=B->nume1;
               ^~~~~
               numel
../../../../Downloads/WebModel.h:12:12: note: 'numel' declared here
    size_t numel;
           ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:138:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:139:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:144:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:145:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 3 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:136:16: error: no member named 'nume1' in 'struct k2c_tensor'; did you mean 'numel'?
    int bca=B->nume1;
               ^~~~~
               numel
../../../../Downloads/WebModel.h:12:12: note: 'numel' declared here
    size_t numel;
           ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:138:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:139:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:144:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:145:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 3 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:138:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:139:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:144:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:145:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:138:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:139:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:144:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:145:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:138:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:139:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:144:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:145:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:138:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:139:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:144:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:145:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:136:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:137:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:142:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:143:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:136:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeA, A->shape, ndimA, permA);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:137:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeA, newshpA, ndimA);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:142:51: error: too many arguments to function call, expected 4, have 5
        k2c_idx2sub(i, reshapeB, B->shape, ndimB, permB);
        ~~~~~~~~~~~                               ^~~~~
../../../../Downloads/WebModel.h:23:1: note: 'k2c_idx2sub' declared here
void k2c_idx2sub(const size_t idx, size_t *sub, const size_t *shape, const size_t ndim);
^
In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:143:35: warning: incompatible pointer types passing 'float *' to parameter of type 'const size_t *' (aka 'const unsigned long long *') [-Wincompatible-pointer-types]
        size_t bidx = k2c_sub2idx(reshapeB, newshpB, ndimB);
                                  ^~~~~~~~
../../../../Downloads/WebModel.h:24:34: note: passing argument to parameter 'sub' here
size_t k2c_sub2idx(const size_t *sub, const size_t *shape, const size_t ndim);
                                 ^
2 warnings and 2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.730 ; gain = 47.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.730 ; gain = 47.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 139.695 ; gain = 83.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 140.984 ; gain = 85.258
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:99) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:112) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:124) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:158) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 144.434 ; gain = 88.707
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:255:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:251:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:255:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:251:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:255:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:251:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:211:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:211:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:211:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:60:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:57:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 257.578 ; gain = 201.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.638 seconds; current allocated memory: 212.260 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 212.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:261) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 212.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 213.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 214.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 216.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 216.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 216.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:66) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:68) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:68) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:68) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:68) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 217.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 217.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 217.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 218.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:261) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 218.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 218.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 220.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 221.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 222.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 222.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:261) of variable 'tmp_7', ../../../../Downloads/WebModel.c:261 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:261) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:261) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 223.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 225.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 226.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:214->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 227.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 228.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 228.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 229.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 230.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 231.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 234.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 234.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 235.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 236.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 237.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 240.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 241.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 242.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 245.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 246.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.316 seconds; current allocated memory: 248.289 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Aem_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 348.355 ; gain = 292.629
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 35.297 seconds; peak allocated memory: 248.289 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.789 ; gain = 46.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.789 ; gain = 46.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 139.617 ; gain = 83.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 139.969 ; gain = 83.906
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 144.648 ; gain = 88.586
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 257.371 ; gain = 201.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.173 seconds; current allocated memory: 212.351 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 212.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 213.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 213.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 215.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 216.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 217.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 217.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 217.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 217.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 218.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 218.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 219.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 219.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 221.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 222.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 223.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 223.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 224.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 224.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 226.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 228.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 229.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 229.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 230.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 230.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 231.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 232.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 235.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 236.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 237.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 238.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 238.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 242.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 243.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 244.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 247.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 249.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 250.905 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Aem_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 351.824 ; gain = 295.762
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 22.649 seconds; peak allocated memory: 250.905 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.773 ; gain = 46.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.773 ; gain = 46.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.812 ; gain = 83.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 140.734 ; gain = 84.715
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 10.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 144.363 ; gain = 88.344
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 258.234 ; gain = 202.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.606 seconds; current allocated memory: 213.010 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 213.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 213.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 214.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 215.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 217.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 217.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 217.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 218.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 218.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 218.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 219.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 219.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 220.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 221.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 223.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 224.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 224.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 225.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 225.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 227.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 228.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 229.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 230.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 231.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 231.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 232.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 233.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 236.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 237.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 238.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 239.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 239.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 243.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 244.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 245.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 248.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 250.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_9' to 'WebModel_dense_69Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3_5' to 'WebModel_dense_69Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 252.260 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Hfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69IfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69JfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69KfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Lf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Mgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Ngs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69OgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69PgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69QgW_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 340.781 ; gain = 284.762
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 29.003 seconds; peak allocated memory: 252.260 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.602 ; gain = 46.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.602 ; gain = 46.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 140.004 ; gain = 83.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 140.359 ; gain = 83.867
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 10.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 143.559 ; gain = 87.066
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 268.422 ; gain = 211.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.795 seconds; current allocated memory: 223.153 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 223.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 223.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 224.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 226.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 227.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 228.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 228.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 76.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 228.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 229.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 229.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 230.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 230.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 231.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 232.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 234.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 235.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 235.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 236.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 236.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 236.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 238.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 240.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 241.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 241.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 242.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 243.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 244.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 245.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_1064_32_1_1' to 'WebModel_mux_1064jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_1064jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 248.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 249.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_5ns_64_68_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_66ns_64ns_129_2_1' to 'WebModel_mul_66nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_66nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_1064jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 250.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 251.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 252.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 255.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 256.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 257.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 258.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 262.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 263.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_11' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_9' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10' to 'WebModel_dense_69Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.281 seconds; current allocated memory: 265.747 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_66nsmb6_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69OgC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 370.840 ; gain = 314.348
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 30.159 seconds; peak allocated memory: 265.747 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.637 ; gain = 46.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.637 ; gain = 46.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.547 ; gain = 83.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.312 ; gain = 83.953
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 144.219 ; gain = 87.859
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 267.492 ; gain = 211.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.671 seconds; current allocated memory: 222.453 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 222.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 223.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 223.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 225.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 226.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 227.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 227.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 227.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 228.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 228.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 228.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 229.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 229.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 231.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 233.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 233.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 233.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 234.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 234.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 235.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 235.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 237.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.449 seconds; current allocated memory: 238.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 239.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 240.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 241.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 241.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 242.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 243.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_464_32_1_1' to 'WebModel_mux_464_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 246.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 1.116 seconds; current allocated memory: 247.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 248.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 249.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 250.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 253.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 254.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 256.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 259.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 261.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 262.930 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Aem_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 366.199 ; gain = 309.840
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 40.057 seconds; peak allocated memory: 262.930 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.320 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.320 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.066 ; gain = 83.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 140.562 ; gain = 84.316
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 144.797 ; gain = 88.551
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 267.625 ; gain = 211.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.166 seconds; current allocated memory: 222.574 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 222.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 223.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 223.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 225.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 227.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 227.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 227.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 228.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 228.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 229.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 229.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 230.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 230.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 232.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 233.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 234.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 234.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 234.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 235.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 235.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 236.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 237.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 239.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 240.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 241.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 241.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 242.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 243.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 244.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 247.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 248.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_3ns_3_68_1' to 'WebModel_urem_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_66ns_64ns_129_2_1' to 'WebModel_mul_66nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_66nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 249.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 250.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 251.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 254.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 255.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 256.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 257.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 260.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 262.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.196 seconds; current allocated memory: 264.364 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_66nslbW_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Gfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 367.926 ; gain = 311.680
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 30.017 seconds; peak allocated memory: 264.364 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.746 ; gain = 46.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.746 ; gain = 46.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.992 ; gain = 83.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 140.883 ; gain = 84.418
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a block factor 10.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 144.781 ; gain = 88.316
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 268.625 ; gain = 212.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.816 seconds; current allocated memory: 222.952 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 223.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 223.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 224.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 225.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 227.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 227.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 228.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 228.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 229.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 229.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 229.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 230.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 230.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 232.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 234.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 234.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 235.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 235.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 235.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 236.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 236.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 238.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 240.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 241.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 241.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 242.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 243.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 244.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 245.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_1064_32_1_1' to 'WebModel_mux_1064jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_1064jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 248.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 249.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_13ns_64_68_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_66ns_64ns_129_2_1' to 'WebModel_mul_66nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_66nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_1064jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 250.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 251.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 252.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 255.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 256.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 257.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 258.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 261.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 263.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_11' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_11' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_9' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_9' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_8' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_7' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_6' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_10' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_10' to 'WebModel_dense_69Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69PgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Rg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Shg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 265.557 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_66nsmb6_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69OgC_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 370.680 ; gain = 314.215
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 29.564 seconds; peak allocated memory: 265.557 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.602 ; gain = 46.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.602 ; gain = 46.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.625 ; gain = 83.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.828 ; gain = 84.016
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 144.012 ; gain = 88.199
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 267.543 ; gain = 211.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.488 seconds; current allocated memory: 222.518 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 222.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 223.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 223.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 225.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 227.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 227.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 227.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 228.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 228.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 228.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 229.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 229.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 230.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 231.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 233.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 234.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 234.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 234.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 235.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 235.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 236.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 239.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 240.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 241.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 241.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 242.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 243.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 244.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_464_32_1_1' to 'WebModel_mux_464_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 247.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 248.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_14ns_64_68_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_66ns_64ns_129_2_1' to 'WebModel_mul_66nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_66nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 249.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 250.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 251.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 254.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 255.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 256.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 257.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 260.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 262.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.295 seconds; current allocated memory: 264.228 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_66nsmb6_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69IfE_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 367.375 ; gain = 311.562
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 28.748 seconds; peak allocated memory: 264.228 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.543 ; gain = 46.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.543 ; gain = 46.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.113 ; gain = 84.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.754 ; gain = 84.816
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
ERROR: [XFORM 203-103] Array 'dense_69_kernel.array' : partitioned elements number (26000) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.812 ; gain = 46.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.812 ; gain = 46.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.883 ; gain = 83.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.883 ; gain = 83.980
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 143.746 ; gain = 87.844
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 268.328 ; gain = 212.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.618 seconds; current allocated memory: 222.655 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 222.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 223.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 223.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 225.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 227.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 227.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 227.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 76.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 228.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 228.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 229.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 229.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 230.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 230.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 232.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 233.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 234.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 234.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 234.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 235.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 235.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 236.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 238.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 239.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 240.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 241.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 241.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 242.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 243.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 244.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_564_32_1_1' to 'WebModel_mux_564_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_564_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 247.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 248.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_4ns_64_68_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_66ns_64ns_129_2_1' to 'WebModel_mul_66nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_66nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_564_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 249.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 250.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 251.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 254.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulapcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulapcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 255.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 256.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 257.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 261.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 262.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_6' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_5' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 264.512 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_66nsmb6_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69wdI_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71CeG_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ee0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69JfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 369.059 ; gain = 313.156
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 29.227 seconds; peak allocated memory: 264.512 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.508 ; gain = 45.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.508 ; gain = 45.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.645 ; gain = 83.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.504 ; gain = 83.871
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:102) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:116) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:128) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:145) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:183:23) to (../../../../Downloads/WebModel.c:177:19) in function 'k2c_dot'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:68:57) to (../../../../Downloads/WebModel.c:68:51) in function 'k2c_affine_matmul.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 144.398 ; gain = 87.766
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:268:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:264:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:167:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:177:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:223:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:62:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:59:19) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 267.664 ; gain = 211.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.143 seconds; current allocated memory: 222.332 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 222.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 223.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 223.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 225.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 226.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 227.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 227.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 227.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 227.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 228.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 228.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 229.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 229.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 231.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 232.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:68) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:70) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:70) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:70) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:70) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 233.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 233.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 234.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 234.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:274) of variable 'tmp_7', ../../../../Downloads/WebModel.c:274 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:274) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:274) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 235.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 235.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 238.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:226->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 239.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 240.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 240.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 241.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 242.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 243.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 246.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 247.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 247.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 248.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 249.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 253.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 254.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 254.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 255.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 259.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 260.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 262.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7lbW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 364.980 ; gain = 308.348
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 27.507 seconds; peak allocated memory: 262.507 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:67:28: error: read-only variable is not assignable
                 outrowidx = i * outcols;
                 ~~~~~~~~~ ^
../../../../Downloads/WebModel.c:68:27: error: read-only variable is not assignable
                 inneridx = i * innerdim;
                 ~~~~~~~~ ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:67:28: error: read-only variable is not assignable
                 outrowidx = i * outcols;
                 ~~~~~~~~~ ^
../../../../Downloads/WebModel.c:68:27: error: read-only variable is not assignable
                 inneridx = i * innerdim;
                 ~~~~~~~~ ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 46.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.641 ; gain = 46.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.766 ; gain = 83.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 140.070 ; gain = 83.629
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:187:23) to (../../../../Downloads/WebModel.c:181:19) in function 'k2c_dot'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:72:57) to (../../../../Downloads/WebModel.c:72:51) in function 'k2c_affine_matmul.1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 144.148 ; gain = 87.707
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 266.996 ; gain = 210.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.947 seconds; current allocated memory: 222.321 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 222.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 223.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 223.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 225.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 226.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 227.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 227.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 227.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 227.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 228.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 228.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 229.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 229.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 231.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 232.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 233.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 233.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 234.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 234.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 235.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 235.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 237.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 238.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 239.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 240.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 240.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 241.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 242.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 243.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 246.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 247.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 247.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 248.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 249.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 253.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 254.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 254.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 255.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 259.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 260.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70udo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.309 seconds; current allocated memory: 262.495 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7lbW_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Bew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 364.504 ; gain = 308.062
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 29.433 seconds; peak allocated memory: 262.495 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.613 ; gain = 46.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.613 ; gain = 46.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 139.887 ; gain = 84.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 140.828 ; gain = 84.945
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../Downloads/WebModel.c:30161:27) in function 'WebModel'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 143.887 ; gain = 88.004
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:7) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:7) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:7) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:7) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 257.863 ; gain = 201.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.63 seconds; current allocated memory: 212.505 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 212.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 213.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 213.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 215.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 216.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 217.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 217.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 217.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 218.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 218.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 218.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 219.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 219.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 221.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 223.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 223.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 224.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 224.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 226.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 228.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 229.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 229.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 230.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 231.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 231.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 232.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 236.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 236.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 237.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 238.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 239.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 242.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 243.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 244.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 247.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 249.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 251.169 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 341.184 ; gain = 285.301
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 28.75 seconds; peak allocated memory: 251.169 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.309 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.309 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 138.523 ; gain = 82.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.879 ; gain = 83.988
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
ERROR: [XFORM 203-103] Array 'dense_69_kernel_array' : partitioned elements number (25536) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
ERROR: [HLS 200-70] When using type 'block' or 'cyclic' partitioning, please specify a factor value.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_PARTITION variable=&dense_69_kernel_array cyclic dim=0' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.508 ; gain = 46.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.508 ; gain = 46.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 138.836 ; gain = 82.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.500 ; gain = 84.254
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[6384 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 143.262 ; gain = 87.016
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 257.461 ; gain = 201.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.19 seconds; current allocated memory: 212.385 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 212.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 213.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 213.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 215.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 216.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 217.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 217.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 217.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 217.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 218.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 218.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 219.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 219.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 221.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 222.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 223.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 223.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 224.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 224.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 226.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 228.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 229.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 229.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 230.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 230.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 231.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 232.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 235.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 236.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 237.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 238.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 238.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 242.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 243.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 244.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 247.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 249.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 250.945 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 339.652 ; gain = 283.406
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 27.19 seconds; peak allocated memory: 250.945 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.555 ; gain = 46.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.555 ; gain = 46.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 138.980 ; gain = 82.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 140.562 ; gain = 84.277
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_relu_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'WebModel' (../../../../Downloads/WebModel.c:30245) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 142.801 ; gain = 86.516
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.227 ; gain = 129.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.88 seconds; current allocated memory: 141.216 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 141.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 141.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 141.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 142.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 142.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 144.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 145.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_3_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_3_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 146.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 147.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 148.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 148.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 149.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 149.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 150.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_71_fwork' to 'k2c_dot_1_dense_7hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 153.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 155.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69mb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nyd2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 156.655 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7hbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70ocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71qcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70xdS_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 222.488 ; gain = 166.203
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 16.641 seconds; peak allocated memory: 156.655 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.398 ; gain = 46.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.398 ; gain = 46.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 138.879 ; gain = 82.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 140.738 ; gain = 84.367
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[6384 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 143.113 ; gain = 86.742
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:272:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:268:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:227:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 257.348 ; gain = 200.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.38 seconds; current allocated memory: 212.385 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 212.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 213.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 213.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 215.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 216.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 217.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 217.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 217.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 217.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 218.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 218.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 219.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 219.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 221.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 222.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 223.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 223.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:278) of variable 'tmp_7', ../../../../Downloads/WebModel.c:278 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:278) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:278) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 224.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 224.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 226.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 228.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:230->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 229.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 229.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 230.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 230.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 231.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 232.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 235.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 236.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 237.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 238.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 238.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 242.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 243.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 244.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 247.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 249.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.244 seconds; current allocated memory: 250.945 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 339.984 ; gain = 283.613
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 27.589 seconds; peak allocated memory: 250.945 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:214:55: error: expected ';' after expression
             dot_reshapeB = reshapeB[i + free_axesB*j]
                                                      ^
                                                      ;
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:214:55: error: expected ';' after expression
             dot_reshapeB = reshapeB[i + free_axesB*j]
                                                      ^
                                                      ;
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.445 ; gain = 46.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.445 ; gain = 46.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 166.270 ; gain = 110.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.211 ; gain = 128.059
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_relu_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:16) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense.1' into 'WebModel' (../../../../Downloads/WebModel.c:30251) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 207.254 ; gain = 151.102
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 245.605 ; gain = 189.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.984 seconds; current allocated memory: 198.600 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 198.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 199.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 199.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 199.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 199.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 201.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 203.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_3_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_3_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_3_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 204.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 204.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 205.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 205.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulag8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulag8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 206.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 207.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 207.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_71_fwork' to 'k2c_dot_1_dense_7hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64nibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 211.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 212.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69mb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70ocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_array_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_array_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_69_input_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_69_input_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nyd2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 214.039 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_dEe_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7hbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70ocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71qcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70xdS_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 282.766 ; gain = 226.613
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 14.437 seconds; peak allocated memory: 214.039 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.395 ; gain = 45.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 102.395 ; gain = 45.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 166.012 ; gain = 109.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 182.625 ; gain = 126.090
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[6384 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 207.238 ; gain = 150.703
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 317.602 ; gain = 261.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.857 seconds; current allocated memory: 269.699 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 269.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 270.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 270.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 272.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 274.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 274.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 274.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 274.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 275.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 275.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 275.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 276.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 276.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 278.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 280.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 280.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 281.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 281.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 282.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 283.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 285.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 286.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 287.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 287.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 288.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 288.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 289.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 293.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 293.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 294.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 295.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 296.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 299.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 300.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 301.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 304.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 306.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 308.259 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 399.566 ; gain = 343.031
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 26.736 seconds; peak allocated memory: 308.259 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.637 ; gain = 46.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.637 ; gain = 46.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 166.480 ; gain = 110.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.074 ; gain = 128.406
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[6384 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 204.125 ; gain = 148.457
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 317.555 ; gain = 261.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.293 seconds; current allocated memory: 269.697 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 269.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 270.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 270.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 272.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 274.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 274.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 274.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 274.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 275.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 275.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 275.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 276.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 276.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 278.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 280.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 280.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 281.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 281.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 282.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 283.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 285.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 286.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 287.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 287.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 288.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 288.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 289.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 293.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 293.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 294.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 295.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 296.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 299.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 300.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 301.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 304.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 306.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 308.241 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 399.910 ; gain = 344.242
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 21.377 seconds; peak allocated memory: 308.241 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.621 ; gain = 45.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.621 ; gain = 45.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 166.254 ; gain = 109.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 183.379 ; gain = 126.656
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:106) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:120) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:132) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:149) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_fwork'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 209.332 ; gain = 152.609
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:277:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:273:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:171:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:181:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:232:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:66:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:63:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 319.871 ; gain = 263.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.698 seconds; current allocated memory: 270.533 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 270.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 271.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 271.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 273.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 275.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 275.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 275.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:74).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:72) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:74) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:74) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:74) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:74) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 276.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 276.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 276.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 277.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 277.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 277.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 279.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 281.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 281.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 282.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:283) of variable 'tmp_7', ../../../../Downloads/WebModel.c:283 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:283) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:283) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 282.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 283.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 284.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 286.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:235->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 287.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 288.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 288.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 289.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 289.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 291.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_0' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_1' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_2' to 'k2c_dot_dense_69_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_3' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 294.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 295.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 296.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 296.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 297.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 301.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 302.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 303.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 306.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 308.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 309.825 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 414.055 ; gain = 357.332
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 22.243 seconds; peak allocated memory: 309.825 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:302:15: error: expected identifier or '('
static ap_uint<5> float dense_69_kernel_array[25536] = {
              ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_fwork[25935] = {0};
       ^
../../../../Downloads/WebModel.c:25906:15: error: expected identifier or '('
static ap_uint<5> float dense_69_fwork[25935] = {0};
              ^
../../../../Downloads/WebModel.c:30170:36: error: use of undeclared identifier 'dense_69_kernel_array'
         dense_69_kernel.array[b2]=dense_69_kernel_array[b2];
                                   ^
../../../../Downloads/WebModel.c:30251:89: error: use of undeclared identifier 'dense_69_fwork'
 k2c_dense(&dense_69_output, dense_69_input_input, &dense_69_kernel, &dense_69_bias, 0, dense_69_fwork);
                                                                                        ^
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:302:15: error: expected identifier or '('
static ap_uint<5> float dense_69_kernel_array[25536] = {
              ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_fwork[25935] = {0};
       ^
../../../../Downloads/WebModel.c:25906:15: error: expected identifier or '('
static ap_uint<5> float dense_69_fwork[25935] = {0};
              ^
../../../../Downloads/WebModel.c:30170:36: error: use of undeclared identifier 'dense_69_kernel_array'
         dense_69_kernel.array[b2]=dense_69_kernel_array[b2];
                                   ^
../../../../Downloads/WebModel.c:30251:89: error: use of undeclared identifier 'dense_69_fwork'
 k2c_dense(&dense_69_output, dense_69_input_input, &dense_69_kernel, &dense_69_bias, 0, dense_69_fwork);
                                                                                        ^
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'ap_uint'
static ap_uint<5> dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:302:15: error: expected identifier or '('
static ap_uint<5> dense_69_kernel_array[25536] = {
              ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_fwork[25935] = {0};
       ^
../../../../Downloads/WebModel.c:25906:15: error: expected identifier or '('
static ap_uint<5> float dense_69_fwork[25935] = {0};
              ^
../../../../Downloads/WebModel.c:30170:36: error: use of undeclared identifier 'dense_69_kernel_array'
         dense_69_kernel.array[b2]=dense_69_kernel_array[b2];
                                   ^
../../../../Downloads/WebModel.c:30251:89: error: use of undeclared identifier 'dense_69_fwork'
 k2c_dense(&dense_69_output, dense_69_input_input, &dense_69_kernel, &dense_69_bias, 0, dense_69_fwork);
                                                                                        ^
6 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'ap_uint'
static ap_uint<5> dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:302:15: error: expected identifier or '('
static ap_uint<5> dense_69_kernel_array[25536] = {
              ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_fwork[25935] = {0};
       ^
../../../../Downloads/WebModel.c:25906:15: error: expected identifier or '('
static ap_uint<5> float dense_69_fwork[25935] = {0};
              ^
../../../../Downloads/WebModel.c:30170:36: error: use of undeclared identifier 'dense_69_kernel_array'
         dense_69_kernel.array[b2]=dense_69_kernel_array[b2];
                                   ^
../../../../Downloads/WebModel.c:30251:89: error: use of undeclared identifier 'dense_69_fwork'
 k2c_dense(&dense_69_output, dense_69_input_input, &dense_69_kernel, &dense_69_bias, 0, dense_69_fwork);
                                                                                        ^
6 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'int_24'
static int_24 dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_fwork[25935] = {0};
       ^
../../../../Downloads/WebModel.c:25906:15: error: expected identifier or '('
static ap_uint<5> float dense_69_fwork[25935] = {0};
              ^
../../../../Downloads/WebModel.c:30251:89: error: use of undeclared identifier 'dense_69_fwork'
 k2c_dense(&dense_69_output, dense_69_input_input, &dense_69_kernel, &dense_69_bias, 0, dense_69_fwork);
                                                                                        ^
4 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'int_24'
static int_24 dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'ap_uint'
static ap_uint<5> float dense_69_fwork[25935] = {0};
       ^
../../../../Downloads/WebModel.c:25906:15: error: expected identifier or '('
static ap_uint<5> float dense_69_fwork[25935] = {0};
              ^
../../../../Downloads/WebModel.c:30251:89: error: use of undeclared identifier 'dense_69_fwork'
 k2c_dense(&dense_69_output, dense_69_input_input, &dense_69_kernel, &dense_69_bias, 0, dense_69_fwork);
                                                                                        ^
4 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
WARNING: [HLS 200-40] In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'int_24'
static int_24 dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'int_24'
static int_24 dense_69_fwork[25935] = {0};
       ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from ../../../../Downloads/WebModel.c:1:
../../../../Downloads/WebModel.c:302:8: error: unknown type name 'int_24'
static int_24 dense_69_kernel_array[25536] = {
       ^
../../../../Downloads/WebModel.c:25906:8: error: unknown type name 'int_24'
static int_24 dense_69_fwork[25935] = {0};
       ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.617 ; gain = 45.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.617 ; gain = 45.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 166.266 ; gain = 109.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.000 ; gain = 128.664
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_fwork'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:46:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 208.172 ; gain = 151.836
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 320.023 ; gain = 263.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.795 seconds; current allocated memory: 270.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 270.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('C_load') on array 'C' to 'fadd' operation ('tmp_7') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 271.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 271.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 273.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 275.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 275.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 275.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:75) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 276.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 276.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 276.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 277.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 277.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 278.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 279.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 281.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 281.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 282.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 282.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 283.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 285.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 286.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 287.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 288.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 288.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 289.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 289.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 291.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_0' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_1' to 'k2c_dot_dense_69_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_2' to 'k2c_dot_dense_69_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork_3' to 'k2c_dot_dense_69_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 294.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 295.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 296.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 296.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 297.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 301.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 302.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 303.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 306.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 308.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69tde' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 309.841 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nkbM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nlbW_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_ibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69vdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 414.305 ; gain = 357.969
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 22.094 seconds; peak allocated memory: 309.841 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.980 ; gain = 45.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.980 ; gain = 45.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 166.016 ; gain = 109.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.832 ; gain = 128.414
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
ERROR: [XFORM 203-103] Cannot partition array 'dense_69_kernel.ndim' : variable is not an array.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.906 ; gain = 45.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 101.906 ; gain = 45.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 166.547 ; gain = 110.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 183.695 ; gain = 127.699
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:46:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[6384 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 208.312 ; gain = 152.316
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 328.008 ; gain = 272.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.897 seconds; current allocated memory: 279.776 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 280.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 282.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 284.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 284.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 284.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 285.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 285.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 285.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 286.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 286.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 286.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 288.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 290.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:75) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 291.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 291.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 291.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 291.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 292.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 292.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 294.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 296.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 297.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 297.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 298.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 299.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 299.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 300.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_464_32_1_1' to 'WebModel_mux_464_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 304.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 304.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 305.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 306.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 307.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 310.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 311.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 312.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 313.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 316.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 318.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3_6' to 'WebModel_dense_69tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2_7' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1_8' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 320.208 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69JfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 412.742 ; gain = 356.746
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 21.931 seconds; peak allocated memory: 320.208 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.840 ; gain = 45.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.840 ; gain = 45.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 166.484 ; gain = 109.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.406 ; gain = 127.766
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel_array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:46:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[6384 x float]P.i64.i64' into 'WebModel'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 209.871 ; gain = 153.230
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 327.988 ; gain = 271.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.7 seconds; current allocated memory: 279.776 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 280.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 280.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 282.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 284.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 284.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 284.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 285.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 285.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 285.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.199 seconds; current allocated memory: 286.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 286.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 286.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 288.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.202 seconds; current allocated memory: 290.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:75) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.243 seconds; current allocated memory: 291.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 291.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 291.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.439 seconds; current allocated memory: 291.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 292.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 292.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 294.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.656 seconds; current allocated memory: 296.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.507 seconds; current allocated memory: 297.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.171 seconds; current allocated memory: 297.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 298.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 299.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 299.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 300.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_464_32_1_1' to 'WebModel_mux_464_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 304.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 1.147 seconds; current allocated memory: 304.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 305.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 306.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 307.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 310.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulancg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulancg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.371 seconds; current allocated memory: 311.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 312.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 313.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 316.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.285 seconds; current allocated memory: 318.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3_6' to 'WebModel_dense_69tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2_7' to 'WebModel_dense_69udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1_8' to 'WebModel_dense_69vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Ngs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71OgC' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 2.396 seconds; current allocated memory: 320.208 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69sc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69tde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70xdS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70yd2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Bew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70DeQ_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Ffa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69JfO_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 413.742 ; gain = 357.102
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 55.903 seconds; peak allocated memory: 320.208 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.797 ; gain = 45.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.797 ; gain = 45.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 166.199 ; gain = 110.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 183.871 ; gain = 127.996
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
ERROR: [XFORM 203-103] Cannot partition array 'dense_69_kernel.array' : array does not have dimension 2.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.941 ; gain = 45.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.941 ; gain = 45.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 166.398 ; gain = 110.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.797 ; gain = 128.703
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../../../Downloads/WebModel.c:107) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../../../Downloads/WebModel.c:121) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:133) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:150) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:46:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 204.758 ; gain = 148.664
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:278:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:274:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:172:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:182:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:233:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 318.195 ; gain = 262.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.135 seconds; current allocated memory: 269.516 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 269.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 270.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 270.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 272.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 273.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 274.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 274.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:75) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 274.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 274.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 275.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 275.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 276.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 276.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 278.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 280.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 280.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 280.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:284) of variable 'tmp_7', ../../../../Downloads/WebModel.c:284 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:284) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:284) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 281.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 281.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 283.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 285.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) of variable 'tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_7_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_7_i', ../../../../Downloads/WebModel.c:236->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 286.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 286.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 287.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 287.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 288.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 289.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_seq_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 292.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 293.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulalbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulalbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 294.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 295.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 295.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 299.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 300.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 301.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 304.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32npcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 306.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69qcK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 307.810 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7mb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69qcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69rcU_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69yd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Aem_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69CeG_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 410.984 ; gain = 354.891
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 20.916 seconds; peak allocated memory: 307.810 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.840 ; gain = 45.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.840 ; gain = 45.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 165.996 ; gain = 109.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.496 ; gain = 128.129
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:141) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:161) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:141) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:161) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:141) in function 'k2c_dot.2'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:161) in function 'k2c_dot.2'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:160) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-10' (../../../../Downloads/WebModel.c:186) in function 'k2c_dot' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-11' (../../../../Downloads/WebModel.c:197) in function 'k2c_dot' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:160) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-10' (../../../../Downloads/WebModel.c:186) in function 'k2c_dot.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-11' (../../../../Downloads/WebModel.c:197) in function 'k2c_dot.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:160) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-10' (../../../../Downloads/WebModel.c:186) in function 'k2c_dot.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-11' (../../../../Downloads/WebModel.c:197) in function 'k2c_dot.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'k2c_sub2idx' (../../../../Downloads/WebModel.c:271).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'k2c_idx2sub' (../../../../Downloads/WebModel.c:261).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../../../../Downloads/WebModel.c:301) in function 'k2c_matmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../../../../Downloads/WebModel.c:301) in function 'k2c_matmul.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (../../../../Downloads/WebModel.c:301) in function 'k2c_matmul.2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:160) in function 'k2c_dot' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-10.1' (../../../../Downloads/WebModel.c:189) in function 'k2c_dot': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-11.1' (../../../../Downloads/WebModel.c:200) in function 'k2c_dot': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:160) in function 'k2c_dot.1' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-10.1' (../../../../Downloads/WebModel.c:189) in function 'k2c_dot.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-11.1' (../../../../Downloads/WebModel.c:200) in function 'k2c_dot.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:140) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:160) in function 'k2c_dot.2' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-10.1' (../../../../Downloads/WebModel.c:189) in function 'k2c_dot.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-11.1' (../../../../Downloads/WebModel.c:200) in function 'k2c_dot.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (../../../../Downloads/WebModel.c:275) in function 'k2c_sub2idx': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../../../../Downloads/WebModel.c:277) in function 'k2c_sub2idx' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (../../../../Downloads/WebModel.c:265) in function 'k2c_idx2sub' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (../../../../Downloads/WebModel.c:306) in function 'k2c_matmul' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (../../../../Downloads/WebModel.c:306) in function 'k2c_matmul.1' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1.1' (../../../../Downloads/WebModel.c:306) in function 'k2c_matmul.2' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:19) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:20:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:10:67) to (../../../../Downloads/WebModel.c:46:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 208.602 ; gain = 152.234
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:275:20) in function 'k2c_sub2idx' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:301:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:297:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:301:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:297:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:301:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:297:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:186:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:197:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:186:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:197:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:186:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:197:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:254:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:254:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:254:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:68:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:65:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 318.402 ; gain = 262.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.197 seconds; current allocated memory: 270.109 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 270.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:308) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 270.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 271.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 273.195 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 275.003 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 275.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 275.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:74) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:76) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:76) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:76) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:76) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 275.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 276.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 276.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 276.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:308) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 277.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 277.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 279.584 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 281.497 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 282.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 282.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:308) of variable 'tmp_7', ../../../../Downloads/WebModel.c:308 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:308) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:308) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 282.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 283.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:188).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:268->../../../../Downloads/WebModel.c:199).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 285.262 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 287.143 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:257->../../../../Downloads/WebModel.c:28) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 288.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 288.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 289.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 289.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 290.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 291.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 295.071 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 295.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 296.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 297.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 298.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 301.843 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 302.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 303.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 307.575 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 309.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 310.939 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 415.383 ; gain = 359.016
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 23.191 seconds; peak allocated memory: 310.939 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.840 ; gain = 45.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 101.840 ; gain = 45.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 166.031 ; gain = 109.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 183.121 ; gain = 127.016
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot.2'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 207.336 ; gain = 151.230
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:269:20) in function 'k2c_sub2idx' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 318.660 ; gain = 262.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'mul' operation ('temp', ../../../../Downloads/WebModel.c:273) and 'mul' operation ('temp', ../../../../Downloads/WebModel.c:273).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.154 seconds; current allocated memory: 269.869 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 270.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 270.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 271.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 272.922 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 274.712 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 275.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 275.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) (2.82 ns)
	'add' operation ('sum2', ../../../../Downloads/WebModel.c:75) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 275.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 275.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 276.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 276.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 276.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 277.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 279.274 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 281.170 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 281.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 282.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 282.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 282.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 284.900 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 286.764 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 287.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 288.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 288.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 289.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 290.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 291.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 294.748 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 295.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulamb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulamb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 296.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 296.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 297.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 301.520 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 302.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 303.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 307.282 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 309.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70sc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71udo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69wdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_4' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 310.647 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7ocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70rcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70sc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70tde_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71udo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69wdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69zec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 415.461 ; gain = 359.355
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 24.362 seconds; peak allocated memory: 310.647 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/WebModel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.883 ; gain = 45.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 101.883 ; gain = 45.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 166.055 ; gain = 109.812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 183.945 ; gain = 127.703
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot.1'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:138) in function 'k2c_dot.2'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (../../../../Downloads/WebModel.c:158) in function 'k2c_dot.2'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.2' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../Downloads/WebModel.c:137) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (../../../../Downloads/WebModel.c:157) in function 'k2c_dot.2' completely.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_69_kernel.array'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.2' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.1' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense.1' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot.2' (../../../../Downloads/WebModel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_sigmoid_func' into 'k2c_dense' (../../../../Downloads/WebModel.c:18) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (../../../../Downloads/WebModel.c:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:19:5) in function 'k2c_dense.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/WebModel.c:9:67) to (../../../../Downloads/WebModel.c:45:20) in function 'k2c_dense'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 208.039 ; gain = 151.797
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:269:20) in function 'k2c_sub2idx' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:295:27) in function 'k2c_matmul'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:291:19) in function 'k2c_matmul' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-8' (../../../../Downloads/WebModel.c:183:10) in function 'k2c_dot' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-9' (../../../../Downloads/WebModel.c:193:10) in function 'k2c_dot' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:249:23) in function 'k2c_dense' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../../../Downloads/WebModel.c:67:32) in function 'k2c_affine_matmul' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (../../../../Downloads/WebModel.c:64:23) in function 'k2c_affine_matmul'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 327.992 ; gain = 271.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'WebModel' ...
WARNING: [SYN 201-103] Legalizing function name 'k2c_affine_matmul.1' to 'k2c_affine_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.2' to 'k2c_dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.1' to 'k2c_matmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.1' to 'k2c_dot_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dense.1' to 'k2c_dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_matmul.2' to 'k2c_matmul_2'.
WARNING: [SYN 201-103] Legalizing function name 'k2c_dot.2' to 'k2c_dot_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'mul' operation ('temp', ../../../../Downloads/WebModel.c:273) and 'mul' operation ('temp', ../../../../Downloads/WebModel.c:273).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.026 seconds; current allocated memory: 280.014 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 280.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 280.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 281.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 283.146 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 284.941 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 285.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 285.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 285.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 286.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 286.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 286.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 287.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 287.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 289.619 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 291.478 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75) and 'fadd' operation ('sum', ../../../../Downloads/WebModel.c:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../../../../Downloads/WebModel.c:73) (0 ns)
	'mul' operation ('tmp_s', ../../../../Downloads/WebModel.c:75) (2.82 ns)
	'add' operation ('sum3', ../../../../Downloads/WebModel.c:75) (3.53 ns)
	'getelementptr' operation ('B_addr11', ../../../../Downloads/WebModel.c:75) (0 ns)
	'load' operation ('B_load', ../../../../Downloads/WebModel.c:75) on array 'B' (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 292.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 292.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 292.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 292.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:301) of variable 'tmp_7', ../../../../Downloads/WebModel.c:301 on array 'C' and 'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 11.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('tmp_7') to 'store' operation of variable 'tmp_7' on array 'C' (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('C_load', ../../../../Downloads/WebModel.c:301) on array 'C' (2.77 ns)
	'fadd' operation ('tmp_7', ../../../../Downloads/WebModel.c:301) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 293.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 293.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:184).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 67)
   between 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194) and 'udiv' operation ('idx2', ../../../../Downloads/WebModel.c:262->../../../../Downloads/WebModel.c:194).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 68, Depth = 69.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 295.819 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 297.662 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) of variable 'tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27 on array 'output_array' and 'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('output_array_load_1') on array 'output_array' to 'fadd' operation ('tmp_10_i') (combination delay: 9.286 ns) to honor II or Latency constraint in region 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.
WARNING: [SCHED 204-21] Estimated clock period (9.286ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('output_array_load_1', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) on array 'output_array' (2.77 ns)
	'fadd' operation ('tmp_10_i', ../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27) (6.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 298.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 299.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 299.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 300.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_sub2idx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64s_64s_64_2_1' to 'WebModel_mul_64s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_sub2idx'.
INFO: [HLS 200-111]  Elapsed time: 1.487 seconds; current allocated memory: 301.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fadd_32ns_32ns_32_5_full_dsp_1' to 'WebModel_fadd_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fmul_32ns_32ns_32_3_max_dsp_1' to 'WebModel_fmul_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_64ns_64ns_128_2_1' to 'WebModel_mul_64nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 302.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_dense_69_fwork' to 'k2c_dot_dense_69_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_seq_1' to 'WebModel_udiv_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_18ns_64ns_64_22_seq_1' to 'WebModel_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_urem_64ns_64ns_64_68_1' to 'WebModel_urem_64nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_udiv_64ns_64ns_64_68_1' to 'WebModel_udiv_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_mux_464_32_1_1' to 'WebModel_mux_464_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot'.
INFO: [HLS 200-111]  Elapsed time: 1.769 seconds; current allocated memory: 305.906 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_relu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fcmp_32ns_32ns_1_1_1' to 'WebModel_fcmp_32nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fcmp_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_relu_func'.
INFO: [HLS 200-111]  Elapsed time: 2.873 seconds; current allocated memory: 306.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mul_mul_16s_16s_16_1_1' to 'WebModel_mul_mul_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mux_464_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 307.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_2'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 308.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 309.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_1_dense_70_fwork' to 'k2c_dot_1_dense_7ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_1'.
INFO: [HLS 200-111]  Elapsed time: 1.597 seconds; current allocated memory: 312.898 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_mac_muladd_16s_16s_16ns_16_1_1' to 'WebModel_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_mul_mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.754 seconds; current allocated memory: 313.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 314.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_matmul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fmul_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_matmul_2'.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 315.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dot_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'k2c_dot_2_dense_71_fwork' to 'k2c_dot_2_dense_7pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_udiv_64njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_urem_64nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dot_2'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 319.404 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 4 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'WebModel_fdiv_32ns_32ns_32_12_1' to 'WebModel_fdiv_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_fexp_32ns_32ns_32_8_full_dsp_1' to 'WebModel_fexp_32nrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WebModel_fadd_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fdiv_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_fexp_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WebModel_mul_64s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_dense'.
INFO: [HLS 200-111]  Elapsed time: 3.207 seconds; current allocated memory: 321.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WebModel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_69_input_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WebModel/dense_71_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WebModel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_arra' to 'WebModel_dense_70sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array' to 'WebModel_dense_70tde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_bias_array_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_bias_array_2' to 'WebModel_dense_70udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra' to 'WebModel_dense_71vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_arra_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_arra_0' to 'WebModel_dense_71wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array' to 'WebModel_dense_69xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_bias_array_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_bias_array_5' to 'WebModel_dense_69yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_output_arra' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_arra' to 'WebModel_dense_69zec' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_69_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_69_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_69_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra' to 'WebModel_dense_69Aem' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_output_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_output_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_output_nume' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra' to 'WebModel_dense_70Bew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_arra_1' to 'WebModel_dense_70CeG' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_70_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_70_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_ndim' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_ndim' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_kernel_nume' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_kernel_nume' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'dense_71_bias_numel' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'dense_71_bias_numel' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_3' to 'WebModel_dense_69DeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_2' to 'WebModel_dense_69Ee0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_1' to 'WebModel_dense_69Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_arra_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_arra_4' to 'WebModel_dense_69Gfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_69_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_kernel_shap' to 'WebModel_dense_69Hfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_69_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_69_output_shap' to 'WebModel_dense_69IfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_70_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_kernel_shap' to 'WebModel_dense_70JfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_fwork' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'dense_70_output_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_70_output_shap' to 'WebModel_dense_70KfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_kernel_shap' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_kernel_shap' to 'WebModel_dense_71Lf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'dense_71_bias_array' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'WebModel_dense_71_bias_array' to 'WebModel_dense_71Mgi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'WebModel/dense_71_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'WebModel/dense_71_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WebModel'.
INFO: [HLS 200-111]  Elapsed time: 4.232 seconds; current allocated memory: 322.957 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64s_bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_mul_64nseOg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_urem_64nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'WebModel_udiv_64njbC_div'
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_dense_69_fYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_permB_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_1_dense_7ncg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'k2c_dot_2_dense_7pcA_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70sc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70tde_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_70udo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_71vdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69xdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_69Aem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'WebModel_dense_70Bew_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69DeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'WebModel_dense_69Hfu_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 430.027 ; gain = 373.785
INFO: [SYSC 207-301] Generating SystemC RTL for WebModel.
INFO: [VHDL 208-304] Generating VHDL RTL for WebModel.
INFO: [VLOG 209-307] Generating Verilog RTL for WebModel.
INFO: [HLS 200-112] Total elapsed time: 65.642 seconds; peak allocated memory: 322.957 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbv484-2'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
