# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'struct' of entity 'multiplexer16bit' not found in library 'processor'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Design Explorer: Shortcut to "E:\GitHub\ece443Final\ece443Final\ece443FinalProject\ece443FinalProject.aws" design added.
acom -O3 -e 100 -work Processor -2002  $dsn/src/notGate.vhd $dsn/src/xorGate.vhd $dsn/src/orGate.vhd $dsn/src/nandGate.vhd $dsn/src/multi16bit.vhd $dsn/src/and2Gate.vhd $dsn/src/andGate.vhd $dsn/src/multiplexer16bit.vhd $dsn/src/multiplexer16bitstruct.vhd $dsn/src/sub16bit.vhd $dsn/src/adder16bit.vhd $dsn/src/fulladder.vhd $dsn/src/halfadder.vhd $dsn/src/ALU_16.vhd $dsn/src/ProgramCounter.vhd $dsn/src/counterIncrement.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\notGate.vhd
# Compile Entity "notGate"
# Compile Architecture "behave" of Entity "notGate"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\xorGate.vhd
# Compile Entity "xorGate"
# Compile Architecture "behave" of Entity "xorGate"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\orGate.vhd
# Compile Entity "orGate"
# Compile Architecture "behave" of Entity "orGate"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\nandGate.vhd
# Compile Entity "nandGate"
# Compile Architecture "behave" of Entity "nandGate"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multi16bit.vhd
# Compile Entity "multi16bit"
# Compile Architecture "behaviorModel" of Entity "multi16bit"
# Error: COMP96_0071: multi16bit.vhd : (18, 17): Operator "*" is not defined for such operands.
# Error: COMP96_0077: multi16bit.vhd : (18, 13): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\and2Gate.vhd
# Compile Entity "and2Gate"
# Compile Architecture "behave" of Entity "and2Gate"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\andGate.vhd
# Compile Entity "andGate"
# Compile Architecture "behave" of Entity "andGate"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multiplexer16bit.vhd
# Compile Entity "multiplexer16bit"
# Compile Architecture "behave" of Entity "multiplexer16bit"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multiplexer16bitstruct.vhd
# Compile Entity "multiplexer16bit"
# Warning: COMP96_0994: Multiple entity "multiplexer16bit" found in "E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multiplexer16bitstruct.vhd", "E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multiplexer16bit.vhd".
# Compile Architecture "struct" of Entity "multiplexer16bit"
# Error: ELAB1_0021: multiplexer16bitstruct.vhd : (90, 0): Types do not match for port "A".
# Error: ELAB1_0021: multiplexer16bitstruct.vhd : (90, 0): Types do not match for port "B".
# Error: ELAB1_0021: multiplexer16bitstruct.vhd : (90, 0): Types do not match for port "RESULT".
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\sub16bit.vhd
# Compile Entity "sub16bit"
# Compile Architecture "structural" of Entity "sub16bit"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\adder16bit.vhd
# Compile Entity "adder16bit"
# Compile Architecture "structure" of Entity "adder16bit"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "STRUCTURAL" of Entity "fulladder"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structure" of Entity "halfadder"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\ALU_16.vhd
# Compile Entity "ALU_16"
# Compile Architecture "Structural" of Entity "ALU_16"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\ProgramCounter.vhd
# Compile Entity "ProgramCounter"
# Compile Architecture "behave" of Entity "ProgramCounter"
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\counterIncrement.vhd
# Compile Entity "incremental"
# Compile Architecture "behave" of Entity "incremental"
# Compile failure 5 Errors 1 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Processor -2002  $dsn/src/multi16bit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multi16bit.vhd
# Compile Entity "multi16bit"
# Compile Architecture "behaviorModel" of Entity "multi16bit"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/multiplexer16bitstruct.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multiplexer16bitstruct.vhd
# Compile Entity "multiplexer16bit"
# Compile Architecture "struct" of Entity "multiplexer16bit"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/multiplexer16bitstruct.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\multiplexer16bitstruct.vhd
# Compile Entity "multiplexer16bit"
# Compile Architecture "struct" of Entity "multiplexer16bit"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/processor.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "structure" of Entity "processor"
# Error: COMP96_0019: processor.vhd : (24, 1): Keyword 'begin' expected.
# Error: COMP96_0016: processor.vhd : (24, 8): Design unit declaration expected.
# Compile Entity "ALU_16"
# Error: COMP96_0078: processor.vhd : (34, 13): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: processor.vhd : (34, 13): Unknown type.
# Error: COMP96_0078: processor.vhd : (35, 12): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: processor.vhd : (35, 12): Unknown type.
# Error: COMP96_0078: processor.vhd : (36, 16): Unknown identifier "std_logic".
# Error: COMP96_0064: processor.vhd : (36, 16): Unknown type.
# Error: COMP96_0078: processor.vhd : (37, 16): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: processor.vhd : (37, 16): Unknown type.
# Error: COMP96_0016: processor.vhd : (43, 1): Design unit declaration expected.
# Error: COMP96_0018: processor.vhd : (45, 17): Identifier expected.
# Compile failure 12 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/randomaccessmemory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\randomaccessmemory.vhd
# Compile Entity "ram"
# Compile Architecture "behavioral" of Entity "ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Design: Design "Processor" has been set as active.
acom -O3 -e 100 -work Processor -2002  $dsn/src/registerFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\registerFile.vhd
# Compile Entity "registerFile"
# Compile Architecture "behavioral" of Entity "registerFile"
# Error: COMP96_0018: registerFile.vhd : (17, 9): Identifier expected.
# Error: COMP96_0019: registerFile.vhd : (17, 41): Keyword 'begin' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/registerFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\registerFile.vhd
# Compile Entity "registerFile"
# Compile Architecture "behavioral" of Entity "registerFile"
# Error: COMP96_0018: registerFile.vhd : (17, 9): Identifier expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/registerFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\registerFile.vhd
# Compile Entity "registerFile"
# Compile Architecture "behavioral" of Entity "registerFile"
# Error: COMP96_0018: registerFile.vhd : (17, 9): Identifier expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/registerFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\registerFile.vhd
# Compile Entity "registerFile"
# Compile Architecture "behavioral" of Entity "registerFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/registerFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\registerFile.vhd
# Compile Entity "registerFile"
# Compile Architecture "behavioral" of Entity "registerFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/registerFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\registerFile.vhd
# Compile Entity "registerFile"
# Compile Architecture "behavioral" of Entity "registerFile"
# Error: COMP96_0138: registerFile.vhd : (25, 32): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0138: registerFile.vhd : (26, 32): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/registerFile.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\registerFile.vhd
# Compile Entity "registerFile"
# Compile Architecture "behavioral" of Entity "registerFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Design: Warning: Cannot delete file: e:\Downloads\dECE443\ODU-master\ECE\ECE 443\Final Project\Processor\Processor\src\ram_tb_Simulation.asdb
# Design: Warning: The process cannot access the file because it is being used by another process. 
# 
# Waveform file 'untitled.awc' connected to 'E:/GitHub/ece443Final/ece443Final/ece443FinalProject/Processor/src/ram_tb_Simulation.asdb'.
# Adding file E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\untitled.awc ... Done
# Waveform file 'E:/GitHub/ece443Final/ece443Final/ece443FinalProject/Processor/src/untitled2.awc' connected to 'E:/GitHub/ece443Final/ece443Final/ece443FinalProject/Processor/src/untitled2.asdb'.
# Adding file E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\untitled2.asdb ... Done
# Adding file E:\GitHub\ece443Final\ece443Final\ece443FinalProject\Processor\src\untitled2.awc ... Done
