#define HDMIRX_P0_PHY_ATOP_1_BASE 0x220300
//Page P0_HDMIRX_PHY_ATOP_1_1
#define REG_0010_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x08)//0x2203_04h
    #define REG_0010_P0_HDMIRX_PHY_ATOP_1_REG_TESTBUS_OUT_ATOP_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0014_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x0a)//0x2203_05h
    #define REG_0014_P0_HDMIRX_PHY_ATOP_1_REG_TESTBUS_OUT_ATOP_1 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0018_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x0c)//0x2203_06h
    #define REG_0018_P0_HDMIRX_PHY_ATOP_1_REG_HDMI2P1_ATOP_GATE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_1_REG_HDMI2P1_ATOP_INV Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_1_REG_HDMI2P1_ATOP_INV_FF Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_1_REG_HDMI2P1_ATOP_INV_FF2 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_001C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x0e)//0x2203_07h
    #define REG_001C_P0_HDMIRX_PHY_ATOP_1_REG_ATOP_TSTBUS_SEL Fld(6,0,AC_MSKB0)//[5:0]
#define REG_0020_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x10)//0x2203_08h
    #define REG_0020_P0_HDMIRX_PHY_ATOP_1_REG_TEST_IO_LOOPBK_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x12)//0x2203_09h
    #define REG_0024_P0_HDMIRX_PHY_ATOP_1_REG_TEST_IO_LOOPBK_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0028_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x14)//0x2203_0ah
    #define REG_0028_P0_HDMIRX_PHY_ATOP_1_REG_ATOP_PD_HW_CTRL_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0028_P0_HDMIRX_PHY_ATOP_1_REG_ATOP_PD_HW_CTRL_EN Fld(1,1,AC_MSKB0)//[1:1]
#define REG_0040_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x20)//0x2203_10h
    #define REG_0040_P0_HDMIRX_PHY_ATOP_1_REG_RO_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0044_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x22)//0x2203_11h
    #define REG_0044_P0_HDMIRX_PHY_ATOP_1_REG_RO_CAL_L0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0044_P0_HDMIRX_PHY_ATOP_1_REG_RO_CAL_L1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0048_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x24)//0x2203_12h
    #define REG_0048_P0_HDMIRX_PHY_ATOP_1_REG_RO_CAL_L2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0048_P0_HDMIRX_PHY_ATOP_1_REG_RO_CAL_L3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_004C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x26)//0x2203_13h
    #define REG_004C_P0_HDMIRX_PHY_ATOP_1_REG_RO_IO_LOOPBK Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0050_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x28)//0x2203_14h
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_ISCAN_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_ISCAN_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_ISCAN_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_ISCAN_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_HIGH_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_HIGH_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_HIGH_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_HIGH_L3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_LOCK_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_LOCK_L1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_LOCK_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_PLL_LOCK_L3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_QSCAN_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_QSCAN_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_QSCAN_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0050_P0_HDMIRX_PHY_ATOP_1_REG_RO_QSCAN_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0054_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x2a)//0x2203_15h
    #define REG_0054_P0_HDMIRX_PHY_ATOP_1_REG_RO_SQ_CAL_OUT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0054_P0_HDMIRX_PHY_ATOP_1_REG_EN_CLK_RX2TX Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0058_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x2c)//0x2203_16h
    #define REG_0058_P0_HDMIRX_PHY_ATOP_1_REG_PHDAC_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_005C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x2e)//0x2203_17h
    #define REG_005C_P0_HDMIRX_PHY_ATOP_1_REG_PHDAC_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0060_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x30)//0x2203_18h
    #define REG_0060_P0_HDMIRX_PHY_ATOP_1_REG_GC_PGA_RL_L0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0060_P0_HDMIRX_PHY_ATOP_1_REG_GC_PGA_RL_L1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0060_P0_HDMIRX_PHY_ATOP_1_REG_GC_PGA_RL_L2 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0060_P0_HDMIRX_PHY_ATOP_1_REG_GC_PGA_RL_L3 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0064_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x32)//0x2203_19h
    #define REG_0064_P0_HDMIRX_PHY_ATOP_1_REG_TEST_LANE_L0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0068_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x34)//0x2203_1ah
    #define REG_0068_P0_HDMIRX_PHY_ATOP_1_REG_TEST_LANE_L1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_006C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x36)//0x2203_1bh
    #define REG_006C_P0_HDMIRX_PHY_ATOP_1_REG_TEST_LANE_L2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0070_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x38)//0x2203_1ch
    #define REG_0070_P0_HDMIRX_PHY_ATOP_1_REG_TEST_LANE_L3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0074_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x3a)//0x2203_1dh
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_CAL_SAFF_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_CAL_SAFF_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_CAL_SAFF_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_CAL_SAFF_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_PHDAC_CAL_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_PHDAC_CAL_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_PHDAC_CAL_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PD_PHDAC_CAL_L3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PHDAC_CAL_START_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PHDAC_CAL_START_L1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PHDAC_CAL_START_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_PHDAC_CAL_START_L3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0074_P0_HDMIRX_PHY_ATOP_1_REG_EN_ACDR_MODE Fld(1,12,AC_MSKB1)//[12:12]
#define REG_007C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x3e)//0x2203_1fh
    #define REG_007C_P0_HDMIRX_PHY_ATOP_1_REG_RO_SQ_CAL_OUT_L0 Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_1_REG_RO_SQ_CAL_OUT_L1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_1_REG_RO_SQ_CAL_OUT_L2 Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_007C_P0_HDMIRX_PHY_ATOP_1_REG_RO_SQ_CAL_OUT_L3 Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0080_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x40)//0x2203_20h
    #define REG_0080_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_20 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0084_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x42)//0x2203_21h
    #define REG_0084_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_21 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0088_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x44)//0x2203_22h
    #define REG_0088_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_22 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_008C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x46)//0x2203_23h
    #define REG_008C_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_23 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0090_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x48)//0x2203_24h
    #define REG_0090_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_24 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0094_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x4a)//0x2203_25h
    #define REG_0094_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_25 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0098_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x4c)//0x2203_26h
    #define REG_0098_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_26 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_009C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x4e)//0x2203_27h
    #define REG_009C_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_27 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x50)//0x2203_28h
    #define REG_00A0_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_28 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x52)//0x2203_29h
    #define REG_00A4_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_29 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x54)//0x2203_2ah
    #define REG_00A8_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_2A Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00AC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x56)//0x2203_2bh
    #define REG_00AC_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_2B Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x58)//0x2203_2ch
    #define REG_00B0_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_2C Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x5a)//0x2203_2dh
    #define REG_00B4_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_2D Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x5c)//0x2203_2eh
    #define REG_00B8_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_2E Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00BC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x5e)//0x2203_2fh
    #define REG_00BC_P0_HDMIRX_PHY_ATOP_1_REG_DUMMY_RD_2F Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x60)//0x2203_30h
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_1US_MODE_PD_LANE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_1US_MODE_PD_PHDAC_HF Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_1US_MODE_PD_PLL Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_1US_MODE_PHY_BACK2_MAC Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_BYPASS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_PHDAC_HF_USE_POWER_SAVE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_PHY_BACK2_MAC_SEL Fld(2,9,AC_MSKB1)//[10:9]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_SWRST Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_TIME_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00C0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_OBEY_PHY Fld(1,14,AC_MSKB1)//[14:14]
#define REG_00C4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x62)//0x2203_31h
    #define REG_00C4_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_EN_PD_LANE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00C4_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_EN_PD_PHDAC_HF Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00C4_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_EN_PD_PLL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00C4_P0_HDMIRX_PHY_ATOP_1_REG_PWR_SAVING_EN_PHY_BACK2_MAC Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00C8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x64)//0x2203_32h
    #define REG_00C8_P0_HDMIRX_PHY_ATOP_1_REG_PWR_DAT_INV_PD_LANE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00C8_P0_HDMIRX_PHY_ATOP_1_REG_PWR_DAT_INV_PD_PHDAC_HF Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00C8_P0_HDMIRX_PHY_ATOP_1_REG_PWR_DAT_INV_PD_PLL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00C8_P0_HDMIRX_PHY_ATOP_1_REG_PWR_DAT_INV_PHY_BACK2_MAC Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00CC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x66)//0x2203_33h
    #define REG_00CC_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ERR_PD_LANE Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00CC_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ERR_PD_PHDAC_HF Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00CC_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ERR_PD_PLL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_00CC_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ERR_PHY_BACK2_MAC Fld(1,12,AC_MSKB1)//[12:12]
#define REG_00D0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x68)//0x2203_34h
    #define REG_00D0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_OFF_TIMER_PD_LANE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ON_TIMER_PD_LANE Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x6a)//0x2203_35h
    #define REG_00D4_P0_HDMIRX_PHY_ATOP_1_REG_PWR_OFF_TIMER_PD_PHDAC_HF Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D4_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ON_TIMER_PD_PHDAC_HF Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x6c)//0x2203_36h
    #define REG_00D8_P0_HDMIRX_PHY_ATOP_1_REG_PWR_OFF_TIMER_PD_PLL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D8_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ON_TIMER_PD_PLL Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x6e)//0x2203_37h
    #define REG_00DC_P0_HDMIRX_PHY_ATOP_1_REG_PWR_OFF_TIMER_PHY_BACK2_MAC Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00DC_P0_HDMIRX_PHY_ATOP_1_REG_PWR_ON_TIMER_PHY_BACK2_MAC Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x70)//0x2203_38h
    #define REG_00E0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_MODE_PD_LANE Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_00E0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_MODE_PD_PHDAC_HF Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00E0_P0_HDMIRX_PHY_ATOP_1_REG_PWR_MODE_PD_PLL Fld(2,4,AC_MSKB0)//[5:4]
#define REG_00E4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x72)//0x2203_39h
    #define REG_00E4_P0_HDMIRX_PHY_ATOP_1_REG_ATOP_RIU_DBG_MODE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00E4_P0_HDMIRX_PHY_ATOP_1_REG_ATOP_RIU_BUSY Fld(1,8,AC_MSKB1)//[8:8]
#define REG_00E8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x74)//0x2203_3ah
    #define REG_00E8_P0_HDMIRX_PHY_ATOP_1_REG_ATOP_RIU_W_ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_P0_HDMIRX_PHY_ATOP_1_REG_ATOP_RIU_W_ED Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0100_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x80)//0x2203_40h
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_CR_LOCK_L0_STATUS Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_CR_LOCK_L1_STATUS Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_CR_LOCK_L2_STATUS Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_CR_LOCK_L3_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_BW_L0_STATUS Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_BW_L1_STATUS Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_BW_L2_STATUS Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0100_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_BW_L3_STATUS Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0104_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x82)//0x2203_41h
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_MODE_L0_STATUS Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_MODE_L1_STATUS Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_MODE_L2_STATUS Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DFE_MODE_L3_STATUS Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_IN_L0_STATUS Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_IN_L1_STATUS Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_IN_L2_STATUS Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0104_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_IN_L3_STATUS Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0108_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x84)//0x2203_42h
    #define REG_0108_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_PLL_L0_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_PLL_L1_STATUS Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_PLL_L2_STATUS Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_PLL_L3_STATUS Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0108_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_POST_L0_STATUS Fld(3,12,AC_MSKB1)//[14:12]
#define REG_010C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x86)//0x2203_43h
    #define REG_010C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_POST_L1_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_POST_L2_STATUS Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_POST_L3_STATUS Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_RX2TX_STATUS Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_010C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L0_STATUS Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0110_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x88)//0x2203_44h
    #define REG_0110_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L1_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L2_STATUS Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DIVSEL_VCODIV_L3_STATUS Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KI_L0_STATUS Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0110_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KI_L1_STATUS Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0114_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x8a)//0x2203_45h
    #define REG_0114_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KI_L2_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KI_L3_STATUS Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KP_L0_STATUS Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KP_L1_STATUS Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_0114_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KP_L2_STATUS Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0118_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x8c)//0x2203_46h
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_DLPF_KP_L3_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_ACDR_MODE_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_CLKO_PIX_2X_STATUS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_CLKO_RX2TX_STATUS Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L0_STATUS Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L1_STATUS Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L2_STATUS Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_CLKO_VCODIV_L3_STATUS Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_DATARATE_DIV36_2X_STATUS Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_ERR_DET_L0_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_ERR_DET_L1_STATUS Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_ERR_DET_L2_STATUS Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_ERR_DET_L3_STATUS Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0118_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_HDMI2P1_STATUS Fld(1,15,AC_MSKB1)//[15:15]
#define REG_011C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x8e)//0x2203_47h
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_SCAN_L0_STATUS Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_SCAN_L1_STATUS Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_SCAN_L2_STATUS Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EN_SCAN_L3_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_BW_L0_STATUS Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_BW_L1_STATUS Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_BW_L2_STATUS Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_011C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_BW_L3_STATUS Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0120_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x90)//0x2203_48h
    #define REG_0120_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L0_STATUS Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0120_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L1_STATUS Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0120_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L2_STATUS Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0120_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_CODE_MODE_L3_STATUS Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_0120_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_L0_STATUS Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0124_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x92)//0x2203_49h
    #define REG_0124_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_L1_STATUS Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0124_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_L2_STATUS Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0128_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x94)//0x2203_4ah
    #define REG_0128_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_EQ_L3_STATUS Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0128_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PD_L0_STATUS Fld(5,6,AC_MSKW10)//[10:6]
    #define REG_0128_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PD_L1_STATUS Fld(5,11,AC_MSKB1)//[15:11]
#define REG_012C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x96)//0x2203_4bh
    #define REG_012C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PD_L2_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_012C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PD_L3_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_012C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L0_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0130_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x98)//0x2203_4ch
    #define REG_0130_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L1_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0130_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L2_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0130_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_ICTRL_PFD_L3_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0134_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x9a)//0x2203_4dh
    #define REG_0134_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L0_STATUS Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0134_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L1_STATUS Fld(7,7,AC_MSKW10)//[13:7]
#define REG_0138_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x9c)//0x2203_4eh
    #define REG_0138_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L2_STATUS Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_0138_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP1_L3_STATUS Fld(7,7,AC_MSKW10)//[13:7]
#define REG_013C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0x9e)//0x2203_4fh
    #define REG_013C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L0_STATUS Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_013C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L1_STATUS Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0140_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xa0)//0x2203_50h
    #define REG_0140_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L2_STATUS Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0140_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP2_L3_STATUS Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0144_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xa2)//0x2203_51h
    #define REG_0144_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L0_STATUS Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0144_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L1_STATUS Fld(6,6,AC_MSKW10)//[11:6]
#define REG_0148_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xa4)//0x2203_52h
    #define REG_0148_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L2_STATUS Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0148_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP3_L3_STATUS Fld(6,6,AC_MSKW10)//[11:6]
#define REG_014C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xa6)//0x2203_53h
    #define REG_014C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L0_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_014C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L1_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_014C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L2_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0150_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xa8)//0x2203_54h
    #define REG_0150_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP4_L3_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0150_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L0_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0150_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L1_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0154_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xaa)//0x2203_55h
    #define REG_0154_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L2_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0154_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP5_L3_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0154_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L0_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0158_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xac)//0x2203_56h
    #define REG_0158_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L1_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0158_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L2_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0158_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP6_L3_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_015C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xae)//0x2203_57h
    #define REG_015C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L0_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_015C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L1_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_015C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L2_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0160_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xb0)//0x2203_58h
    #define REG_0160_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP7_L3_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0160_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L0_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0160_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L1_STATUS Fld(5,10,AC_MSKB1)//[14:10]
#define REG_0164_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xb2)//0x2203_59h
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L2_STATUS Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_IDAC_IN_TAP8_L3_STATUS Fld(5,5,AC_MSKW10)//[9:5]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_BG_STATUS Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_CLKIN_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L0_STATUS Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L1_STATUS Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L2_STATUS Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0164_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLEV_SAFF_L3_STATUS Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0168_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xb4)//0x2203_5ah
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLPF_L0_STATUS Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLPF_L1_STATUS Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLPF_L2_STATUS Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_DLPF_L3_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_LANE_L0_STATUS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_LANE_L1_STATUS Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_LANE_L2_STATUS Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_LANE_L3_STATUS Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L0_STATUS Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L1_STATUS Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L2_STATUS Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_CAL_L3_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_L0_STATUS Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_L1_STATUS Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_L2_STATUS Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0168_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PHDAC_L3_STATUS Fld(1,15,AC_MSKB1)//[15:15]

//Page P0_HDMIRX_PHY_ATOP_1_2
#define REG_016C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xb6)//0x2203_5bh
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PLL_L0_STATUS Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PLL_L1_STATUS Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PLL_L2_STATUS Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_PLL_L3_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L0_STATUS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L1_STATUS Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L2_STATUS Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_SAFF_CAL_L3_STATUS Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L0_STATUS Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L1_STATUS Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L2_STATUS Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_UPDN_DMX_L3_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_QD_L0_STATUS Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_QD_L1_STATUS Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_QD_L2_STATUS Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_016C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PD_QD_L3_STATUS Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0170_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xb8)//0x2203_5ch
    #define REG_0170_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_BW_L0_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0170_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_BW_L1_STATUS Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_0170_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_BW_L2_STATUS Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_0170_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_BW_L3_STATUS Fld(3,9,AC_MSKB1)//[11:9]
#define REG_0174_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xba)//0x2203_5dh
    #define REG_0174_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_GAIN_L0_STATUS Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0174_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_GAIN_L1_STATUS Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0178_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xbc)//0x2203_5eh
    #define REG_0178_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_GAIN_L2_STATUS Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0178_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PGA_GAIN_L3_STATUS Fld(8,8,AC_FULLB1)//[15:8]
#define REG_017C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xbe)//0x2203_5fh
    #define REG_017C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L0_STATUS Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L1_STATUS Fld(3,3,AC_MSKB0)//[5:3]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L2_STATUS Fld(3,6,AC_MSKW10)//[8:6]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PHDAC_SLEWRATE_L3_STATUS Fld(3,9,AC_MSKB1)//[11:9]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L0_STATUS Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_017C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L1_STATUS Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0180_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xc0)//0x2203_60h
    #define REG_0180_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L2_STATUS Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_PIXCKO_MD_L3_STATUS Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L0_STATUS Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L1_STATUS Fld(3,7,AC_MSKW10)//[9:7]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L2_STATUS Fld(3,10,AC_MSKB1)//[12:10]
    #define REG_0180_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_RCTRL_PLL_L3_STATUS Fld(3,13,AC_MSKB1)//[15:13]
#define REG_0184_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xc2)//0x2203_61h
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L0_STATUS Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L1_STATUS Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L2_STATUS Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SAFF_CAL_START_L3_STATUS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L0_STATUS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L1_STATUS Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L2_STATUS Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SCAN_PHD_UP_TRIG_L3_STATUS Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L0_STATUS Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L1_STATUS Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L2_STATUS Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0184_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_CLKIN_L3_STATUS Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0188_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xc4)//0x2203_62h
    #define REG_0188_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L0_STATUS Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_0188_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L1_STATUS Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_0188_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L2_STATUS Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_0188_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_SEL_PHDAC_REG_L3_STATUS Fld(2,6,AC_MSKB0)//[7:6]
#define REG_018C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xc6)//0x2203_63h
    #define REG_018C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L0_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0190_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xc8)//0x2203_64h
    #define REG_0190_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L1_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0194_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xca)//0x2203_65h
    #define REG_0194_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L2_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_0198_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xcc)//0x2203_66h
    #define REG_0198_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVP_L3_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_019C_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xce)//0x2203_67h
    #define REG_019C_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L0_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_01A0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xd0)//0x2203_68h
    #define REG_01A0_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L1_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_01A4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xd2)//0x2203_69h
    #define REG_01A4_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L2_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_01A8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xd4)//0x2203_6ah
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_1_REG_RG_HDMI2P1RX_VDAC_IN_DLEVN_L3_STATUS Fld(9,0,AC_MSKW10)//[8:0]
#define REG_01C4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xe2)//0x2203_71h
    #define REG_01C4_P0_HDMIRX_PHY_ATOP_1_REG_RD_EN_CLKO_LINK_DIV20_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01C4_P0_HDMIRX_PHY_ATOP_1_REG_RD_EN_HDMI2_40B_OV Fld(1,12,AC_MSKB1)//[12:12]
#define REG_01C8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xe4)//0x2203_72h
    #define REG_01C8_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_SEL_PHD_REG_L0_OV Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01C8_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_SEL_PHD_REG_L1_OV Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01C8_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_SEL_PHD_REG_L2_OV Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01C8_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_SEL_PHD_REG_L3_OV Fld(2,12,AC_MSKB1)//[13:12]
#define REG_01CC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xe6)//0x2203_73h
    #define REG_01CC_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_EQRS_L0_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_01D0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xe8)//0x2203_74h
    #define REG_01D0_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_EQRS_L1_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_01D4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xea)//0x2203_75h
    #define REG_01D4_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_EQRS_L2_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_01D8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xec)//0x2203_76h
    #define REG_01D8_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_EQRS_L3_OV Fld(14,0,AC_MSKW10)//[13:0]
#define REG_01DC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xee)//0x2203_77h
    #define REG_01DC_P0_HDMIRX_PHY_ATOP_1_REG_RD_GC_ERDET_RST_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01DC_P0_HDMIRX_PHY_ATOP_1_REG_RD_DIVSEL_CLK_RX2TX_OV Fld(3,4,AC_MSKB0)//[6:4]
#define REG_01E0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xf0)//0x2203_78h
    #define REG_01E0_P0_HDMIRX_PHY_ATOP_1_REG_TX_BIST_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01E0_P0_HDMIRX_PHY_ATOP_1_REG_TX_BIST_START Fld(1,4,AC_MSKB0)//[4:4]
#define REG_01E8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xf4)//0x2203_7ah
    #define REG_01E8_P0_HDMIRX_PHY_ATOP_1_REG_CKG_LX_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01E8_P0_HDMIRX_PHY_ATOP_1_REG_TMDSPLL_MD Fld(2,4,AC_MSKB0)//[5:4]
#define REG_01EC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xf6)//0x2203_7bh
    #define REG_01EC_P0_HDMIRX_PHY_ATOP_1_REG_DATA_DUMP_CLK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01F0_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xf8)//0x2203_7ch
    #define REG_01F0_P0_HDMIRX_PHY_ATOP_1_REG_CKG_CLKI_MPLL_SEL Fld(3,0,AC_MSKB0)//[2:0]
#define REG_01F4_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xfa)//0x2203_7dh
    #define REG_01F4_P0_HDMIRX_PHY_ATOP_1_REG_HDMIRX_APHY_TEST_BUS_SEL Fld(5,0,AC_MSKB0)//[4:0]
    #define REG_01F4_P0_HDMIRX_PHY_ATOP_1_REG_HDMIRX_APHY_TEST_BUS_LANE_SEL Fld(2,8,AC_MSKB1)//[9:8]
#define REG_01F8_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xfc)//0x2203_7eh
    #define REG_01F8_P0_HDMIRX_PHY_ATOP_1_REG_LANE_PN_SWAP Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01F8_P0_HDMIRX_PHY_ATOP_1_REG_LANE_PN_SWAPE Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_01F8_P0_HDMIRX_PHY_ATOP_1_REG_LANE_REVERSE40 Fld(4,8,AC_MSKB1)//[11:8]
#define REG_01FC_P0_HDMIRX_PHY_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE +0xfe)//0x2203_7fh
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE0_SEL_I Fld(2,0,AC_MSKB0)//[1:0]
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE1_SEL_I Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE2_SEL_I Fld(2,4,AC_MSKB0)//[5:4]
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE3_SEL_I Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE0_SEL_O Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE1_SEL_O Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE2_SEL_O Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_1_REG_ANA_LANE3_SEL_O Fld(2,14,AC_MSKB1)//[15:14]

