
1.Sleep_mode_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b024  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  0800b1c8  0800b1c8  0001b1c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b57c  0800b57c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b57c  0800b57c  0001b57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b584  0800b584  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b584  0800b584  0001b584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b588  0800b588  0001b588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b58c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d8  0800b764  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200004fc  0800b764  000204fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014a59  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000307a  00000000  00000000  00034ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012d0  00000000  00000000  00037d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e9e  00000000  00000000  00038ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019e67  00000000  00000000  00039e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016f98  00000000  00000000  00053cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f3df  00000000  00000000  0006ac8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000609c  00000000  00000000  0010a06c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00110108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b1ac 	.word	0x0800b1ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800b1ac 	.word	0x0800b1ac

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000f5c:	2305      	movs	r3, #5
 8000f5e:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f001 f9f3 	bl	8002350 <null_ptr_check>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d133      	bne.n	8000fde <bme280_init+0x8a>
		while (try_count) {
 8000f76:	e028      	b.n	8000fca <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000f78:	f107 010d 	add.w	r1, r7, #13
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	20d0      	movs	r0, #208	; 0xd0
 8000f82:	f000 f832 	bl	8000fea <bme280_get_regs>
 8000f86:	4603      	mov	r3, r0
 8000f88:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d114      	bne.n	8000fbc <bme280_init+0x68>
 8000f92:	7b7b      	ldrb	r3, [r7, #13]
 8000f94:	2b60      	cmp	r3, #96	; 0x60
 8000f96:	d111      	bne.n	8000fbc <bme280_init+0x68>
				dev->chip_id = chip_id;
 8000f98:	7b7a      	ldrb	r2, [r7, #13]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f976 	bl	8001290 <bme280_soft_reset>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8000fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d110      	bne.n	8000fd2 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f001 f841 	bl	8002038 <get_calib_data>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000fba:	e00a      	b.n	8000fd2 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	4798      	blx	r3
			--try_count;
 8000fc4:	7bbb      	ldrb	r3, [r7, #14]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1d3      	bne.n	8000f78 <bme280_init+0x24>
 8000fd0:	e000      	b.n	8000fd4 <bme280_init+0x80>
				break;
 8000fd2:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8000fda:	23fe      	movs	r3, #254	; 0xfe
 8000fdc:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8000fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8000fea:	b590      	push	{r4, r7, lr}
 8000fec:	b087      	sub	sp, #28
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f001 f9a7 	bl	8002350 <null_ptr_check>
 8001002:	4603      	mov	r3, r0
 8001004:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001006:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d117      	bne.n	800103e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	789b      	ldrb	r3, [r3, #2]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d003      	beq.n	800101e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800101c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685c      	ldr	r4, [r3, #4]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7858      	ldrb	r0, [r3, #1]
 8001026:	89bb      	ldrh	r3, [r7, #12]
 8001028:	7bf9      	ldrb	r1, [r7, #15]
 800102a:	68ba      	ldr	r2, [r7, #8]
 800102c:	47a0      	blx	r4
 800102e:	4603      	mov	r3, r0
 8001030:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001032:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800103a:	23fc      	movs	r3, #252	; 0xfc
 800103c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800103e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001042:	4618      	mov	r0, r3
 8001044:	371c      	adds	r7, #28
 8001046:	46bd      	mov	sp, r7
 8001048:	bd90      	pop	{r4, r7, pc}

0800104a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800104a:	b590      	push	{r4, r7, lr}
 800104c:	b08d      	sub	sp, #52	; 0x34
 800104e:	af00      	add	r7, sp, #0
 8001050:	60f8      	str	r0, [r7, #12]
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	4613      	mov	r3, r2
 8001058:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b0a      	cmp	r3, #10
 800105e:	d901      	bls.n	8001064 <bme280_set_regs+0x1a>
		len = 10;
 8001060:	230a      	movs	r3, #10
 8001062:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001064:	6838      	ldr	r0, [r7, #0]
 8001066:	f001 f973 	bl	8002350 <null_ptr_check>
 800106a:	4603      	mov	r3, r0
 800106c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8001070:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001074:	2b00      	cmp	r3, #0
 8001076:	d154      	bne.n	8001122 <bme280_set_regs+0xd8>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d051      	beq.n	8001122 <bme280_set_regs+0xd8>
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d04e      	beq.n	8001122 <bme280_set_regs+0xd8>
		if (len != 0) {
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d047      	beq.n	800111a <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	789b      	ldrb	r3, [r3, #2]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d01a      	beq.n	80010ce <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001098:	2300      	movs	r3, #0
 800109a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800109e:	e011      	b.n	80010c4 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80010a0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010a4:	68fa      	ldr	r2, [r7, #12]
 80010a6:	4413      	add	r3, r2
 80010a8:	781a      	ldrb	r2, [r3, #0]
 80010aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010ae:	68f9      	ldr	r1, [r7, #12]
 80010b0:	440b      	add	r3, r1
 80010b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010be:	3301      	adds	r3, #1
 80010c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80010c4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d3e8      	bcc.n	80010a0 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d90b      	bls.n	80010ec <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f107 0114 	add.w	r1, r7, #20
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	68f8      	ldr	r0, [r7, #12]
 80010de:	f000 fff0 	bl	80020c2 <interleave_reg_addr>
				temp_len = len * 2;
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010ea:	e001      	b.n	80010f0 <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	689c      	ldr	r4, [r3, #8]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	7858      	ldrb	r0, [r3, #1]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	7819      	ldrb	r1, [r3, #0]
 80010fc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80010fe:	f107 0214 	add.w	r2, r7, #20
 8001102:	47a0      	blx	r4
 8001104:	4603      	mov	r3, r0
 8001106:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800110a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00b      	beq.n	800112a <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 8001112:	23fc      	movs	r3, #252	; 0xfc
 8001114:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001118:	e007      	b.n	800112a <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800111a:	23fd      	movs	r3, #253	; 0xfd
 800111c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8001120:	e003      	b.n	800112a <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001122:	23ff      	movs	r3, #255	; 0xff
 8001124:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001128:	e000      	b.n	800112c <bme280_set_regs+0xe2>
		if (len != 0) {
 800112a:	bf00      	nop
	}


	return rslt;
 800112c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001130:	4618      	mov	r0, r3
 8001132:	3734      	adds	r7, #52	; 0x34
 8001134:	46bd      	mov	sp, r7
 8001136:	bd90      	pop	{r4, r7, pc}

08001138 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	6039      	str	r1, [r7, #0]
 8001142:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001144:	6838      	ldr	r0, [r7, #0]
 8001146:	f001 f903 	bl	8002350 <null_ptr_check>
 800114a:	4603      	mov	r3, r0
 800114c:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800114e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d13f      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8001156:	f107 030e 	add.w	r3, r7, #14
 800115a:	6839      	ldr	r1, [r7, #0]
 800115c:	4618      	mov	r0, r3
 800115e:	f000 f874 	bl	800124a <bme280_get_sensor_mode>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8001166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d107      	bne.n	800117e <bme280_set_sensor_settings+0x46>
 800116e:	7bbb      	ldrb	r3, [r7, #14]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 8001174:	6838      	ldr	r0, [r7, #0]
 8001176:	f000 fb4e 	bl	8001816 <put_device_to_sleep>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d127      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4619      	mov	r1, r3
 800118a:	2007      	movs	r0, #7
 800118c:	f001 f8c4 	bl	8002318 <are_settings_changed>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d009      	beq.n	80011aa <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f000 f98a 	bl	80014ba <set_osr_settings>
 80011a6:	4603      	mov	r3, r0
 80011a8:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80011aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d111      	bne.n	80011d6 <bme280_set_sensor_settings+0x9e>
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4619      	mov	r1, r3
 80011b6:	2018      	movs	r0, #24
 80011b8:	f001 f8ae 	bl	8002318 <are_settings_changed>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d009      	beq.n	80011d6 <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 fa11 	bl	80015f4 <set_filter_standby_settings>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	4603      	mov	r3, r0
 80011ea:	6039      	str	r1, [r7, #0]
 80011ec:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011ee:	6838      	ldr	r0, [r7, #0]
 80011f0:	f001 f8ae 	bl	8002350 <null_ptr_check>
 80011f4:	4603      	mov	r3, r0
 80011f6:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80011f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d11e      	bne.n	800123e <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001200:	f107 030e 	add.w	r3, r7, #14
 8001204:	6839      	ldr	r1, [r7, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 f81f 	bl	800124a <bme280_get_sensor_mode>
 800120c:	4603      	mov	r3, r0
 800120e:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001210:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d107      	bne.n	8001228 <bme280_set_sensor_mode+0x46>
 8001218:	7bbb      	ldrb	r3, [r7, #14]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d004      	beq.n	8001228 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 800121e:	6838      	ldr	r0, [r7, #0]
 8001220:	f000 faf9 	bl	8001816 <put_device_to_sleep>
 8001224:	4603      	mov	r3, r0
 8001226:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 8001228:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d106      	bne.n	800123e <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	6839      	ldr	r1, [r7, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fabb 	bl	80017b0 <write_power_mode>
 800123a:	4603      	mov	r3, r0
 800123c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800123e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001242:	4618      	mov	r0, r3
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b084      	sub	sp, #16
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f001 f87b 	bl	8002350 <null_ptr_check>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800125e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10e      	bne.n	8001284 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	2201      	movs	r2, #1
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	20f4      	movs	r0, #244	; 0xf4
 800126e:	f7ff febc 	bl	8000fea <bme280_get_regs>
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	b2da      	uxtb	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 8001284:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001298:	23e0      	movs	r3, #224	; 0xe0
 800129a:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 800129c:	23b6      	movs	r3, #182	; 0xb6
 800129e:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f001 f855 	bl	8002350 <null_ptr_check>
 80012a6:	4603      	mov	r3, r0
 80012a8:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d10d      	bne.n	80012ce <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80012b2:	f107 010d 	add.w	r1, r7, #13
 80012b6:	f107 000e 	add.w	r0, r7, #14
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2201      	movs	r2, #1
 80012be:	f7ff fec4 	bl	800104a <bme280_set_regs>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	2002      	movs	r0, #2
 80012cc:	4798      	blx	r3
	}

	return rslt;
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b08a      	sub	sp, #40	; 0x28
 80012de:	af00      	add	r7, sp, #0
 80012e0:	4603      	mov	r3, r0
 80012e2:	60b9      	str	r1, [r7, #8]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f001 f827 	bl	8002350 <null_ptr_check>
 8001302:	4603      	mov	r3, r0
 8001304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8001308:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800130c:	2b00      	cmp	r3, #0
 800130e:	d124      	bne.n	800135a <bme280_get_sensor_data+0x80>
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d021      	beq.n	800135a <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8001316:	f107 011c 	add.w	r1, r7, #28
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2208      	movs	r2, #8
 800131e:	20f7      	movs	r0, #247	; 0xf7
 8001320:	f7ff fe63 	bl	8000fea <bme280_get_regs>
 8001324:	4603      	mov	r3, r0
 8001326:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 800132a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800132e:	2b00      	cmp	r3, #0
 8001330:	d116      	bne.n	8001360 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001332:	f107 0210 	add.w	r2, r7, #16
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f815 	bl	800136c <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	3310      	adds	r3, #16
 8001346:	f107 0110 	add.w	r1, r7, #16
 800134a:	7bf8      	ldrb	r0, [r7, #15]
 800134c:	68ba      	ldr	r2, [r7, #8]
 800134e:	f000 f853 	bl	80013f8 <bme280_compensate_data>
 8001352:	4603      	mov	r3, r0
 8001354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8001358:	e002      	b.n	8001360 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 800135a:	23ff      	movs	r3, #255	; 0xff
 800135c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 8001360:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001364:	4618      	mov	r0, r3
 8001366:	3728      	adds	r7, #40	; 0x28
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 800136c:	b480      	push	{r7}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	031b      	lsls	r3, r3, #12
 800137c:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3301      	adds	r3, #1
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3302      	adds	r3, #2
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	091b      	lsrs	r3, r3, #4
 8001390:	b2db      	uxtb	r3, r3
 8001392:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	431a      	orrs	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	431a      	orrs	r2, r3
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3303      	adds	r3, #3
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	031b      	lsls	r3, r3, #12
 80013aa:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3304      	adds	r3, #4
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	011b      	lsls	r3, r3, #4
 80013b4:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3305      	adds	r3, #5
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	091b      	lsrs	r3, r3, #4
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 80013c2:	697a      	ldr	r2, [r7, #20]
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	431a      	orrs	r2, r3
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	431a      	orrs	r2, r3
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3306      	adds	r3, #6
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	3307      	adds	r3, #7
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 80013e2:	697a      	ldr	r2, [r7, #20]
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	431a      	orrs	r2, r3
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	609a      	str	r2, [r3, #8]
}
 80013ec:	bf00      	nop
 80013ee:	371c      	adds	r7, #28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d04b      	beq.n	80014aa <bme280_compensate_data+0xb2>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d048      	beq.n	80014aa <bme280_compensate_data+0xb2>
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d045      	beq.n	80014aa <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	f04f 0200 	mov.w	r2, #0
 8001440:	f04f 0300 	mov.w	r3, #0
 8001444:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	2b00      	cmp	r3, #0
 8001450:	d00a      	beq.n	8001468 <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001452:	6839      	ldr	r1, [r7, #0]
 8001454:	68b8      	ldr	r0, [r7, #8]
 8001456:	f000 fa2b 	bl	80018b0 <compensate_temperature>
 800145a:	eeb0 7a40 	vmov.f32	s14, s0
 800145e:	eef0 7a60 	vmov.f32	s15, s1
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00a      	beq.n	8001488 <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001472:	6839      	ldr	r1, [r7, #0]
 8001474:	68b8      	ldr	r0, [r7, #8]
 8001476:	f000 faef 	bl	8001a58 <compensate_pressure>
 800147a:	eeb0 7a40 	vmov.f32	s14, s0
 800147e:	eef0 7a60 	vmov.f32	s15, s1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	2b00      	cmp	r3, #0
 8001490:	d00d      	beq.n	80014ae <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8001492:	6839      	ldr	r1, [r7, #0]
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f000 fcaf 	bl	8001df8 <compensate_humidity>
 800149a:	eeb0 7a40 	vmov.f32	s14, s0
 800149e:	eef0 7a60 	vmov.f32	s15, s1
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 80014a8:	e001      	b.n	80014ae <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014aa:	23ff      	movs	r3, #255	; 0xff
 80014ac:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80014ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80014c8:	2301      	movs	r3, #1
 80014ca:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	68b8      	ldr	r0, [r7, #8]
 80014da:	f000 f815 	bl	8001508 <set_osr_humidity_settings>
 80014de:	4603      	mov	r3, r0
 80014e0:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d007      	beq.n	80014fc <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	68b9      	ldr	r1, [r7, #8]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f000 f842 	bl	800157c <set_osr_press_temp_settings>
 80014f8:	4603      	mov	r3, r0
 80014fa:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80014fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001500:	4618      	mov	r0, r3
 8001502:	3718      	adds	r7, #24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001512:	23f2      	movs	r3, #242	; 0xf2
 8001514:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	789b      	ldrb	r3, [r3, #2]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	b2db      	uxtb	r3, r3
 8001520:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001522:	f107 010e 	add.w	r1, r7, #14
 8001526:	f107 000c 	add.w	r0, r7, #12
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	2201      	movs	r2, #1
 800152e:	f7ff fd8c 	bl	800104a <bme280_set_regs>
 8001532:	4603      	mov	r3, r0
 8001534:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 8001536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 800153e:	23f4      	movs	r3, #244	; 0xf4
 8001540:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001542:	7b38      	ldrb	r0, [r7, #12]
 8001544:	f107 010d 	add.w	r1, r7, #13
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	f7ff fd4d 	bl	8000fea <bme280_get_regs>
 8001550:	4603      	mov	r3, r0
 8001552:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d109      	bne.n	8001570 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 800155c:	f107 010d 	add.w	r1, r7, #13
 8001560:	f107 000c 	add.w	r0, r7, #12
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	2201      	movs	r2, #1
 8001568:	f7ff fd6f 	bl	800104a <bme280_set_regs>
 800156c:	4603      	mov	r3, r0
 800156e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001570:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
 8001588:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800158a:	23f4      	movs	r3, #244	; 0xf4
 800158c:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800158e:	7db8      	ldrb	r0, [r7, #22]
 8001590:	f107 0115 	add.w	r1, r7, #21
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2201      	movs	r2, #1
 8001598:	f7ff fd27 	bl	8000fea <bme280_get_regs>
 800159c:	4603      	mov	r3, r0
 800159e:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80015a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d11f      	bne.n	80015e8 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80015b2:	f107 0315 	add.w	r3, r7, #21
 80015b6:	68b9      	ldr	r1, [r7, #8]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 f88e 	bl	80016da <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d005      	beq.n	80015d4 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80015c8:	f107 0315 	add.w	r3, r7, #21
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 f8a0 	bl	8001714 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80015d4:	f107 0115 	add.w	r1, r7, #21
 80015d8:	f107 0016 	add.w	r0, r7, #22
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2201      	movs	r2, #1
 80015e0:	f7ff fd33 	bl	800104a <bme280_set_regs>
 80015e4:	4603      	mov	r3, r0
 80015e6:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
 8001600:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8001602:	23f5      	movs	r3, #245	; 0xf5
 8001604:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001606:	7db8      	ldrb	r0, [r7, #22]
 8001608:	f107 0115 	add.w	r1, r7, #21
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f7ff fceb 	bl	8000fea <bme280_get_regs>
 8001614:	4603      	mov	r3, r0
 8001616:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001618:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11f      	bne.n	8001660 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d005      	beq.n	8001636 <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 800162a:	f107 0315 	add.w	r3, r7, #21
 800162e:	68b9      	ldr	r1, [r7, #8]
 8001630:	4618      	mov	r0, r3
 8001632:	f000 f81b 	bl	800166c <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001640:	f107 0315 	add.w	r3, r7, #21
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	4618      	mov	r0, r3
 8001648:	f000 f82d 	bl	80016a6 <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800164c:	f107 0115 	add.w	r1, r7, #21
 8001650:	f107 0016 	add.w	r0, r7, #22
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	f7ff fcf7 	bl	800104a <bme280_set_regs>
 800165c:	4603      	mov	r3, r0
 800165e:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001660:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	b25b      	sxtb	r3, r3
 800167c:	f023 031c 	bic.w	r3, r3, #28
 8001680:	b25a      	sxtb	r2, r3
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	78db      	ldrb	r3, [r3, #3]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	b25b      	sxtb	r3, r3
 800168a:	f003 031c 	and.w	r3, r3, #28
 800168e:	b25b      	sxtb	r3, r3
 8001690:	4313      	orrs	r3, r2
 8001692:	b25b      	sxtb	r3, r3
 8001694:	b2da      	uxtb	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	701a      	strb	r2, [r3, #0]
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	b25b      	sxtb	r3, r3
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	b25a      	sxtb	r2, r3
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	791b      	ldrb	r3, [r3, #4]
 80016c0:	015b      	lsls	r3, r3, #5
 80016c2:	b25b      	sxtb	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b25b      	sxtb	r3, r3
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	701a      	strb	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	f023 031c 	bic.w	r3, r3, #28
 80016ee:	b25a      	sxtb	r2, r3
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	f003 031c 	and.w	r3, r3, #28
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	4313      	orrs	r3, r2
 8001700:	b25b      	sxtb	r3, r3
 8001702:	b2da      	uxtb	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	701a      	strb	r2, [r3, #0]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	b25b      	sxtb	r3, r3
 8001724:	f003 031f 	and.w	r3, r3, #31
 8001728:	b25a      	sxtb	r2, r3
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	785b      	ldrb	r3, [r3, #1]
 800172e:	015b      	lsls	r3, r3, #5
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2da      	uxtb	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	701a      	strb	r2, [r3, #0]
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	b2da      	uxtb	r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3302      	adds	r3, #2
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	109b      	asrs	r3, r3, #2
 8001768:	b2db      	uxtb	r3, r3
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	b2da      	uxtb	r2, r3
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3302      	adds	r3, #2
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	b2da      	uxtb	r2, r3
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3303      	adds	r3, #3
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	109b      	asrs	r3, r3, #2
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	b2da      	uxtb	r2, r3
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3303      	adds	r3, #3
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	095b      	lsrs	r3, r3, #5
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	711a      	strb	r2, [r3, #4]
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	6039      	str	r1, [r7, #0]
 80017ba:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80017bc:	23f4      	movs	r3, #244	; 0xf4
 80017be:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80017c0:	7bb8      	ldrb	r0, [r7, #14]
 80017c2:	f107 010d 	add.w	r1, r7, #13
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f7ff fc0e 	bl	8000fea <bme280_get_regs>
 80017ce:	4603      	mov	r3, r0
 80017d0:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80017d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d117      	bne.n	800180a <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80017da:	7b7b      	ldrb	r3, [r7, #13]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f023 0303 	bic.w	r3, r3, #3
 80017e2:	b25a      	sxtb	r2, r3
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	f003 0303 	and.w	r3, r3, #3
 80017ec:	b25b      	sxtb	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80017f6:	f107 010d 	add.w	r1, r7, #13
 80017fa:	f107 000e 	add.w	r0, r7, #14
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	f7ff fc22 	bl	800104a <bme280_set_regs>
 8001806:	4603      	mov	r3, r0
 8001808:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800180a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b086      	sub	sp, #24
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800181e:	f107 0110 	add.w	r1, r7, #16
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2204      	movs	r2, #4
 8001826:	20f2      	movs	r0, #242	; 0xf2
 8001828:	f7ff fbdf 	bl	8000fea <bme280_get_regs>
 800182c:	4603      	mov	r3, r0
 800182e:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001830:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d118      	bne.n	800186a <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001838:	f107 0208 	add.w	r2, r7, #8
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ff80 	bl	8001748 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff fd21 	bl	8001290 <bme280_soft_reset>
 800184e:	4603      	mov	r3, r0
 8001850:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001852:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d107      	bne.n	800186a <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	4618      	mov	r0, r3
 8001862:	f000 f808 	bl	8001876 <reload_device_settings>
 8001866:	4603      	mov	r3, r0
 8001868:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800186a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	201f      	movs	r0, #31
 8001886:	f7ff fe18 	bl	80014ba <set_osr_settings>
 800188a:	4603      	mov	r3, r0
 800188c:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d106      	bne.n	80018a4 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	6879      	ldr	r1, [r7, #4]
 800189a:	201f      	movs	r0, #31
 800189c:	f7ff feaa 	bl	80015f4 <set_filter_standby_settings>
 80018a0:	4603      	mov	r3, r0
 80018a2:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80018b0:	b5b0      	push	{r4, r5, r7, lr}
 80018b2:	b08c      	sub	sp, #48	; 0x30
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	4b5f      	ldr	r3, [pc, #380]	; (8001a3c <compensate_temperature+0x18c>)
 80018c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	4b5d      	ldr	r3, [pc, #372]	; (8001a40 <compensate_temperature+0x190>)
 80018ca:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fe1e 	bl	8000514 <__aeabi_ui2d>
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b59      	ldr	r3, [pc, #356]	; (8001a44 <compensate_temperature+0x194>)
 80018de:	f7fe ffbd 	bl	800085c <__aeabi_ddiv>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4614      	mov	r4, r2
 80018e8:	461d      	mov	r5, r3
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7fe fe10 	bl	8000514 <__aeabi_ui2d>
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	4b53      	ldr	r3, [pc, #332]	; (8001a48 <compensate_temperature+0x198>)
 80018fa:	f7fe ffaf 	bl	800085c <__aeabi_ddiv>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4620      	mov	r0, r4
 8001904:	4629      	mov	r1, r5
 8001906:	f7fe fcc7 	bl	8000298 <__aeabi_dsub>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fe0b 	bl	8000534 <__aeabi_i2d>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001926:	f7fe fe6f 	bl	8000608 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fdec 	bl	8000514 <__aeabi_ui2d>
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001944:	f7fe ff8a 	bl	800085c <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4614      	mov	r4, r2
 800194e:	461d      	mov	r5, r3
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fddd 	bl	8000514 <__aeabi_ui2d>
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	4b3b      	ldr	r3, [pc, #236]	; (8001a4c <compensate_temperature+0x19c>)
 8001960:	f7fe ff7c 	bl	800085c <__aeabi_ddiv>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4620      	mov	r0, r4
 800196a:	4629      	mov	r1, r5
 800196c:	f7fe fc94 	bl	8000298 <__aeabi_dsub>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 8001978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800197c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001980:	f7fe fe42 	bl	8000608 <__aeabi_dmul>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4614      	mov	r4, r2
 800198a:	461d      	mov	r5, r3
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fdce 	bl	8000534 <__aeabi_i2d>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4620      	mov	r0, r4
 800199e:	4629      	mov	r1, r5
 80019a0:	f7fe fe32 	bl	8000608 <__aeabi_dmul>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 80019ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019b4:	f7fe fc72 	bl	800029c <__adddf3>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4610      	mov	r0, r2
 80019be:	4619      	mov	r1, r3
 80019c0:	f7ff f8d2 	bl	8000b68 <__aeabi_d2iz>
 80019c4:	4602      	mov	r2, r0
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 80019ca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019d2:	f7fe fc63 	bl	800029c <__adddf3>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <compensate_temperature+0x1a0>)
 80019e4:	f7fe ff3a 	bl	800085c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 80019f0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019f4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019f8:	f7ff f878 	bl	8000aec <__aeabi_dcmplt>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <compensate_temperature+0x15c>
		temperature = temperature_min;
 8001a02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a06:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001a0a:	e00c      	b.n	8001a26 <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 8001a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a10:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a14:	f7ff f888 	bl	8000b28 <__aeabi_dcmpgt>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d003      	beq.n	8001a26 <compensate_temperature+0x176>
		temperature = temperature_max;
 8001a1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 8001a26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a2a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001a2e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a32:	eef0 0a67 	vmov.f32	s1, s15
 8001a36:	3730      	adds	r7, #48	; 0x30
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a3c:	c0440000 	.word	0xc0440000
 8001a40:	40554000 	.word	0x40554000
 8001a44:	40d00000 	.word	0x40d00000
 8001a48:	40900000 	.word	0x40900000
 8001a4c:	40c00000 	.word	0x40c00000
 8001a50:	40b40000 	.word	0x40b40000
 8001a54:	00000000 	.word	0x00000000

08001a58 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b08e      	sub	sp, #56	; 0x38
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 8001a62:	a3d9      	add	r3, pc, #868	; (adr r3, 8001dc8 <compensate_pressure+0x370>)
 8001a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a68:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 8001a6c:	a3d8      	add	r3, pc, #864	; (adr r3, 8001dd0 <compensate_pressure+0x378>)
 8001a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a72:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd5a 	bl	8000534 <__aeabi_i2d>
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a88:	f7fe fee8 	bl	800085c <__aeabi_ddiv>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	4bc1      	ldr	r3, [pc, #772]	; (8001da0 <compensate_pressure+0x348>)
 8001a9a:	f7fe fbfd 	bl	8000298 <__aeabi_dsub>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 8001aa6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aaa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aae:	f7fe fdab 	bl	8000608 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4614      	mov	r4, r2
 8001ab8:	461d      	mov	r5, r3
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fd37 	bl	8000534 <__aeabi_i2d>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4620      	mov	r0, r4
 8001acc:	4629      	mov	r1, r5
 8001ace:	f7fe fd9b 	bl	8000608 <__aeabi_dmul>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4bb1      	ldr	r3, [pc, #708]	; (8001da4 <compensate_pressure+0x34c>)
 8001ae0:	f7fe febc 	bl	800085c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fd1e 	bl	8000534 <__aeabi_i2d>
 8001af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001afc:	f7fe fd84 	bl	8000608 <__aeabi_dmul>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	f7fe fbc6 	bl	800029c <__adddf3>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b18:	f7fe fbc0 	bl	800029c <__adddf3>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	4b9f      	ldr	r3, [pc, #636]	; (8001da8 <compensate_pressure+0x350>)
 8001b2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b2e:	f7fe fe95 	bl	800085c <__aeabi_ddiv>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4614      	mov	r4, r2
 8001b38:	461d      	mov	r5, r3
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fcf7 	bl	8000534 <__aeabi_i2d>
 8001b46:	f04f 0200 	mov.w	r2, #0
 8001b4a:	4b98      	ldr	r3, [pc, #608]	; (8001dac <compensate_pressure+0x354>)
 8001b4c:	f7fe fd5c 	bl	8000608 <__aeabi_dmul>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4620      	mov	r0, r4
 8001b56:	4629      	mov	r1, r5
 8001b58:	f7fe fba0 	bl	800029c <__adddf3>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe fce2 	bl	8000534 <__aeabi_i2d>
 8001b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b74:	f7fe fd48 	bl	8000608 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4610      	mov	r0, r2
 8001b7e:	4619      	mov	r1, r3
 8001b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b84:	f7fe fd40 	bl	8000608 <__aeabi_dmul>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	4b86      	ldr	r3, [pc, #536]	; (8001db0 <compensate_pressure+0x358>)
 8001b96:	f7fe fe61 	bl	800085c <__aeabi_ddiv>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe fcc3 	bl	8000534 <__aeabi_i2d>
 8001bae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb2:	f7fe fd29 	bl	8000608 <__aeabi_dmul>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4610      	mov	r0, r2
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bc2:	f7fe fb6b 	bl	800029c <__adddf3>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	4b77      	ldr	r3, [pc, #476]	; (8001db0 <compensate_pressure+0x358>)
 8001bd4:	f7fe fe42 	bl	800085c <__aeabi_ddiv>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	4b6f      	ldr	r3, [pc, #444]	; (8001da4 <compensate_pressure+0x34c>)
 8001be6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bea:	f7fe fe37 	bl	800085c <__aeabi_ddiv>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	4b6e      	ldr	r3, [pc, #440]	; (8001db4 <compensate_pressure+0x35c>)
 8001bfc:	f7fe fb4e 	bl	800029c <__adddf3>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4614      	mov	r4, r2
 8001c06:	461d      	mov	r5, r3
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	88db      	ldrh	r3, [r3, #6]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fc81 	bl	8000514 <__aeabi_ui2d>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4620      	mov	r0, r4
 8001c18:	4629      	mov	r1, r5
 8001c1a:	f7fe fcf5 	bl	8000608 <__aeabi_dmul>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c32:	f7fe ff51 	bl	8000ad8 <__aeabi_dcmpeq>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f040 80cd 	bne.w	8001dd8 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fc66 	bl	8000514 <__aeabi_ui2d>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	f04f 0000 	mov.w	r0, #0
 8001c50:	4959      	ldr	r1, [pc, #356]	; (8001db8 <compensate_pressure+0x360>)
 8001c52:	f7fe fb21 	bl	8000298 <__aeabi_dsub>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	4b56      	ldr	r3, [pc, #344]	; (8001dbc <compensate_pressure+0x364>)
 8001c64:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c68:	f7fe fdf8 	bl	800085c <__aeabi_ddiv>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001c74:	f7fe fb10 	bl	8000298 <__aeabi_dsub>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	a345      	add	r3, pc, #276	; (adr r3, 8001d98 <compensate_pressure+0x340>)
 8001c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c86:	f7fe fcbf 	bl	8000608 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c96:	f7fe fde1 	bl	800085c <__aeabi_ddiv>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fc43 	bl	8000534 <__aeabi_i2d>
 8001cae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cb2:	f7fe fca9 	bl	8000608 <__aeabi_dmul>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4610      	mov	r0, r2
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cc2:	f7fe fca1 	bl	8000608 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	4b3b      	ldr	r3, [pc, #236]	; (8001dc0 <compensate_pressure+0x368>)
 8001cd4:	f7fe fdc2 	bl	800085c <__aeabi_ddiv>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fc24 	bl	8000534 <__aeabi_i2d>
 8001cec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cf0:	f7fe fc8a 	bl	8000608 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	4b28      	ldr	r3, [pc, #160]	; (8001da4 <compensate_pressure+0x34c>)
 8001d02:	f7fe fdab 	bl	800085c <__aeabi_ddiv>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8001d0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d16:	f7fe fac1 	bl	800029c <__adddf3>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	4614      	mov	r4, r2
 8001d20:	461d      	mov	r5, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fc03 	bl	8000534 <__aeabi_i2d>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	4620      	mov	r0, r4
 8001d34:	4629      	mov	r1, r5
 8001d36:	f7fe fab1 	bl	800029c <__adddf3>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <compensate_pressure+0x36c>)
 8001d48:	f7fe fd88 	bl	800085c <__aeabi_ddiv>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d54:	f7fe faa2 	bl	800029c <__adddf3>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 8001d60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d64:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d68:	f7fe fec0 	bl	8000aec <__aeabi_dcmplt>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d004      	beq.n	8001d7c <compensate_pressure+0x324>
			pressure = pressure_min;
 8001d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d76:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d7a:	e031      	b.n	8001de0 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 8001d7c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d80:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001d84:	f7fe fed0 	bl	8000b28 <__aeabi_dcmpgt>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d028      	beq.n	8001de0 <compensate_pressure+0x388>
			pressure = pressure_max;
 8001d8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d92:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001d96:	e023      	b.n	8001de0 <compensate_pressure+0x388>
 8001d98:	00000000 	.word	0x00000000
 8001d9c:	40b86a00 	.word	0x40b86a00
 8001da0:	40ef4000 	.word	0x40ef4000
 8001da4:	40e00000 	.word	0x40e00000
 8001da8:	40100000 	.word	0x40100000
 8001dac:	40f00000 	.word	0x40f00000
 8001db0:	41200000 	.word	0x41200000
 8001db4:	3ff00000 	.word	0x3ff00000
 8001db8:	41300000 	.word	0x41300000
 8001dbc:	40b00000 	.word	0x40b00000
 8001dc0:	41e00000 	.word	0x41e00000
 8001dc4:	40300000 	.word	0x40300000
 8001dc8:	00000000 	.word	0x00000000
 8001dcc:	40dd4c00 	.word	0x40dd4c00
 8001dd0:	00000000 	.word	0x00000000
 8001dd4:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 8001dd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ddc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 8001de0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001de4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001de8:	eeb0 0a47 	vmov.f32	s0, s14
 8001dec:	eef0 0a67 	vmov.f32	s1, s15
 8001df0:	3738      	adds	r7, #56	; 0x38
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bdb0      	pop	{r4, r5, r7, pc}
 8001df6:	bf00      	nop

08001df8 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001df8:	b5b0      	push	{r4, r5, r7, lr}
 8001dfa:	b094      	sub	sp, #80	; 0x50
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	4b81      	ldr	r3, [pc, #516]	; (8002018 <compensate_humidity+0x220>)
 8001e14:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe fb89 	bl	8000534 <__aeabi_i2d>
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b7d      	ldr	r3, [pc, #500]	; (800201c <compensate_humidity+0x224>)
 8001e28:	f7fe fa36 	bl	8000298 <__aeabi_dsub>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fb7a 	bl	8000534 <__aeabi_i2d>
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	4b76      	ldr	r3, [pc, #472]	; (8002020 <compensate_humidity+0x228>)
 8001e46:	f7fe fbdf 	bl	8000608 <__aeabi_dmul>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4614      	mov	r4, r2
 8001e50:	461d      	mov	r5, r3
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe fb6b 	bl	8000534 <__aeabi_i2d>
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	4b70      	ldr	r3, [pc, #448]	; (8002024 <compensate_humidity+0x22c>)
 8001e64:	f7fe fcfa 	bl	800085c <__aeabi_ddiv>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	4619      	mov	r1, r3
 8001e70:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e74:	f7fe fbc8 	bl	8000608 <__aeabi_dmul>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4620      	mov	r0, r4
 8001e7e:	4629      	mov	r1, r5
 8001e80:	f7fe fa0c 	bl	800029c <__adddf3>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fb3f 	bl	8000514 <__aeabi_ui2d>
 8001e96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e9a:	f7fe f9fd 	bl	8000298 <__aeabi_dsub>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fb41 	bl	8000534 <__aeabi_i2d>
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	4b5c      	ldr	r3, [pc, #368]	; (8002028 <compensate_humidity+0x230>)
 8001eb8:	f7fe fcd0 	bl	800085c <__aeabi_ddiv>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	7f1b      	ldrb	r3, [r3, #28]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fb23 	bl	8000514 <__aeabi_ui2d>
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	4b56      	ldr	r3, [pc, #344]	; (800202c <compensate_humidity+0x234>)
 8001ed4:	f7fe fcc2 	bl	800085c <__aeabi_ddiv>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ee4:	f7fe fb90 	bl	8000608 <__aeabi_dmul>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	460b      	mov	r3, r1
 8001eec:	4610      	mov	r0, r2
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f04f 0200 	mov.w	r2, #0
 8001ef4:	4b4e      	ldr	r3, [pc, #312]	; (8002030 <compensate_humidity+0x238>)
 8001ef6:	f7fe f9d1 	bl	800029c <__adddf3>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb13 	bl	8000534 <__aeabi_i2d>
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	4b46      	ldr	r3, [pc, #280]	; (800202c <compensate_humidity+0x234>)
 8001f14:	f7fe fca2 	bl	800085c <__aeabi_ddiv>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001f24:	f7fe fb70 	bl	8000608 <__aeabi_dmul>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f34:	f7fe fb68 	bl	8000608 <__aeabi_dmul>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	4b3a      	ldr	r3, [pc, #232]	; (8002030 <compensate_humidity+0x238>)
 8001f46:	f7fe f9a9 	bl	800029c <__adddf3>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 8001f52:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f56:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f5a:	f7fe fb55 	bl	8000608 <__aeabi_dmul>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	460b      	mov	r3, r1
 8001f62:	4614      	mov	r4, r2
 8001f64:	461d      	mov	r5, r3
 8001f66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f6e:	f7fe fb4b 	bl	8000608 <__aeabi_dmul>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	4620      	mov	r0, r4
 8001f78:	4629      	mov	r1, r5
 8001f7a:	f7fe fb45 	bl	8000608 <__aeabi_dmul>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	7e1b      	ldrb	r3, [r3, #24]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe fac2 	bl	8000514 <__aeabi_ui2d>
 8001f90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f94:	f7fe fb38 	bl	8000608 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	4b23      	ldr	r3, [pc, #140]	; (8002034 <compensate_humidity+0x23c>)
 8001fa6:	f7fe fc59 	bl	800085c <__aeabi_ddiv>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	491f      	ldr	r1, [pc, #124]	; (8002030 <compensate_humidity+0x238>)
 8001fb4:	f7fe f970 	bl	8000298 <__aeabi_dsub>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fc0:	f7fe fb22 	bl	8000608 <__aeabi_dmul>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 8001fcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fd0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001fd4:	f7fe fda8 	bl	8000b28 <__aeabi_dcmpgt>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d004      	beq.n	8001fe8 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 8001fde:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001fe2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8001fe6:	e00c      	b.n	8002002 <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 8001fe8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001ff0:	f7fe fd7c 	bl	8000aec <__aeabi_dcmplt>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <compensate_humidity+0x20a>
		humidity = humidity_min;
 8001ffa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ffe:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 8002002:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002006:	ec43 2b17 	vmov	d7, r2, r3
}
 800200a:	eeb0 0a47 	vmov.f32	s0, s14
 800200e:	eef0 0a67 	vmov.f32	s1, s15
 8002012:	3750      	adds	r7, #80	; 0x50
 8002014:	46bd      	mov	sp, r7
 8002016:	bdb0      	pop	{r4, r5, r7, pc}
 8002018:	40590000 	.word	0x40590000
 800201c:	40f2c000 	.word	0x40f2c000
 8002020:	40500000 	.word	0x40500000
 8002024:	40d00000 	.word	0x40d00000
 8002028:	40f00000 	.word	0x40f00000
 800202c:	41900000 	.word	0x41900000
 8002030:	3ff00000 	.word	0x3ff00000
 8002034:	41200000 	.word	0x41200000

08002038 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08a      	sub	sp, #40	; 0x28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002040:	2388      	movs	r3, #136	; 0x88
 8002042:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	f107 0310 	add.w	r3, r7, #16
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	611a      	str	r2, [r3, #16]
 800205a:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800205c:	f107 010c 	add.w	r1, r7, #12
 8002060:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	221a      	movs	r2, #26
 8002068:	f7fe ffbf 	bl	8000fea <bme280_get_regs>
 800206c:	4603      	mov	r3, r0
 800206e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 8002072:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002076:	2b00      	cmp	r3, #0
 8002078:	d11d      	bne.n	80020b6 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800207a:	f107 030c 	add.w	r3, r7, #12
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4618      	mov	r0, r3
 8002082:	f000 f84a 	bl	800211a <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002086:	23e1      	movs	r3, #225	; 0xe1
 8002088:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800208c:	f107 010c 	add.w	r1, r7, #12
 8002090:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2207      	movs	r2, #7
 8002098:	f7fe ffa7 	bl	8000fea <bme280_get_regs>
 800209c:	4603      	mov	r3, r0
 800209e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 80020a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d105      	bne.n	80020b6 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80020aa:	f107 030c 	add.w	r3, r7, #12
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 f8e2 	bl	800227a <parse_humidity_calib_data>
		}
	}

	return rslt;
 80020b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3728      	adds	r7, #40	; 0x28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b087      	sub	sp, #28
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80020d0:	2301      	movs	r3, #1
 80020d2:	75fb      	strb	r3, [r7, #23]
 80020d4:	e016      	b.n	8002104 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80020d6:	7dfb      	ldrb	r3, [r7, #23]
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	441a      	add	r2, r3
 80020dc:	7dfb      	ldrb	r3, [r7, #23]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	3b01      	subs	r3, #1
 80020e2:	68b9      	ldr	r1, [r7, #8]
 80020e4:	440b      	add	r3, r1
 80020e6:	7812      	ldrb	r2, [r2, #0]
 80020e8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80020ea:	7dfb      	ldrb	r3, [r7, #23]
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	441a      	add	r2, r3
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4619      	mov	r1, r3
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	440b      	add	r3, r1
 80020fa:	7812      	ldrb	r2, [r2, #0]
 80020fc:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80020fe:	7dfb      	ldrb	r3, [r7, #23]
 8002100:	3301      	adds	r3, #1
 8002102:	75fb      	strb	r3, [r7, #23]
 8002104:	7dfa      	ldrb	r2, [r7, #23]
 8002106:	78fb      	ldrb	r3, [r7, #3]
 8002108:	429a      	cmp	r2, r3
 800210a:	d3e4      	bcc.n	80020d6 <interleave_reg_addr+0x14>
	}
}
 800210c:	bf00      	nop
 800210e:	bf00      	nop
 8002110:	371c      	adds	r7, #28
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800211a:	b480      	push	{r7}
 800211c:	b085      	sub	sp, #20
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
 8002122:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	3310      	adds	r3, #16
 8002128:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3301      	adds	r3, #1
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	b21b      	sxth	r3, r3
 800213a:	4313      	orrs	r3, r2
 800213c:	b21b      	sxth	r3, r3
 800213e:	b29a      	uxth	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3303      	adds	r3, #3
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	021b      	lsls	r3, r3, #8
 800214c:	b21a      	sxth	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3302      	adds	r3, #2
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	b21b      	sxth	r3, r3
 8002156:	4313      	orrs	r3, r2
 8002158:	b21a      	sxth	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3305      	adds	r3, #5
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	b21a      	sxth	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3304      	adds	r3, #4
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b21b      	sxth	r3, r3
 8002170:	4313      	orrs	r3, r2
 8002172:	b21a      	sxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3307      	adds	r3, #7
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	b21a      	sxth	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3306      	adds	r3, #6
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b21b      	sxth	r3, r3
 800218a:	4313      	orrs	r3, r2
 800218c:	b21b      	sxth	r3, r3
 800218e:	b29a      	uxth	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3309      	adds	r3, #9
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	b21a      	sxth	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3308      	adds	r3, #8
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	b21b      	sxth	r3, r3
 80021a6:	4313      	orrs	r3, r2
 80021a8:	b21a      	sxth	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	330b      	adds	r3, #11
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	330a      	adds	r3, #10
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	b21b      	sxth	r3, r3
 80021c0:	4313      	orrs	r3, r2
 80021c2:	b21a      	sxth	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	330d      	adds	r3, #13
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	021b      	lsls	r3, r3, #8
 80021d0:	b21a      	sxth	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	330c      	adds	r3, #12
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	4313      	orrs	r3, r2
 80021dc:	b21a      	sxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	330f      	adds	r3, #15
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b21a      	sxth	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	330e      	adds	r3, #14
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	4313      	orrs	r3, r2
 80021f6:	b21a      	sxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3311      	adds	r3, #17
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	b21a      	sxth	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3310      	adds	r3, #16
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b21b      	sxth	r3, r3
 800220e:	4313      	orrs	r3, r2
 8002210:	b21a      	sxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3313      	adds	r3, #19
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	b21a      	sxth	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3312      	adds	r3, #18
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	b21b      	sxth	r3, r3
 8002228:	4313      	orrs	r3, r2
 800222a:	b21a      	sxth	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3315      	adds	r3, #21
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	b21a      	sxth	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3314      	adds	r3, #20
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	b21b      	sxth	r3, r3
 8002242:	4313      	orrs	r3, r2
 8002244:	b21a      	sxth	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3317      	adds	r3, #23
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	b21a      	sxth	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3316      	adds	r3, #22
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b21b      	sxth	r3, r3
 800225c:	4313      	orrs	r3, r2
 800225e:	b21a      	sxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3319      	adds	r3, #25
 8002268:	781a      	ldrb	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	761a      	strb	r2, [r3, #24]

}
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800227a:	b480      	push	{r7}
 800227c:	b087      	sub	sp, #28
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	3310      	adds	r3, #16
 8002288:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3301      	adds	r3, #1
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	b21a      	sxth	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b21b      	sxth	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	b21a      	sxth	r2, r3
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	3302      	adds	r3, #2
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3303      	adds	r3, #3
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3304      	adds	r3, #4
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80022ca:	8a7a      	ldrh	r2, [r7, #18]
 80022cc:	8a3b      	ldrh	r3, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	b21a      	sxth	r2, r3
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3305      	adds	r3, #5
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	b25b      	sxtb	r3, r3
 80022de:	b29b      	uxth	r3, r3
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3304      	adds	r3, #4
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	091b      	lsrs	r3, r3, #4
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80022f2:	89fa      	ldrh	r2, [r7, #14]
 80022f4:	89bb      	ldrh	r3, [r7, #12]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	b21a      	sxth	r2, r3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3306      	adds	r3, #6
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	b25a      	sxtb	r2, r3
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 800230c:	bf00      	nop
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	460a      	mov	r2, r1
 8002322:	71fb      	strb	r3, [r7, #7]
 8002324:	4613      	mov	r3, r2
 8002326:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 800232c:	79fa      	ldrb	r2, [r7, #7]
 800232e:	79bb      	ldrb	r3, [r7, #6]
 8002330:	4013      	ands	r3, r2
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002338:	2301      	movs	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
 800233c:	e001      	b.n	8002342 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00b      	beq.n	8002376 <null_ptr_check+0x26>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d007      	beq.n	8002376 <null_ptr_check+0x26>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <null_ptr_check+0x26>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002376:	23ff      	movs	r3, #255	; 0xff
 8002378:	73fb      	strb	r3, [r7, #15]
 800237a:	e001      	b.n	8002380 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 800237c:	2300      	movs	r3, #0
 800237e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002380:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <time_i2c_read_single>:
	HAL_I2C_Mem_Write(&hi2c1, device_address<<1, start_register_address, 1, data_array, data_length, 1000);
}

/*function to read one byte of data from register_address on ds3231*/
void time_i2c_read_single(uint8_t device_address, uint8_t register_address, uint8_t *data_byte)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af04      	add	r7, sp, #16
 8002396:	4603      	mov	r3, r0
 8002398:	603a      	str	r2, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
 800239c:	460b      	mov	r3, r1
 800239e:	71bb      	strb	r3, [r7, #6]
	//HAL_I2C_Mem_Read(&hi2c3, (uint16_t)device_address<<1,register_address, 1, data_byte, 1, 1000);
	HAL_I2C_Mem_Read(&hi2c1, device_address<<1,register_address, 1, data_byte, 1, 1000);
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	b299      	uxth	r1, r3
 80023a8:	79bb      	ldrb	r3, [r7, #6]
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023b0:	9302      	str	r3, [sp, #8]
 80023b2:	2301      	movs	r3, #1
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	2301      	movs	r3, #1
 80023bc:	4803      	ldr	r0, [pc, #12]	; (80023cc <time_i2c_read_single+0x3c>)
 80023be:	f003 f8bd 	bl	800553c <HAL_I2C_Mem_Read>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000240 	.word	0x20000240

080023d0 <time_i2c_read_multi>:

/*function to read an array of data from device_address*/
void time_i2c_read_multi(uint8_t device_address, uint8_t start_register_address, uint8_t *data_array, uint8_t data_length)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af04      	add	r7, sp, #16
 80023d6:	603a      	str	r2, [r7, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
 80023de:	460b      	mov	r3, r1
 80023e0:	71bb      	strb	r3, [r7, #6]
 80023e2:	4613      	mov	r3, r2
 80023e4:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)device_address<<1,start_register_address, 1, data_array, data_length, 1000);
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	b299      	uxth	r1, r3
 80023ee:	79bb      	ldrb	r3, [r7, #6]
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	797b      	ldrb	r3, [r7, #5]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023fa:	9002      	str	r0, [sp, #8]
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	2301      	movs	r3, #1
 8002404:	4803      	ldr	r0, [pc, #12]	; (8002414 <time_i2c_read_multi+0x44>)
 8002406:	f003 f899 	bl	800553c <HAL_I2C_Mem_Read>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000240 	.word	0x20000240

08002418 <ds3231_read>:
  }
}

/*function to read internal registers of ds3231, one register at a time or an array of registers*/
uint8_t ds3231_read(uint8_t option, uint8_t *data_array)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	6039      	str	r1, [r7, #0]
 8002422:	71fb      	strb	r3, [r7, #7]
  switch (option)
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	2b0e      	cmp	r3, #14
 8002428:	f200 80ac 	bhi.w	8002584 <ds3231_read+0x16c>
 800242c:	a201      	add	r2, pc, #4	; (adr r2, 8002434 <ds3231_read+0x1c>)
 800242e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002432:	bf00      	nop
 8002434:	08002471 	.word	0x08002471
 8002438:	0800248d 	.word	0x0800248d
 800243c:	080024a9 	.word	0x080024a9
 8002440:	080024c5 	.word	0x080024c5
 8002444:	080024e1 	.word	0x080024e1
 8002448:	080024fd 	.word	0x080024fd
 800244c:	08002519 	.word	0x08002519
 8002450:	08002535 	.word	0x08002535
 8002454:	08002549 	.word	0x08002549
 8002458:	0800255d 	.word	0x0800255d
 800245c:	08002585 	.word	0x08002585
 8002460:	08002585 	.word	0x08002585
 8002464:	08002585 	.word	0x08002585
 8002468:	08002585 	.word	0x08002585
 800246c:	0800256f 	.word	0x0800256f
  {
    case SECOND:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_SECONDS, &register_current_value);
 8002470:	4a48      	ldr	r2, [pc, #288]	; (8002594 <ds3231_read+0x17c>)
 8002472:	2100      	movs	r1, #0
 8002474:	2068      	movs	r0, #104	; 0x68
 8002476:	f7ff ff8b 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 800247a:	4b46      	ldr	r3, [pc, #280]	; (8002594 <ds3231_read+0x17c>)
 800247c:	781a      	ldrb	r2, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 8002482:	2101      	movs	r1, #1
 8002484:	6838      	ldr	r0, [r7, #0]
 8002486:	f000 f887 	bl	8002598 <BCD_to_HEX>
      break;
 800248a:	e07d      	b.n	8002588 <ds3231_read+0x170>
    case MINUTE:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_MINUTES, &register_current_value);
 800248c:	4a41      	ldr	r2, [pc, #260]	; (8002594 <ds3231_read+0x17c>)
 800248e:	2101      	movs	r1, #1
 8002490:	2068      	movs	r0, #104	; 0x68
 8002492:	f7ff ff7d 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002496:	4b3f      	ldr	r3, [pc, #252]	; (8002594 <ds3231_read+0x17c>)
 8002498:	781a      	ldrb	r2, [r3, #0]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800249e:	2101      	movs	r1, #1
 80024a0:	6838      	ldr	r0, [r7, #0]
 80024a2:	f000 f879 	bl	8002598 <BCD_to_HEX>
      break;
 80024a6:	e06f      	b.n	8002588 <ds3231_read+0x170>
    case HOUR:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_HOURS, &register_current_value);
 80024a8:	4a3a      	ldr	r2, [pc, #232]	; (8002594 <ds3231_read+0x17c>)
 80024aa:	2102      	movs	r1, #2
 80024ac:	2068      	movs	r0, #104	; 0x68
 80024ae:	f7ff ff6f 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024b2:	4b38      	ldr	r3, [pc, #224]	; (8002594 <ds3231_read+0x17c>)
 80024b4:	781a      	ldrb	r2, [r3, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024ba:	2101      	movs	r1, #1
 80024bc:	6838      	ldr	r0, [r7, #0]
 80024be:	f000 f86b 	bl	8002598 <BCD_to_HEX>
      break;
 80024c2:	e061      	b.n	8002588 <ds3231_read+0x170>
    case DAY_OF_WEEK:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_DAY_OF_WEEK, &register_current_value);
 80024c4:	4a33      	ldr	r2, [pc, #204]	; (8002594 <ds3231_read+0x17c>)
 80024c6:	2103      	movs	r1, #3
 80024c8:	2068      	movs	r0, #104	; 0x68
 80024ca:	f7ff ff61 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024ce:	4b31      	ldr	r3, [pc, #196]	; (8002594 <ds3231_read+0x17c>)
 80024d0:	781a      	ldrb	r2, [r3, #0]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024d6:	2101      	movs	r1, #1
 80024d8:	6838      	ldr	r0, [r7, #0]
 80024da:	f000 f85d 	bl	8002598 <BCD_to_HEX>
      break;
 80024de:	e053      	b.n	8002588 <ds3231_read+0x170>
    case DATE:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_DATE, &register_current_value);
 80024e0:	4a2c      	ldr	r2, [pc, #176]	; (8002594 <ds3231_read+0x17c>)
 80024e2:	2104      	movs	r1, #4
 80024e4:	2068      	movs	r0, #104	; 0x68
 80024e6:	f7ff ff53 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 80024ea:	4b2a      	ldr	r3, [pc, #168]	; (8002594 <ds3231_read+0x17c>)
 80024ec:	781a      	ldrb	r2, [r3, #0]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 80024f2:	2101      	movs	r1, #1
 80024f4:	6838      	ldr	r0, [r7, #0]
 80024f6:	f000 f84f 	bl	8002598 <BCD_to_HEX>
      break;
 80024fa:	e045      	b.n	8002588 <ds3231_read+0x170>
    case MONTH:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_MONTH, &register_current_value);
 80024fc:	4a25      	ldr	r2, [pc, #148]	; (8002594 <ds3231_read+0x17c>)
 80024fe:	2105      	movs	r1, #5
 8002500:	2068      	movs	r0, #104	; 0x68
 8002502:	f7ff ff45 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002506:	4b23      	ldr	r3, [pc, #140]	; (8002594 <ds3231_read+0x17c>)
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800250e:	2101      	movs	r1, #1
 8002510:	6838      	ldr	r0, [r7, #0]
 8002512:	f000 f841 	bl	8002598 <BCD_to_HEX>
      break;
 8002516:	e037      	b.n	8002588 <ds3231_read+0x170>
    case YEAR:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_YEAR, &register_current_value);
 8002518:	4a1e      	ldr	r2, [pc, #120]	; (8002594 <ds3231_read+0x17c>)
 800251a:	2106      	movs	r1, #6
 800251c:	2068      	movs	r0, #104	; 0x68
 800251e:	f7ff ff37 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <ds3231_read+0x17c>)
 8002524:	781a      	ldrb	r2, [r3, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	701a      	strb	r2, [r3, #0]
      BCD_to_HEX(data_array, 1);
 800252a:	2101      	movs	r1, #1
 800252c:	6838      	ldr	r0, [r7, #0]
 800252e:	f000 f833 	bl	8002598 <BCD_to_HEX>
      break;
 8002532:	e029      	b.n	8002588 <ds3231_read+0x170>
    case CONTROL:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_CONTROL, &register_current_value);
 8002534:	4a17      	ldr	r2, [pc, #92]	; (8002594 <ds3231_read+0x17c>)
 8002536:	210e      	movs	r1, #14
 8002538:	2068      	movs	r0, #104	; 0x68
 800253a:	f7ff ff29 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <ds3231_read+0x17c>)
 8002540:	781a      	ldrb	r2, [r3, #0]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	701a      	strb	r2, [r3, #0]
      break;
 8002546:	e01f      	b.n	8002588 <ds3231_read+0x170>
    case CONTROL_STATUS:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_CONTROL_STATUS, &register_current_value);
 8002548:	4a12      	ldr	r2, [pc, #72]	; (8002594 <ds3231_read+0x17c>)
 800254a:	210f      	movs	r1, #15
 800254c:	2068      	movs	r0, #104	; 0x68
 800254e:	f7ff ff1f 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <ds3231_read+0x17c>)
 8002554:	781a      	ldrb	r2, [r3, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	701a      	strb	r2, [r3, #0]
      break;
 800255a:	e015      	b.n	8002588 <ds3231_read+0x170>
    case AGING_OFFSET:
      time_i2c_read_single(DS3231_I2C_ADDRESS, DS3231_REGISTER_AGING_OFFSET, &register_current_value);
 800255c:	4a0d      	ldr	r2, [pc, #52]	; (8002594 <ds3231_read+0x17c>)
 800255e:	2110      	movs	r1, #16
 8002560:	2068      	movs	r0, #104	; 0x68
 8002562:	f7ff ff15 	bl	8002390 <time_i2c_read_single>
      *data_array = register_current_value;
 8002566:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <ds3231_read+0x17c>)
 8002568:	781a      	ldrb	r2, [r3, #0]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	701a      	strb	r2, [r3, #0]
    case TIME:
      time_i2c_read_multi(DS3231_I2C_ADDRESS, DS3231_REGISTER_SECONDS, data_array, 7);
 800256e:	2307      	movs	r3, #7
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	2100      	movs	r1, #0
 8002574:	2068      	movs	r0, #104	; 0x68
 8002576:	f7ff ff2b 	bl	80023d0 <time_i2c_read_multi>
      BCD_to_HEX(data_array, 7);
 800257a:	2107      	movs	r1, #7
 800257c:	6838      	ldr	r0, [r7, #0]
 800257e:	f000 f80b 	bl	8002598 <BCD_to_HEX>
      break;
 8002582:	e001      	b.n	8002588 <ds3231_read+0x170>
    default:
      return OPERATION_FAILED;
 8002584:	2300      	movs	r3, #0
 8002586:	e000      	b.n	800258a <ds3231_read+0x172>
  }
  return OPERATION_DONE;
 8002588:	2301      	movs	r3, #1
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200001f4 	.word	0x200001f4

08002598 <BCD_to_HEX>:
  }
}

/*internal function related to this file and not accessible from outside*/
static void BCD_to_HEX(uint8_t *data_array, uint8_t array_length)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	460b      	mov	r3, r1
 80025a2:	70fb      	strb	r3, [r7, #3]
  for (int8_t index = (array_length - 1); index >= 0; index--)
 80025a4:	78fb      	ldrb	r3, [r7, #3]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	e028      	b.n	8002600 <BCD_to_HEX+0x68>
  {
    data_array[index] = ((data_array[index] >> 4) << 1) + ((data_array[index] >> 4) << 3) + (data_array[index] & 0X0F);
 80025ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4413      	add	r3, r2
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	091b      	lsrs	r3, r3, #4
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c4:	6879      	ldr	r1, [r7, #4]
 80025c6:	440b      	add	r3, r1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	b2d9      	uxtb	r1, r3
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	f003 030f 	and.w	r3, r3, #15
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4403      	add	r3, r0
 80025ee:	440a      	add	r2, r1
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	701a      	strb	r2, [r3, #0]
  for (int8_t index = (array_length - 1); index >= 0; index--)
 80025f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	3b01      	subs	r3, #1
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	dad2      	bge.n	80025ae <BCD_to_HEX+0x16>
  }
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
	...

08002618 <error_blink_red_led>:
		HAL_Delay(100);
	}
}
// --------------------------------------------------------------------------------------
void error_blink_red_led(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
	while(1)
	{
		RED_LED_TOGLE;
 800261c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002620:	4803      	ldr	r0, [pc, #12]	; (8002630 <error_blink_red_led+0x18>)
 8002622:	f002 fae4 	bl	8004bee <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8002626:	2064      	movs	r0, #100	; 0x64
 8002628:	f001 fadc 	bl	8003be4 <HAL_Delay>
		RED_LED_TOGLE;
 800262c:	e7f6      	b.n	800261c <error_blink_red_led+0x4>
 800262e:	bf00      	nop
 8002630:	40020400 	.word	0x40020400

08002634 <user_i2c_read>:
	int8_t init_bme280(void);
	void bme280_measure(void);

	//----------------------------------------------------------------------------------------
	int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
	{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af02      	add	r7, sp, #8
 800263a:	603a      	str	r2, [r7, #0]
 800263c:	461a      	mov	r2, r3
 800263e:	4603      	mov	r3, r0
 8002640:	71fb      	strb	r3, [r7, #7]
 8002642:	460b      	mov	r3, r1
 8002644:	71bb      	strb	r3, [r7, #6]
 8002646:	4613      	mov	r3, r2
 8002648:	80bb      	strh	r3, [r7, #4]
	  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	b29b      	uxth	r3, r3
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	b299      	uxth	r1, r3
 8002652:	1dba      	adds	r2, r7, #6
 8002654:	230a      	movs	r3, #10
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	2301      	movs	r3, #1
 800265a:	4811      	ldr	r0, [pc, #68]	; (80026a0 <user_i2c_read+0x6c>)
 800265c:	f002 fc4a 	bl	8004ef4 <HAL_I2C_Master_Transmit>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d002      	beq.n	800266c <user_i2c_read+0x38>
 8002666:	f04f 33ff 	mov.w	r3, #4294967295
 800266a:	e014      	b.n	8002696 <user_i2c_read+0x62>
	  if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	b21b      	sxth	r3, r3
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	b21b      	sxth	r3, r3
 8002678:	b299      	uxth	r1, r3
 800267a:	88bb      	ldrh	r3, [r7, #4]
 800267c:	220a      	movs	r2, #10
 800267e:	9200      	str	r2, [sp, #0]
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	4807      	ldr	r0, [pc, #28]	; (80026a0 <user_i2c_read+0x6c>)
 8002684:	f002 fd34 	bl	80050f0 <HAL_I2C_Master_Receive>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <user_i2c_read+0x60>
 800268e:	f04f 33ff 	mov.w	r3, #4294967295
 8002692:	e000      	b.n	8002696 <user_i2c_read+0x62>

	  return 0;
 8002694:	2300      	movs	r3, #0
	}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000240 	.word	0x20000240

080026a4 <user_delay_ms>:
	//----------------------------------------------------------------------------------------
	void user_delay_ms(uint32_t period)
	{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
	  HAL_Delay(period);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f001 fa99 	bl	8003be4 <HAL_Delay>
	}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <user_i2c_write>:
	//----------------------------------------------------------------------------------------
	int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
	{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af02      	add	r7, sp, #8
 80026c2:	603a      	str	r2, [r7, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	4603      	mov	r3, r0
 80026c8:	71fb      	strb	r3, [r7, #7]
 80026ca:	460b      	mov	r3, r1
 80026cc:	71bb      	strb	r3, [r7, #6]
 80026ce:	4613      	mov	r3, r2
 80026d0:	80bb      	strh	r3, [r7, #4]
	  int8_t *buf;
	  buf = malloc(len +1);
 80026d2:	88bb      	ldrh	r3, [r7, #4]
 80026d4:	3301      	adds	r3, #1
 80026d6:	4618      	mov	r0, r3
 80026d8:	f005 fece 	bl	8008478 <malloc>
 80026dc:	4603      	mov	r3, r0
 80026de:	60fb      	str	r3, [r7, #12]
	  buf[0] = reg_addr;
 80026e0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	701a      	strb	r2, [r3, #0]
	  memcpy(buf +1, data, len);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3301      	adds	r3, #1
 80026ec:	88ba      	ldrh	r2, [r7, #4]
 80026ee:	6839      	ldr	r1, [r7, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f006 fda6 	bl	8009242 <memcpy>

	  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	b299      	uxth	r1, r3
 80026fe:	88bb      	ldrh	r3, [r7, #4]
 8002700:	3301      	adds	r3, #1
 8002702:	b29b      	uxth	r3, r3
 8002704:	f04f 32ff 	mov.w	r2, #4294967295
 8002708:	9200      	str	r2, [sp, #0]
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	4808      	ldr	r0, [pc, #32]	; (8002730 <user_i2c_write+0x74>)
 800270e:	f002 fbf1 	bl	8004ef4 <HAL_I2C_Master_Transmit>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d002      	beq.n	800271e <user_i2c_write+0x62>
 8002718:	f04f 33ff 	mov.w	r3, #4294967295
 800271c:	e003      	b.n	8002726 <user_i2c_write+0x6a>

	  free(buf);
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f005 feb2 	bl	8008488 <free>
	  return 0;
 8002724:	2300      	movs	r3, #0
	}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000240 	.word	0x20000240

08002734 <init_bme280_>:
	//----------------------------------------------------------------------------------------
	void init_bme280_(void)
	{
 8002734:	b580      	push	{r7, lr}
 8002736:	b088      	sub	sp, #32
 8002738:	af04      	add	r7, sp, #16
		 uint16_t STATUS=0;
 800273a:	2300      	movs	r3, #0
 800273c:	81fb      	strh	r3, [r7, #14]
		 uint16_t addres_device = 0x76;  		 		// BME280
 800273e:	2376      	movs	r3, #118	; 0x76
 8002740:	81bb      	strh	r3, [r7, #12]
		 uint16_t id_addr = 0xD0;
 8002742:	23d0      	movs	r3, #208	; 0xd0
 8002744:	817b      	strh	r3, [r7, #10]
		 uint8_t id = 96;								// in hex form
 8002746:	2360      	movs	r3, #96	; 0x60
 8002748:	727b      	strb	r3, [r7, #9]
		 uint8_t buff=0;        						// Return 0x96 -> Dec 60
 800274a:	2300      	movs	r3, #0
 800274c:	71fb      	strb	r3, [r7, #7]
		 int8_t rslt;

		 	  // For debug
		 STATUS = HAL_I2C_Mem_Read(&hi2c1, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 800274e:	89bb      	ldrh	r3, [r7, #12]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	b299      	uxth	r1, r3
 8002754:	897a      	ldrh	r2, [r7, #10]
 8002756:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800275a:	9302      	str	r3, [sp, #8]
 800275c:	2301      	movs	r3, #1
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	1dfb      	adds	r3, r7, #7
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	2301      	movs	r3, #1
 8002766:	4823      	ldr	r0, [pc, #140]	; (80027f4 <init_bme280_+0xc0>)
 8002768:	f002 fee8 	bl	800553c <HAL_I2C_Mem_Read>
 800276c:	4603      	mov	r3, r0
 800276e:	81fb      	strh	r3, [r7, #14]
		 if(!((buff == id) && (STATUS == 0)))
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	7a7a      	ldrb	r2, [r7, #9]
 8002774:	429a      	cmp	r2, r3
 8002776:	d102      	bne.n	800277e <init_bme280_+0x4a>
 8002778:	89fb      	ldrh	r3, [r7, #14]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <init_bme280_+0x4e>
		 {
			 error_blink_red_led();
 800277e:	f7ff ff4b 	bl	8002618 <error_blink_red_led>
		 }

		 // Init BME280
		 dev.dev_id = BME280_I2C_ADDR_PRIM;
 8002782:	4b1d      	ldr	r3, [pc, #116]	; (80027f8 <init_bme280_+0xc4>)
 8002784:	2276      	movs	r2, #118	; 0x76
 8002786:	705a      	strb	r2, [r3, #1]
		 dev.intf = BME280_I2C_INTF;
 8002788:	4b1b      	ldr	r3, [pc, #108]	; (80027f8 <init_bme280_+0xc4>)
 800278a:	2201      	movs	r2, #1
 800278c:	709a      	strb	r2, [r3, #2]
		 dev.read = user_i2c_read;
 800278e:	4b1a      	ldr	r3, [pc, #104]	; (80027f8 <init_bme280_+0xc4>)
 8002790:	4a1a      	ldr	r2, [pc, #104]	; (80027fc <init_bme280_+0xc8>)
 8002792:	605a      	str	r2, [r3, #4]
		 dev.write = user_i2c_write;
 8002794:	4b18      	ldr	r3, [pc, #96]	; (80027f8 <init_bme280_+0xc4>)
 8002796:	4a1a      	ldr	r2, [pc, #104]	; (8002800 <init_bme280_+0xcc>)
 8002798:	609a      	str	r2, [r3, #8]
		 dev.delay_ms = user_delay_ms;
 800279a:	4b17      	ldr	r3, [pc, #92]	; (80027f8 <init_bme280_+0xc4>)
 800279c:	4a19      	ldr	r2, [pc, #100]	; (8002804 <init_bme280_+0xd0>)
 800279e:	60da      	str	r2, [r3, #12]

		 rslt = bme280_init(&dev);
 80027a0:	4815      	ldr	r0, [pc, #84]	; (80027f8 <init_bme280_+0xc4>)
 80027a2:	f7fe fbd7 	bl	8000f54 <bme280_init>
 80027a6:	4603      	mov	r3, r0
 80027a8:	723b      	strb	r3, [r7, #8]

		 dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 80027aa:	4b13      	ldr	r3, [pc, #76]	; (80027f8 <init_bme280_+0xc4>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		 dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80027b2:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <init_bme280_+0xc4>)
 80027b4:	2205      	movs	r2, #5
 80027b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		 dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 80027ba:	4b0f      	ldr	r3, [pc, #60]	; (80027f8 <init_bme280_+0xc4>)
 80027bc:	2202      	movs	r2, #2
 80027be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		 dev.settings.filter = BME280_FILTER_COEFF_16;
 80027c2:	4b0d      	ldr	r3, [pc, #52]	; (80027f8 <init_bme280_+0xc4>)
 80027c4:	2204      	movs	r2, #4
 80027c6:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
		 rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80027ca:	490b      	ldr	r1, [pc, #44]	; (80027f8 <init_bme280_+0xc4>)
 80027cc:	200f      	movs	r0, #15
 80027ce:	f7fe fcb3 	bl	8001138 <bme280_set_sensor_settings>
 80027d2:	4603      	mov	r3, r0
 80027d4:	723b      	strb	r3, [r7, #8]

		 rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 80027d6:	4908      	ldr	r1, [pc, #32]	; (80027f8 <init_bme280_+0xc4>)
 80027d8:	2003      	movs	r0, #3
 80027da:	f7fe fd02 	bl	80011e2 <bme280_set_sensor_mode>
 80027de:	4603      	mov	r3, r0
 80027e0:	723b      	strb	r3, [r7, #8]

		 dev.delay_ms(40);
 80027e2:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <init_bme280_+0xc4>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	2028      	movs	r0, #40	; 0x28
 80027e8:	4798      	blx	r3
	}
 80027ea:	bf00      	nop
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000240 	.word	0x20000240
 80027f8:	20000350 	.word	0x20000350
 80027fc:	08002635 	.word	0x08002635
 8002800:	080026bd 	.word	0x080026bd
 8002804:	080026a5 	.word	0x080026a5

08002808 <get_THP_bme280>:
	//----------------------------------------------------------------------------------------
	void get_THP_bme280(float *T, float *H, float *P)
	{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
		if(bme280_get_sensor_data(BME280_ALL, &comp_data, &dev) == BME280_OK)
 8002814:	4a1a      	ldr	r2, [pc, #104]	; (8002880 <get_THP_bme280+0x78>)
 8002816:	491b      	ldr	r1, [pc, #108]	; (8002884 <get_THP_bme280+0x7c>)
 8002818:	2007      	movs	r0, #7
 800281a:	f7fe fd5e 	bl	80012da <bme280_get_sensor_data>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d11e      	bne.n	8002862 <get_THP_bme280+0x5a>
		{
			// Save data variables
			*T = (float)comp_data.temperature;
 8002824:	4b17      	ldr	r3, [pc, #92]	; (8002884 <get_THP_bme280+0x7c>)
 8002826:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800282a:	4610      	mov	r0, r2
 800282c:	4619      	mov	r1, r3
 800282e:	f7fe f9c3 	bl	8000bb8 <__aeabi_d2f>
 8002832:	4602      	mov	r2, r0
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	601a      	str	r2, [r3, #0]
			*H = (float)comp_data.humidity;
 8002838:	4b12      	ldr	r3, [pc, #72]	; (8002884 <get_THP_bme280+0x7c>)
 800283a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800283e:	4610      	mov	r0, r2
 8002840:	4619      	mov	r1, r3
 8002842:	f7fe f9b9 	bl	8000bb8 <__aeabi_d2f>
 8002846:	4602      	mov	r2, r0
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	601a      	str	r2, [r3, #0]
			*P = (float)comp_data.pressure;
 800284c:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <get_THP_bme280+0x7c>)
 800284e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002852:	4610      	mov	r0, r2
 8002854:	4619      	mov	r1, r3
 8002856:	f7fe f9af 	bl	8000bb8 <__aeabi_d2f>
 800285a:	4602      	mov	r2, r0
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	e001      	b.n	8002866 <get_THP_bme280+0x5e>
		}
		else
		{
			error_blink_red_led();
 8002862:	f7ff fed9 	bl	8002618 <error_blink_red_led>
		}

		if(put_device_to_sleep(&dev) != 0)
 8002866:	4806      	ldr	r0, [pc, #24]	; (8002880 <get_THP_bme280+0x78>)
 8002868:	f7fe ffd5 	bl	8001816 <put_device_to_sleep>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <get_THP_bme280+0x6e>
		{
			error_blink_red_led();
 8002872:	f7ff fed1 	bl	8002618 <error_blink_red_led>
		}
	}
 8002876:	bf00      	nop
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000350 	.word	0x20000350
 8002884:	20000390 	.word	0x20000390

08002888 <meassure_battery_voltage>:

// --------------------------------------------------------------------------------
	void meassure_battery_voltage(float *voltage)
	{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08e      	sub	sp, #56	; 0x38
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
		uint16_t i = 0;
 8002890:	2300      	movs	r3, #0
 8002892:	86fb      	strh	r3, [r7, #54]	; 0x36
		char str[35]={0};
 8002894:	2300      	movs	r3, #0
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	f107 0310 	add.w	r3, r7, #16
 800289c:	221f      	movs	r2, #31
 800289e:	2100      	movs	r1, #0
 80028a0:	4618      	mov	r0, r3
 80028a2:	f006 fc30 	bl	8009106 <memset>

		HAL_ADC_Start(&hadc1);
 80028a6:	481c      	ldr	r0, [pc, #112]	; (8002918 <meassure_battery_voltage+0x90>)
 80028a8:	f001 fa04 	bl	8003cb4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 80028ac:	2164      	movs	r1, #100	; 0x64
 80028ae:	481a      	ldr	r0, [pc, #104]	; (8002918 <meassure_battery_voltage+0x90>)
 80028b0:	f001 fae7 	bl	8003e82 <HAL_ADC_PollForConversion>
//		i = (uint32_t)HAL_ADC_GetValue(&hadc1);
		HAL_ADC_Stop(&hadc1);
 80028b4:	4818      	ldr	r0, [pc, #96]	; (8002918 <meassure_battery_voltage+0x90>)
 80028b6:	f001 fab1 	bl	8003e1c <HAL_ADC_Stop>

		float V_bat = (float)HAL_ADC_GetValue(&hadc1)*3.3/4096;
 80028ba:	4817      	ldr	r0, [pc, #92]	; (8002918 <meassure_battery_voltage+0x90>)
 80028bc:	f001 fc7c 	bl	80041b8 <HAL_ADC_GetValue>
 80028c0:	ee07 0a90 	vmov	s15, r0
 80028c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028c8:	ee17 0a90 	vmov	r0, s15
 80028cc:	f7fd fe44 	bl	8000558 <__aeabi_f2d>
 80028d0:	a30f      	add	r3, pc, #60	; (adr r3, 8002910 <meassure_battery_voltage+0x88>)
 80028d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d6:	f7fd fe97 	bl	8000608 <__aeabi_dmul>
 80028da:	4602      	mov	r2, r0
 80028dc:	460b      	mov	r3, r1
 80028de:	4610      	mov	r0, r2
 80028e0:	4619      	mov	r1, r3
 80028e2:	f04f 0200 	mov.w	r2, #0
 80028e6:	4b0d      	ldr	r3, [pc, #52]	; (800291c <meassure_battery_voltage+0x94>)
 80028e8:	f7fd ffb8 	bl	800085c <__aeabi_ddiv>
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4610      	mov	r0, r2
 80028f2:	4619      	mov	r1, r3
 80028f4:	f7fe f960 	bl	8000bb8 <__aeabi_d2f>
 80028f8:	4603      	mov	r3, r0
 80028fa:	633b      	str	r3, [r7, #48]	; 0x30

		*voltage = V_bat;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002900:	601a      	str	r2, [r3, #0]

//		sprintf(str, "ADC: %04d V_bat: %.2f V \n\r", i, V_bat);
//		HAL_UART_Transmit(&huart1, str, sizeof(str), 1000);

	}
 8002902:	bf00      	nop
 8002904:	3738      	adds	r7, #56	; 0x38
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	f3af 8000 	nop.w
 8002910:	66666666 	.word	0x66666666
 8002914:	400a6666 	.word	0x400a6666
 8002918:	200001f8 	.word	0x200001f8
 800291c:	40b00000 	.word	0x40b00000

08002920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b09c      	sub	sp, #112	; 0x70
 8002924:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002926:	f001 f8eb 	bl	8003b00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800292a:	f000 f95f 	bl	8002bec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800292e:	f000 fb0d 	bl	8002f4c <MX_GPIO_Init>
  MX_RTC_Init();
 8002932:	f000 fa47 	bl	8002dc4 <MX_RTC_Init>
  MX_I2C1_Init();
 8002936:	f000 fa17 	bl	8002d68 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800293a:	f000 fadd 	bl	8002ef8 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 800293e:	f000 faa5 	bl	8002e8c <MX_SPI2_Init>
  MX_ADC1_Init();
 8002942:	f000 f9bf 	bl	8002cc4 <MX_ADC1_Init>

#if TX_MODE

  ////////////////////////////////////////////////////////////////////////////////////////////////////////////

  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8002946:	4b9f      	ldr	r3, [pc, #636]	; (8002bc4 <main+0x2a4>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b02      	cmp	r3, #2
 8002950:	f040 8116 	bne.w	8002b80 <main+0x260>
   {
 	  __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8002954:	4b9b      	ldr	r3, [pc, #620]	; (8002bc4 <main+0x2a4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a9a      	ldr	r2, [pc, #616]	; (8002bc4 <main+0x2a4>)
 800295a:	f043 0308 	orr.w	r3, r3, #8
 800295e:	6013      	str	r3, [r2, #0]

// 	 led_test_blink();

 	 float BME280_temperature = 0;
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	65bb      	str	r3, [r7, #88]	; 0x58
 	 float BME280_humidity = 0;
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	657b      	str	r3, [r7, #84]	; 0x54
 	 float BME280_preasure = 0;
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	653b      	str	r3, [r7, #80]	; 0x50

 	 float battery_voltage = 0;
 8002972:	f04f 0300 	mov.w	r3, #0
 8002976:	64fb      	str	r3, [r7, #76]	; 0x4c

 	 init_bme280_();
 8002978:	f7ff fedc 	bl	8002734 <init_bme280_>

 	 get_THP_bme280(&BME280_temperature, &BME280_humidity, &BME280_preasure);
 800297c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002980:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8002984:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff3d 	bl	8002808 <get_THP_bme280>

 	  //  Prepare string of data
 	  uint8_t num_of_dev = 1;
 800298e:	2301      	movs	r3, #1
 8002990:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 	  char tramsmeet_data_buffer[40] = {0,};
 8002994:	2300      	movs	r3, #0
 8002996:	607b      	str	r3, [r7, #4]
 8002998:	f107 0308 	add.w	r3, r7, #8
 800299c:	2224      	movs	r2, #36	; 0x24
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f006 fbb0 	bl	8009106 <memset>

 	  char buf[10] = {0,};
 80029a6:	2300      	movs	r3, #0
 80029a8:	643b      	str	r3, [r7, #64]	; 0x40
 80029aa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	809a      	strh	r2, [r3, #4]
 	  sprintf(buf, "D:%d ", num_of_dev);
 80029b4:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80029b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029bc:	4982      	ldr	r1, [pc, #520]	; (8002bc8 <main+0x2a8>)
 80029be:	4618      	mov	r0, r3
 80029c0:	f006 fb3e 	bl	8009040 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf);
 80029c4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80029c8:	1d3b      	adds	r3, r7, #4
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f006 fba2 	bl	8009116 <strcat>

 	  memset(buf, 0, sizeof(buf));
 80029d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029d6:	220a      	movs	r2, #10
 80029d8:	2100      	movs	r1, #0
 80029da:	4618      	mov	r0, r3
 80029dc:	f006 fb93 	bl	8009106 <memset>
 	  sprintf(buf, "T%.1f ", BME280_temperature);
 80029e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fd fdb8 	bl	8000558 <__aeabi_f2d>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80029f0:	4976      	ldr	r1, [pc, #472]	; (8002bcc <main+0x2ac>)
 80029f2:	f006 fb25 	bl	8009040 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf);
 80029f6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80029fa:	1d3b      	adds	r3, r7, #4
 80029fc:	4611      	mov	r1, r2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f006 fb89 	bl	8009116 <strcat>

 	  memset(buf, 0, sizeof(buf));
 8002a04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a08:	220a      	movs	r2, #10
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f006 fb7a 	bl	8009106 <memset>
 	  sprintf(buf, "H%.1f ", BME280_humidity);
 8002a12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fd fd9f 	bl	8000558 <__aeabi_f2d>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002a22:	496b      	ldr	r1, [pc, #428]	; (8002bd0 <main+0x2b0>)
 8002a24:	f006 fb0c 	bl	8009040 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf);
 8002a28:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f006 fb70 	bl	8009116 <strcat>


 	  // Meassure voltage on battery
 	  meassure_battery_voltage(&battery_voltage);
 8002a36:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff ff24 	bl	8002888 <meassure_battery_voltage>
 	  memset(buf, 0, sizeof(buf));
 8002a40:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a44:	220a      	movs	r2, #10
 8002a46:	2100      	movs	r1, #0
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f006 fb5c 	bl	8009106 <memset>
 	  sprintf(buf, "V%.1f ", battery_voltage);
 8002a4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fd fd81 	bl	8000558 <__aeabi_f2d>
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002a5e:	495d      	ldr	r1, [pc, #372]	; (8002bd4 <main+0x2b4>)
 8002a60:	f006 faee 	bl	8009040 <siprintf>
 	  strcat(tramsmeet_data_buffer, buf);
 8002a64:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002a68:	1d3b      	adds	r3, r7, #4
 8002a6a:	4611      	mov	r1, r2
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f006 fb52 	bl	8009116 <strcat>


 	  // DS3231 clock
 	  uint8_t buffer = 0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 	  uint8_t time_ds3231[10] = {0,};
 8002a78:	2300      	movs	r3, #0
 8002a7a:	637b      	str	r3, [r7, #52]	; 0x34
 8002a7c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	809a      	strh	r2, [r3, #4]

 	  for(int i = 0; i <=8; i++)
 8002a86:	2300      	movs	r3, #0
 8002a88:	667b      	str	r3, [r7, #100]	; 0x64
 8002a8a:	e012      	b.n	8002ab2 <main+0x192>
 	  {
 		  ds3231_read(i, &buffer);
 8002a8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	f107 023f 	add.w	r2, r7, #63	; 0x3f
 8002a94:	4611      	mov	r1, r2
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff fcbe 	bl	8002418 <ds3231_read>
 		  time_ds3231[i] = buffer;
 8002a9c:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8002aa0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002aa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002aa6:	4413      	add	r3, r2
 8002aa8:	460a      	mov	r2, r1
 8002aaa:	701a      	strb	r2, [r3, #0]
 	  for(int i = 0; i <=8; i++)
 8002aac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002aae:	3301      	adds	r3, #1
 8002ab0:	667b      	str	r3, [r7, #100]	; 0x64
 8002ab2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	dde9      	ble.n	8002a8c <main+0x16c>
 	  }


 	  // convert into string
 	  char buf_1[5] = {0,};
 8002ab8:	2300      	movs	r3, #0
 8002aba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002abc:	2300      	movs	r3, #0
 8002abe:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

 	  for(int i = 2; i >= 0 ; i--)
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	663b      	str	r3, [r7, #96]	; 0x60
 8002ac6:	e02c      	b.n	8002b22 <main+0x202>
 	  {
 		  sprintf(buf_1, "%d", time_ds3231[i]);
 8002ac8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002acc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ace:	4413      	add	r3, r2
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ad8:	493f      	ldr	r1, [pc, #252]	; (8002bd8 <main+0x2b8>)
 8002ada:	4618      	mov	r0, r3
 8002adc:	f006 fab0 	bl	8009040 <siprintf>
 		  strcat(tramsmeet_data_buffer, buf_1);
 8002ae0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002ae4:	1d3b      	adds	r3, r7, #4
 8002ae6:	4611      	mov	r1, r2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f006 fb14 	bl	8009116 <strcat>
 		  memset(buf_1, 0, sizeof(buf_1));
 8002aee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002af2:	2205      	movs	r2, #5
 8002af4:	2100      	movs	r1, #0
 8002af6:	4618      	mov	r0, r3
 8002af8:	f006 fb05 	bl	8009106 <memset>
 		  if(i > 0)
 8002afc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	dd0c      	ble.n	8002b1c <main+0x1fc>
 		  {
 			  strcat(tramsmeet_data_buffer, ":");
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fd fbbb 	bl	8000280 <strlen>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	1d3b      	adds	r3, r7, #4
 8002b10:	4413      	add	r3, r2
 8002b12:	4932      	ldr	r1, [pc, #200]	; (8002bdc <main+0x2bc>)
 8002b14:	461a      	mov	r2, r3
 8002b16:	460b      	mov	r3, r1
 8002b18:	881b      	ldrh	r3, [r3, #0]
 8002b1a:	8013      	strh	r3, [r2, #0]
 	  for(int i = 2; i >= 0 ; i--)
 8002b1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	663b      	str	r3, [r7, #96]	; 0x60
 8002b22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	dacf      	bge.n	8002ac8 <main+0x1a8>
 		  }
 	  }
 	  strcat(tramsmeet_data_buffer, "\n\r");
 8002b28:	1d3b      	adds	r3, r7, #4
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fd fba8 	bl	8000280 <strlen>
 8002b30:	4603      	mov	r3, r0
 8002b32:	461a      	mov	r2, r3
 8002b34:	1d3b      	adds	r3, r7, #4
 8002b36:	4413      	add	r3, r2
 8002b38:	4a29      	ldr	r2, [pc, #164]	; (8002be0 <main+0x2c0>)
 8002b3a:	8811      	ldrh	r1, [r2, #0]
 8002b3c:	7892      	ldrb	r2, [r2, #2]
 8002b3e:	8019      	strh	r1, [r3, #0]
 8002b40:	709a      	strb	r2, [r3, #2]
 	  //

 	  HAL_UART_Transmit(&huart1, tramsmeet_data_buffer, sizeof(tramsmeet_data_buffer), 1000);
 8002b42:	1d39      	adds	r1, r7, #4
 8002b44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b48:	2228      	movs	r2, #40	; 0x28
 8002b4a:	4826      	ldr	r0, [pc, #152]	; (8002be4 <main+0x2c4>)
 8002b4c:	f005 f91f 	bl	8007d8e <HAL_UART_Transmit>


 	   	NRF24_init_TX(0, 10, 0, 15, 0, 0);
 8002b50:	2300      	movs	r3, #0
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	2300      	movs	r3, #0
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	230f      	movs	r3, #15
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	210a      	movs	r1, #10
 8002b5e:	2000      	movs	r0, #0
 8002b60:	f000 fd50 	bl	8003604 <NRF24_init_TX>
 	 //  	// testReadWriteSetingd();

// 	    1. ?   ??   
//		2.  ?    32 

 	   	NRF24L01_Transmit(1, tramsmeet_data_buffer);
 8002b64:	1d3b      	adds	r3, r7, #4
 8002b66:	4619      	mov	r1, r3
 8002b68:	2001      	movs	r0, #1
 8002b6a:	f000 ff93 	bl	8003a94 <NRF24L01_Transmit>

 	   	NRF24_Sleep_mode();
 8002b6e:	f000 fd33 	bl	80035d8 <NRF24_Sleep_mode>

 	  /** Disable the WWAKEUP PIN **/
 	  HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8002b72:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b76:	f003 fb2f 	bl	80061d8 <HAL_PWR_DisableWakeUpPin>

 	  /** Deactivate the RTC wakeup  **/
 	  HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8002b7a:	481b      	ldr	r0, [pc, #108]	; (8002be8 <main+0x2c8>)
 8002b7c:	f004 fc30 	bl	80073e0 <HAL_RTCEx_DeactivateWakeUpTimer>
   }


  /** Now enter the standby mode **/
    /* Clear the WU FLAG */
   __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002b80:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <main+0x2a4>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a0f      	ldr	r2, [pc, #60]	; (8002bc4 <main+0x2a4>)
 8002b86:	f043 0304 	orr.w	r3, r3, #4
 8002b8a:	6013      	str	r3, [r2, #0]

    /* clear the RTC Wake UP (WU) flag */
   __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8002b8c:	4b16      	ldr	r3, [pc, #88]	; (8002be8 <main+0x2c8>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	b2da      	uxtb	r2, r3
 8002b94:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <main+0x2c8>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002b9c:	60da      	str	r2, [r3, #12]
//   }



    /* Enable the WAKEUP PIN */
   HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002b9e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002ba2:	f003 fb07 	bl	80061b4 <HAL_PWR_EnableWakeUpPin>

        1/0.0005 = 2000 = 0x7D0


     */
   if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, WakeUpCounter_1_sec, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002ba6:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8002baa:	2200      	movs	r2, #0
 8002bac:	4619      	mov	r1, r3
 8002bae:	480e      	ldr	r0, [pc, #56]	; (8002be8 <main+0x2c8>)
 8002bb0:	f004 fb56 	bl	8007260 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <main+0x29e>
   {
     Error_Handler();
 8002bba:	f000 fa5b 	bl	8003074 <Error_Handler>
   }

   /* Finally enter the standby mode */
   HAL_PWR_EnterSTANDBYMode();
 8002bbe:	f003 fb1f 	bl	8006200 <HAL_PWR_EnterSTANDBYMode>
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002bc2:	e7fe      	b.n	8002bc2 <main+0x2a2>
 8002bc4:	40007000 	.word	0x40007000
 8002bc8:	0800b1c8 	.word	0x0800b1c8
 8002bcc:	0800b1d0 	.word	0x0800b1d0
 8002bd0:	0800b1d8 	.word	0x0800b1d8
 8002bd4:	0800b1e0 	.word	0x0800b1e0
 8002bd8:	0800b1e8 	.word	0x0800b1e8
 8002bdc:	0800b1ec 	.word	0x0800b1ec
 8002be0:	0800b1f0 	.word	0x0800b1f0
 8002be4:	2000030c 	.word	0x2000030c
 8002be8:	20000294 	.word	0x20000294

08002bec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b094      	sub	sp, #80	; 0x50
 8002bf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bf2:	f107 0320 	add.w	r3, r7, #32
 8002bf6:	2230      	movs	r2, #48	; 0x30
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f006 fa83 	bl	8009106 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c00:	f107 030c 	add.w	r3, r7, #12
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	605a      	str	r2, [r3, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
 8002c0c:	60da      	str	r2, [r3, #12]
 8002c0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c10:	2300      	movs	r3, #0
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	4b29      	ldr	r3, [pc, #164]	; (8002cbc <SystemClock_Config+0xd0>)
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	4a28      	ldr	r2, [pc, #160]	; (8002cbc <SystemClock_Config+0xd0>)
 8002c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c1e:	6413      	str	r3, [r2, #64]	; 0x40
 8002c20:	4b26      	ldr	r3, [pc, #152]	; (8002cbc <SystemClock_Config+0xd0>)
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c28:	60bb      	str	r3, [r7, #8]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	607b      	str	r3, [r7, #4]
 8002c30:	4b23      	ldr	r3, [pc, #140]	; (8002cc0 <SystemClock_Config+0xd4>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002c38:	4a21      	ldr	r2, [pc, #132]	; (8002cc0 <SystemClock_Config+0xd4>)
 8002c3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c3e:	6013      	str	r3, [r2, #0]
 8002c40:	4b1f      	ldr	r3, [pc, #124]	; (8002cc0 <SystemClock_Config+0xd4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002c4c:	230a      	movs	r3, #10
 8002c4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c50:	2301      	movs	r3, #1
 8002c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c54:	2310      	movs	r3, #16
 8002c56:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c60:	2300      	movs	r3, #0
 8002c62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002c64:	2308      	movs	r3, #8
 8002c66:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8002c68:	2340      	movs	r3, #64	; 0x40
 8002c6a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002c70:	2304      	movs	r3, #4
 8002c72:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c74:	f107 0320 	add.w	r3, r7, #32
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f003 fad9 	bl	8006230 <HAL_RCC_OscConfig>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002c84:	f000 f9f6 	bl	8003074 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c88:	230f      	movs	r3, #15
 8002c8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002c9e:	f107 030c 	add.w	r3, r7, #12
 8002ca2:	2102      	movs	r1, #2
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f003 fd3b 	bl	8006720 <HAL_RCC_ClockConfig>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002cb0:	f000 f9e0 	bl	8003074 <Error_Handler>
  }
}
 8002cb4:	bf00      	nop
 8002cb6:	3750      	adds	r7, #80	; 0x50
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	40007000 	.word	0x40007000

08002cc4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002cca:	463b      	mov	r3, r7
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	609a      	str	r2, [r3, #8]
 8002cd4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002cd6:	4b21      	ldr	r3, [pc, #132]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002cd8:	4a21      	ldr	r2, [pc, #132]	; (8002d60 <MX_ADC1_Init+0x9c>)
 8002cda:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002cdc:	4b1f      	ldr	r3, [pc, #124]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ce2:	4b1e      	ldr	r3, [pc, #120]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002ce8:	4b1c      	ldr	r3, [pc, #112]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002cee:	4b1b      	ldr	r3, [pc, #108]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002cf4:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002cfc:	4b17      	ldr	r3, [pc, #92]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d02:	4b16      	ldr	r3, [pc, #88]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002d04:	4a17      	ldr	r2, [pc, #92]	; (8002d64 <MX_ADC1_Init+0xa0>)
 8002d06:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d08:	4b14      	ldr	r3, [pc, #80]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002d0e:	4b13      	ldr	r3, [pc, #76]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002d10:	2201      	movs	r2, #1
 8002d12:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d14:	4b11      	ldr	r3, [pc, #68]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d1c:	4b0f      	ldr	r3, [pc, #60]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002d1e:	2201      	movs	r2, #1
 8002d20:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d22:	480e      	ldr	r0, [pc, #56]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002d24:	f000 ff82 	bl	8003c2c <HAL_ADC_Init>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002d2e:	f000 f9a1 	bl	8003074 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002d32:	2309      	movs	r3, #9
 8002d34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002d36:	2301      	movs	r3, #1
 8002d38:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d3e:	463b      	mov	r3, r7
 8002d40:	4619      	mov	r1, r3
 8002d42:	4806      	ldr	r0, [pc, #24]	; (8002d5c <MX_ADC1_Init+0x98>)
 8002d44:	f001 fa64 	bl	8004210 <HAL_ADC_ConfigChannel>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8002d4e:	f000 f991 	bl	8003074 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002d52:	bf00      	nop
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	200001f8 	.word	0x200001f8
 8002d60:	40012000 	.word	0x40012000
 8002d64:	0f000001 	.word	0x0f000001

08002d68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d6c:	4b12      	ldr	r3, [pc, #72]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d6e:	4a13      	ldr	r2, [pc, #76]	; (8002dbc <MX_I2C1_Init+0x54>)
 8002d70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002d72:	4b11      	ldr	r3, [pc, #68]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d74:	4a12      	ldr	r2, [pc, #72]	; (8002dc0 <MX_I2C1_Init+0x58>)
 8002d76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d78:	4b0f      	ldr	r3, [pc, #60]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d84:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d8c:	4b0a      	ldr	r3, [pc, #40]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d92:	4b09      	ldr	r3, [pc, #36]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d98:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d9e:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002da4:	4804      	ldr	r0, [pc, #16]	; (8002db8 <MX_I2C1_Init+0x50>)
 8002da6:	f001 ff61 	bl	8004c6c <HAL_I2C_Init>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002db0:	f000 f960 	bl	8003074 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002db4:	bf00      	nop
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	20000240 	.word	0x20000240
 8002dbc:	40005400 	.word	0x40005400
 8002dc0:	000186a0 	.word	0x000186a0

08002dc4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002dca:	1d3b      	adds	r3, r7, #4
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002dd8:	2300      	movs	r3, #0
 8002dda:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002ddc:	4b29      	ldr	r3, [pc, #164]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002dde:	4a2a      	ldr	r2, [pc, #168]	; (8002e88 <MX_RTC_Init+0xc4>)
 8002de0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002de2:	4b28      	ldr	r3, [pc, #160]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002de8:	4b26      	ldr	r3, [pc, #152]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002dea:	227f      	movs	r2, #127	; 0x7f
 8002dec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002dee:	4b25      	ldr	r3, [pc, #148]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002df0:	22ff      	movs	r2, #255	; 0xff
 8002df2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002df4:	4b23      	ldr	r3, [pc, #140]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002dfa:	4b22      	ldr	r3, [pc, #136]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002e00:	4b20      	ldr	r3, [pc, #128]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e06:	481f      	ldr	r0, [pc, #124]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002e08:	f003 ff58 	bl	8006cbc <HAL_RTC_Init>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002e12:	f000 f92f 	bl	8003074 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002e16:	2300      	movs	r3, #0
 8002e18:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002e22:	2300      	movs	r3, #0
 8002e24:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002e2a:	1d3b      	adds	r3, r7, #4
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4814      	ldr	r0, [pc, #80]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002e32:	f003 ffb9 	bl	8006da8 <HAL_RTC_SetTime>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002e3c:	f000 f91a 	bl	8003074 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002e40:	2301      	movs	r3, #1
 8002e42:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002e44:	2301      	movs	r3, #1
 8002e46:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002e50:	463b      	mov	r3, r7
 8002e52:	2201      	movs	r2, #1
 8002e54:	4619      	mov	r1, r3
 8002e56:	480b      	ldr	r0, [pc, #44]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002e58:	f004 f840 	bl	8006edc <HAL_RTC_SetDate>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002e62:	f000 f907 	bl	8003074 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002e66:	2200      	movs	r2, #0
 8002e68:	2100      	movs	r1, #0
 8002e6a:	4806      	ldr	r0, [pc, #24]	; (8002e84 <MX_RTC_Init+0xc0>)
 8002e6c:	f004 f95b 	bl	8007126 <HAL_RTCEx_SetWakeUpTimer>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8002e76:	f000 f8fd 	bl	8003074 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002e7a:	bf00      	nop
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000294 	.word	0x20000294
 8002e88:	40002800 	.word	0x40002800

08002e8c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002e90:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002e92:	4a18      	ldr	r2, [pc, #96]	; (8002ef4 <MX_SPI2_Init+0x68>)
 8002e94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e96:	4b16      	ldr	r3, [pc, #88]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002e98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002e9e:	4b14      	ldr	r3, [pc, #80]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ea4:	4b12      	ldr	r3, [pc, #72]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002eaa:	4b11      	ldr	r3, [pc, #68]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002eb0:	4b0f      	ldr	r3, [pc, #60]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002eb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ebc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002ebe:	4b0c      	ldr	r3, [pc, #48]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ec0:	2218      	movs	r2, #24
 8002ec2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ec4:	4b0a      	ldr	r3, [pc, #40]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eca:	4b09      	ldr	r3, [pc, #36]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ed0:	4b07      	ldr	r3, [pc, #28]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ed6:	4b06      	ldr	r3, [pc, #24]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ed8:	220a      	movs	r2, #10
 8002eda:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002edc:	4804      	ldr	r0, [pc, #16]	; (8002ef0 <MX_SPI2_Init+0x64>)
 8002ede:	f004 fad7 	bl	8007490 <HAL_SPI_Init>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ee8:	f000 f8c4 	bl	8003074 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002eec:	bf00      	nop
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	200002b4 	.word	0x200002b4
 8002ef4:	40003800 	.word	0x40003800

08002ef8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002efc:	4b11      	ldr	r3, [pc, #68]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002efe:	4a12      	ldr	r2, [pc, #72]	; (8002f48 <MX_USART1_UART_Init+0x50>)
 8002f00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f02:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0a:	4b0e      	ldr	r3, [pc, #56]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f10:	4b0c      	ldr	r3, [pc, #48]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f16:	4b0b      	ldr	r3, [pc, #44]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f1c:	4b09      	ldr	r3, [pc, #36]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f1e:	220c      	movs	r2, #12
 8002f20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f22:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f28:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f2e:	4805      	ldr	r0, [pc, #20]	; (8002f44 <MX_USART1_UART_Init+0x4c>)
 8002f30:	f004 fee0 	bl	8007cf4 <HAL_UART_Init>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002f3a:	f000 f89b 	bl	8003074 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	2000030c 	.word	0x2000030c
 8002f48:	40011000 	.word	0x40011000

08002f4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b088      	sub	sp, #32
 8002f50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f52:	f107 030c 	add.w	r3, r7, #12
 8002f56:	2200      	movs	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	605a      	str	r2, [r3, #4]
 8002f5c:	609a      	str	r2, [r3, #8]
 8002f5e:	60da      	str	r2, [r3, #12]
 8002f60:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	4b3f      	ldr	r3, [pc, #252]	; (8003064 <MX_GPIO_Init+0x118>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6a:	4a3e      	ldr	r2, [pc, #248]	; (8003064 <MX_GPIO_Init+0x118>)
 8002f6c:	f043 0304 	orr.w	r3, r3, #4
 8002f70:	6313      	str	r3, [r2, #48]	; 0x30
 8002f72:	4b3c      	ldr	r3, [pc, #240]	; (8003064 <MX_GPIO_Init+0x118>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	f003 0304 	and.w	r3, r3, #4
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	607b      	str	r3, [r7, #4]
 8002f82:	4b38      	ldr	r3, [pc, #224]	; (8003064 <MX_GPIO_Init+0x118>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	4a37      	ldr	r2, [pc, #220]	; (8003064 <MX_GPIO_Init+0x118>)
 8002f88:	f043 0301 	orr.w	r3, r3, #1
 8002f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8e:	4b35      	ldr	r3, [pc, #212]	; (8003064 <MX_GPIO_Init+0x118>)
 8002f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	607b      	str	r3, [r7, #4]
 8002f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	603b      	str	r3, [r7, #0]
 8002f9e:	4b31      	ldr	r3, [pc, #196]	; (8003064 <MX_GPIO_Init+0x118>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	4a30      	ldr	r2, [pc, #192]	; (8003064 <MX_GPIO_Init+0x118>)
 8002fa4:	f043 0302 	orr.w	r3, r3, #2
 8002fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8002faa:	4b2e      	ldr	r3, [pc, #184]	; (8003064 <MX_GPIO_Init+0x118>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002fbc:	482a      	ldr	r0, [pc, #168]	; (8003068 <MX_GPIO_Init+0x11c>)
 8002fbe:	f001 fdfd 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, nrf_CE_Pin|nrf_CS_Pin, GPIO_PIN_RESET);
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2118      	movs	r1, #24
 8002fc6:	4829      	ldr	r0, [pc, #164]	; (800306c <MX_GPIO_Init+0x120>)
 8002fc8:	f001 fdf8 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Red_Pin|LED_Green_Pin, GPIO_PIN_RESET);
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002fd2:	4827      	ldr	r0, [pc, #156]	; (8003070 <MX_GPIO_Init+0x124>)
 8002fd4:	f001 fdf2 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002fd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002fea:	f107 030c 	add.w	r3, r7, #12
 8002fee:	4619      	mov	r1, r3
 8002ff0:	481d      	ldr	r0, [pc, #116]	; (8003068 <MX_GPIO_Init+0x11c>)
 8002ff2:	f001 fc47 	bl	8004884 <HAL_GPIO_Init>

  /*Configure GPIO pin : nrf_IRQ_Pin */
  GPIO_InitStruct.Pin = nrf_IRQ_Pin;
 8002ff6:	2304      	movs	r3, #4
 8002ff8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ffa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002ffe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(nrf_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003004:	f107 030c 	add.w	r3, r7, #12
 8003008:	4619      	mov	r1, r3
 800300a:	4818      	ldr	r0, [pc, #96]	; (800306c <MX_GPIO_Init+0x120>)
 800300c:	f001 fc3a 	bl	8004884 <HAL_GPIO_Init>

  /*Configure GPIO pins : nrf_CE_Pin nrf_CS_Pin */
  GPIO_InitStruct.Pin = nrf_CE_Pin|nrf_CS_Pin;
 8003010:	2318      	movs	r3, #24
 8003012:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003014:	2301      	movs	r3, #1
 8003016:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800301c:	2300      	movs	r3, #0
 800301e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003020:	f107 030c 	add.w	r3, r7, #12
 8003024:	4619      	mov	r1, r3
 8003026:	4811      	ldr	r0, [pc, #68]	; (800306c <MX_GPIO_Init+0x120>)
 8003028:	f001 fc2c 	bl	8004884 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Red_Pin LED_Green_Pin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin;
 800302c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003030:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003032:	2301      	movs	r3, #1
 8003034:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800303a:	2300      	movs	r3, #0
 800303c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303e:	f107 030c 	add.w	r3, r7, #12
 8003042:	4619      	mov	r1, r3
 8003044:	480a      	ldr	r0, [pc, #40]	; (8003070 <MX_GPIO_Init+0x124>)
 8003046:	f001 fc1d 	bl	8004884 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800304a:	2200      	movs	r2, #0
 800304c:	2100      	movs	r1, #0
 800304e:	2008      	movs	r0, #8
 8003050:	f001 fbe1 	bl	8004816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003054:	2008      	movs	r0, #8
 8003056:	f001 fbfa 	bl	800484e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800305a:	bf00      	nop
 800305c:	3720      	adds	r7, #32
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800
 8003068:	40020800 	.word	0x40020800
 800306c:	40020000 	.word	0x40020000
 8003070:	40020400 	.word	0x40020400

08003074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003078:	b672      	cpsid	i
}
 800307a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800307c:	e7fe      	b.n	800307c <Error_Handler+0x8>
	...

08003080 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	607b      	str	r3, [r7, #4]
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_MspInit+0x4c>)
 800308c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308e:	4a0f      	ldr	r2, [pc, #60]	; (80030cc <HAL_MspInit+0x4c>)
 8003090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003094:	6453      	str	r3, [r2, #68]	; 0x44
 8003096:	4b0d      	ldr	r3, [pc, #52]	; (80030cc <HAL_MspInit+0x4c>)
 8003098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800309e:	607b      	str	r3, [r7, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	4b09      	ldr	r3, [pc, #36]	; (80030cc <HAL_MspInit+0x4c>)
 80030a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030aa:	4a08      	ldr	r2, [pc, #32]	; (80030cc <HAL_MspInit+0x4c>)
 80030ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030b0:	6413      	str	r3, [r2, #64]	; 0x40
 80030b2:	4b06      	ldr	r3, [pc, #24]	; (80030cc <HAL_MspInit+0x4c>)
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40023800 	.word	0x40023800

080030d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08a      	sub	sp, #40	; 0x28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d8:	f107 0314 	add.w	r3, r7, #20
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	605a      	str	r2, [r3, #4]
 80030e2:	609a      	str	r2, [r3, #8]
 80030e4:	60da      	str	r2, [r3, #12]
 80030e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a1b      	ldr	r2, [pc, #108]	; (800315c <HAL_ADC_MspInit+0x8c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d12f      	bne.n	8003152 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	4b1a      	ldr	r3, [pc, #104]	; (8003160 <HAL_ADC_MspInit+0x90>)
 80030f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fa:	4a19      	ldr	r2, [pc, #100]	; (8003160 <HAL_ADC_MspInit+0x90>)
 80030fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003100:	6453      	str	r3, [r2, #68]	; 0x44
 8003102:	4b17      	ldr	r3, [pc, #92]	; (8003160 <HAL_ADC_MspInit+0x90>)
 8003104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800310a:	613b      	str	r3, [r7, #16]
 800310c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800310e:	2300      	movs	r3, #0
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	4b13      	ldr	r3, [pc, #76]	; (8003160 <HAL_ADC_MspInit+0x90>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	4a12      	ldr	r2, [pc, #72]	; (8003160 <HAL_ADC_MspInit+0x90>)
 8003118:	f043 0302 	orr.w	r3, r3, #2
 800311c:	6313      	str	r3, [r2, #48]	; 0x30
 800311e:	4b10      	ldr	r3, [pc, #64]	; (8003160 <HAL_ADC_MspInit+0x90>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800312a:	2302      	movs	r3, #2
 800312c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800312e:	2303      	movs	r3, #3
 8003130:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003132:	2300      	movs	r3, #0
 8003134:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003136:	f107 0314 	add.w	r3, r7, #20
 800313a:	4619      	mov	r1, r3
 800313c:	4809      	ldr	r0, [pc, #36]	; (8003164 <HAL_ADC_MspInit+0x94>)
 800313e:	f001 fba1 	bl	8004884 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003142:	2200      	movs	r2, #0
 8003144:	2100      	movs	r1, #0
 8003146:	2012      	movs	r0, #18
 8003148:	f001 fb65 	bl	8004816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800314c:	2012      	movs	r0, #18
 800314e:	f001 fb7e 	bl	800484e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003152:	bf00      	nop
 8003154:	3728      	adds	r7, #40	; 0x28
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40012000 	.word	0x40012000
 8003160:	40023800 	.word	0x40023800
 8003164:	40020400 	.word	0x40020400

08003168 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08a      	sub	sp, #40	; 0x28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003170:	f107 0314 	add.w	r3, r7, #20
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	60da      	str	r2, [r3, #12]
 800317e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a19      	ldr	r2, [pc, #100]	; (80031ec <HAL_I2C_MspInit+0x84>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d12b      	bne.n	80031e2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	4b18      	ldr	r3, [pc, #96]	; (80031f0 <HAL_I2C_MspInit+0x88>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	4a17      	ldr	r2, [pc, #92]	; (80031f0 <HAL_I2C_MspInit+0x88>)
 8003194:	f043 0302 	orr.w	r3, r3, #2
 8003198:	6313      	str	r3, [r2, #48]	; 0x30
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_I2C_MspInit+0x88>)
 800319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	613b      	str	r3, [r7, #16]
 80031a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80031a6:	23c0      	movs	r3, #192	; 0xc0
 80031a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031aa:	2312      	movs	r3, #18
 80031ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ae:	2300      	movs	r3, #0
 80031b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031b2:	2303      	movs	r3, #3
 80031b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80031b6:	2304      	movs	r3, #4
 80031b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ba:	f107 0314 	add.w	r3, r7, #20
 80031be:	4619      	mov	r1, r3
 80031c0:	480c      	ldr	r0, [pc, #48]	; (80031f4 <HAL_I2C_MspInit+0x8c>)
 80031c2:	f001 fb5f 	bl	8004884 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <HAL_I2C_MspInit+0x88>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	4a08      	ldr	r2, [pc, #32]	; (80031f0 <HAL_I2C_MspInit+0x88>)
 80031d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031d4:	6413      	str	r3, [r2, #64]	; 0x40
 80031d6:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <HAL_I2C_MspInit+0x88>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80031e2:	bf00      	nop
 80031e4:	3728      	adds	r7, #40	; 0x28
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	40005400 	.word	0x40005400
 80031f0:	40023800 	.word	0x40023800
 80031f4:	40020400 	.word	0x40020400

080031f8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003200:	f107 030c 	add.w	r3, r7, #12
 8003204:	2200      	movs	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	605a      	str	r2, [r3, #4]
 800320a:	609a      	str	r2, [r3, #8]
 800320c:	60da      	str	r2, [r3, #12]
 800320e:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a0c      	ldr	r2, [pc, #48]	; (8003248 <HAL_RTC_MspInit+0x50>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d111      	bne.n	800323e <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800321a:	2302      	movs	r3, #2
 800321c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800321e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003222:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003224:	f107 030c 	add.w	r3, r7, #12
 8003228:	4618      	mov	r0, r3
 800322a:	f003 fc59 	bl	8006ae0 <HAL_RCCEx_PeriphCLKConfig>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003234:	f7ff ff1e 	bl	8003074 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003238:	4b04      	ldr	r3, [pc, #16]	; (800324c <HAL_RTC_MspInit+0x54>)
 800323a:	2201      	movs	r2, #1
 800323c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800323e:	bf00      	nop
 8003240:	3720      	adds	r7, #32
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	40002800 	.word	0x40002800
 800324c:	42470e3c 	.word	0x42470e3c

08003250 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08a      	sub	sp, #40	; 0x28
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003258:	f107 0314 	add.w	r3, r7, #20
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	605a      	str	r2, [r3, #4]
 8003262:	609a      	str	r2, [r3, #8]
 8003264:	60da      	str	r2, [r3, #12]
 8003266:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a19      	ldr	r2, [pc, #100]	; (80032d4 <HAL_SPI_MspInit+0x84>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d12c      	bne.n	80032cc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	613b      	str	r3, [r7, #16]
 8003276:	4b18      	ldr	r3, [pc, #96]	; (80032d8 <HAL_SPI_MspInit+0x88>)
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	4a17      	ldr	r2, [pc, #92]	; (80032d8 <HAL_SPI_MspInit+0x88>)
 800327c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003280:	6413      	str	r3, [r2, #64]	; 0x40
 8003282:	4b15      	ldr	r3, [pc, #84]	; (80032d8 <HAL_SPI_MspInit+0x88>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800328a:	613b      	str	r3, [r7, #16]
 800328c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <HAL_SPI_MspInit+0x88>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	4a10      	ldr	r2, [pc, #64]	; (80032d8 <HAL_SPI_MspInit+0x88>)
 8003298:	f043 0302 	orr.w	r3, r3, #2
 800329c:	6313      	str	r3, [r2, #48]	; 0x30
 800329e:	4b0e      	ldr	r3, [pc, #56]	; (80032d8 <HAL_SPI_MspInit+0x88>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80032aa:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80032ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b0:	2302      	movs	r3, #2
 80032b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b4:	2300      	movs	r3, #0
 80032b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b8:	2303      	movs	r3, #3
 80032ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80032bc:	2305      	movs	r3, #5
 80032be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032c0:	f107 0314 	add.w	r3, r7, #20
 80032c4:	4619      	mov	r1, r3
 80032c6:	4805      	ldr	r0, [pc, #20]	; (80032dc <HAL_SPI_MspInit+0x8c>)
 80032c8:	f001 fadc 	bl	8004884 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80032cc:	bf00      	nop
 80032ce:	3728      	adds	r7, #40	; 0x28
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40003800 	.word	0x40003800
 80032d8:	40023800 	.word	0x40023800
 80032dc:	40020400 	.word	0x40020400

080032e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08a      	sub	sp, #40	; 0x28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e8:	f107 0314 	add.w	r3, r7, #20
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	605a      	str	r2, [r3, #4]
 80032f2:	609a      	str	r2, [r3, #8]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a19      	ldr	r2, [pc, #100]	; (8003364 <HAL_UART_MspInit+0x84>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d12c      	bne.n	800335c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003302:	2300      	movs	r3, #0
 8003304:	613b      	str	r3, [r7, #16]
 8003306:	4b18      	ldr	r3, [pc, #96]	; (8003368 <HAL_UART_MspInit+0x88>)
 8003308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330a:	4a17      	ldr	r2, [pc, #92]	; (8003368 <HAL_UART_MspInit+0x88>)
 800330c:	f043 0310 	orr.w	r3, r3, #16
 8003310:	6453      	str	r3, [r2, #68]	; 0x44
 8003312:	4b15      	ldr	r3, [pc, #84]	; (8003368 <HAL_UART_MspInit+0x88>)
 8003314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003316:	f003 0310 	and.w	r3, r3, #16
 800331a:	613b      	str	r3, [r7, #16]
 800331c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	4b11      	ldr	r3, [pc, #68]	; (8003368 <HAL_UART_MspInit+0x88>)
 8003324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003326:	4a10      	ldr	r2, [pc, #64]	; (8003368 <HAL_UART_MspInit+0x88>)
 8003328:	f043 0301 	orr.w	r3, r3, #1
 800332c:	6313      	str	r3, [r2, #48]	; 0x30
 800332e:	4b0e      	ldr	r3, [pc, #56]	; (8003368 <HAL_UART_MspInit+0x88>)
 8003330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800333a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800333e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003340:	2302      	movs	r3, #2
 8003342:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003344:	2300      	movs	r3, #0
 8003346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003348:	2303      	movs	r3, #3
 800334a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800334c:	2307      	movs	r3, #7
 800334e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003350:	f107 0314 	add.w	r3, r7, #20
 8003354:	4619      	mov	r1, r3
 8003356:	4805      	ldr	r0, [pc, #20]	; (800336c <HAL_UART_MspInit+0x8c>)
 8003358:	f001 fa94 	bl	8004884 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800335c:	bf00      	nop
 800335e:	3728      	adds	r7, #40	; 0x28
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40011000 	.word	0x40011000
 8003368:	40023800 	.word	0x40023800
 800336c:	40020000 	.word	0x40020000

08003370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003374:	e7fe      	b.n	8003374 <NMI_Handler+0x4>

08003376 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003376:	b480      	push	{r7}
 8003378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800337a:	e7fe      	b.n	800337a <HardFault_Handler+0x4>

0800337c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003380:	e7fe      	b.n	8003380 <MemManage_Handler+0x4>

08003382 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003382:	b480      	push	{r7}
 8003384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003386:	e7fe      	b.n	8003386 <BusFault_Handler+0x4>

08003388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800338c:	e7fe      	b.n	800338c <UsageFault_Handler+0x4>

0800338e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800338e:	b480      	push	{r7}
 8003390:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003392:	bf00      	nop
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033a0:	bf00      	nop
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr

080033aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033aa:	b480      	push	{r7}
 80033ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033ae:	bf00      	nop
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033bc:	f000 fbf2 	bl	8003ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033c0:	bf00      	nop
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(nrf_IRQ_Pin);
 80033c8:	2004      	movs	r0, #4
 80033ca:	f001 fc2b 	bl	8004c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
	...

080033d4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80033d8:	4802      	ldr	r0, [pc, #8]	; (80033e4 <ADC_IRQHandler+0x10>)
 80033da:	f000 fddd 	bl	8003f98 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	200001f8 	.word	0x200001f8

080033e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  return 1;
 80033ec:	2301      	movs	r3, #1
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <_kill>:

int _kill(int pid, int sig)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003402:	f005 fef1 	bl	80091e8 <__errno>
 8003406:	4603      	mov	r3, r0
 8003408:	2216      	movs	r2, #22
 800340a:	601a      	str	r2, [r3, #0]
  return -1;
 800340c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003410:	4618      	mov	r0, r3
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <_exit>:

void _exit (int status)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003420:	f04f 31ff 	mov.w	r1, #4294967295
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7ff ffe7 	bl	80033f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800342a:	e7fe      	b.n	800342a <_exit+0x12>

0800342c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003438:	2300      	movs	r3, #0
 800343a:	617b      	str	r3, [r7, #20]
 800343c:	e00a      	b.n	8003454 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800343e:	f3af 8000 	nop.w
 8003442:	4601      	mov	r1, r0
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	1c5a      	adds	r2, r3, #1
 8003448:	60ba      	str	r2, [r7, #8]
 800344a:	b2ca      	uxtb	r2, r1
 800344c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	3301      	adds	r3, #1
 8003452:	617b      	str	r3, [r7, #20]
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	429a      	cmp	r2, r3
 800345a:	dbf0      	blt.n	800343e <_read+0x12>
  }

  return len;
 800345c:	687b      	ldr	r3, [r7, #4]
}
 800345e:	4618      	mov	r0, r3
 8003460:	3718      	adds	r7, #24
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b086      	sub	sp, #24
 800346a:	af00      	add	r7, sp, #0
 800346c:	60f8      	str	r0, [r7, #12]
 800346e:	60b9      	str	r1, [r7, #8]
 8003470:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]
 8003476:	e009      	b.n	800348c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	1c5a      	adds	r2, r3, #1
 800347c:	60ba      	str	r2, [r7, #8]
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	3301      	adds	r3, #1
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	429a      	cmp	r2, r3
 8003492:	dbf1      	blt.n	8003478 <_write+0x12>
  }
  return len;
 8003494:	687b      	ldr	r3, [r7, #4]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <_close>:

int _close(int file)
{
 800349e:	b480      	push	{r7}
 80034a0:	b083      	sub	sp, #12
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034c6:	605a      	str	r2, [r3, #4]
  return 0;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <_isatty>:

int _isatty(int file)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034de:	2301      	movs	r3, #1
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3714      	adds	r7, #20
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
	...

08003508 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003510:	4a14      	ldr	r2, [pc, #80]	; (8003564 <_sbrk+0x5c>)
 8003512:	4b15      	ldr	r3, [pc, #84]	; (8003568 <_sbrk+0x60>)
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800351c:	4b13      	ldr	r3, [pc, #76]	; (800356c <_sbrk+0x64>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d102      	bne.n	800352a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003524:	4b11      	ldr	r3, [pc, #68]	; (800356c <_sbrk+0x64>)
 8003526:	4a12      	ldr	r2, [pc, #72]	; (8003570 <_sbrk+0x68>)
 8003528:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800352a:	4b10      	ldr	r3, [pc, #64]	; (800356c <_sbrk+0x64>)
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4413      	add	r3, r2
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	429a      	cmp	r2, r3
 8003536:	d207      	bcs.n	8003548 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003538:	f005 fe56 	bl	80091e8 <__errno>
 800353c:	4603      	mov	r3, r0
 800353e:	220c      	movs	r2, #12
 8003540:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003542:	f04f 33ff 	mov.w	r3, #4294967295
 8003546:	e009      	b.n	800355c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003548:	4b08      	ldr	r3, [pc, #32]	; (800356c <_sbrk+0x64>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800354e:	4b07      	ldr	r3, [pc, #28]	; (800356c <_sbrk+0x64>)
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	4a05      	ldr	r2, [pc, #20]	; (800356c <_sbrk+0x64>)
 8003558:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800355a:	68fb      	ldr	r3, [r7, #12]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	20010000 	.word	0x20010000
 8003568:	00000400 	.word	0x00000400
 800356c:	200003a8 	.word	0x200003a8
 8003570:	20000500 	.word	0x20000500

08003574 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003578:	4b06      	ldr	r3, [pc, #24]	; (8003594 <SystemInit+0x20>)
 800357a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357e:	4a05      	ldr	r2, [pc, #20]	; (8003594 <SystemInit+0x20>)
 8003580:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003584:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003588:	bf00      	nop
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	e000ed00 	.word	0xe000ed00

08003598 <DelayMicro>:
void print_Data_Ower_uart(uint8_t *RX_BUF, uint8_t *pipe);


// -------------------------------------------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 1000000) / 7;   // 9
 80035a0:	4b0b      	ldr	r3, [pc, #44]	; (80035d0 <DelayMicro+0x38>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	099b      	lsrs	r3, r3, #6
 80035a6:	4a0b      	ldr	r2, [pc, #44]	; (80035d4 <DelayMicro+0x3c>)
 80035a8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ac:	0a9b      	lsrs	r3, r3, #10
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	fb02 f303 	mul.w	r3, r2, r3
 80035b4:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--) ;
 80035b6:	bf00      	nop
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	1e5a      	subs	r2, r3, #1
 80035bc:	607a      	str	r2, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1fa      	bne.n	80035b8 <DelayMicro+0x20>
}
 80035c2:	bf00      	nop
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr
 80035d0:	20000000 	.word	0x20000000
 80035d4:	02659117 	.word	0x02659117

080035d8 <NRF24_Sleep_mode>:
// -------------------------------------------------------------------------------------
void NRF24_Sleep_mode(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
	CE_RESET;
 80035dc:	2200      	movs	r2, #0
 80035de:	2108      	movs	r1, #8
 80035e0:	4807      	ldr	r0, [pc, #28]	; (8003600 <NRF24_Sleep_mode+0x28>)
 80035e2:	f001 faeb 	bl	8004bbc <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80035e6:	2005      	movs	r0, #5
 80035e8:	f000 fafc 	bl	8003be4 <HAL_Delay>
	NRF24_WriteReg(CONFIG, 0x00);
 80035ec:	2100      	movs	r1, #0
 80035ee:	2000      	movs	r0, #0
 80035f0:	f000 f8ae 	bl	8003750 <NRF24_WriteReg>
	HAL_Delay(5);
 80035f4:	2005      	movs	r0, #5
 80035f6:	f000 faf5 	bl	8003be4 <HAL_Delay>


}
 80035fa:	bf00      	nop
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40020000 	.word	0x40020000

08003604 <NRF24_init_TX>:
	 NRF24L01_RX_Mode();
	 LED_OFF;
}
// -------------------------------------------------------------------------------------
void NRF24_init_TX(uint8_t pipe, uint8_t chanel, uint8_t retrans_delay, uint8_t retransmit_attempt, uint8_t data_rate, uint8_t output_tx_power)
{
 8003604:	b590      	push	{r4, r7, lr}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	4604      	mov	r4, r0
 800360c:	4608      	mov	r0, r1
 800360e:	4611      	mov	r1, r2
 8003610:	461a      	mov	r2, r3
 8003612:	4623      	mov	r3, r4
 8003614:	71fb      	strb	r3, [r7, #7]
 8003616:	4603      	mov	r3, r0
 8003618:	71bb      	strb	r3, [r7, #6]
 800361a:	460b      	mov	r3, r1
 800361c:	717b      	strb	r3, [r7, #5]
 800361e:	4613      	mov	r3, r2
 8003620:	713b      	strb	r3, [r7, #4]
	if(chanel < 0 || chanel > 127)
 8003622:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003626:	2b00      	cmp	r3, #0
 8003628:	da01      	bge.n	800362e <NRF24_init_TX+0x2a>
	{
		chanel = 10;
 800362a:	230a      	movs	r3, #10
 800362c:	71bb      	strb	r3, [r7, #6]
	}

	CE_RESET;
 800362e:	2200      	movs	r2, #0
 8003630:	2108      	movs	r1, #8
 8003632:	482a      	ldr	r0, [pc, #168]	; (80036dc <NRF24_init_TX+0xd8>)
 8003634:	f001 fac2 	bl	8004bbc <HAL_GPIO_WritePin>
	// DelayMicro(5000);
//	osDelay(5);
	 HAL_Delay(5);
 8003638:	2005      	movs	r0, #5
 800363a:	f000 fad3 	bl	8003be4 <HAL_Delay>
	NRF24_WriteReg(CONFIG, 0x0A); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 800363e:	210a      	movs	r1, #10
 8003640:	2000      	movs	r0, #0
 8003642:	f000 f885 	bl	8003750 <NRF24_WriteReg>
	// DelayMicro(5000);
	 HAL_Delay(5);
 8003646:	2005      	movs	r0, #5
 8003648:	f000 facc 	bl	8003be4 <HAL_Delay>
//	osDelay(5);

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable pipe 0
 800364c:	2101      	movs	r1, #1
 800364e:	2001      	movs	r0, #1
 8003650:	f000 f87e 	bl	8003750 <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe 0				//  
 8003654:	2101      	movs	r1, #1
 8003656:	2002      	movs	r0, #2
 8003658:	f000 f87a 	bl	8003750 <NRF24_WriteReg>

	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 800365c:	2101      	movs	r1, #1
 800365e:	2003      	movs	r0, #3
 8003660:	f000 f876 	bl	8003750 <NRF24_WriteReg>

//	uint8_t SETUP_RETR_data = (retrans_delay << 4) | (retransmit_attempt);
//	NRF24_WriteReg(SETUP_RETR, SETUP_RETR_data);		// 1500us, 15 retrans           0x7F
	NRF24_WriteReg(SETUP_RETR, 0x5F);
 8003664:	215f      	movs	r1, #95	; 0x5f
 8003666:	2004      	movs	r0, #4
 8003668:	f000 f872 	bl	8003750 <NRF24_WriteReg>

	NRF24_ToggleFeatures();
 800366c:	f000 f89e 	bl	80037ac <NRF24_ToggleFeatures>

	NRF24_WriteReg(FEATURE, 0);
 8003670:	2100      	movs	r1, #0
 8003672:	201d      	movs	r0, #29
 8003674:	f000 f86c 	bl	8003750 <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 8003678:	2100      	movs	r1, #0
 800367a:	201c      	movs	r0, #28
 800367c:	f000 f868 	bl	8003750 <NRF24_WriteReg>
	NRF24_WriteReg(STATUSS, 0x70);			// Reset flags for IRQ
 8003680:	2170      	movs	r1, #112	; 0x70
 8003682:	2007      	movs	r0, #7
 8003684:	f000 f864 	bl	8003750 <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76);
 8003688:	214c      	movs	r1, #76	; 0x4c
 800368a:	2005      	movs	r0, #5
 800368c:	f000 f860 	bl	8003750 <NRF24_WriteReg>
//	NRF24_WriteReg(RF_CH, chanel); 			//  2400 + chanel MHz


	NRF24_WriteReg(RF_SETUP, data_rate|output_tx_power);  		// TX_PWR:0dBm, Datarate: 250kbp	- New version
 8003690:	7e3a      	ldrb	r2, [r7, #24]
 8003692:	7f3b      	ldrb	r3, [r7, #28]
 8003694:	4313      	orrs	r3, r2
 8003696:	b2db      	uxtb	r3, r3
 8003698:	4619      	mov	r1, r3
 800369a:	2006      	movs	r0, #6
 800369c:	f000 f858 	bl	8003750 <NRF24_WriteReg>

	if(pipe == 0)
 80036a0:	79fb      	ldrb	r3, [r7, #7]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10d      	bne.n	80036c2 <NRF24_init_TX+0xbe>
	{
		NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);											// Write TX address
 80036a6:	2203      	movs	r2, #3
 80036a8:	490d      	ldr	r1, [pc, #52]	; (80036e0 <NRF24_init_TX+0xdc>)
 80036aa:	2010      	movs	r0, #16
 80036ac:	f000 f8a8 	bl	8003800 <NRF24_Write_Buf>
		NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH);											// Write RX address Pipe 0
 80036b0:	2203      	movs	r2, #3
 80036b2:	490b      	ldr	r1, [pc, #44]	; (80036e0 <NRF24_init_TX+0xdc>)
 80036b4:	200a      	movs	r0, #10
 80036b6:	f000 f8a3 	bl	8003800 <NRF24_Write_Buf>
		NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);	 													// Number of bytes in RX payload in data pipe 0
 80036ba:	211e      	movs	r1, #30
 80036bc:	2011      	movs	r0, #17
 80036be:	f000 f847 	bl	8003750 <NRF24_WriteReg>
//		NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_5, TX_ADR_WIDTH);											// Write RX address Pipe 0
//		NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);	 													// Number of bytes in RX payload in data pipe 0
//	}


	 NRF24L01_RX_Mode();
 80036c2:	f000 f913 	bl	80038ec <NRF24L01_RX_Mode>
	 LED_OFF;
 80036c6:	2201      	movs	r2, #1
 80036c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80036cc:	4805      	ldr	r0, [pc, #20]	; (80036e4 <NRF24_init_TX+0xe0>)
 80036ce:	f001 fa75 	bl	8004bbc <HAL_GPIO_WritePin>
}
 80036d2:	bf00      	nop
 80036d4:	370c      	adds	r7, #12
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd90      	pop	{r4, r7, pc}
 80036da:	bf00      	nop
 80036dc:	40020000 	.word	0x40020000
 80036e0:	20000004 	.word	0x20000004
 80036e4:	40020800 	.word	0x40020800

080036e8 <NRF24_ReadReg>:
// -------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af02      	add	r7, sp, #8
 80036ee:	4603      	mov	r3, r0
 80036f0:	71fb      	strb	r3, [r7, #7]
	uint8_t dt=0, cmd;
 80036f2:	2300      	movs	r3, #0
 80036f4:	73fb      	strb	r3, [r7, #15]
	CS_ON;
 80036f6:	2200      	movs	r2, #0
 80036f8:	2110      	movs	r1, #16
 80036fa:	4813      	ldr	r0, [pc, #76]	; (8003748 <NRF24_ReadReg+0x60>)
 80036fc:	f001 fa5e 	bl	8004bbc <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&hspi2, &addr, &dt, 1, 1000);
 8003700:	f107 020f 	add.w	r2, r7, #15
 8003704:	1df9      	adds	r1, r7, #7
 8003706:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	2301      	movs	r3, #1
 800370e:	480f      	ldr	r0, [pc, #60]	; (800374c <NRF24_ReadReg+0x64>)
 8003710:	f004 f883 	bl	800781a <HAL_SPI_TransmitReceive>

	if (addr != STATUSS)		//          
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	2b07      	cmp	r3, #7
 8003718:	d00c      	beq.n	8003734 <NRF24_ReadReg+0x4c>
	{
		cmd = 0xFF;
 800371a:	23ff      	movs	r3, #255	; 0xff
 800371c:	73bb      	strb	r3, [r7, #14]
		HAL_SPI_TransmitReceive(&hspi2, &cmd, &dt, 1, 1000);
 800371e:	f107 020f 	add.w	r2, r7, #15
 8003722:	f107 010e 	add.w	r1, r7, #14
 8003726:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	2301      	movs	r3, #1
 800372e:	4807      	ldr	r0, [pc, #28]	; (800374c <NRF24_ReadReg+0x64>)
 8003730:	f004 f873 	bl	800781a <HAL_SPI_TransmitReceive>
	}

	CS_OFF;
 8003734:	2201      	movs	r2, #1
 8003736:	2110      	movs	r1, #16
 8003738:	4803      	ldr	r0, [pc, #12]	; (8003748 <NRF24_ReadReg+0x60>)
 800373a:	f001 fa3f 	bl	8004bbc <HAL_GPIO_WritePin>

	return dt;
 800373e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40020000 	.word	0x40020000
 800374c:	200002b4 	.word	0x200002b4

08003750 <NRF24_WriteReg>:
// -------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	460a      	mov	r2, r1
 800375a:	71fb      	strb	r3, [r7, #7]
 800375c:	4613      	mov	r3, r2
 800375e:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;//    
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	f043 0320 	orr.w	r3, r3, #32
 8003766:	b2db      	uxtb	r3, r3
 8003768:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 800376a:	2200      	movs	r2, #0
 800376c:	2110      	movs	r1, #16
 800376e:	480d      	ldr	r0, [pc, #52]	; (80037a4 <NRF24_WriteReg+0x54>)
 8003770:	f001 fa24 	bl	8004bbc <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2,&addr,1,1000);	//   
 8003774:	1df9      	adds	r1, r7, #7
 8003776:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800377a:	2201      	movs	r2, #1
 800377c:	480a      	ldr	r0, [pc, #40]	; (80037a8 <NRF24_WriteReg+0x58>)
 800377e:	f003 ff10 	bl	80075a2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&dt,1,1000);	//   
 8003782:	1db9      	adds	r1, r7, #6
 8003784:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003788:	2201      	movs	r2, #1
 800378a:	4807      	ldr	r0, [pc, #28]	; (80037a8 <NRF24_WriteReg+0x58>)
 800378c:	f003 ff09 	bl	80075a2 <HAL_SPI_Transmit>

	CS_OFF;
 8003790:	2201      	movs	r2, #1
 8003792:	2110      	movs	r1, #16
 8003794:	4803      	ldr	r0, [pc, #12]	; (80037a4 <NRF24_WriteReg+0x54>)
 8003796:	f001 fa11 	bl	8004bbc <HAL_GPIO_WritePin>
}
 800379a:	bf00      	nop
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40020000 	.word	0x40020000
 80037a8:	200002b4 	.word	0x200002b4

080037ac <NRF24_ToggleFeatures>:
// -------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {ACTIVATE};
 80037b2:	2350      	movs	r3, #80	; 0x50
 80037b4:	713b      	strb	r3, [r7, #4]

	CS_ON;
 80037b6:	2200      	movs	r2, #0
 80037b8:	2110      	movs	r1, #16
 80037ba:	480f      	ldr	r0, [pc, #60]	; (80037f8 <NRF24_ToggleFeatures+0x4c>)
 80037bc:	f001 f9fe 	bl	8004bbc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 80037c0:	1d39      	adds	r1, r7, #4
 80037c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037c6:	2201      	movs	r2, #1
 80037c8:	480c      	ldr	r0, [pc, #48]	; (80037fc <NRF24_ToggleFeatures+0x50>)
 80037ca:	f003 feea 	bl	80075a2 <HAL_SPI_Transmit>

	DelayMicro(1);
 80037ce:	2001      	movs	r0, #1
 80037d0:	f7ff fee2 	bl	8003598 <DelayMicro>

	dt[0] = 0x73;
 80037d4:	2373      	movs	r3, #115	; 0x73
 80037d6:	713b      	strb	r3, [r7, #4]
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 80037d8:	1d39      	adds	r1, r7, #4
 80037da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037de:	2201      	movs	r2, #1
 80037e0:	4806      	ldr	r0, [pc, #24]	; (80037fc <NRF24_ToggleFeatures+0x50>)
 80037e2:	f003 fede 	bl	80075a2 <HAL_SPI_Transmit>
	CS_OFF;
 80037e6:	2201      	movs	r2, #1
 80037e8:	2110      	movs	r1, #16
 80037ea:	4803      	ldr	r0, [pc, #12]	; (80037f8 <NRF24_ToggleFeatures+0x4c>)
 80037ec:	f001 f9e6 	bl	8004bbc <HAL_GPIO_WritePin>
}
 80037f0:	bf00      	nop
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40020000 	.word	0x40020000
 80037fc:	200002b4 	.word	0x200002b4

08003800 <NRF24_Write_Buf>:

	CS_OFF;
}
// -------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	6039      	str	r1, [r7, #0]
 800380a:	71fb      	strb	r3, [r7, #7]
 800380c:	4613      	mov	r3, r2
 800380e:	71bb      	strb	r3, [r7, #6]
	addr |= W_REGISTER;									//    
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	f043 0320 	orr.w	r3, r3, #32
 8003816:	b2db      	uxtb	r3, r3
 8003818:	71fb      	strb	r3, [r7, #7]

	CS_ON;
 800381a:	2200      	movs	r2, #0
 800381c:	2110      	movs	r1, #16
 800381e:	480f      	ldr	r0, [pc, #60]	; (800385c <NRF24_Write_Buf+0x5c>)
 8003820:	f001 f9cc 	bl	8004bbc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&addr,1,1000);				//   
 8003824:	1df9      	adds	r1, r7, #7
 8003826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800382a:	2201      	movs	r2, #1
 800382c:	480c      	ldr	r0, [pc, #48]	; (8003860 <NRF24_Write_Buf+0x60>)
 800382e:	f003 feb8 	bl	80075a2 <HAL_SPI_Transmit>

	DelayMicro(1);
 8003832:	2001      	movs	r0, #1
 8003834:	f7ff feb0 	bl	8003598 <DelayMicro>

	HAL_SPI_Transmit(&hspi2,pBuf,bytes,1000);			//   
 8003838:	79bb      	ldrb	r3, [r7, #6]
 800383a:	b29a      	uxth	r2, r3
 800383c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003840:	6839      	ldr	r1, [r7, #0]
 8003842:	4807      	ldr	r0, [pc, #28]	; (8003860 <NRF24_Write_Buf+0x60>)
 8003844:	f003 fead 	bl	80075a2 <HAL_SPI_Transmit>

	CS_OFF;
 8003848:	2201      	movs	r2, #1
 800384a:	2110      	movs	r1, #16
 800384c:	4803      	ldr	r0, [pc, #12]	; (800385c <NRF24_Write_Buf+0x5c>)
 800384e:	f001 f9b5 	bl	8004bbc <HAL_GPIO_WritePin>
}
 8003852:	bf00      	nop
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40020000 	.word	0x40020000
 8003860:	200002b4 	.word	0x200002b4

08003864 <NRF24_FlushRX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushRX(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_RX};
 800386a:	23e2      	movs	r3, #226	; 0xe2
 800386c:	713b      	strb	r3, [r7, #4]

	CS_ON;
 800386e:	2200      	movs	r2, #0
 8003870:	2110      	movs	r1, #16
 8003872:	480b      	ldr	r0, [pc, #44]	; (80038a0 <NRF24_FlushRX+0x3c>)
 8003874:	f001 f9a2 	bl	8004bbc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 8003878:	1d39      	adds	r1, r7, #4
 800387a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800387e:	2201      	movs	r2, #1
 8003880:	4808      	ldr	r0, [pc, #32]	; (80038a4 <NRF24_FlushRX+0x40>)
 8003882:	f003 fe8e 	bl	80075a2 <HAL_SPI_Transmit>
	DelayMicro(1);
 8003886:	2001      	movs	r0, #1
 8003888:	f7ff fe86 	bl	8003598 <DelayMicro>
	CS_OFF;
 800388c:	2201      	movs	r2, #1
 800388e:	2110      	movs	r1, #16
 8003890:	4803      	ldr	r0, [pc, #12]	; (80038a0 <NRF24_FlushRX+0x3c>)
 8003892:	f001 f993 	bl	8004bbc <HAL_GPIO_WritePin>
}
 8003896:	bf00      	nop
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40020000 	.word	0x40020000
 80038a4:	200002b4 	.word	0x200002b4

080038a8 <NRF24_FlushTX>:
// -------------------------------------------------------------------------------------
static void NRF24_FlushTX(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
	uint8_t dt[1] = {FLUSH_TX};
 80038ae:	23e1      	movs	r3, #225	; 0xe1
 80038b0:	713b      	strb	r3, [r7, #4]

	CS_ON;
 80038b2:	2200      	movs	r2, #0
 80038b4:	2110      	movs	r1, #16
 80038b6:	480b      	ldr	r0, [pc, #44]	; (80038e4 <NRF24_FlushTX+0x3c>)
 80038b8:	f001 f980 	bl	8004bbc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,dt,1,1000);
 80038bc:	1d39      	adds	r1, r7, #4
 80038be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038c2:	2201      	movs	r2, #1
 80038c4:	4808      	ldr	r0, [pc, #32]	; (80038e8 <NRF24_FlushTX+0x40>)
 80038c6:	f003 fe6c 	bl	80075a2 <HAL_SPI_Transmit>
	DelayMicro(1);
 80038ca:	2001      	movs	r0, #1
 80038cc:	f7ff fe64 	bl	8003598 <DelayMicro>
	CS_OFF;
 80038d0:	2201      	movs	r2, #1
 80038d2:	2110      	movs	r1, #16
 80038d4:	4803      	ldr	r0, [pc, #12]	; (80038e4 <NRF24_FlushTX+0x3c>)
 80038d6:	f001 f971 	bl	8004bbc <HAL_GPIO_WritePin>
}
 80038da:	bf00      	nop
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	40020000 	.word	0x40020000
 80038e8:	200002b4 	.word	0x200002b4

080038ec <NRF24L01_RX_Mode>:
// -------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
	uint8_t regval=0x00;
 80038f2:	2300      	movs	r3, #0
 80038f4:	71fb      	strb	r3, [r7, #7]
	regval = NRF24_ReadReg(CONFIG);
 80038f6:	2000      	movs	r0, #0
 80038f8:	f7ff fef6 	bl	80036e8 <NRF24_ReadReg>
 80038fc:	4603      	mov	r3, r0
 80038fe:	71fb      	strb	r3, [r7, #7]

	regval |= (1<<PWR_UP)|(1<<PRIM_RX);
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	f043 0303 	orr.w	r3, r3, #3
 8003906:	71fb      	strb	r3, [r7, #7]

	NRF24_WriteReg(CONFIG, regval);
 8003908:	79fb      	ldrb	r3, [r7, #7]
 800390a:	4619      	mov	r1, r3
 800390c:	2000      	movs	r0, #0
 800390e:	f7ff ff1f 	bl	8003750 <NRF24_WriteReg>
	CE_SET;
 8003912:	2201      	movs	r2, #1
 8003914:	2108      	movs	r1, #8
 8003916:	4807      	ldr	r0, [pc, #28]	; (8003934 <NRF24L01_RX_Mode+0x48>)
 8003918:	f001 f950 	bl	8004bbc <HAL_GPIO_WritePin>

	DelayMicro(150);
 800391c:	2096      	movs	r0, #150	; 0x96
 800391e:	f7ff fe3b 	bl	8003598 <DelayMicro>

	// Flush buffers
	NRF24_FlushRX();
 8003922:	f7ff ff9f 	bl	8003864 <NRF24_FlushRX>
	NRF24_FlushTX();
 8003926:	f7ff ffbf 	bl	80038a8 <NRF24_FlushTX>
}
 800392a:	bf00      	nop
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	40020000 	.word	0x40020000

08003938 <NRF24L01_TX_Mode>:
	//HAL_GPIO_TogglePin(GPIOC, LED_Pin);
	DelayMicro(1000);
}
// -------------------------------------------------------------------------------------
void NRF24L01_TX_Mode(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);
 800393c:	2203      	movs	r2, #3
 800393e:	4907      	ldr	r1, [pc, #28]	; (800395c <NRF24L01_TX_Mode+0x24>)
 8003940:	2010      	movs	r0, #16
 8003942:	f7ff ff5d 	bl	8003800 <NRF24_Write_Buf>
	CE_RESET;
 8003946:	2200      	movs	r2, #0
 8003948:	2108      	movs	r1, #8
 800394a:	4805      	ldr	r0, [pc, #20]	; (8003960 <NRF24L01_TX_Mode+0x28>)
 800394c:	f001 f936 	bl	8004bbc <HAL_GPIO_WritePin>

	// Flush buffers
	NRF24_FlushRX();
 8003950:	f7ff ff88 	bl	8003864 <NRF24_FlushRX>
	NRF24_FlushTX();
 8003954:	f7ff ffa8 	bl	80038a8 <NRF24_FlushTX>
}
 8003958:	bf00      	nop
 800395a:	bd80      	pop	{r7, pc}
 800395c:	20000004 	.word	0x20000004
 8003960:	40020000 	.word	0x40020000

08003964 <NRF24_Transmit>:
// -------------------------------------------------------------------------------------
void NRF24_Transmit(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	6039      	str	r1, [r7, #0]
 800396e:	71fb      	strb	r3, [r7, #7]
 8003970:	4613      	mov	r3, r2
 8003972:	71bb      	strb	r3, [r7, #6]
	CE_RESET;
 8003974:	2200      	movs	r2, #0
 8003976:	2108      	movs	r1, #8
 8003978:	4813      	ldr	r0, [pc, #76]	; (80039c8 <NRF24_Transmit+0x64>)
 800397a:	f001 f91f 	bl	8004bbc <HAL_GPIO_WritePin>
	CS_ON;
 800397e:	2200      	movs	r2, #0
 8003980:	2110      	movs	r1, #16
 8003982:	4811      	ldr	r0, [pc, #68]	; (80039c8 <NRF24_Transmit+0x64>)
 8003984:	f001 f91a 	bl	8004bbc <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2,&addr,1,1000);			// Send address in buss
 8003988:	1df9      	adds	r1, r7, #7
 800398a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800398e:	2201      	movs	r2, #1
 8003990:	480e      	ldr	r0, [pc, #56]	; (80039cc <NRF24_Transmit+0x68>)
 8003992:	f003 fe06 	bl	80075a2 <HAL_SPI_Transmit>
	DelayMicro(1);
 8003996:	2001      	movs	r0, #1
 8003998:	f7ff fdfe 	bl	8003598 <DelayMicro>
	HAL_SPI_Transmit(&hspi2,pBuf,bytes,1000);		// Send data in buss
 800399c:	79bb      	ldrb	r3, [r7, #6]
 800399e:	b29a      	uxth	r2, r3
 80039a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039a4:	6839      	ldr	r1, [r7, #0]
 80039a6:	4809      	ldr	r0, [pc, #36]	; (80039cc <NRF24_Transmit+0x68>)
 80039a8:	f003 fdfb 	bl	80075a2 <HAL_SPI_Transmit>

	CS_OFF;
 80039ac:	2201      	movs	r2, #1
 80039ae:	2110      	movs	r1, #16
 80039b0:	4805      	ldr	r0, [pc, #20]	; (80039c8 <NRF24_Transmit+0x64>)
 80039b2:	f001 f903 	bl	8004bbc <HAL_GPIO_WritePin>
	CE_SET;
 80039b6:	2201      	movs	r2, #1
 80039b8:	2108      	movs	r1, #8
 80039ba:	4803      	ldr	r0, [pc, #12]	; (80039c8 <NRF24_Transmit+0x64>)
 80039bc:	f001 f8fe 	bl	8004bbc <HAL_GPIO_WritePin>
}
 80039c0:	bf00      	nop
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	40020000 	.word	0x40020000
 80039cc:	200002b4 	.word	0x200002b4

080039d0 <NRF24L01_Send>:
// -------------------------------------------------------------------------------------
uint8_t NRF24L01_Send(uint8_t *pBuf)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
	uint8_t status=0x00, regval=0x00;
 80039d8:	2300      	movs	r3, #0
 80039da:	73fb      	strb	r3, [r7, #15]
 80039dc:	2300      	movs	r3, #0
 80039de:	73bb      	strb	r3, [r7, #14]

	NRF24L01_TX_Mode();
 80039e0:	f7ff ffaa 	bl	8003938 <NRF24L01_TX_Mode>
	regval = NRF24_ReadReg(CONFIG);
 80039e4:	2000      	movs	r0, #0
 80039e6:	f7ff fe7f 	bl	80036e8 <NRF24_ReadReg>
 80039ea:	4603      	mov	r3, r0
 80039ec:	73bb      	strb	r3, [r7, #14]
	//     ,   ,   PWR_UP   PRIM_RX
	regval |= (1<<PWR_UP);
 80039ee:	7bbb      	ldrb	r3, [r7, #14]
 80039f0:	f043 0302 	orr.w	r3, r3, #2
 80039f4:	73bb      	strb	r3, [r7, #14]
	regval &= ~(1<<PRIM_RX);
 80039f6:	7bbb      	ldrb	r3, [r7, #14]
 80039f8:	f023 0301 	bic.w	r3, r3, #1
 80039fc:	73bb      	strb	r3, [r7, #14]
	NRF24_WriteReg(CONFIG,regval);
 80039fe:	7bbb      	ldrb	r3, [r7, #14]
 8003a00:	4619      	mov	r1, r3
 8003a02:	2000      	movs	r0, #0
 8003a04:	f7ff fea4 	bl	8003750 <NRF24_WriteReg>
	DelayMicro(150); //  130 
 8003a08:	2096      	movs	r0, #150	; 0x96
 8003a0a:	f7ff fdc5 	bl	8003598 <DelayMicro>

	//   
	NRF24_Transmit(WR_TX_PLOAD, pBuf, TX_PLOAD_WIDTH);
 8003a0e:	221e      	movs	r2, #30
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	20a0      	movs	r0, #160	; 0xa0
 8003a14:	f7ff ffa6 	bl	8003964 <NRF24_Transmit>
	CE_SET;
 8003a18:	2201      	movs	r2, #1
 8003a1a:	2108      	movs	r1, #8
 8003a1c:	481c      	ldr	r0, [pc, #112]	; (8003a90 <NRF24L01_Send+0xc0>)
 8003a1e:	f001 f8cd 	bl	8004bbc <HAL_GPIO_WritePin>
	DelayMicro(15); //minimum 10us high pulse (Page 21)
 8003a22:	200f      	movs	r0, #15
 8003a24:	f7ff fdb8 	bl	8003598 <DelayMicro>
	CE_RESET;
 8003a28:	2200      	movs	r2, #0
 8003a2a:	2108      	movs	r1, #8
 8003a2c:	4818      	ldr	r0, [pc, #96]	; (8003a90 <NRF24L01_Send+0xc0>)
 8003a2e:	f001 f8c5 	bl	8004bbc <HAL_GPIO_WritePin>

	while((GPIO_PinState)IRQ == GPIO_PIN_SET) {}
 8003a32:	bf00      	nop
 8003a34:	2104      	movs	r1, #4
 8003a36:	4816      	ldr	r0, [pc, #88]	; (8003a90 <NRF24L01_Send+0xc0>)
 8003a38:	f001 f8a8 	bl	8004b8c <HAL_GPIO_ReadPin>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d0f8      	beq.n	8003a34 <NRF24L01_Send+0x64>
	status = NRF24_ReadReg(STATUSS);
 8003a42:	2007      	movs	r0, #7
 8003a44:	f7ff fe50 	bl	80036e8 <NRF24_ReadReg>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	73fb      	strb	r3, [r7, #15]
	if(status&TX_DS) //tx_ds == 0x20
 8003a4c:	7bfb      	ldrb	r3, [r7, #15]
 8003a4e:	f003 0320 	and.w	r3, r3, #32
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d004      	beq.n	8003a60 <NRF24L01_Send+0x90>
	{
		// LED_TGL;										 <<<<<<<<<<<< LED
	    NRF24_WriteReg(STATUSS, 0x20);
 8003a56:	2120      	movs	r1, #32
 8003a58:	2007      	movs	r0, #7
 8003a5a:	f7ff fe79 	bl	8003750 <NRF24_WriteReg>
 8003a5e:	e00a      	b.n	8003a76 <NRF24L01_Send+0xa6>
	}
	else if(status&MAX_RT)
 8003a60:	7bfb      	ldrb	r3, [r7, #15]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d005      	beq.n	8003a76 <NRF24L01_Send+0xa6>
	{
		NRF24_WriteReg(STATUSS, 0x10);
 8003a6a:	2110      	movs	r1, #16
 8003a6c:	2007      	movs	r0, #7
 8003a6e:	f7ff fe6f 	bl	8003750 <NRF24_WriteReg>
		NRF24_FlushTX();
 8003a72:	f7ff ff19 	bl	80038a8 <NRF24_FlushTX>
	}

	regval = NRF24_ReadReg(OBSERVE_TX);
 8003a76:	2008      	movs	r0, #8
 8003a78:	f7ff fe36 	bl	80036e8 <NRF24_ReadReg>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	73bb      	strb	r3, [r7, #14]

	//   
	NRF24L01_RX_Mode();
 8003a80:	f7ff ff34 	bl	80038ec <NRF24L01_RX_Mode>
//	}
//
//	regval = NRF24_ReadReg(OBSERVE_TX);
//	NRF24L01_RX_Mode();

	return regval;
 8003a84:	7bbb      	ldrb	r3, [r7, #14]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40020000 	.word	0x40020000

08003a94 <NRF24L01_Transmit>:
// -------------------------------------------------------------------------------------
void NRF24L01_Transmit(uint8_t *pipe_address, char *data[])				// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<,,   18 
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
	NRF24L01_Send(data);
 8003a9e:	6838      	ldr	r0, [r7, #0]
 8003aa0:	f7ff ff96 	bl	80039d0 <NRF24L01_Send>

//	char buf_uart_tx[70] = {0,};
//	sprintf(buf_uart_tx, "TX data: %s \n\r", data);
//
//	HAL_UART_Transmit(&huart1, buf_uart_tx, sizeof(buf_uart_tx), 1000);
}
 8003aa4:	bf00      	nop
 8003aa6:	3708      	adds	r7, #8
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}

08003aac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003aac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ae4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ab0:	480d      	ldr	r0, [pc, #52]	; (8003ae8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003ab2:	490e      	ldr	r1, [pc, #56]	; (8003aec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ab4:	4a0e      	ldr	r2, [pc, #56]	; (8003af0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003ab6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ab8:	e002      	b.n	8003ac0 <LoopCopyDataInit>

08003aba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003aba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003abc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003abe:	3304      	adds	r3, #4

08003ac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ac0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ac2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ac4:	d3f9      	bcc.n	8003aba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ac6:	4a0b      	ldr	r2, [pc, #44]	; (8003af4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003ac8:	4c0b      	ldr	r4, [pc, #44]	; (8003af8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003aca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003acc:	e001      	b.n	8003ad2 <LoopFillZerobss>

08003ace <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ace:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ad0:	3204      	adds	r2, #4

08003ad2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ad2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ad4:	d3fb      	bcc.n	8003ace <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003ad6:	f7ff fd4d 	bl	8003574 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ada:	f005 fb8b 	bl	80091f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ade:	f7fe ff1f 	bl	8002920 <main>
  bx  lr    
 8003ae2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003ae4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aec:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003af0:	0800b58c 	.word	0x0800b58c
  ldr r2, =_sbss
 8003af4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003af8:	200004fc 	.word	0x200004fc

08003afc <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003afc:	e7fe      	b.n	8003afc <DMA1_Stream0_IRQHandler>
	...

08003b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b04:	4b0e      	ldr	r3, [pc, #56]	; (8003b40 <HAL_Init+0x40>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a0d      	ldr	r2, [pc, #52]	; (8003b40 <HAL_Init+0x40>)
 8003b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b10:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <HAL_Init+0x40>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a0a      	ldr	r2, [pc, #40]	; (8003b40 <HAL_Init+0x40>)
 8003b16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b1c:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <HAL_Init+0x40>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a07      	ldr	r2, [pc, #28]	; (8003b40 <HAL_Init+0x40>)
 8003b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b28:	2003      	movs	r0, #3
 8003b2a:	f000 fe69 	bl	8004800 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b2e:	200f      	movs	r0, #15
 8003b30:	f000 f808 	bl	8003b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b34:	f7ff faa4 	bl	8003080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40023c00 	.word	0x40023c00

08003b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b4c:	4b12      	ldr	r3, [pc, #72]	; (8003b98 <HAL_InitTick+0x54>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <HAL_InitTick+0x58>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	4619      	mov	r1, r3
 8003b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 fe81 	bl	800486a <HAL_SYSTICK_Config>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e00e      	b.n	8003b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b0f      	cmp	r3, #15
 8003b76:	d80a      	bhi.n	8003b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b78:	2200      	movs	r2, #0
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b80:	f000 fe49 	bl	8004816 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b84:	4a06      	ldr	r2, [pc, #24]	; (8003ba0 <HAL_InitTick+0x5c>)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	e000      	b.n	8003b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	20000000 	.word	0x20000000
 8003b9c:	2000000c 	.word	0x2000000c
 8003ba0:	20000008 	.word	0x20000008

08003ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ba8:	4b06      	ldr	r3, [pc, #24]	; (8003bc4 <HAL_IncTick+0x20>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	461a      	mov	r2, r3
 8003bae:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <HAL_IncTick+0x24>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	4a04      	ldr	r2, [pc, #16]	; (8003bc8 <HAL_IncTick+0x24>)
 8003bb6:	6013      	str	r3, [r2, #0]
}
 8003bb8:	bf00      	nop
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	2000000c 	.word	0x2000000c
 8003bc8:	200003ac 	.word	0x200003ac

08003bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  return uwTick;
 8003bd0:	4b03      	ldr	r3, [pc, #12]	; (8003be0 <HAL_GetTick+0x14>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	200003ac 	.word	0x200003ac

08003be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bec:	f7ff ffee 	bl	8003bcc <HAL_GetTick>
 8003bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfc:	d005      	beq.n	8003c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bfe:	4b0a      	ldr	r3, [pc, #40]	; (8003c28 <HAL_Delay+0x44>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	461a      	mov	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	4413      	add	r3, r2
 8003c08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c0a:	bf00      	nop
 8003c0c:	f7ff ffde 	bl	8003bcc <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d8f7      	bhi.n	8003c0c <HAL_Delay+0x28>
  {
  }
}
 8003c1c:	bf00      	nop
 8003c1e:	bf00      	nop
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	2000000c 	.word	0x2000000c

08003c2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e033      	b.n	8003caa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d109      	bne.n	8003c5e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7ff fa40 	bl	80030d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	f003 0310 	and.w	r3, r3, #16
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d118      	bne.n	8003c9c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c72:	f023 0302 	bic.w	r3, r3, #2
 8003c76:	f043 0202 	orr.w	r2, r3, #2
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 fbe8 	bl	8004454 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	f023 0303 	bic.w	r3, r3, #3
 8003c92:	f043 0201 	orr.w	r2, r3, #1
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	641a      	str	r2, [r3, #64]	; 0x40
 8003c9a:	e001      	b.n	8003ca0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d101      	bne.n	8003cce <HAL_ADC_Start+0x1a>
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e097      	b.n	8003dfe <HAL_ADC_Start+0x14a>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d018      	beq.n	8003d16 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003cf4:	4b45      	ldr	r3, [pc, #276]	; (8003e0c <HAL_ADC_Start+0x158>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a45      	ldr	r2, [pc, #276]	; (8003e10 <HAL_ADC_Start+0x15c>)
 8003cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfe:	0c9a      	lsrs	r2, r3, #18
 8003d00:	4613      	mov	r3, r2
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	4413      	add	r3, r2
 8003d06:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003d08:	e002      	b.n	8003d10 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f9      	bne.n	8003d0a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d15f      	bne.n	8003de4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d28:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d2c:	f023 0301 	bic.w	r3, r3, #1
 8003d30:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d007      	beq.n	8003d56 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d62:	d106      	bne.n	8003d72 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d68:	f023 0206 	bic.w	r2, r3, #6
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	645a      	str	r2, [r3, #68]	; 0x44
 8003d70:	e002      	b.n	8003d78 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d80:	4b24      	ldr	r3, [pc, #144]	; (8003e14 <HAL_ADC_Start+0x160>)
 8003d82:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003d8c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f003 031f 	and.w	r3, r3, #31
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10f      	bne.n	8003dba <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d129      	bne.n	8003dfc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003db6:	609a      	str	r2, [r3, #8]
 8003db8:	e020      	b.n	8003dfc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a16      	ldr	r2, [pc, #88]	; (8003e18 <HAL_ADC_Start+0x164>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d11b      	bne.n	8003dfc <HAL_ADC_Start+0x148>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d114      	bne.n	8003dfc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003de0:	609a      	str	r2, [r3, #8]
 8003de2:	e00b      	b.n	8003dfc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	f043 0210 	orr.w	r2, r3, #16
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df4:	f043 0201 	orr.w	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3714      	adds	r7, #20
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	20000000 	.word	0x20000000
 8003e10:	431bde83 	.word	0x431bde83
 8003e14:	40012300 	.word	0x40012300
 8003e18:	40012000 	.word	0x40012000

08003e1c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d101      	bne.n	8003e32 <HAL_ADC_Stop+0x16>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e021      	b.n	8003e76 <HAL_ADC_Stop+0x5a>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0201 	bic.w	r2, r2, #1
 8003e48:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d109      	bne.n	8003e6c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	f043 0201 	orr.w	r2, r3, #1
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b084      	sub	sp, #16
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
 8003e8a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e9e:	d113      	bne.n	8003ec8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003eaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eae:	d10b      	bne.n	8003ec8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e063      	b.n	8003f90 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003ec8:	f7ff fe80 	bl	8003bcc <HAL_GetTick>
 8003ecc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ece:	e021      	b.n	8003f14 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed6:	d01d      	beq.n	8003f14 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d007      	beq.n	8003eee <HAL_ADC_PollForConversion+0x6c>
 8003ede:	f7ff fe75 	bl	8003bcc <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d212      	bcs.n	8003f14 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d00b      	beq.n	8003f14 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f00:	f043 0204 	orr.w	r2, r3, #4
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e03d      	b.n	8003f90 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d1d6      	bne.n	8003ed0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f06f 0212 	mvn.w	r2, #18
 8003f2a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f30:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d123      	bne.n	8003f8e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d11f      	bne.n	8003f8e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f54:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d006      	beq.n	8003f6a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d111      	bne.n	8003f8e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d105      	bne.n	8003f8e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	f043 0201 	orr.w	r2, r3, #1
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	f003 0320 	and.w	r3, r3, #32
 8003fc6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d049      	beq.n	8004062 <HAL_ADC_IRQHandler+0xca>
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d046      	beq.n	8004062 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd8:	f003 0310 	and.w	r3, r3, #16
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d105      	bne.n	8003fec <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d12b      	bne.n	8004052 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d127      	bne.n	8004052 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004008:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800400c:	2b00      	cmp	r3, #0
 800400e:	d006      	beq.n	800401e <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800401a:	2b00      	cmp	r3, #0
 800401c:	d119      	bne.n	8004052 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0220 	bic.w	r2, r2, #32
 800402c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d105      	bne.n	8004052 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	f043 0201 	orr.w	r2, r3, #1
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f8bd 	bl	80041d2 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f06f 0212 	mvn.w	r2, #18
 8004060:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004070:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d057      	beq.n	8004128 <HAL_ADC_IRQHandler+0x190>
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d054      	beq.n	8004128 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f003 0310 	and.w	r3, r3, #16
 8004086:	2b00      	cmp	r3, #0
 8004088:	d105      	bne.n	8004096 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d139      	bne.n	8004118 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040aa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d006      	beq.n	80040c0 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d12b      	bne.n	8004118 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d124      	bne.n	8004118 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d11d      	bne.n	8004118 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d119      	bne.n	8004118 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040f2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004108:	2b00      	cmp	r3, #0
 800410a:	d105      	bne.n	8004118 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	f043 0201 	orr.w	r2, r3, #1
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 fa97 	bl	800464c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f06f 020c 	mvn.w	r2, #12
 8004126:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004136:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d017      	beq.n	800416e <HAL_ADC_IRQHandler+0x1d6>
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d014      	beq.n	800416e <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b01      	cmp	r3, #1
 8004150:	d10d      	bne.n	800416e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f841 	bl	80041e6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0201 	mvn.w	r2, #1
 800416c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800417c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d015      	beq.n	80041b0 <HAL_ADC_IRQHandler+0x218>
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d012      	beq.n	80041b0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418e:	f043 0202 	orr.w	r2, r3, #2
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f06f 0220 	mvn.w	r2, #32
 800419e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f82a 	bl	80041fa <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f06f 0220 	mvn.w	r2, #32
 80041ae:	601a      	str	r2, [r3, #0]
  }
}
 80041b0:	bf00      	nop
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr

080041fa <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80041fa:	b480      	push	{r7}
 80041fc:	b083      	sub	sp, #12
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004202:	bf00      	nop
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
	...

08004210 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800421a:	2300      	movs	r3, #0
 800421c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004224:	2b01      	cmp	r3, #1
 8004226:	d101      	bne.n	800422c <HAL_ADC_ConfigChannel+0x1c>
 8004228:	2302      	movs	r3, #2
 800422a:	e105      	b.n	8004438 <HAL_ADC_ConfigChannel+0x228>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2b09      	cmp	r3, #9
 800423a:	d925      	bls.n	8004288 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68d9      	ldr	r1, [r3, #12]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	b29b      	uxth	r3, r3
 8004248:	461a      	mov	r2, r3
 800424a:	4613      	mov	r3, r2
 800424c:	005b      	lsls	r3, r3, #1
 800424e:	4413      	add	r3, r2
 8004250:	3b1e      	subs	r3, #30
 8004252:	2207      	movs	r2, #7
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43da      	mvns	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	400a      	ands	r2, r1
 8004260:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68d9      	ldr	r1, [r3, #12]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	689a      	ldr	r2, [r3, #8]
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	b29b      	uxth	r3, r3
 8004272:	4618      	mov	r0, r3
 8004274:	4603      	mov	r3, r0
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4403      	add	r3, r0
 800427a:	3b1e      	subs	r3, #30
 800427c:	409a      	lsls	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	60da      	str	r2, [r3, #12]
 8004286:	e022      	b.n	80042ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6919      	ldr	r1, [r3, #16]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	b29b      	uxth	r3, r3
 8004294:	461a      	mov	r2, r3
 8004296:	4613      	mov	r3, r2
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	4413      	add	r3, r2
 800429c:	2207      	movs	r2, #7
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43da      	mvns	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	400a      	ands	r2, r1
 80042aa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6919      	ldr	r1, [r3, #16]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	689a      	ldr	r2, [r3, #8]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	4618      	mov	r0, r3
 80042be:	4603      	mov	r3, r0
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	4403      	add	r3, r0
 80042c4:	409a      	lsls	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b06      	cmp	r3, #6
 80042d4:	d824      	bhi.n	8004320 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	4613      	mov	r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	4413      	add	r3, r2
 80042e6:	3b05      	subs	r3, #5
 80042e8:	221f      	movs	r2, #31
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43da      	mvns	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	400a      	ands	r2, r1
 80042f6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	b29b      	uxth	r3, r3
 8004304:	4618      	mov	r0, r3
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	4613      	mov	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	3b05      	subs	r3, #5
 8004312:	fa00 f203 	lsl.w	r2, r0, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	635a      	str	r2, [r3, #52]	; 0x34
 800431e:	e04c      	b.n	80043ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	2b0c      	cmp	r3, #12
 8004326:	d824      	bhi.n	8004372 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	4613      	mov	r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4413      	add	r3, r2
 8004338:	3b23      	subs	r3, #35	; 0x23
 800433a:	221f      	movs	r2, #31
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	43da      	mvns	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	400a      	ands	r2, r1
 8004348:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	b29b      	uxth	r3, r3
 8004356:	4618      	mov	r0, r3
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	4613      	mov	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	3b23      	subs	r3, #35	; 0x23
 8004364:	fa00 f203 	lsl.w	r2, r0, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	631a      	str	r2, [r3, #48]	; 0x30
 8004370:	e023      	b.n	80043ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	685a      	ldr	r2, [r3, #4]
 800437c:	4613      	mov	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	3b41      	subs	r3, #65	; 0x41
 8004384:	221f      	movs	r2, #31
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	43da      	mvns	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	400a      	ands	r2, r1
 8004392:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	b29b      	uxth	r3, r3
 80043a0:	4618      	mov	r0, r3
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	4613      	mov	r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	4413      	add	r3, r2
 80043ac:	3b41      	subs	r3, #65	; 0x41
 80043ae:	fa00 f203 	lsl.w	r2, r0, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043ba:	4b22      	ldr	r3, [pc, #136]	; (8004444 <HAL_ADC_ConfigChannel+0x234>)
 80043bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a21      	ldr	r2, [pc, #132]	; (8004448 <HAL_ADC_ConfigChannel+0x238>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d109      	bne.n	80043dc <HAL_ADC_ConfigChannel+0x1cc>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b12      	cmp	r3, #18
 80043ce:	d105      	bne.n	80043dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a19      	ldr	r2, [pc, #100]	; (8004448 <HAL_ADC_ConfigChannel+0x238>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d123      	bne.n	800442e <HAL_ADC_ConfigChannel+0x21e>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2b10      	cmp	r3, #16
 80043ec:	d003      	beq.n	80043f6 <HAL_ADC_ConfigChannel+0x1e6>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2b11      	cmp	r3, #17
 80043f4:	d11b      	bne.n	800442e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b10      	cmp	r3, #16
 8004408:	d111      	bne.n	800442e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800440a:	4b10      	ldr	r3, [pc, #64]	; (800444c <HAL_ADC_ConfigChannel+0x23c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a10      	ldr	r2, [pc, #64]	; (8004450 <HAL_ADC_ConfigChannel+0x240>)
 8004410:	fba2 2303 	umull	r2, r3, r2, r3
 8004414:	0c9a      	lsrs	r2, r3, #18
 8004416:	4613      	mov	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	4413      	add	r3, r2
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004420:	e002      	b.n	8004428 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	3b01      	subs	r3, #1
 8004426:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f9      	bne.n	8004422 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	40012300 	.word	0x40012300
 8004448:	40012000 	.word	0x40012000
 800444c:	20000000 	.word	0x20000000
 8004450:	431bde83 	.word	0x431bde83

08004454 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800445c:	4b79      	ldr	r3, [pc, #484]	; (8004644 <ADC_Init+0x1f0>)
 800445e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	431a      	orrs	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004488:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6859      	ldr	r1, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	021a      	lsls	r2, r3, #8
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	430a      	orrs	r2, r1
 800449c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80044ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	6859      	ldr	r1, [r3, #4]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6899      	ldr	r1, [r3, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68da      	ldr	r2, [r3, #12]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e6:	4a58      	ldr	r2, [pc, #352]	; (8004648 <ADC_Init+0x1f4>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d022      	beq.n	8004532 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689a      	ldr	r2, [r3, #8]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80044fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6899      	ldr	r1, [r3, #8]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800451c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6899      	ldr	r1, [r3, #8]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	609a      	str	r2, [r3, #8]
 8004530:	e00f      	b.n	8004552 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	689a      	ldr	r2, [r3, #8]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004540:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004550:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	689a      	ldr	r2, [r3, #8]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 0202 	bic.w	r2, r2, #2
 8004560:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6899      	ldr	r1, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	7e1b      	ldrb	r3, [r3, #24]
 800456c:	005a      	lsls	r2, r3, #1
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3020 	ldrb.w	r3, [r3, #32]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d01b      	beq.n	80045b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800458e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800459e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6859      	ldr	r1, [r3, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	3b01      	subs	r3, #1
 80045ac:	035a      	lsls	r2, r3, #13
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	605a      	str	r2, [r3, #4]
 80045b6:	e007      	b.n	80045c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80045d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	051a      	lsls	r2, r3, #20
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80045fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6899      	ldr	r1, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800460a:	025a      	lsls	r2, r3, #9
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004622:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6899      	ldr	r1, [r3, #8]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	029a      	lsls	r2, r3, #10
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	430a      	orrs	r2, r1
 8004636:	609a      	str	r2, [r3, #8]
}
 8004638:	bf00      	nop
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr
 8004644:	40012300 	.word	0x40012300
 8004648:	0f000001 	.word	0x0f000001

0800464c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004670:	4b0c      	ldr	r3, [pc, #48]	; (80046a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800467c:	4013      	ands	r3, r2
 800467e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800468c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004692:	4a04      	ldr	r2, [pc, #16]	; (80046a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	60d3      	str	r3, [r2, #12]
}
 8004698:	bf00      	nop
 800469a:	3714      	adds	r7, #20
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	e000ed00 	.word	0xe000ed00

080046a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046ac:	4b04      	ldr	r3, [pc, #16]	; (80046c0 <__NVIC_GetPriorityGrouping+0x18>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	0a1b      	lsrs	r3, r3, #8
 80046b2:	f003 0307 	and.w	r3, r3, #7
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	e000ed00 	.word	0xe000ed00

080046c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	db0b      	blt.n	80046ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	f003 021f 	and.w	r2, r3, #31
 80046dc:	4907      	ldr	r1, [pc, #28]	; (80046fc <__NVIC_EnableIRQ+0x38>)
 80046de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e2:	095b      	lsrs	r3, r3, #5
 80046e4:	2001      	movs	r0, #1
 80046e6:	fa00 f202 	lsl.w	r2, r0, r2
 80046ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	e000e100 	.word	0xe000e100

08004700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	4603      	mov	r3, r0
 8004708:	6039      	str	r1, [r7, #0]
 800470a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800470c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004710:	2b00      	cmp	r3, #0
 8004712:	db0a      	blt.n	800472a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	b2da      	uxtb	r2, r3
 8004718:	490c      	ldr	r1, [pc, #48]	; (800474c <__NVIC_SetPriority+0x4c>)
 800471a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800471e:	0112      	lsls	r2, r2, #4
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	440b      	add	r3, r1
 8004724:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004728:	e00a      	b.n	8004740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	b2da      	uxtb	r2, r3
 800472e:	4908      	ldr	r1, [pc, #32]	; (8004750 <__NVIC_SetPriority+0x50>)
 8004730:	79fb      	ldrb	r3, [r7, #7]
 8004732:	f003 030f 	and.w	r3, r3, #15
 8004736:	3b04      	subs	r3, #4
 8004738:	0112      	lsls	r2, r2, #4
 800473a:	b2d2      	uxtb	r2, r2
 800473c:	440b      	add	r3, r1
 800473e:	761a      	strb	r2, [r3, #24]
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	e000e100 	.word	0xe000e100
 8004750:	e000ed00 	.word	0xe000ed00

08004754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004754:	b480      	push	{r7}
 8004756:	b089      	sub	sp, #36	; 0x24
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	f1c3 0307 	rsb	r3, r3, #7
 800476e:	2b04      	cmp	r3, #4
 8004770:	bf28      	it	cs
 8004772:	2304      	movcs	r3, #4
 8004774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	3304      	adds	r3, #4
 800477a:	2b06      	cmp	r3, #6
 800477c:	d902      	bls.n	8004784 <NVIC_EncodePriority+0x30>
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	3b03      	subs	r3, #3
 8004782:	e000      	b.n	8004786 <NVIC_EncodePriority+0x32>
 8004784:	2300      	movs	r3, #0
 8004786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004788:	f04f 32ff 	mov.w	r2, #4294967295
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	fa02 f303 	lsl.w	r3, r2, r3
 8004792:	43da      	mvns	r2, r3
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	401a      	ands	r2, r3
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800479c:	f04f 31ff 	mov.w	r1, #4294967295
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	fa01 f303 	lsl.w	r3, r1, r3
 80047a6:	43d9      	mvns	r1, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047ac:	4313      	orrs	r3, r2
         );
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3724      	adds	r7, #36	; 0x24
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
	...

080047bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	3b01      	subs	r3, #1
 80047c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047cc:	d301      	bcc.n	80047d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047ce:	2301      	movs	r3, #1
 80047d0:	e00f      	b.n	80047f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047d2:	4a0a      	ldr	r2, [pc, #40]	; (80047fc <SysTick_Config+0x40>)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	3b01      	subs	r3, #1
 80047d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047da:	210f      	movs	r1, #15
 80047dc:	f04f 30ff 	mov.w	r0, #4294967295
 80047e0:	f7ff ff8e 	bl	8004700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047e4:	4b05      	ldr	r3, [pc, #20]	; (80047fc <SysTick_Config+0x40>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047ea:	4b04      	ldr	r3, [pc, #16]	; (80047fc <SysTick_Config+0x40>)
 80047ec:	2207      	movs	r2, #7
 80047ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3708      	adds	r7, #8
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	e000e010 	.word	0xe000e010

08004800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff ff29 	bl	8004660 <__NVIC_SetPriorityGrouping>
}
 800480e:	bf00      	nop
 8004810:	3708      	adds	r7, #8
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004816:	b580      	push	{r7, lr}
 8004818:	b086      	sub	sp, #24
 800481a:	af00      	add	r7, sp, #0
 800481c:	4603      	mov	r3, r0
 800481e:	60b9      	str	r1, [r7, #8]
 8004820:	607a      	str	r2, [r7, #4]
 8004822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004824:	2300      	movs	r3, #0
 8004826:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004828:	f7ff ff3e 	bl	80046a8 <__NVIC_GetPriorityGrouping>
 800482c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	68b9      	ldr	r1, [r7, #8]
 8004832:	6978      	ldr	r0, [r7, #20]
 8004834:	f7ff ff8e 	bl	8004754 <NVIC_EncodePriority>
 8004838:	4602      	mov	r2, r0
 800483a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800483e:	4611      	mov	r1, r2
 8004840:	4618      	mov	r0, r3
 8004842:	f7ff ff5d 	bl	8004700 <__NVIC_SetPriority>
}
 8004846:	bf00      	nop
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b082      	sub	sp, #8
 8004852:	af00      	add	r7, sp, #0
 8004854:	4603      	mov	r3, r0
 8004856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485c:	4618      	mov	r0, r3
 800485e:	f7ff ff31 	bl	80046c4 <__NVIC_EnableIRQ>
}
 8004862:	bf00      	nop
 8004864:	3708      	adds	r7, #8
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b082      	sub	sp, #8
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7ff ffa2 	bl	80047bc <SysTick_Config>
 8004878:	4603      	mov	r3, r0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3708      	adds	r7, #8
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
	...

08004884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004884:	b480      	push	{r7}
 8004886:	b089      	sub	sp, #36	; 0x24
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004892:	2300      	movs	r3, #0
 8004894:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004896:	2300      	movs	r3, #0
 8004898:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
 800489e:	e159      	b.n	8004b54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048a0:	2201      	movs	r2, #1
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	fa02 f303 	lsl.w	r3, r2, r3
 80048a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	4013      	ands	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048b4:	693a      	ldr	r2, [r7, #16]
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	f040 8148 	bne.w	8004b4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d005      	beq.n	80048d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d130      	bne.n	8004938 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	2203      	movs	r2, #3
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	43db      	mvns	r3, r3
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	4013      	ands	r3, r2
 80048ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68da      	ldr	r2, [r3, #12]
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	005b      	lsls	r3, r3, #1
 80048f6:	fa02 f303 	lsl.w	r3, r2, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800490c:	2201      	movs	r2, #1
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	43db      	mvns	r3, r3
 8004916:	69ba      	ldr	r2, [r7, #24]
 8004918:	4013      	ands	r3, r2
 800491a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	091b      	lsrs	r3, r3, #4
 8004922:	f003 0201 	and.w	r2, r3, #1
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	fa02 f303 	lsl.w	r3, r2, r3
 800492c:	69ba      	ldr	r2, [r7, #24]
 800492e:	4313      	orrs	r3, r2
 8004930:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f003 0303 	and.w	r3, r3, #3
 8004940:	2b03      	cmp	r3, #3
 8004942:	d017      	beq.n	8004974 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	2203      	movs	r2, #3
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	43db      	mvns	r3, r3
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	4013      	ands	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	69ba      	ldr	r2, [r7, #24]
 800496a:	4313      	orrs	r3, r2
 800496c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f003 0303 	and.w	r3, r3, #3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d123      	bne.n	80049c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	08da      	lsrs	r2, r3, #3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3208      	adds	r2, #8
 8004988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800498c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	220f      	movs	r2, #15
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	43db      	mvns	r3, r3
 800499e:	69ba      	ldr	r2, [r7, #24]
 80049a0:	4013      	ands	r3, r2
 80049a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	691a      	ldr	r2, [r3, #16]
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	fa02 f303 	lsl.w	r3, r2, r3
 80049b4:	69ba      	ldr	r2, [r7, #24]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	08da      	lsrs	r2, r3, #3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	3208      	adds	r2, #8
 80049c2:	69b9      	ldr	r1, [r7, #24]
 80049c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	005b      	lsls	r3, r3, #1
 80049d2:	2203      	movs	r2, #3
 80049d4:	fa02 f303 	lsl.w	r3, r2, r3
 80049d8:	43db      	mvns	r3, r3
 80049da:	69ba      	ldr	r2, [r7, #24]
 80049dc:	4013      	ands	r3, r2
 80049de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f003 0203 	and.w	r2, r3, #3
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	fa02 f303 	lsl.w	r3, r2, r3
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 80a2 	beq.w	8004b4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	60fb      	str	r3, [r7, #12]
 8004a0e:	4b57      	ldr	r3, [pc, #348]	; (8004b6c <HAL_GPIO_Init+0x2e8>)
 8004a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a12:	4a56      	ldr	r2, [pc, #344]	; (8004b6c <HAL_GPIO_Init+0x2e8>)
 8004a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a18:	6453      	str	r3, [r2, #68]	; 0x44
 8004a1a:	4b54      	ldr	r3, [pc, #336]	; (8004b6c <HAL_GPIO_Init+0x2e8>)
 8004a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a22:	60fb      	str	r3, [r7, #12]
 8004a24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a26:	4a52      	ldr	r2, [pc, #328]	; (8004b70 <HAL_GPIO_Init+0x2ec>)
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	089b      	lsrs	r3, r3, #2
 8004a2c:	3302      	adds	r3, #2
 8004a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	220f      	movs	r2, #15
 8004a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a42:	43db      	mvns	r3, r3
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	4013      	ands	r3, r2
 8004a48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a49      	ldr	r2, [pc, #292]	; (8004b74 <HAL_GPIO_Init+0x2f0>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d019      	beq.n	8004a86 <HAL_GPIO_Init+0x202>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a48      	ldr	r2, [pc, #288]	; (8004b78 <HAL_GPIO_Init+0x2f4>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d013      	beq.n	8004a82 <HAL_GPIO_Init+0x1fe>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a47      	ldr	r2, [pc, #284]	; (8004b7c <HAL_GPIO_Init+0x2f8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d00d      	beq.n	8004a7e <HAL_GPIO_Init+0x1fa>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a46      	ldr	r2, [pc, #280]	; (8004b80 <HAL_GPIO_Init+0x2fc>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d007      	beq.n	8004a7a <HAL_GPIO_Init+0x1f6>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a45      	ldr	r2, [pc, #276]	; (8004b84 <HAL_GPIO_Init+0x300>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d101      	bne.n	8004a76 <HAL_GPIO_Init+0x1f2>
 8004a72:	2304      	movs	r3, #4
 8004a74:	e008      	b.n	8004a88 <HAL_GPIO_Init+0x204>
 8004a76:	2307      	movs	r3, #7
 8004a78:	e006      	b.n	8004a88 <HAL_GPIO_Init+0x204>
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e004      	b.n	8004a88 <HAL_GPIO_Init+0x204>
 8004a7e:	2302      	movs	r3, #2
 8004a80:	e002      	b.n	8004a88 <HAL_GPIO_Init+0x204>
 8004a82:	2301      	movs	r3, #1
 8004a84:	e000      	b.n	8004a88 <HAL_GPIO_Init+0x204>
 8004a86:	2300      	movs	r3, #0
 8004a88:	69fa      	ldr	r2, [r7, #28]
 8004a8a:	f002 0203 	and.w	r2, r2, #3
 8004a8e:	0092      	lsls	r2, r2, #2
 8004a90:	4093      	lsls	r3, r2
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a98:	4935      	ldr	r1, [pc, #212]	; (8004b70 <HAL_GPIO_Init+0x2ec>)
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	089b      	lsrs	r3, r3, #2
 8004a9e:	3302      	adds	r3, #2
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004aa6:	4b38      	ldr	r3, [pc, #224]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004ac2:	69ba      	ldr	r2, [r7, #24]
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004aca:	4a2f      	ldr	r2, [pc, #188]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ad0:	4b2d      	ldr	r3, [pc, #180]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	69ba      	ldr	r2, [r7, #24]
 8004adc:	4013      	ands	r3, r2
 8004ade:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d003      	beq.n	8004af4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004af4:	4a24      	ldr	r2, [pc, #144]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004afa:	4b23      	ldr	r3, [pc, #140]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	43db      	mvns	r3, r3
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	4013      	ands	r3, r2
 8004b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b1e:	4a1a      	ldr	r2, [pc, #104]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b24:	4b18      	ldr	r3, [pc, #96]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	43db      	mvns	r3, r3
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	4013      	ands	r3, r2
 8004b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d003      	beq.n	8004b48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b48:	4a0f      	ldr	r2, [pc, #60]	; (8004b88 <HAL_GPIO_Init+0x304>)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	3301      	adds	r3, #1
 8004b52:	61fb      	str	r3, [r7, #28]
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	2b0f      	cmp	r3, #15
 8004b58:	f67f aea2 	bls.w	80048a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b5c:	bf00      	nop
 8004b5e:	bf00      	nop
 8004b60:	3724      	adds	r7, #36	; 0x24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	40013800 	.word	0x40013800
 8004b74:	40020000 	.word	0x40020000
 8004b78:	40020400 	.word	0x40020400
 8004b7c:	40020800 	.word	0x40020800
 8004b80:	40020c00 	.word	0x40020c00
 8004b84:	40021000 	.word	0x40021000
 8004b88:	40013c00 	.word	0x40013c00

08004b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	460b      	mov	r3, r1
 8004b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	887b      	ldrh	r3, [r7, #2]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d002      	beq.n	8004baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	73fb      	strb	r3, [r7, #15]
 8004ba8:	e001      	b.n	8004bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004baa:	2300      	movs	r3, #0
 8004bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	807b      	strh	r3, [r7, #2]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bcc:	787b      	ldrb	r3, [r7, #1]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bd2:	887a      	ldrh	r2, [r7, #2]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004bd8:	e003      	b.n	8004be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004bda:	887b      	ldrh	r3, [r7, #2]
 8004bdc:	041a      	lsls	r2, r3, #16
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	619a      	str	r2, [r3, #24]
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b085      	sub	sp, #20
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004c00:	887a      	ldrh	r2, [r7, #2]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	4013      	ands	r3, r2
 8004c06:	041a      	lsls	r2, r3, #16
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	43d9      	mvns	r1, r3
 8004c0c:	887b      	ldrh	r3, [r7, #2]
 8004c0e:	400b      	ands	r3, r1
 8004c10:	431a      	orrs	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	619a      	str	r2, [r3, #24]
}
 8004c16:	bf00      	nop
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
	...

08004c24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004c2e:	4b08      	ldr	r3, [pc, #32]	; (8004c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c30:	695a      	ldr	r2, [r3, #20]
 8004c32:	88fb      	ldrh	r3, [r7, #6]
 8004c34:	4013      	ands	r3, r2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d006      	beq.n	8004c48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c3a:	4a05      	ldr	r2, [pc, #20]	; (8004c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c3c:	88fb      	ldrh	r3, [r7, #6]
 8004c3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c40:	88fb      	ldrh	r3, [r7, #6]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f000 f806 	bl	8004c54 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c48:	bf00      	nop
 8004c4a:	3708      	adds	r7, #8
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40013c00 	.word	0x40013c00

08004c54 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b083      	sub	sp, #12
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004c5e:	bf00      	nop
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
	...

08004c6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e12b      	b.n	8004ed6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d106      	bne.n	8004c98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7fe fa68 	bl	8003168 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2224      	movs	r2, #36	; 0x24
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0201 	bic.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cbe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004cd0:	f001 fede 	bl	8006a90 <HAL_RCC_GetPCLK1Freq>
 8004cd4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	4a81      	ldr	r2, [pc, #516]	; (8004ee0 <HAL_I2C_Init+0x274>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d807      	bhi.n	8004cf0 <HAL_I2C_Init+0x84>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4a80      	ldr	r2, [pc, #512]	; (8004ee4 <HAL_I2C_Init+0x278>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	bf94      	ite	ls
 8004ce8:	2301      	movls	r3, #1
 8004cea:	2300      	movhi	r3, #0
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	e006      	b.n	8004cfe <HAL_I2C_Init+0x92>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4a7d      	ldr	r2, [pc, #500]	; (8004ee8 <HAL_I2C_Init+0x27c>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	bf94      	ite	ls
 8004cf8:	2301      	movls	r3, #1
 8004cfa:	2300      	movhi	r3, #0
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e0e7      	b.n	8004ed6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4a78      	ldr	r2, [pc, #480]	; (8004eec <HAL_I2C_Init+0x280>)
 8004d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0e:	0c9b      	lsrs	r3, r3, #18
 8004d10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	4a6a      	ldr	r2, [pc, #424]	; (8004ee0 <HAL_I2C_Init+0x274>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d802      	bhi.n	8004d40 <HAL_I2C_Init+0xd4>
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	3301      	adds	r3, #1
 8004d3e:	e009      	b.n	8004d54 <HAL_I2C_Init+0xe8>
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004d46:	fb02 f303 	mul.w	r3, r2, r3
 8004d4a:	4a69      	ldr	r2, [pc, #420]	; (8004ef0 <HAL_I2C_Init+0x284>)
 8004d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d50:	099b      	lsrs	r3, r3, #6
 8004d52:	3301      	adds	r3, #1
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	6812      	ldr	r2, [r2, #0]
 8004d58:	430b      	orrs	r3, r1
 8004d5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004d66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	495c      	ldr	r1, [pc, #368]	; (8004ee0 <HAL_I2C_Init+0x274>)
 8004d70:	428b      	cmp	r3, r1
 8004d72:	d819      	bhi.n	8004da8 <HAL_I2C_Init+0x13c>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	1e59      	subs	r1, r3, #1
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	005b      	lsls	r3, r3, #1
 8004d7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d82:	1c59      	adds	r1, r3, #1
 8004d84:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004d88:	400b      	ands	r3, r1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00a      	beq.n	8004da4 <HAL_I2C_Init+0x138>
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	1e59      	subs	r1, r3, #1
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	005b      	lsls	r3, r3, #1
 8004d98:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004da2:	e051      	b.n	8004e48 <HAL_I2C_Init+0x1dc>
 8004da4:	2304      	movs	r3, #4
 8004da6:	e04f      	b.n	8004e48 <HAL_I2C_Init+0x1dc>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d111      	bne.n	8004dd4 <HAL_I2C_Init+0x168>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	1e58      	subs	r0, r3, #1
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6859      	ldr	r1, [r3, #4]
 8004db8:	460b      	mov	r3, r1
 8004dba:	005b      	lsls	r3, r3, #1
 8004dbc:	440b      	add	r3, r1
 8004dbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	bf0c      	ite	eq
 8004dcc:	2301      	moveq	r3, #1
 8004dce:	2300      	movne	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	e012      	b.n	8004dfa <HAL_I2C_Init+0x18e>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	1e58      	subs	r0, r3, #1
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6859      	ldr	r1, [r3, #4]
 8004ddc:	460b      	mov	r3, r1
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	440b      	add	r3, r1
 8004de2:	0099      	lsls	r1, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dea:	3301      	adds	r3, #1
 8004dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bf0c      	ite	eq
 8004df4:	2301      	moveq	r3, #1
 8004df6:	2300      	movne	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <HAL_I2C_Init+0x196>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e022      	b.n	8004e48 <HAL_I2C_Init+0x1dc>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10e      	bne.n	8004e28 <HAL_I2C_Init+0x1bc>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	1e58      	subs	r0, r3, #1
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6859      	ldr	r1, [r3, #4]
 8004e12:	460b      	mov	r3, r1
 8004e14:	005b      	lsls	r3, r3, #1
 8004e16:	440b      	add	r3, r1
 8004e18:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e26:	e00f      	b.n	8004e48 <HAL_I2C_Init+0x1dc>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	1e58      	subs	r0, r3, #1
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6859      	ldr	r1, [r3, #4]
 8004e30:	460b      	mov	r3, r1
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	440b      	add	r3, r1
 8004e36:	0099      	lsls	r1, r3, #2
 8004e38:	440b      	add	r3, r1
 8004e3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e3e:	3301      	adds	r3, #1
 8004e40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e48:	6879      	ldr	r1, [r7, #4]
 8004e4a:	6809      	ldr	r1, [r1, #0]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	69da      	ldr	r2, [r3, #28]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	431a      	orrs	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	6911      	ldr	r1, [r2, #16]
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	68d2      	ldr	r2, [r2, #12]
 8004e82:	4311      	orrs	r1, r2
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6812      	ldr	r2, [r2, #0]
 8004e88:	430b      	orrs	r3, r1
 8004e8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695a      	ldr	r2, [r3, #20]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	431a      	orrs	r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0201 	orr.w	r2, r2, #1
 8004eb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	000186a0 	.word	0x000186a0
 8004ee4:	001e847f 	.word	0x001e847f
 8004ee8:	003d08ff 	.word	0x003d08ff
 8004eec:	431bde83 	.word	0x431bde83
 8004ef0:	10624dd3 	.word	0x10624dd3

08004ef4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b088      	sub	sp, #32
 8004ef8:	af02      	add	r7, sp, #8
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	607a      	str	r2, [r7, #4]
 8004efe:	461a      	mov	r2, r3
 8004f00:	460b      	mov	r3, r1
 8004f02:	817b      	strh	r3, [r7, #10]
 8004f04:	4613      	mov	r3, r2
 8004f06:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f08:	f7fe fe60 	bl	8003bcc <HAL_GetTick>
 8004f0c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b20      	cmp	r3, #32
 8004f18:	f040 80e0 	bne.w	80050dc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	2319      	movs	r3, #25
 8004f22:	2201      	movs	r2, #1
 8004f24:	4970      	ldr	r1, [pc, #448]	; (80050e8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 ff66 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004f32:	2302      	movs	r3, #2
 8004f34:	e0d3      	b.n	80050de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <HAL_I2C_Master_Transmit+0x50>
 8004f40:	2302      	movs	r3, #2
 8004f42:	e0cc      	b.n	80050de <HAL_I2C_Master_Transmit+0x1ea>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d007      	beq.n	8004f6a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f042 0201 	orr.w	r2, r2, #1
 8004f68:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f78:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2221      	movs	r2, #33	; 0x21
 8004f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2210      	movs	r2, #16
 8004f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	893a      	ldrh	r2, [r7, #8]
 8004f9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	4a50      	ldr	r2, [pc, #320]	; (80050ec <HAL_I2C_Master_Transmit+0x1f8>)
 8004faa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004fac:	8979      	ldrh	r1, [r7, #10]
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	6a3a      	ldr	r2, [r7, #32]
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f000 fce8 	bl	8005988 <I2C_MasterRequestWrite>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d001      	beq.n	8004fc2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e08d      	b.n	80050de <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	613b      	str	r3, [r7, #16]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	613b      	str	r3, [r7, #16]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	613b      	str	r3, [r7, #16]
 8004fd6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004fd8:	e066      	b.n	80050a8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	6a39      	ldr	r1, [r7, #32]
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 ffe0 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00d      	beq.n	8005006 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d107      	bne.n	8005002 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005000:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e06b      	b.n	80050de <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500a:	781a      	ldrb	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005016:	1c5a      	adds	r2, r3, #1
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005020:	b29b      	uxth	r3, r3
 8005022:	3b01      	subs	r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800502e:	3b01      	subs	r3, #1
 8005030:	b29a      	uxth	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695b      	ldr	r3, [r3, #20]
 800503c:	f003 0304 	and.w	r3, r3, #4
 8005040:	2b04      	cmp	r3, #4
 8005042:	d11b      	bne.n	800507c <HAL_I2C_Master_Transmit+0x188>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005048:	2b00      	cmp	r3, #0
 800504a:	d017      	beq.n	800507c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	781a      	ldrb	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29a      	uxth	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005074:	3b01      	subs	r3, #1
 8005076:	b29a      	uxth	r2, r3
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	6a39      	ldr	r1, [r7, #32]
 8005080:	68f8      	ldr	r0, [r7, #12]
 8005082:	f000 ffd0 	bl	8006026 <I2C_WaitOnBTFFlagUntilTimeout>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00d      	beq.n	80050a8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005090:	2b04      	cmp	r3, #4
 8005092:	d107      	bne.n	80050a4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050a2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e01a      	b.n	80050de <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d194      	bne.n	8004fda <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80050d8:	2300      	movs	r3, #0
 80050da:	e000      	b.n	80050de <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80050dc:	2302      	movs	r3, #2
  }
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	00100002 	.word	0x00100002
 80050ec:	ffff0000 	.word	0xffff0000

080050f0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b08c      	sub	sp, #48	; 0x30
 80050f4:	af02      	add	r7, sp, #8
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	607a      	str	r2, [r7, #4]
 80050fa:	461a      	mov	r2, r3
 80050fc:	460b      	mov	r3, r1
 80050fe:	817b      	strh	r3, [r7, #10]
 8005100:	4613      	mov	r3, r2
 8005102:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005104:	f7fe fd62 	bl	8003bcc <HAL_GetTick>
 8005108:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b20      	cmp	r3, #32
 8005114:	f040 820b 	bne.w	800552e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511a:	9300      	str	r3, [sp, #0]
 800511c:	2319      	movs	r3, #25
 800511e:	2201      	movs	r2, #1
 8005120:	497c      	ldr	r1, [pc, #496]	; (8005314 <HAL_I2C_Master_Receive+0x224>)
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 fe68 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800512e:	2302      	movs	r3, #2
 8005130:	e1fe      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005138:	2b01      	cmp	r3, #1
 800513a:	d101      	bne.n	8005140 <HAL_I2C_Master_Receive+0x50>
 800513c:	2302      	movs	r3, #2
 800513e:	e1f7      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b01      	cmp	r3, #1
 8005154:	d007      	beq.n	8005166 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 0201 	orr.w	r2, r2, #1
 8005164:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005174:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2222      	movs	r2, #34	; 0x22
 800517a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2210      	movs	r2, #16
 8005182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	893a      	ldrh	r2, [r7, #8]
 8005196:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	4a5c      	ldr	r2, [pc, #368]	; (8005318 <HAL_I2C_Master_Receive+0x228>)
 80051a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80051a8:	8979      	ldrh	r1, [r7, #10]
 80051aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f000 fc6c 	bl	8005a8c <I2C_MasterRequestRead>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e1b8      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d113      	bne.n	80051ee <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051c6:	2300      	movs	r3, #0
 80051c8:	623b      	str	r3, [r7, #32]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	623b      	str	r3, [r7, #32]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	623b      	str	r3, [r7, #32]
 80051da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ea:	601a      	str	r2, [r3, #0]
 80051ec:	e18c      	b.n	8005508 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d11b      	bne.n	800522e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005204:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005206:	2300      	movs	r3, #0
 8005208:	61fb      	str	r3, [r7, #28]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	61fb      	str	r3, [r7, #28]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	61fb      	str	r3, [r7, #28]
 800521a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	e16c      	b.n	8005508 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005232:	2b02      	cmp	r3, #2
 8005234:	d11b      	bne.n	800526e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005244:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005254:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005256:	2300      	movs	r3, #0
 8005258:	61bb      	str	r3, [r7, #24]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695b      	ldr	r3, [r3, #20]
 8005260:	61bb      	str	r3, [r7, #24]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	61bb      	str	r3, [r7, #24]
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	e14c      	b.n	8005508 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800527c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800527e:	2300      	movs	r3, #0
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	617b      	str	r3, [r7, #20]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	617b      	str	r3, [r7, #20]
 8005292:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005294:	e138      	b.n	8005508 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800529a:	2b03      	cmp	r3, #3
 800529c:	f200 80f1 	bhi.w	8005482 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d123      	bne.n	80052f0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f000 fefb 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d001      	beq.n	80052bc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e139      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691a      	ldr	r2, [r3, #16]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c6:	b2d2      	uxtb	r2, r2
 80052c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ce:	1c5a      	adds	r2, r3, #1
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	3b01      	subs	r3, #1
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052ee:	e10b      	b.n	8005508 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d14e      	bne.n	8005396 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fe:	2200      	movs	r2, #0
 8005300:	4906      	ldr	r1, [pc, #24]	; (800531c <HAL_I2C_Master_Receive+0x22c>)
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fd78 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d008      	beq.n	8005320 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e10e      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
 8005312:	bf00      	nop
 8005314:	00100002 	.word	0x00100002
 8005318:	ffff0000 	.word	0xffff0000
 800531c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800532e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533a:	b2d2      	uxtb	r2, r2
 800533c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005342:	1c5a      	adds	r2, r3, #1
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800534c:	3b01      	subs	r3, #1
 800534e:	b29a      	uxth	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005358:	b29b      	uxth	r3, r3
 800535a:	3b01      	subs	r3, #1
 800535c:	b29a      	uxth	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	691a      	ldr	r2, [r3, #16]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800537e:	3b01      	subs	r3, #1
 8005380:	b29a      	uxth	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800538a:	b29b      	uxth	r3, r3
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005394:	e0b8      	b.n	8005508 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005398:	9300      	str	r3, [sp, #0]
 800539a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539c:	2200      	movs	r2, #0
 800539e:	4966      	ldr	r1, [pc, #408]	; (8005538 <HAL_I2C_Master_Receive+0x448>)
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 fd29 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e0bf      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691a      	ldr	r2, [r3, #16]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ca:	b2d2      	uxtb	r2, r2
 80053cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d2:	1c5a      	adds	r2, r3, #1
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053dc:	3b01      	subs	r3, #1
 80053de:	b29a      	uxth	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f8:	2200      	movs	r2, #0
 80053fa:	494f      	ldr	r1, [pc, #316]	; (8005538 <HAL_I2C_Master_Receive+0x448>)
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 fcfb 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e091      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800541a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	691a      	ldr	r2, [r3, #16]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005426:	b2d2      	uxtb	r2, r2
 8005428:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	1c5a      	adds	r2, r3, #1
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005438:	3b01      	subs	r3, #1
 800543a:	b29a      	uxth	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005444:	b29b      	uxth	r3, r3
 8005446:	3b01      	subs	r3, #1
 8005448:	b29a      	uxth	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	691a      	ldr	r2, [r3, #16]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	b2d2      	uxtb	r2, r2
 800545a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005476:	b29b      	uxth	r3, r3
 8005478:	3b01      	subs	r3, #1
 800547a:	b29a      	uxth	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005480:	e042      	b.n	8005508 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005484:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 fe0e 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e04c      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	691a      	ldr	r2, [r3, #16]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a0:	b2d2      	uxtb	r2, r2
 80054a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054b2:	3b01      	subs	r3, #1
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054be:	b29b      	uxth	r3, r3
 80054c0:	3b01      	subs	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	f003 0304 	and.w	r3, r3, #4
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d118      	bne.n	8005508 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	691a      	ldr	r2, [r3, #16]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e0:	b2d2      	uxtb	r2, r2
 80054e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	1c5a      	adds	r2, r3, #1
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054f2:	3b01      	subs	r3, #1
 80054f4:	b29a      	uxth	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fe:	b29b      	uxth	r3, r3
 8005500:	3b01      	subs	r3, #1
 8005502:	b29a      	uxth	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800550c:	2b00      	cmp	r3, #0
 800550e:	f47f aec2 	bne.w	8005296 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2220      	movs	r2, #32
 8005516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	e000      	b.n	8005530 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800552e:	2302      	movs	r3, #2
  }
}
 8005530:	4618      	mov	r0, r3
 8005532:	3728      	adds	r7, #40	; 0x28
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	00010004 	.word	0x00010004

0800553c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08c      	sub	sp, #48	; 0x30
 8005540:	af02      	add	r7, sp, #8
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	4608      	mov	r0, r1
 8005546:	4611      	mov	r1, r2
 8005548:	461a      	mov	r2, r3
 800554a:	4603      	mov	r3, r0
 800554c:	817b      	strh	r3, [r7, #10]
 800554e:	460b      	mov	r3, r1
 8005550:	813b      	strh	r3, [r7, #8]
 8005552:	4613      	mov	r3, r2
 8005554:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005556:	f7fe fb39 	bl	8003bcc <HAL_GetTick>
 800555a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b20      	cmp	r3, #32
 8005566:	f040 8208 	bne.w	800597a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800556a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	2319      	movs	r3, #25
 8005570:	2201      	movs	r2, #1
 8005572:	497b      	ldr	r1, [pc, #492]	; (8005760 <HAL_I2C_Mem_Read+0x224>)
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f000 fc3f 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005580:	2302      	movs	r3, #2
 8005582:	e1fb      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800558a:	2b01      	cmp	r3, #1
 800558c:	d101      	bne.n	8005592 <HAL_I2C_Mem_Read+0x56>
 800558e:	2302      	movs	r3, #2
 8005590:	e1f4      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d007      	beq.n	80055b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 0201 	orr.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2222      	movs	r2, #34	; 0x22
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2240      	movs	r2, #64	; 0x40
 80055d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80055e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	4a5b      	ldr	r2, [pc, #364]	; (8005764 <HAL_I2C_Mem_Read+0x228>)
 80055f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80055fa:	88f8      	ldrh	r0, [r7, #6]
 80055fc:	893a      	ldrh	r2, [r7, #8]
 80055fe:	8979      	ldrh	r1, [r7, #10]
 8005600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005602:	9301      	str	r3, [sp, #4]
 8005604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	4603      	mov	r3, r0
 800560a:	68f8      	ldr	r0, [r7, #12]
 800560c:	f000 fb0c 	bl	8005c28 <I2C_RequestMemoryRead>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e1b0      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561e:	2b00      	cmp	r3, #0
 8005620:	d113      	bne.n	800564a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005622:	2300      	movs	r3, #0
 8005624:	623b      	str	r3, [r7, #32]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	623b      	str	r3, [r7, #32]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	623b      	str	r3, [r7, #32]
 8005636:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005646:	601a      	str	r2, [r3, #0]
 8005648:	e184      	b.n	8005954 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800564e:	2b01      	cmp	r3, #1
 8005650:	d11b      	bne.n	800568a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005660:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005662:	2300      	movs	r3, #0
 8005664:	61fb      	str	r3, [r7, #28]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	61fb      	str	r3, [r7, #28]
 8005676:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005686:	601a      	str	r2, [r3, #0]
 8005688:	e164      	b.n	8005954 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800568e:	2b02      	cmp	r3, #2
 8005690:	d11b      	bne.n	80056ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056b2:	2300      	movs	r3, #0
 80056b4:	61bb      	str	r3, [r7, #24]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	695b      	ldr	r3, [r3, #20]
 80056bc:	61bb      	str	r3, [r7, #24]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	61bb      	str	r3, [r7, #24]
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	e144      	b.n	8005954 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056ca:	2300      	movs	r3, #0
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	617b      	str	r3, [r7, #20]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	699b      	ldr	r3, [r3, #24]
 80056dc:	617b      	str	r3, [r7, #20]
 80056de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80056e0:	e138      	b.n	8005954 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e6:	2b03      	cmp	r3, #3
 80056e8:	f200 80f1 	bhi.w	80058ce <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d123      	bne.n	800573c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fcd5 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e139      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	691a      	ldr	r2, [r3, #16]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005712:	b2d2      	uxtb	r2, r2
 8005714:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005730:	b29b      	uxth	r3, r3
 8005732:	3b01      	subs	r3, #1
 8005734:	b29a      	uxth	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	855a      	strh	r2, [r3, #42]	; 0x2a
 800573a:	e10b      	b.n	8005954 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005740:	2b02      	cmp	r3, #2
 8005742:	d14e      	bne.n	80057e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800574a:	2200      	movs	r2, #0
 800574c:	4906      	ldr	r1, [pc, #24]	; (8005768 <HAL_I2C_Mem_Read+0x22c>)
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 fb52 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d008      	beq.n	800576c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e10e      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
 800575e:	bf00      	nop
 8005760:	00100002 	.word	0x00100002
 8005764:	ffff0000 	.word	0xffff0000
 8005768:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800577a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	691a      	ldr	r2, [r3, #16]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005786:	b2d2      	uxtb	r2, r2
 8005788:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578e:	1c5a      	adds	r2, r3, #1
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005798:	3b01      	subs	r3, #1
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	3b01      	subs	r3, #1
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	b2d2      	uxtb	r2, r2
 80057ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	1c5a      	adds	r2, r3, #1
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ca:	3b01      	subs	r3, #1
 80057cc:	b29a      	uxth	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057e0:	e0b8      	b.n	8005954 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e8:	2200      	movs	r2, #0
 80057ea:	4966      	ldr	r1, [pc, #408]	; (8005984 <HAL_I2C_Mem_Read+0x448>)
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 fb03 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e0bf      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800580a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	691a      	ldr	r2, [r3, #16]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005816:	b2d2      	uxtb	r2, r2
 8005818:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581e:	1c5a      	adds	r2, r3, #1
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005828:	3b01      	subs	r3, #1
 800582a:	b29a      	uxth	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005834:	b29b      	uxth	r3, r3
 8005836:	3b01      	subs	r3, #1
 8005838:	b29a      	uxth	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800583e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005840:	9300      	str	r3, [sp, #0]
 8005842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005844:	2200      	movs	r2, #0
 8005846:	494f      	ldr	r1, [pc, #316]	; (8005984 <HAL_I2C_Mem_Read+0x448>)
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f000 fad5 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d001      	beq.n	8005858 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e091      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005866:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	691a      	ldr	r2, [r3, #16]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	1c5a      	adds	r2, r3, #1
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005884:	3b01      	subs	r3, #1
 8005886:	b29a      	uxth	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005890:	b29b      	uxth	r3, r3
 8005892:	3b01      	subs	r3, #1
 8005894:	b29a      	uxth	r2, r3
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a4:	b2d2      	uxtb	r2, r2
 80058a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	1c5a      	adds	r2, r3, #1
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058b6:	3b01      	subs	r3, #1
 80058b8:	b29a      	uxth	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80058cc:	e042      	b.n	8005954 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f000 fbe8 	bl	80060a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d001      	beq.n	80058e2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e04c      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	691a      	ldr	r2, [r3, #16]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	1c5a      	adds	r2, r3, #1
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058fe:	3b01      	subs	r3, #1
 8005900:	b29a      	uxth	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800590a:	b29b      	uxth	r3, r3
 800590c:	3b01      	subs	r3, #1
 800590e:	b29a      	uxth	r2, r3
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	695b      	ldr	r3, [r3, #20]
 800591a:	f003 0304 	and.w	r3, r3, #4
 800591e:	2b04      	cmp	r3, #4
 8005920:	d118      	bne.n	8005954 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	691a      	ldr	r2, [r3, #16]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	b2d2      	uxtb	r2, r2
 800592e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800593e:	3b01      	subs	r3, #1
 8005940:	b29a      	uxth	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800594a:	b29b      	uxth	r3, r3
 800594c:	3b01      	subs	r3, #1
 800594e:	b29a      	uxth	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005958:	2b00      	cmp	r3, #0
 800595a:	f47f aec2 	bne.w	80056e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2220      	movs	r2, #32
 8005962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005976:	2300      	movs	r3, #0
 8005978:	e000      	b.n	800597c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800597a:	2302      	movs	r3, #2
  }
}
 800597c:	4618      	mov	r0, r3
 800597e:	3728      	adds	r7, #40	; 0x28
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	00010004 	.word	0x00010004

08005988 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b088      	sub	sp, #32
 800598c:	af02      	add	r7, sp, #8
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	607a      	str	r2, [r7, #4]
 8005992:	603b      	str	r3, [r7, #0]
 8005994:	460b      	mov	r3, r1
 8005996:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800599c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	2b08      	cmp	r3, #8
 80059a2:	d006      	beq.n	80059b2 <I2C_MasterRequestWrite+0x2a>
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d003      	beq.n	80059b2 <I2C_MasterRequestWrite+0x2a>
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059b0:	d108      	bne.n	80059c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	e00b      	b.n	80059dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c8:	2b12      	cmp	r3, #18
 80059ca:	d107      	bne.n	80059dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	9300      	str	r3, [sp, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f000 fa05 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00d      	beq.n	8005a10 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a02:	d103      	bne.n	8005a0c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a0a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e035      	b.n	8005a7c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a18:	d108      	bne.n	8005a2c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a1a:	897b      	ldrh	r3, [r7, #10]
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	461a      	mov	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a28:	611a      	str	r2, [r3, #16]
 8005a2a:	e01b      	b.n	8005a64 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a2c:	897b      	ldrh	r3, [r7, #10]
 8005a2e:	11db      	asrs	r3, r3, #7
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	f003 0306 	and.w	r3, r3, #6
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	f063 030f 	orn	r3, r3, #15
 8005a3c:	b2da      	uxtb	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	490e      	ldr	r1, [pc, #56]	; (8005a84 <I2C_MasterRequestWrite+0xfc>)
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 fa2b 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d001      	beq.n	8005a5a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e010      	b.n	8005a7c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a5a:	897b      	ldrh	r3, [r7, #10]
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	4907      	ldr	r1, [pc, #28]	; (8005a88 <I2C_MasterRequestWrite+0x100>)
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f000 fa1b 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e000      	b.n	8005a7c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	00010008 	.word	0x00010008
 8005a88:	00010002 	.word	0x00010002

08005a8c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af02      	add	r7, sp, #8
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	607a      	str	r2, [r7, #4]
 8005a96:	603b      	str	r3, [r7, #0]
 8005a98:	460b      	mov	r3, r1
 8005a9a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ab0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d006      	beq.n	8005ac6 <I2C_MasterRequestRead+0x3a>
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d003      	beq.n	8005ac6 <I2C_MasterRequestRead+0x3a>
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ac4:	d108      	bne.n	8005ad8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ad4:	601a      	str	r2, [r3, #0]
 8005ad6:	e00b      	b.n	8005af0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005adc:	2b11      	cmp	r3, #17
 8005ade:	d107      	bne.n	8005af0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005aee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 f97b 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00d      	beq.n	8005b24 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b16:	d103      	bne.n	8005b20 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e079      	b.n	8005c18 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b2c:	d108      	bne.n	8005b40 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b2e:	897b      	ldrh	r3, [r7, #10]
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	f043 0301 	orr.w	r3, r3, #1
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	611a      	str	r2, [r3, #16]
 8005b3e:	e05f      	b.n	8005c00 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b40:	897b      	ldrh	r3, [r7, #10]
 8005b42:	11db      	asrs	r3, r3, #7
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	f003 0306 	and.w	r3, r3, #6
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	f063 030f 	orn	r3, r3, #15
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	4930      	ldr	r1, [pc, #192]	; (8005c20 <I2C_MasterRequestRead+0x194>)
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f000 f9a1 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e054      	b.n	8005c18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b6e:	897b      	ldrh	r3, [r7, #10]
 8005b70:	b2da      	uxtb	r2, r3
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	4929      	ldr	r1, [pc, #164]	; (8005c24 <I2C_MasterRequestRead+0x198>)
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 f991 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e044      	b.n	8005c18 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b8e:	2300      	movs	r3, #0
 8005b90:	613b      	str	r3, [r7, #16]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	613b      	str	r3, [r7, #16]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	613b      	str	r3, [r7, #16]
 8005ba2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bb2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005bc0:	68f8      	ldr	r0, [r7, #12]
 8005bc2:	f000 f919 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00d      	beq.n	8005be8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bda:	d103      	bne.n	8005be4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005be2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e017      	b.n	8005c18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005be8:	897b      	ldrh	r3, [r7, #10]
 8005bea:	11db      	asrs	r3, r3, #7
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	f003 0306 	and.w	r3, r3, #6
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	f063 030e 	orn	r3, r3, #14
 8005bf8:	b2da      	uxtb	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	4907      	ldr	r1, [pc, #28]	; (8005c24 <I2C_MasterRequestRead+0x198>)
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f000 f94d 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e000      	b.n	8005c18 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	00010008 	.word	0x00010008
 8005c24:	00010002 	.word	0x00010002

08005c28 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b088      	sub	sp, #32
 8005c2c:	af02      	add	r7, sp, #8
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	4608      	mov	r0, r1
 8005c32:	4611      	mov	r1, r2
 8005c34:	461a      	mov	r2, r3
 8005c36:	4603      	mov	r3, r0
 8005c38:	817b      	strh	r3, [r7, #10]
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	813b      	strh	r3, [r7, #8]
 8005c3e:	4613      	mov	r3, r2
 8005c40:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c50:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c64:	9300      	str	r3, [sp, #0]
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f000 f8c2 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00d      	beq.n	8005c96 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c88:	d103      	bne.n	8005c92 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e0aa      	b.n	8005dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c96:	897b      	ldrh	r3, [r7, #10]
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ca4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca8:	6a3a      	ldr	r2, [r7, #32]
 8005caa:	4952      	ldr	r1, [pc, #328]	; (8005df4 <I2C_RequestMemoryRead+0x1cc>)
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f000 f8fa 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e097      	b.n	8005dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	617b      	str	r3, [r7, #20]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	617b      	str	r3, [r7, #20]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	617b      	str	r3, [r7, #20]
 8005cd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cd4:	6a39      	ldr	r1, [r7, #32]
 8005cd6:	68f8      	ldr	r0, [r7, #12]
 8005cd8:	f000 f964 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00d      	beq.n	8005cfe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d107      	bne.n	8005cfa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cf8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e076      	b.n	8005dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cfe:	88fb      	ldrh	r3, [r7, #6]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d105      	bne.n	8005d10 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d04:	893b      	ldrh	r3, [r7, #8]
 8005d06:	b2da      	uxtb	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	611a      	str	r2, [r3, #16]
 8005d0e:	e021      	b.n	8005d54 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d10:	893b      	ldrh	r3, [r7, #8]
 8005d12:	0a1b      	lsrs	r3, r3, #8
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d20:	6a39      	ldr	r1, [r7, #32]
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f000 f93e 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00d      	beq.n	8005d4a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	d107      	bne.n	8005d46 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e050      	b.n	8005dec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d4a:	893b      	ldrh	r3, [r7, #8]
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d56:	6a39      	ldr	r1, [r7, #32]
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f000 f923 	bl	8005fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00d      	beq.n	8005d80 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d68:	2b04      	cmp	r3, #4
 8005d6a:	d107      	bne.n	8005d7c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d7a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e035      	b.n	8005dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d8e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	6a3b      	ldr	r3, [r7, #32]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f000 f82b 	bl	8005df8 <I2C_WaitOnFlagUntilTimeout>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d00d      	beq.n	8005dc4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005db6:	d103      	bne.n	8005dc0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e013      	b.n	8005dec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005dc4:	897b      	ldrh	r3, [r7, #10]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	f043 0301 	orr.w	r3, r3, #1
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd6:	6a3a      	ldr	r2, [r7, #32]
 8005dd8:	4906      	ldr	r1, [pc, #24]	; (8005df4 <I2C_RequestMemoryRead+0x1cc>)
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 f863 	bl	8005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e000      	b.n	8005dec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3718      	adds	r7, #24
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	00010002 	.word	0x00010002

08005df8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	4613      	mov	r3, r2
 8005e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e08:	e025      	b.n	8005e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e10:	d021      	beq.n	8005e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e12:	f7fd fedb 	bl	8003bcc <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d302      	bcc.n	8005e28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d116      	bne.n	8005e56 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e42:	f043 0220 	orr.w	r2, r3, #32
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e023      	b.n	8005e9e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	0c1b      	lsrs	r3, r3, #16
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d10d      	bne.n	8005e7c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	43da      	mvns	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	bf0c      	ite	eq
 8005e72:	2301      	moveq	r3, #1
 8005e74:	2300      	movne	r3, #0
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	461a      	mov	r2, r3
 8005e7a:	e00c      	b.n	8005e96 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	43da      	mvns	r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	4013      	ands	r3, r2
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	bf0c      	ite	eq
 8005e8e:	2301      	moveq	r3, #1
 8005e90:	2300      	movne	r3, #0
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	461a      	mov	r2, r3
 8005e96:	79fb      	ldrb	r3, [r7, #7]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d0b6      	beq.n	8005e0a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b084      	sub	sp, #16
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	60f8      	str	r0, [r7, #12]
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	607a      	str	r2, [r7, #4]
 8005eb2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005eb4:	e051      	b.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ec0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ec4:	d123      	bne.n	8005f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ed4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ede:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2220      	movs	r2, #32
 8005eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efa:	f043 0204 	orr.w	r2, r3, #4
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e046      	b.n	8005f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f14:	d021      	beq.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f16:	f7fd fe59 	bl	8003bcc <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d302      	bcc.n	8005f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d116      	bne.n	8005f5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2220      	movs	r2, #32
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f46:	f043 0220 	orr.w	r2, r3, #32
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e020      	b.n	8005f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	0c1b      	lsrs	r3, r3, #16
 8005f5e:	b2db      	uxtb	r3, r3
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d10c      	bne.n	8005f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	43da      	mvns	r2, r3
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	bf14      	ite	ne
 8005f76:	2301      	movne	r3, #1
 8005f78:	2300      	moveq	r3, #0
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	e00b      	b.n	8005f96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	43da      	mvns	r2, r3
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	4013      	ands	r3, r2
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	bf14      	ite	ne
 8005f90:	2301      	movne	r3, #1
 8005f92:	2300      	moveq	r3, #0
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d18d      	bne.n	8005eb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fb0:	e02d      	b.n	800600e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fb2:	68f8      	ldr	r0, [r7, #12]
 8005fb4:	f000 f8ce 	bl	8006154 <I2C_IsAcknowledgeFailed>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e02d      	b.n	800601e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc8:	d021      	beq.n	800600e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fca:	f7fd fdff 	bl	8003bcc <HAL_GetTick>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	1ad3      	subs	r3, r2, r3
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d302      	bcc.n	8005fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d116      	bne.n	800600e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffa:	f043 0220 	orr.w	r2, r3, #32
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e007      	b.n	800601e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	695b      	ldr	r3, [r3, #20]
 8006014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006018:	2b80      	cmp	r3, #128	; 0x80
 800601a:	d1ca      	bne.n	8005fb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006032:	e02d      	b.n	8006090 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 f88d 	bl	8006154 <I2C_IsAcknowledgeFailed>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e02d      	b.n	80060a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800604a:	d021      	beq.n	8006090 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800604c:	f7fd fdbe 	bl	8003bcc <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	429a      	cmp	r2, r3
 800605a:	d302      	bcc.n	8006062 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d116      	bne.n	8006090 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2220      	movs	r2, #32
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607c:	f043 0220 	orr.w	r2, r3, #32
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e007      	b.n	80060a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	f003 0304 	and.w	r3, r3, #4
 800609a:	2b04      	cmp	r3, #4
 800609c:	d1ca      	bne.n	8006034 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060b4:	e042      	b.n	800613c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	695b      	ldr	r3, [r3, #20]
 80060bc:	f003 0310 	and.w	r3, r3, #16
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d119      	bne.n	80060f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f06f 0210 	mvn.w	r2, #16
 80060cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2220      	movs	r2, #32
 80060d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e029      	b.n	800614c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060f8:	f7fd fd68 	bl	8003bcc <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	429a      	cmp	r2, r3
 8006106:	d302      	bcc.n	800610e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d116      	bne.n	800613c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2220      	movs	r2, #32
 8006118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006128:	f043 0220 	orr.w	r2, r3, #32
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e007      	b.n	800614c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006146:	2b40      	cmp	r3, #64	; 0x40
 8006148:	d1b5      	bne.n	80060b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006166:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800616a:	d11b      	bne.n	80061a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006174:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2220      	movs	r2, #32
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006190:	f043 0204 	orr.w	r2, r3, #4
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e000      	b.n	80061a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	370c      	adds	r7, #12
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
	...

080061b4 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 80061bc:	4b05      	ldr	r3, [pc, #20]	; (80061d4 <HAL_PWR_EnableWakeUpPin+0x20>)
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	4904      	ldr	r1, [pc, #16]	; (80061d4 <HAL_PWR_EnableWakeUpPin+0x20>)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	604b      	str	r3, [r1, #4]
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	40007000 	.word	0x40007000

080061d8 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 80061e0:	4b06      	ldr	r3, [pc, #24]	; (80061fc <HAL_PWR_DisableWakeUpPin+0x24>)
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	43db      	mvns	r3, r3
 80061e8:	4904      	ldr	r1, [pc, #16]	; (80061fc <HAL_PWR_DisableWakeUpPin+0x24>)
 80061ea:	4013      	ands	r3, r2
 80061ec:	604b      	str	r3, [r1, #4]
}
 80061ee:	bf00      	nop
 80061f0:	370c      	adds	r7, #12
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	40007000 	.word	0x40007000

08006200 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8006200:	b480      	push	{r7}
 8006202:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8006204:	4b08      	ldr	r3, [pc, #32]	; (8006228 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a07      	ldr	r2, [pc, #28]	; (8006228 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800620a:	f043 0302 	orr.w	r3, r3, #2
 800620e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006210:	4b06      	ldr	r3, [pc, #24]	; (800622c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	4a05      	ldr	r2, [pc, #20]	; (800622c <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8006216:	f043 0304 	orr.w	r3, r3, #4
 800621a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800621c:	bf30      	wfi
}
 800621e:	bf00      	nop
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	40007000 	.word	0x40007000
 800622c:	e000ed00 	.word	0xe000ed00

08006230 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e267      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	2b00      	cmp	r3, #0
 800624c:	d075      	beq.n	800633a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800624e:	4b88      	ldr	r3, [pc, #544]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f003 030c 	and.w	r3, r3, #12
 8006256:	2b04      	cmp	r3, #4
 8006258:	d00c      	beq.n	8006274 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800625a:	4b85      	ldr	r3, [pc, #532]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006262:	2b08      	cmp	r3, #8
 8006264:	d112      	bne.n	800628c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006266:	4b82      	ldr	r3, [pc, #520]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800626e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006272:	d10b      	bne.n	800628c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006274:	4b7e      	ldr	r3, [pc, #504]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800627c:	2b00      	cmp	r3, #0
 800627e:	d05b      	beq.n	8006338 <HAL_RCC_OscConfig+0x108>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d157      	bne.n	8006338 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e242      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006294:	d106      	bne.n	80062a4 <HAL_RCC_OscConfig+0x74>
 8006296:	4b76      	ldr	r3, [pc, #472]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a75      	ldr	r2, [pc, #468]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 800629c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062a0:	6013      	str	r3, [r2, #0]
 80062a2:	e01d      	b.n	80062e0 <HAL_RCC_OscConfig+0xb0>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062ac:	d10c      	bne.n	80062c8 <HAL_RCC_OscConfig+0x98>
 80062ae:	4b70      	ldr	r3, [pc, #448]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a6f      	ldr	r2, [pc, #444]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062b8:	6013      	str	r3, [r2, #0]
 80062ba:	4b6d      	ldr	r3, [pc, #436]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a6c      	ldr	r2, [pc, #432]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	e00b      	b.n	80062e0 <HAL_RCC_OscConfig+0xb0>
 80062c8:	4b69      	ldr	r3, [pc, #420]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a68      	ldr	r2, [pc, #416]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062d2:	6013      	str	r3, [r2, #0]
 80062d4:	4b66      	ldr	r3, [pc, #408]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a65      	ldr	r2, [pc, #404]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80062da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d013      	beq.n	8006310 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062e8:	f7fd fc70 	bl	8003bcc <HAL_GetTick>
 80062ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ee:	e008      	b.n	8006302 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062f0:	f7fd fc6c 	bl	8003bcc <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	2b64      	cmp	r3, #100	; 0x64
 80062fc:	d901      	bls.n	8006302 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e207      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006302:	4b5b      	ldr	r3, [pc, #364]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d0f0      	beq.n	80062f0 <HAL_RCC_OscConfig+0xc0>
 800630e:	e014      	b.n	800633a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006310:	f7fd fc5c 	bl	8003bcc <HAL_GetTick>
 8006314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006316:	e008      	b.n	800632a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006318:	f7fd fc58 	bl	8003bcc <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	2b64      	cmp	r3, #100	; 0x64
 8006324:	d901      	bls.n	800632a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006326:	2303      	movs	r3, #3
 8006328:	e1f3      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800632a:	4b51      	ldr	r3, [pc, #324]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1f0      	bne.n	8006318 <HAL_RCC_OscConfig+0xe8>
 8006336:	e000      	b.n	800633a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	2b00      	cmp	r3, #0
 8006344:	d063      	beq.n	800640e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006346:	4b4a      	ldr	r3, [pc, #296]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	f003 030c 	and.w	r3, r3, #12
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00b      	beq.n	800636a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006352:	4b47      	ldr	r3, [pc, #284]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800635a:	2b08      	cmp	r3, #8
 800635c:	d11c      	bne.n	8006398 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800635e:	4b44      	ldr	r3, [pc, #272]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d116      	bne.n	8006398 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800636a:	4b41      	ldr	r3, [pc, #260]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0302 	and.w	r3, r3, #2
 8006372:	2b00      	cmp	r3, #0
 8006374:	d005      	beq.n	8006382 <HAL_RCC_OscConfig+0x152>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d001      	beq.n	8006382 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e1c7      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006382:	4b3b      	ldr	r3, [pc, #236]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	00db      	lsls	r3, r3, #3
 8006390:	4937      	ldr	r1, [pc, #220]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006392:	4313      	orrs	r3, r2
 8006394:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006396:	e03a      	b.n	800640e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d020      	beq.n	80063e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063a0:	4b34      	ldr	r3, [pc, #208]	; (8006474 <HAL_RCC_OscConfig+0x244>)
 80063a2:	2201      	movs	r2, #1
 80063a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a6:	f7fd fc11 	bl	8003bcc <HAL_GetTick>
 80063aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ac:	e008      	b.n	80063c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063ae:	f7fd fc0d 	bl	8003bcc <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d901      	bls.n	80063c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e1a8      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063c0:	4b2b      	ldr	r3, [pc, #172]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0302 	and.w	r3, r3, #2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d0f0      	beq.n	80063ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063cc:	4b28      	ldr	r3, [pc, #160]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	00db      	lsls	r3, r3, #3
 80063da:	4925      	ldr	r1, [pc, #148]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	600b      	str	r3, [r1, #0]
 80063e0:	e015      	b.n	800640e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063e2:	4b24      	ldr	r3, [pc, #144]	; (8006474 <HAL_RCC_OscConfig+0x244>)
 80063e4:	2200      	movs	r2, #0
 80063e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e8:	f7fd fbf0 	bl	8003bcc <HAL_GetTick>
 80063ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063ee:	e008      	b.n	8006402 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063f0:	f7fd fbec 	bl	8003bcc <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e187      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006402:	4b1b      	ldr	r3, [pc, #108]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0302 	and.w	r3, r3, #2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1f0      	bne.n	80063f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0308 	and.w	r3, r3, #8
 8006416:	2b00      	cmp	r3, #0
 8006418:	d036      	beq.n	8006488 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d016      	beq.n	8006450 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006422:	4b15      	ldr	r3, [pc, #84]	; (8006478 <HAL_RCC_OscConfig+0x248>)
 8006424:	2201      	movs	r2, #1
 8006426:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006428:	f7fd fbd0 	bl	8003bcc <HAL_GetTick>
 800642c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800642e:	e008      	b.n	8006442 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006430:	f7fd fbcc 	bl	8003bcc <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	2b02      	cmp	r3, #2
 800643c:	d901      	bls.n	8006442 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e167      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006442:	4b0b      	ldr	r3, [pc, #44]	; (8006470 <HAL_RCC_OscConfig+0x240>)
 8006444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d0f0      	beq.n	8006430 <HAL_RCC_OscConfig+0x200>
 800644e:	e01b      	b.n	8006488 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006450:	4b09      	ldr	r3, [pc, #36]	; (8006478 <HAL_RCC_OscConfig+0x248>)
 8006452:	2200      	movs	r2, #0
 8006454:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006456:	f7fd fbb9 	bl	8003bcc <HAL_GetTick>
 800645a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800645c:	e00e      	b.n	800647c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800645e:	f7fd fbb5 	bl	8003bcc <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	2b02      	cmp	r3, #2
 800646a:	d907      	bls.n	800647c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e150      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
 8006470:	40023800 	.word	0x40023800
 8006474:	42470000 	.word	0x42470000
 8006478:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800647c:	4b88      	ldr	r3, [pc, #544]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800647e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1ea      	bne.n	800645e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0304 	and.w	r3, r3, #4
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 8097 	beq.w	80065c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006496:	2300      	movs	r3, #0
 8006498:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800649a:	4b81      	ldr	r3, [pc, #516]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800649c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10f      	bne.n	80064c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064a6:	2300      	movs	r3, #0
 80064a8:	60bb      	str	r3, [r7, #8]
 80064aa:	4b7d      	ldr	r3, [pc, #500]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 80064ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ae:	4a7c      	ldr	r2, [pc, #496]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 80064b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064b4:	6413      	str	r3, [r2, #64]	; 0x40
 80064b6:	4b7a      	ldr	r3, [pc, #488]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 80064b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064be:	60bb      	str	r3, [r7, #8]
 80064c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064c2:	2301      	movs	r3, #1
 80064c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064c6:	4b77      	ldr	r3, [pc, #476]	; (80066a4 <HAL_RCC_OscConfig+0x474>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d118      	bne.n	8006504 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064d2:	4b74      	ldr	r3, [pc, #464]	; (80066a4 <HAL_RCC_OscConfig+0x474>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a73      	ldr	r2, [pc, #460]	; (80066a4 <HAL_RCC_OscConfig+0x474>)
 80064d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064de:	f7fd fb75 	bl	8003bcc <HAL_GetTick>
 80064e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064e4:	e008      	b.n	80064f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064e6:	f7fd fb71 	bl	8003bcc <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d901      	bls.n	80064f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e10c      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064f8:	4b6a      	ldr	r3, [pc, #424]	; (80066a4 <HAL_RCC_OscConfig+0x474>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0f0      	beq.n	80064e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d106      	bne.n	800651a <HAL_RCC_OscConfig+0x2ea>
 800650c:	4b64      	ldr	r3, [pc, #400]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800650e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006510:	4a63      	ldr	r2, [pc, #396]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006512:	f043 0301 	orr.w	r3, r3, #1
 8006516:	6713      	str	r3, [r2, #112]	; 0x70
 8006518:	e01c      	b.n	8006554 <HAL_RCC_OscConfig+0x324>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	2b05      	cmp	r3, #5
 8006520:	d10c      	bne.n	800653c <HAL_RCC_OscConfig+0x30c>
 8006522:	4b5f      	ldr	r3, [pc, #380]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006526:	4a5e      	ldr	r2, [pc, #376]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006528:	f043 0304 	orr.w	r3, r3, #4
 800652c:	6713      	str	r3, [r2, #112]	; 0x70
 800652e:	4b5c      	ldr	r3, [pc, #368]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006532:	4a5b      	ldr	r2, [pc, #364]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006534:	f043 0301 	orr.w	r3, r3, #1
 8006538:	6713      	str	r3, [r2, #112]	; 0x70
 800653a:	e00b      	b.n	8006554 <HAL_RCC_OscConfig+0x324>
 800653c:	4b58      	ldr	r3, [pc, #352]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800653e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006540:	4a57      	ldr	r2, [pc, #348]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006542:	f023 0301 	bic.w	r3, r3, #1
 8006546:	6713      	str	r3, [r2, #112]	; 0x70
 8006548:	4b55      	ldr	r3, [pc, #340]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800654a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800654c:	4a54      	ldr	r2, [pc, #336]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800654e:	f023 0304 	bic.w	r3, r3, #4
 8006552:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d015      	beq.n	8006588 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800655c:	f7fd fb36 	bl	8003bcc <HAL_GetTick>
 8006560:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006562:	e00a      	b.n	800657a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006564:	f7fd fb32 	bl	8003bcc <HAL_GetTick>
 8006568:	4602      	mov	r2, r0
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006572:	4293      	cmp	r3, r2
 8006574:	d901      	bls.n	800657a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006576:	2303      	movs	r3, #3
 8006578:	e0cb      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800657a:	4b49      	ldr	r3, [pc, #292]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800657c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800657e:	f003 0302 	and.w	r3, r3, #2
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0ee      	beq.n	8006564 <HAL_RCC_OscConfig+0x334>
 8006586:	e014      	b.n	80065b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006588:	f7fd fb20 	bl	8003bcc <HAL_GetTick>
 800658c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800658e:	e00a      	b.n	80065a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006590:	f7fd fb1c 	bl	8003bcc <HAL_GetTick>
 8006594:	4602      	mov	r2, r0
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	f241 3288 	movw	r2, #5000	; 0x1388
 800659e:	4293      	cmp	r3, r2
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e0b5      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065a6:	4b3e      	ldr	r3, [pc, #248]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 80065a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1ee      	bne.n	8006590 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d105      	bne.n	80065c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065b8:	4b39      	ldr	r3, [pc, #228]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 80065ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065bc:	4a38      	ldr	r2, [pc, #224]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 80065be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f000 80a1 	beq.w	8006710 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80065ce:	4b34      	ldr	r3, [pc, #208]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f003 030c 	and.w	r3, r3, #12
 80065d6:	2b08      	cmp	r3, #8
 80065d8:	d05c      	beq.n	8006694 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d141      	bne.n	8006666 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065e2:	4b31      	ldr	r3, [pc, #196]	; (80066a8 <HAL_RCC_OscConfig+0x478>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065e8:	f7fd faf0 	bl	8003bcc <HAL_GetTick>
 80065ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065ee:	e008      	b.n	8006602 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065f0:	f7fd faec 	bl	8003bcc <HAL_GetTick>
 80065f4:	4602      	mov	r2, r0
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	1ad3      	subs	r3, r2, r3
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	d901      	bls.n	8006602 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e087      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006602:	4b27      	ldr	r3, [pc, #156]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1f0      	bne.n	80065f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	69da      	ldr	r2, [r3, #28]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	431a      	orrs	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800661c:	019b      	lsls	r3, r3, #6
 800661e:	431a      	orrs	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006624:	085b      	lsrs	r3, r3, #1
 8006626:	3b01      	subs	r3, #1
 8006628:	041b      	lsls	r3, r3, #16
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006630:	061b      	lsls	r3, r3, #24
 8006632:	491b      	ldr	r1, [pc, #108]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006634:	4313      	orrs	r3, r2
 8006636:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006638:	4b1b      	ldr	r3, [pc, #108]	; (80066a8 <HAL_RCC_OscConfig+0x478>)
 800663a:	2201      	movs	r2, #1
 800663c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800663e:	f7fd fac5 	bl	8003bcc <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006646:	f7fd fac1 	bl	8003bcc <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e05c      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006658:	4b11      	ldr	r3, [pc, #68]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d0f0      	beq.n	8006646 <HAL_RCC_OscConfig+0x416>
 8006664:	e054      	b.n	8006710 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006666:	4b10      	ldr	r3, [pc, #64]	; (80066a8 <HAL_RCC_OscConfig+0x478>)
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800666c:	f7fd faae 	bl	8003bcc <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006674:	f7fd faaa 	bl	8003bcc <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e045      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006686:	4b06      	ldr	r3, [pc, #24]	; (80066a0 <HAL_RCC_OscConfig+0x470>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1f0      	bne.n	8006674 <HAL_RCC_OscConfig+0x444>
 8006692:	e03d      	b.n	8006710 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d107      	bne.n	80066ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	e038      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
 80066a0:	40023800 	.word	0x40023800
 80066a4:	40007000 	.word	0x40007000
 80066a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80066ac:	4b1b      	ldr	r3, [pc, #108]	; (800671c <HAL_RCC_OscConfig+0x4ec>)
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	699b      	ldr	r3, [r3, #24]
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d028      	beq.n	800670c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d121      	bne.n	800670c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d11a      	bne.n	800670c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80066dc:	4013      	ands	r3, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80066e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d111      	bne.n	800670c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066f2:	085b      	lsrs	r3, r3, #1
 80066f4:	3b01      	subs	r3, #1
 80066f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d107      	bne.n	800670c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006706:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006708:	429a      	cmp	r2, r3
 800670a:	d001      	beq.n	8006710 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e000      	b.n	8006712 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3718      	adds	r7, #24
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	40023800 	.word	0x40023800

08006720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e0cc      	b.n	80068ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006734:	4b68      	ldr	r3, [pc, #416]	; (80068d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0307 	and.w	r3, r3, #7
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	429a      	cmp	r2, r3
 8006740:	d90c      	bls.n	800675c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006742:	4b65      	ldr	r3, [pc, #404]	; (80068d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	b2d2      	uxtb	r2, r2
 8006748:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800674a:	4b63      	ldr	r3, [pc, #396]	; (80068d8 <HAL_RCC_ClockConfig+0x1b8>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0307 	and.w	r3, r3, #7
 8006752:	683a      	ldr	r2, [r7, #0]
 8006754:	429a      	cmp	r2, r3
 8006756:	d001      	beq.n	800675c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e0b8      	b.n	80068ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0302 	and.w	r3, r3, #2
 8006764:	2b00      	cmp	r3, #0
 8006766:	d020      	beq.n	80067aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0304 	and.w	r3, r3, #4
 8006770:	2b00      	cmp	r3, #0
 8006772:	d005      	beq.n	8006780 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006774:	4b59      	ldr	r3, [pc, #356]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	4a58      	ldr	r2, [pc, #352]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 800677a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800677e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0308 	and.w	r3, r3, #8
 8006788:	2b00      	cmp	r3, #0
 800678a:	d005      	beq.n	8006798 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800678c:	4b53      	ldr	r3, [pc, #332]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	4a52      	ldr	r2, [pc, #328]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 8006792:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006796:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006798:	4b50      	ldr	r3, [pc, #320]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	494d      	ldr	r1, [pc, #308]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d044      	beq.n	8006840 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d107      	bne.n	80067ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067be:	4b47      	ldr	r3, [pc, #284]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d119      	bne.n	80067fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e07f      	b.n	80068ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d003      	beq.n	80067de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067da:	2b03      	cmp	r3, #3
 80067dc:	d107      	bne.n	80067ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067de:	4b3f      	ldr	r3, [pc, #252]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d109      	bne.n	80067fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e06f      	b.n	80068ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ee:	4b3b      	ldr	r3, [pc, #236]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0302 	and.w	r3, r3, #2
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d101      	bne.n	80067fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e067      	b.n	80068ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067fe:	4b37      	ldr	r3, [pc, #220]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	f023 0203 	bic.w	r2, r3, #3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	4934      	ldr	r1, [pc, #208]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 800680c:	4313      	orrs	r3, r2
 800680e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006810:	f7fd f9dc 	bl	8003bcc <HAL_GetTick>
 8006814:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006816:	e00a      	b.n	800682e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006818:	f7fd f9d8 	bl	8003bcc <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	f241 3288 	movw	r2, #5000	; 0x1388
 8006826:	4293      	cmp	r3, r2
 8006828:	d901      	bls.n	800682e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800682a:	2303      	movs	r3, #3
 800682c:	e04f      	b.n	80068ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800682e:	4b2b      	ldr	r3, [pc, #172]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f003 020c 	and.w	r2, r3, #12
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	429a      	cmp	r2, r3
 800683e:	d1eb      	bne.n	8006818 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006840:	4b25      	ldr	r3, [pc, #148]	; (80068d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0307 	and.w	r3, r3, #7
 8006848:	683a      	ldr	r2, [r7, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d20c      	bcs.n	8006868 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800684e:	4b22      	ldr	r3, [pc, #136]	; (80068d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	b2d2      	uxtb	r2, r2
 8006854:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006856:	4b20      	ldr	r3, [pc, #128]	; (80068d8 <HAL_RCC_ClockConfig+0x1b8>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0307 	and.w	r3, r3, #7
 800685e:	683a      	ldr	r2, [r7, #0]
 8006860:	429a      	cmp	r2, r3
 8006862:	d001      	beq.n	8006868 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	e032      	b.n	80068ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0304 	and.w	r3, r3, #4
 8006870:	2b00      	cmp	r3, #0
 8006872:	d008      	beq.n	8006886 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006874:	4b19      	ldr	r3, [pc, #100]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	4916      	ldr	r1, [pc, #88]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 8006882:	4313      	orrs	r3, r2
 8006884:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0308 	and.w	r3, r3, #8
 800688e:	2b00      	cmp	r3, #0
 8006890:	d009      	beq.n	80068a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006892:	4b12      	ldr	r3, [pc, #72]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	691b      	ldr	r3, [r3, #16]
 800689e:	00db      	lsls	r3, r3, #3
 80068a0:	490e      	ldr	r1, [pc, #56]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80068a6:	f000 f821 	bl	80068ec <HAL_RCC_GetSysClockFreq>
 80068aa:	4602      	mov	r2, r0
 80068ac:	4b0b      	ldr	r3, [pc, #44]	; (80068dc <HAL_RCC_ClockConfig+0x1bc>)
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	091b      	lsrs	r3, r3, #4
 80068b2:	f003 030f 	and.w	r3, r3, #15
 80068b6:	490a      	ldr	r1, [pc, #40]	; (80068e0 <HAL_RCC_ClockConfig+0x1c0>)
 80068b8:	5ccb      	ldrb	r3, [r1, r3]
 80068ba:	fa22 f303 	lsr.w	r3, r2, r3
 80068be:	4a09      	ldr	r2, [pc, #36]	; (80068e4 <HAL_RCC_ClockConfig+0x1c4>)
 80068c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80068c2:	4b09      	ldr	r3, [pc, #36]	; (80068e8 <HAL_RCC_ClockConfig+0x1c8>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fd f93c 	bl	8003b44 <HAL_InitTick>

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3710      	adds	r7, #16
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	40023c00 	.word	0x40023c00
 80068dc:	40023800 	.word	0x40023800
 80068e0:	0800b1f4 	.word	0x0800b1f4
 80068e4:	20000000 	.word	0x20000000
 80068e8:	20000008 	.word	0x20000008

080068ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068f0:	b090      	sub	sp, #64	; 0x40
 80068f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80068f4:	2300      	movs	r3, #0
 80068f6:	637b      	str	r3, [r7, #52]	; 0x34
 80068f8:	2300      	movs	r3, #0
 80068fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068fc:	2300      	movs	r3, #0
 80068fe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006900:	2300      	movs	r3, #0
 8006902:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006904:	4b59      	ldr	r3, [pc, #356]	; (8006a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	f003 030c 	and.w	r3, r3, #12
 800690c:	2b08      	cmp	r3, #8
 800690e:	d00d      	beq.n	800692c <HAL_RCC_GetSysClockFreq+0x40>
 8006910:	2b08      	cmp	r3, #8
 8006912:	f200 80a1 	bhi.w	8006a58 <HAL_RCC_GetSysClockFreq+0x16c>
 8006916:	2b00      	cmp	r3, #0
 8006918:	d002      	beq.n	8006920 <HAL_RCC_GetSysClockFreq+0x34>
 800691a:	2b04      	cmp	r3, #4
 800691c:	d003      	beq.n	8006926 <HAL_RCC_GetSysClockFreq+0x3a>
 800691e:	e09b      	b.n	8006a58 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006920:	4b53      	ldr	r3, [pc, #332]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x184>)
 8006922:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006924:	e09b      	b.n	8006a5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006926:	4b53      	ldr	r3, [pc, #332]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x188>)
 8006928:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800692a:	e098      	b.n	8006a5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800692c:	4b4f      	ldr	r3, [pc, #316]	; (8006a6c <HAL_RCC_GetSysClockFreq+0x180>)
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006934:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006936:	4b4d      	ldr	r3, [pc, #308]	; (8006a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d028      	beq.n	8006994 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006942:	4b4a      	ldr	r3, [pc, #296]	; (8006a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	099b      	lsrs	r3, r3, #6
 8006948:	2200      	movs	r2, #0
 800694a:	623b      	str	r3, [r7, #32]
 800694c:	627a      	str	r2, [r7, #36]	; 0x24
 800694e:	6a3b      	ldr	r3, [r7, #32]
 8006950:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006954:	2100      	movs	r1, #0
 8006956:	4b47      	ldr	r3, [pc, #284]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x188>)
 8006958:	fb03 f201 	mul.w	r2, r3, r1
 800695c:	2300      	movs	r3, #0
 800695e:	fb00 f303 	mul.w	r3, r0, r3
 8006962:	4413      	add	r3, r2
 8006964:	4a43      	ldr	r2, [pc, #268]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x188>)
 8006966:	fba0 1202 	umull	r1, r2, r0, r2
 800696a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800696c:	460a      	mov	r2, r1
 800696e:	62ba      	str	r2, [r7, #40]	; 0x28
 8006970:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006972:	4413      	add	r3, r2
 8006974:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006978:	2200      	movs	r2, #0
 800697a:	61bb      	str	r3, [r7, #24]
 800697c:	61fa      	str	r2, [r7, #28]
 800697e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006982:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006986:	f7fa f967 	bl	8000c58 <__aeabi_uldivmod>
 800698a:	4602      	mov	r2, r0
 800698c:	460b      	mov	r3, r1
 800698e:	4613      	mov	r3, r2
 8006990:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006992:	e053      	b.n	8006a3c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006994:	4b35      	ldr	r3, [pc, #212]	; (8006a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	099b      	lsrs	r3, r3, #6
 800699a:	2200      	movs	r2, #0
 800699c:	613b      	str	r3, [r7, #16]
 800699e:	617a      	str	r2, [r7, #20]
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80069a6:	f04f 0b00 	mov.w	fp, #0
 80069aa:	4652      	mov	r2, sl
 80069ac:	465b      	mov	r3, fp
 80069ae:	f04f 0000 	mov.w	r0, #0
 80069b2:	f04f 0100 	mov.w	r1, #0
 80069b6:	0159      	lsls	r1, r3, #5
 80069b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069bc:	0150      	lsls	r0, r2, #5
 80069be:	4602      	mov	r2, r0
 80069c0:	460b      	mov	r3, r1
 80069c2:	ebb2 080a 	subs.w	r8, r2, sl
 80069c6:	eb63 090b 	sbc.w	r9, r3, fp
 80069ca:	f04f 0200 	mov.w	r2, #0
 80069ce:	f04f 0300 	mov.w	r3, #0
 80069d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80069d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80069da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80069de:	ebb2 0408 	subs.w	r4, r2, r8
 80069e2:	eb63 0509 	sbc.w	r5, r3, r9
 80069e6:	f04f 0200 	mov.w	r2, #0
 80069ea:	f04f 0300 	mov.w	r3, #0
 80069ee:	00eb      	lsls	r3, r5, #3
 80069f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069f4:	00e2      	lsls	r2, r4, #3
 80069f6:	4614      	mov	r4, r2
 80069f8:	461d      	mov	r5, r3
 80069fa:	eb14 030a 	adds.w	r3, r4, sl
 80069fe:	603b      	str	r3, [r7, #0]
 8006a00:	eb45 030b 	adc.w	r3, r5, fp
 8006a04:	607b      	str	r3, [r7, #4]
 8006a06:	f04f 0200 	mov.w	r2, #0
 8006a0a:	f04f 0300 	mov.w	r3, #0
 8006a0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a12:	4629      	mov	r1, r5
 8006a14:	028b      	lsls	r3, r1, #10
 8006a16:	4621      	mov	r1, r4
 8006a18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a1c:	4621      	mov	r1, r4
 8006a1e:	028a      	lsls	r2, r1, #10
 8006a20:	4610      	mov	r0, r2
 8006a22:	4619      	mov	r1, r3
 8006a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a26:	2200      	movs	r2, #0
 8006a28:	60bb      	str	r3, [r7, #8]
 8006a2a:	60fa      	str	r2, [r7, #12]
 8006a2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a30:	f7fa f912 	bl	8000c58 <__aeabi_uldivmod>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	4613      	mov	r3, r2
 8006a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006a3c:	4b0b      	ldr	r3, [pc, #44]	; (8006a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	0c1b      	lsrs	r3, r3, #16
 8006a42:	f003 0303 	and.w	r3, r3, #3
 8006a46:	3301      	adds	r3, #1
 8006a48:	005b      	lsls	r3, r3, #1
 8006a4a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006a4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a54:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006a56:	e002      	b.n	8006a5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a58:	4b05      	ldr	r3, [pc, #20]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x184>)
 8006a5a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006a5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3740      	adds	r7, #64	; 0x40
 8006a64:	46bd      	mov	sp, r7
 8006a66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a6a:	bf00      	nop
 8006a6c:	40023800 	.word	0x40023800
 8006a70:	00f42400 	.word	0x00f42400
 8006a74:	017d7840 	.word	0x017d7840

08006a78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a7c:	4b03      	ldr	r3, [pc, #12]	; (8006a8c <HAL_RCC_GetHCLKFreq+0x14>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	20000000 	.word	0x20000000

08006a90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a94:	f7ff fff0 	bl	8006a78 <HAL_RCC_GetHCLKFreq>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	4b05      	ldr	r3, [pc, #20]	; (8006ab0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	0a9b      	lsrs	r3, r3, #10
 8006aa0:	f003 0307 	and.w	r3, r3, #7
 8006aa4:	4903      	ldr	r1, [pc, #12]	; (8006ab4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006aa6:	5ccb      	ldrb	r3, [r1, r3]
 8006aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	40023800 	.word	0x40023800
 8006ab4:	0800b204 	.word	0x0800b204

08006ab8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006abc:	f7ff ffdc 	bl	8006a78 <HAL_RCC_GetHCLKFreq>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	4b05      	ldr	r3, [pc, #20]	; (8006ad8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	0b5b      	lsrs	r3, r3, #13
 8006ac8:	f003 0307 	and.w	r3, r3, #7
 8006acc:	4903      	ldr	r1, [pc, #12]	; (8006adc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ace:	5ccb      	ldrb	r3, [r1, r3]
 8006ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	40023800 	.word	0x40023800
 8006adc:	0800b204 	.word	0x0800b204

08006ae0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006aec:	2300      	movs	r3, #0
 8006aee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0301 	and.w	r3, r3, #1
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d105      	bne.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d035      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b08:	4b67      	ldr	r3, [pc, #412]	; (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b0e:	f7fd f85d 	bl	8003bcc <HAL_GetTick>
 8006b12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b14:	e008      	b.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b16:	f7fd f859 	bl	8003bcc <HAL_GetTick>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d901      	bls.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e0ba      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b28:	4b60      	ldr	r3, [pc, #384]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1f0      	bne.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	019a      	lsls	r2, r3, #6
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	071b      	lsls	r3, r3, #28
 8006b40:	495a      	ldr	r1, [pc, #360]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006b42:	4313      	orrs	r3, r2
 8006b44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006b48:	4b57      	ldr	r3, [pc, #348]	; (8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b4e:	f7fd f83d 	bl	8003bcc <HAL_GetTick>
 8006b52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b54:	e008      	b.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006b56:	f7fd f839 	bl	8003bcc <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	d901      	bls.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e09a      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b68:	4b50      	ldr	r3, [pc, #320]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d0f0      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0302 	and.w	r3, r3, #2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f000 8083 	beq.w	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b82:	2300      	movs	r3, #0
 8006b84:	60fb      	str	r3, [r7, #12]
 8006b86:	4b49      	ldr	r3, [pc, #292]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	4a48      	ldr	r2, [pc, #288]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b90:	6413      	str	r3, [r2, #64]	; 0x40
 8006b92:	4b46      	ldr	r3, [pc, #280]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b9a:	60fb      	str	r3, [r7, #12]
 8006b9c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006b9e:	4b44      	ldr	r3, [pc, #272]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a43      	ldr	r2, [pc, #268]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ba8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006baa:	f7fd f80f 	bl	8003bcc <HAL_GetTick>
 8006bae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006bb0:	e008      	b.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006bb2:	f7fd f80b 	bl	8003bcc <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d901      	bls.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006bc0:	2303      	movs	r3, #3
 8006bc2:	e06c      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006bc4:	4b3a      	ldr	r3, [pc, #232]	; (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d0f0      	beq.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006bd0:	4b36      	ldr	r3, [pc, #216]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bd8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d02f      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006be8:	693a      	ldr	r2, [r7, #16]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d028      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006bee:	4b2f      	ldr	r3, [pc, #188]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bf6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006bf8:	4b2e      	ldr	r3, [pc, #184]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006bfe:	4b2d      	ldr	r3, [pc, #180]	; (8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006c04:	4a29      	ldr	r2, [pc, #164]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c0a:	4b28      	ldr	r3, [pc, #160]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d114      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006c16:	f7fc ffd9 	bl	8003bcc <HAL_GetTick>
 8006c1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c1c:	e00a      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c1e:	f7fc ffd5 	bl	8003bcc <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e034      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c34:	4b1d      	ldr	r3, [pc, #116]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d0ee      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c4c:	d10d      	bne.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006c4e:	4b17      	ldr	r3, [pc, #92]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006c5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c62:	4912      	ldr	r1, [pc, #72]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c64:	4313      	orrs	r3, r2
 8006c66:	608b      	str	r3, [r1, #8]
 8006c68:	e005      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006c6a:	4b10      	ldr	r3, [pc, #64]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	4a0f      	ldr	r2, [pc, #60]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c70:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006c74:	6093      	str	r3, [r2, #8]
 8006c76:	4b0d      	ldr	r3, [pc, #52]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c82:	490a      	ldr	r1, [pc, #40]	; (8006cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0308 	and.w	r3, r3, #8
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d003      	beq.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	7c1a      	ldrb	r2, [r3, #16]
 8006c98:	4b07      	ldr	r3, [pc, #28]	; (8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006c9a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3718      	adds	r7, #24
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	42470068 	.word	0x42470068
 8006cac:	40023800 	.word	0x40023800
 8006cb0:	40007000 	.word	0x40007000
 8006cb4:	42470e40 	.word	0x42470e40
 8006cb8:	424711e0 	.word	0x424711e0

08006cbc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d101      	bne.n	8006cd2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e066      	b.n	8006da0 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	7f5b      	ldrb	r3, [r3, #29]
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d105      	bne.n	8006ce8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7fc fa88 	bl	80031f8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	22ca      	movs	r2, #202	; 0xca
 8006cf4:	625a      	str	r2, [r3, #36]	; 0x24
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2253      	movs	r2, #83	; 0x53
 8006cfc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 f998 	bl	8007034 <RTC_EnterInitMode>
 8006d04:	4603      	mov	r3, r0
 8006d06:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d12c      	bne.n	8006d68 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	6812      	ldr	r2, [r2, #0]
 8006d18:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006d1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d20:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	6899      	ldr	r1, [r3, #8]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685a      	ldr	r2, [r3, #4]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	431a      	orrs	r2, r3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	431a      	orrs	r2, r3
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	68d2      	ldr	r2, [r2, #12]
 8006d48:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	6919      	ldr	r1, [r3, #16]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	041a      	lsls	r2, r3, #16
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	430a      	orrs	r2, r1
 8006d5c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 f99f 	bl	80070a2 <RTC_ExitInitMode>
 8006d64:	4603      	mov	r3, r0
 8006d66:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006d68:	7bfb      	ldrb	r3, [r7, #15]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d113      	bne.n	8006d96 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006d7c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	699a      	ldr	r2, [r3, #24]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	22ff      	movs	r2, #255	; 0xff
 8006d9c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8006d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006da8:	b590      	push	{r4, r7, lr}
 8006daa:	b087      	sub	sp, #28
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006db4:	2300      	movs	r3, #0
 8006db6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	7f1b      	ldrb	r3, [r3, #28]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d101      	bne.n	8006dc4 <HAL_RTC_SetTime+0x1c>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	e087      	b.n	8006ed4 <HAL_RTC_SetTime+0x12c>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2202      	movs	r2, #2
 8006dce:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d126      	bne.n	8006e24 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d102      	bne.n	8006dea <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	2200      	movs	r2, #0
 8006de8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	4618      	mov	r0, r3
 8006df0:	f000 f97c 	bl	80070ec <RTC_ByteToBcd2>
 8006df4:	4603      	mov	r3, r0
 8006df6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	785b      	ldrb	r3, [r3, #1]
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f000 f975 	bl	80070ec <RTC_ByteToBcd2>
 8006e02:	4603      	mov	r3, r0
 8006e04:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006e06:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	789b      	ldrb	r3, [r3, #2]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f000 f96d 	bl	80070ec <RTC_ByteToBcd2>
 8006e12:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006e14:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	78db      	ldrb	r3, [r3, #3]
 8006e1c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	617b      	str	r3, [r7, #20]
 8006e22:	e018      	b.n	8006e56 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d102      	bne.n	8006e38 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	2200      	movs	r2, #0
 8006e36:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	785b      	ldrb	r3, [r3, #1]
 8006e42:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006e44:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006e4a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	78db      	ldrb	r3, [r3, #3]
 8006e50:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006e52:	4313      	orrs	r3, r2
 8006e54:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	22ca      	movs	r2, #202	; 0xca
 8006e5c:	625a      	str	r2, [r3, #36]	; 0x24
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2253      	movs	r2, #83	; 0x53
 8006e64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f000 f8e4 	bl	8007034 <RTC_EnterInitMode>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006e70:	7cfb      	ldrb	r3, [r7, #19]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d120      	bne.n	8006eb8 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006e80:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006e84:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	689a      	ldr	r2, [r3, #8]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e94:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6899      	ldr	r1, [r3, #8]
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	68da      	ldr	r2, [r3, #12]
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	691b      	ldr	r3, [r3, #16]
 8006ea4:	431a      	orrs	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f000 f8f7 	bl	80070a2 <RTC_ExitInitMode>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006eb8:	7cfb      	ldrb	r3, [r7, #19]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d102      	bne.n	8006ec4 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	22ff      	movs	r2, #255	; 0xff
 8006eca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	771a      	strb	r2, [r3, #28]

  return status;
 8006ed2:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	371c      	adds	r7, #28
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd90      	pop	{r4, r7, pc}

08006edc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006edc:	b590      	push	{r4, r7, lr}
 8006ede:	b087      	sub	sp, #28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	7f1b      	ldrb	r3, [r3, #28]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d101      	bne.n	8006ef8 <HAL_RTC_SetDate+0x1c>
 8006ef4:	2302      	movs	r3, #2
 8006ef6:	e071      	b.n	8006fdc <HAL_RTC_SetDate+0x100>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2201      	movs	r2, #1
 8006efc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2202      	movs	r2, #2
 8006f02:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10e      	bne.n	8006f28 <HAL_RTC_SetDate+0x4c>
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	785b      	ldrb	r3, [r3, #1]
 8006f0e:	f003 0310 	and.w	r3, r3, #16
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d008      	beq.n	8006f28 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	785b      	ldrb	r3, [r3, #1]
 8006f1a:	f023 0310 	bic.w	r3, r3, #16
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	330a      	adds	r3, #10
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d11c      	bne.n	8006f68 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	78db      	ldrb	r3, [r3, #3]
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 f8da 	bl	80070ec <RTC_ByteToBcd2>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	785b      	ldrb	r3, [r3, #1]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f000 f8d3 	bl	80070ec <RTC_ByteToBcd2>
 8006f46:	4603      	mov	r3, r0
 8006f48:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006f4a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	789b      	ldrb	r3, [r3, #2]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f000 f8cb 	bl	80070ec <RTC_ByteToBcd2>
 8006f56:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006f58:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006f62:	4313      	orrs	r3, r2
 8006f64:	617b      	str	r3, [r7, #20]
 8006f66:	e00e      	b.n	8006f86 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	78db      	ldrb	r3, [r3, #3]
 8006f6c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	785b      	ldrb	r3, [r3, #1]
 8006f72:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006f74:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006f7a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	22ca      	movs	r2, #202	; 0xca
 8006f8c:	625a      	str	r2, [r3, #36]	; 0x24
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2253      	movs	r2, #83	; 0x53
 8006f94:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 f84c 	bl	8007034 <RTC_EnterInitMode>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006fa0:	7cfb      	ldrb	r3, [r7, #19]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10c      	bne.n	8006fc0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006fb0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006fb4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f000 f873 	bl	80070a2 <RTC_ExitInitMode>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006fc0:	7cfb      	ldrb	r3, [r7, #19]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d102      	bne.n	8006fcc <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	22ff      	movs	r2, #255	; 0xff
 8006fd2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	771a      	strb	r2, [r3, #28]

  return status;
 8006fda:	7cfb      	ldrb	r3, [r7, #19]
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	371c      	adds	r7, #28
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd90      	pop	{r4, r7, pc}

08006fe4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68da      	ldr	r2, [r3, #12]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006ffe:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007000:	f7fc fde4 	bl	8003bcc <HAL_GetTick>
 8007004:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007006:	e009      	b.n	800701c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007008:	f7fc fde0 	bl	8003bcc <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007016:	d901      	bls.n	800701c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007018:	2303      	movs	r3, #3
 800701a:	e007      	b.n	800702c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f003 0320 	and.w	r3, r3, #32
 8007026:	2b00      	cmp	r3, #0
 8007028:	d0ee      	beq.n	8007008 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800702a:	2300      	movs	r3, #0
}
 800702c:	4618      	mov	r0, r3
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007040:	2300      	movs	r3, #0
 8007042:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800704e:	2b00      	cmp	r3, #0
 8007050:	d122      	bne.n	8007098 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68da      	ldr	r2, [r3, #12]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007060:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007062:	f7fc fdb3 	bl	8003bcc <HAL_GetTick>
 8007066:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007068:	e00c      	b.n	8007084 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800706a:	f7fc fdaf 	bl	8003bcc <HAL_GetTick>
 800706e:	4602      	mov	r2, r0
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007078:	d904      	bls.n	8007084 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2204      	movs	r2, #4
 800707e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800708e:	2b00      	cmp	r3, #0
 8007090:	d102      	bne.n	8007098 <RTC_EnterInitMode+0x64>
 8007092:	7bfb      	ldrb	r3, [r7, #15]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d1e8      	bne.n	800706a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007098:	7bfb      	ldrb	r3, [r7, #15]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b084      	sub	sp, #16
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070aa:	2300      	movs	r3, #0
 80070ac:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	68da      	ldr	r2, [r3, #12]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070bc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	f003 0320 	and.w	r3, r3, #32
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10a      	bne.n	80070e2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f7ff ff89 	bl	8006fe4 <HAL_RTC_WaitForSynchro>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d004      	beq.n	80070e2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2204      	movs	r2, #4
 80070dc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	4603      	mov	r3, r0
 80070f4:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80070fa:	e005      	b.n	8007108 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80070fc:	7bfb      	ldrb	r3, [r7, #15]
 80070fe:	3301      	adds	r3, #1
 8007100:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8007102:	79fb      	ldrb	r3, [r7, #7]
 8007104:	3b0a      	subs	r3, #10
 8007106:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007108:	79fb      	ldrb	r3, [r7, #7]
 800710a:	2b09      	cmp	r3, #9
 800710c:	d8f6      	bhi.n	80070fc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800710e:	7bfb      	ldrb	r3, [r7, #15]
 8007110:	011b      	lsls	r3, r3, #4
 8007112:	b2da      	uxtb	r2, r3
 8007114:	79fb      	ldrb	r3, [r7, #7]
 8007116:	4313      	orrs	r3, r2
 8007118:	b2db      	uxtb	r3, r3
}
 800711a:	4618      	mov	r0, r3
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr

08007126 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b086      	sub	sp, #24
 800712a:	af00      	add	r7, sp, #0
 800712c:	60f8      	str	r0, [r7, #12]
 800712e:	60b9      	str	r1, [r7, #8]
 8007130:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007132:	2300      	movs	r3, #0
 8007134:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	7f1b      	ldrb	r3, [r3, #28]
 800713a:	2b01      	cmp	r3, #1
 800713c:	d101      	bne.n	8007142 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 800713e:	2302      	movs	r3, #2
 8007140:	e08a      	b.n	8007258 <HAL_RTCEx_SetWakeUpTimer+0x132>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2201      	movs	r2, #1
 8007146:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2202      	movs	r2, #2
 800714c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	22ca      	movs	r2, #202	; 0xca
 8007154:	625a      	str	r2, [r3, #36]	; 0x24
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	2253      	movs	r2, #83	; 0x53
 800715c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007168:	2b00      	cmp	r3, #0
 800716a:	d01e      	beq.n	80071aa <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 800716c:	f7fc fd2e 	bl	8003bcc <HAL_GetTick>
 8007170:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8007172:	e013      	b.n	800719c <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007174:	f7fc fd2a 	bl	8003bcc <HAL_GetTick>
 8007178:	4602      	mov	r2, r0
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	1ad3      	subs	r3, r2, r3
 800717e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007182:	d90b      	bls.n	800719c <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	22ff      	movs	r2, #255	; 0xff
 800718a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2203      	movs	r2, #3
 8007190:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007198:	2303      	movs	r3, #3
 800719a:	e05d      	b.n	8007258 <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	f003 0304 	and.w	r3, r3, #4
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1e4      	bne.n	8007174 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	689a      	ldr	r2, [r3, #8]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071b8:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	b2da      	uxtb	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80071ca:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80071cc:	f7fc fcfe 	bl	8003bcc <HAL_GetTick>
 80071d0:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80071d2:	e013      	b.n	80071fc <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80071d4:	f7fc fcfa 	bl	8003bcc <HAL_GetTick>
 80071d8:	4602      	mov	r2, r0
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	1ad3      	subs	r3, r2, r3
 80071de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071e2:	d90b      	bls.n	80071fc <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	22ff      	movs	r2, #255	; 0xff
 80071ea:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2203      	movs	r2, #3
 80071f0:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e02d      	b.n	8007258 <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	f003 0304 	and.w	r3, r3, #4
 8007206:	2b00      	cmp	r3, #0
 8007208:	d0e4      	beq.n	80071d4 <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	689a      	ldr	r2, [r3, #8]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0207 	bic.w	r2, r2, #7
 8007218:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	6899      	ldr	r1, [r3, #8]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	430a      	orrs	r2, r1
 8007228:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68ba      	ldr	r2, [r7, #8]
 8007230:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	689a      	ldr	r2, [r3, #8]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007240:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	22ff      	movs	r2, #255	; 0xff
 8007248:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2201      	movs	r2, #1
 800724e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2200      	movs	r2, #0
 8007254:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007256:	2300      	movs	r3, #0
}
 8007258:	4618      	mov	r0, r3
 800725a:	3718      	adds	r7, #24
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}

08007260 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007260:	b480      	push	{r7}
 8007262:	b087      	sub	sp, #28
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800726c:	4b59      	ldr	r3, [pc, #356]	; (80073d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a59      	ldr	r2, [pc, #356]	; (80073d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8007272:	fba2 2303 	umull	r2, r3, r2, r3
 8007276:	0adb      	lsrs	r3, r3, #11
 8007278:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800727c:	fb02 f303 	mul.w	r3, r2, r3
 8007280:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	7f1b      	ldrb	r3, [r3, #28]
 8007286:	2b01      	cmp	r3, #1
 8007288:	d101      	bne.n	800728e <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 800728a:	2302      	movs	r3, #2
 800728c:	e09b      	b.n	80073c6 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2201      	movs	r2, #1
 8007292:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2202      	movs	r2, #2
 8007298:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	22ca      	movs	r2, #202	; 0xca
 80072a0:	625a      	str	r2, [r3, #36]	; 0x24
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2253      	movs	r2, #83	; 0x53
 80072a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d017      	beq.n	80072e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	1e5a      	subs	r2, r3, #1
 80072bc:	617a      	str	r2, [r7, #20]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d10b      	bne.n	80072da <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	22ff      	movs	r2, #255	; 0xff
 80072c8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2203      	movs	r2, #3
 80072ce:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e075      	b.n	80073c6 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1e7      	bne.n	80072b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	689a      	ldr	r2, [r3, #8]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072f6:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007308:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800730a:	4b32      	ldr	r3, [pc, #200]	; (80073d4 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a32      	ldr	r2, [pc, #200]	; (80073d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8007310:	fba2 2303 	umull	r2, r3, r2, r3
 8007314:	0adb      	lsrs	r3, r3, #11
 8007316:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800731a:	fb02 f303 	mul.w	r3, r2, r3
 800731e:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    if (count-- == 0U)
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	1e5a      	subs	r2, r3, #1
 8007324:	617a      	str	r2, [r7, #20]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10b      	bne.n	8007342 <HAL_RTCEx_SetWakeUpTimer_IT+0xe2>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	22ff      	movs	r2, #255	; 0xff
 8007330:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2203      	movs	r2, #3
 8007336:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e041      	b.n	80073c6 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	f003 0304 	and.w	r3, r3, #4
 800734c:	2b00      	cmp	r3, #0
 800734e:	d0e7      	beq.n	8007320 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689a      	ldr	r2, [r3, #8]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0207 	bic.w	r2, r2, #7
 800735e:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6899      	ldr	r1, [r3, #8]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	430a      	orrs	r2, r1
 800736e:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68ba      	ldr	r2, [r7, #8]
 8007376:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8007378:	4b18      	ldr	r3, [pc, #96]	; (80073dc <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a17      	ldr	r2, [pc, #92]	; (80073dc <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800737e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007382:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8007384:	4b15      	ldr	r3, [pc, #84]	; (80073dc <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	4a14      	ldr	r2, [pc, #80]	; (80073dc <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800738a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800738e:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	689a      	ldr	r2, [r3, #8]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800739e:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689a      	ldr	r2, [r3, #8]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073ae:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	22ff      	movs	r2, #255	; 0xff
 80073b6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2201      	movs	r2, #1
 80073bc:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	371c      	adds	r7, #28
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr
 80073d2:	bf00      	nop
 80073d4:	20000000 	.word	0x20000000
 80073d8:	10624dd3 	.word	0x10624dd3
 80073dc:	40013c00 	.word	0x40013c00

080073e0 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073e8:	2300      	movs	r3, #0
 80073ea:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	7f1b      	ldrb	r3, [r3, #28]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d101      	bne.n	80073f8 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 80073f4:	2302      	movs	r3, #2
 80073f6:	e047      	b.n	8007488 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2202      	movs	r2, #2
 8007402:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	22ca      	movs	r2, #202	; 0xca
 800740a:	625a      	str	r2, [r3, #36]	; 0x24
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2253      	movs	r2, #83	; 0x53
 8007412:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689a      	ldr	r2, [r3, #8]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007422:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	689a      	ldr	r2, [r3, #8]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007432:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007434:	f7fc fbca 	bl	8003bcc <HAL_GetTick>
 8007438:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800743a:	e013      	b.n	8007464 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800743c:	f7fc fbc6 	bl	8003bcc <HAL_GetTick>
 8007440:	4602      	mov	r2, r0
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	1ad3      	subs	r3, r2, r3
 8007446:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800744a:	d90b      	bls.n	8007464 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	22ff      	movs	r2, #255	; 0xff
 8007452:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2203      	movs	r2, #3
 8007458:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e011      	b.n	8007488 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f003 0304 	and.w	r3, r3, #4
 800746e:	2b00      	cmp	r3, #0
 8007470:	d0e4      	beq.n	800743c <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	22ff      	movs	r2, #255	; 0xff
 8007478:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d101      	bne.n	80074a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e07b      	b.n	800759a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d108      	bne.n	80074bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074b2:	d009      	beq.n	80074c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	61da      	str	r2, [r3, #28]
 80074ba:	e005      	b.n	80074c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d106      	bne.n	80074e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7fb feb4 	bl	8003250 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2202      	movs	r2, #2
 80074ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007510:	431a      	orrs	r2, r3
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800751a:	431a      	orrs	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	f003 0302 	and.w	r3, r3, #2
 8007524:	431a      	orrs	r2, r3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	f003 0301 	and.w	r3, r3, #1
 800752e:	431a      	orrs	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	699b      	ldr	r3, [r3, #24]
 8007534:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007538:	431a      	orrs	r2, r3
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007542:	431a      	orrs	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a1b      	ldr	r3, [r3, #32]
 8007548:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800754c:	ea42 0103 	orr.w	r1, r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007554:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	430a      	orrs	r2, r1
 800755e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	0c1b      	lsrs	r3, r3, #16
 8007566:	f003 0104 	and.w	r1, r3, #4
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756e:	f003 0210 	and.w	r2, r3, #16
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	430a      	orrs	r2, r1
 8007578:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	69da      	ldr	r2, [r3, #28]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007588:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3708      	adds	r7, #8
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}

080075a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b088      	sub	sp, #32
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	60f8      	str	r0, [r7, #12]
 80075aa:	60b9      	str	r1, [r7, #8]
 80075ac:	603b      	str	r3, [r7, #0]
 80075ae:	4613      	mov	r3, r2
 80075b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80075b2:	2300      	movs	r3, #0
 80075b4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d101      	bne.n	80075c4 <HAL_SPI_Transmit+0x22>
 80075c0:	2302      	movs	r3, #2
 80075c2:	e126      	b.n	8007812 <HAL_SPI_Transmit+0x270>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075cc:	f7fc fafe 	bl	8003bcc <HAL_GetTick>
 80075d0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80075d2:	88fb      	ldrh	r3, [r7, #6]
 80075d4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d002      	beq.n	80075e8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80075e2:	2302      	movs	r3, #2
 80075e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80075e6:	e10b      	b.n	8007800 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d002      	beq.n	80075f4 <HAL_SPI_Transmit+0x52>
 80075ee:	88fb      	ldrh	r3, [r7, #6]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d102      	bne.n	80075fa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80075f8:	e102      	b.n	8007800 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2203      	movs	r2, #3
 80075fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2200      	movs	r2, #0
 8007606:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	88fa      	ldrh	r2, [r7, #6]
 8007612:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	88fa      	ldrh	r2, [r7, #6]
 8007618:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2200      	movs	r2, #0
 8007630:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007640:	d10f      	bne.n	8007662 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007650:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007660:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800766c:	2b40      	cmp	r3, #64	; 0x40
 800766e:	d007      	beq.n	8007680 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800767e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007688:	d14b      	bne.n	8007722 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d002      	beq.n	8007698 <HAL_SPI_Transmit+0xf6>
 8007692:	8afb      	ldrh	r3, [r7, #22]
 8007694:	2b01      	cmp	r3, #1
 8007696:	d13e      	bne.n	8007716 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800769c:	881a      	ldrh	r2, [r3, #0]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a8:	1c9a      	adds	r2, r3, #2
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	3b01      	subs	r3, #1
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80076bc:	e02b      	b.n	8007716 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	f003 0302 	and.w	r3, r3, #2
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d112      	bne.n	80076f2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076d0:	881a      	ldrh	r2, [r3, #0]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076dc:	1c9a      	adds	r2, r3, #2
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	3b01      	subs	r3, #1
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	86da      	strh	r2, [r3, #54]	; 0x36
 80076f0:	e011      	b.n	8007716 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076f2:	f7fc fa6b 	bl	8003bcc <HAL_GetTick>
 80076f6:	4602      	mov	r2, r0
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	1ad3      	subs	r3, r2, r3
 80076fc:	683a      	ldr	r2, [r7, #0]
 80076fe:	429a      	cmp	r2, r3
 8007700:	d803      	bhi.n	800770a <HAL_SPI_Transmit+0x168>
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007708:	d102      	bne.n	8007710 <HAL_SPI_Transmit+0x16e>
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d102      	bne.n	8007716 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007714:	e074      	b.n	8007800 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800771a:	b29b      	uxth	r3, r3
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1ce      	bne.n	80076be <HAL_SPI_Transmit+0x11c>
 8007720:	e04c      	b.n	80077bc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d002      	beq.n	8007730 <HAL_SPI_Transmit+0x18e>
 800772a:	8afb      	ldrh	r3, [r7, #22]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d140      	bne.n	80077b2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	330c      	adds	r3, #12
 800773a:	7812      	ldrb	r2, [r2, #0]
 800773c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007742:	1c5a      	adds	r2, r3, #1
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800774c:	b29b      	uxth	r3, r3
 800774e:	3b01      	subs	r3, #1
 8007750:	b29a      	uxth	r2, r3
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007756:	e02c      	b.n	80077b2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	f003 0302 	and.w	r3, r3, #2
 8007762:	2b02      	cmp	r3, #2
 8007764:	d113      	bne.n	800778e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	330c      	adds	r3, #12
 8007770:	7812      	ldrb	r2, [r2, #0]
 8007772:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007778:	1c5a      	adds	r2, r3, #1
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007782:	b29b      	uxth	r3, r3
 8007784:	3b01      	subs	r3, #1
 8007786:	b29a      	uxth	r2, r3
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	86da      	strh	r2, [r3, #54]	; 0x36
 800778c:	e011      	b.n	80077b2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800778e:	f7fc fa1d 	bl	8003bcc <HAL_GetTick>
 8007792:	4602      	mov	r2, r0
 8007794:	69bb      	ldr	r3, [r7, #24]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	683a      	ldr	r2, [r7, #0]
 800779a:	429a      	cmp	r2, r3
 800779c:	d803      	bhi.n	80077a6 <HAL_SPI_Transmit+0x204>
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a4:	d102      	bne.n	80077ac <HAL_SPI_Transmit+0x20a>
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d102      	bne.n	80077b2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80077b0:	e026      	b.n	8007800 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1cd      	bne.n	8007758 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80077bc:	69ba      	ldr	r2, [r7, #24]
 80077be:	6839      	ldr	r1, [r7, #0]
 80077c0:	68f8      	ldr	r0, [r7, #12]
 80077c2:	f000 fa55 	bl	8007c70 <SPI_EndRxTxTransaction>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d002      	beq.n	80077d2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2220      	movs	r2, #32
 80077d0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10a      	bne.n	80077f0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077da:	2300      	movs	r3, #0
 80077dc:	613b      	str	r3, [r7, #16]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	613b      	str	r3, [r7, #16]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	613b      	str	r3, [r7, #16]
 80077ee:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d002      	beq.n	80077fe <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	77fb      	strb	r3, [r7, #31]
 80077fc:	e000      	b.n	8007800 <HAL_SPI_Transmit+0x25e>
  }

error:
 80077fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007810:	7ffb      	ldrb	r3, [r7, #31]
}
 8007812:	4618      	mov	r0, r3
 8007814:	3720      	adds	r7, #32
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b08c      	sub	sp, #48	; 0x30
 800781e:	af00      	add	r7, sp, #0
 8007820:	60f8      	str	r0, [r7, #12]
 8007822:	60b9      	str	r1, [r7, #8]
 8007824:	607a      	str	r2, [r7, #4]
 8007826:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007828:	2301      	movs	r3, #1
 800782a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800782c:	2300      	movs	r3, #0
 800782e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007838:	2b01      	cmp	r3, #1
 800783a:	d101      	bne.n	8007840 <HAL_SPI_TransmitReceive+0x26>
 800783c:	2302      	movs	r3, #2
 800783e:	e18a      	b.n	8007b56 <HAL_SPI_TransmitReceive+0x33c>
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007848:	f7fc f9c0 	bl	8003bcc <HAL_GetTick>
 800784c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007854:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800785e:	887b      	ldrh	r3, [r7, #2]
 8007860:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007862:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007866:	2b01      	cmp	r3, #1
 8007868:	d00f      	beq.n	800788a <HAL_SPI_TransmitReceive+0x70>
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007870:	d107      	bne.n	8007882 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d103      	bne.n	8007882 <HAL_SPI_TransmitReceive+0x68>
 800787a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800787e:	2b04      	cmp	r3, #4
 8007880:	d003      	beq.n	800788a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007882:	2302      	movs	r3, #2
 8007884:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007888:	e15b      	b.n	8007b42 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d005      	beq.n	800789c <HAL_SPI_TransmitReceive+0x82>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d002      	beq.n	800789c <HAL_SPI_TransmitReceive+0x82>
 8007896:	887b      	ldrh	r3, [r7, #2]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d103      	bne.n	80078a4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80078a2:	e14e      	b.n	8007b42 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b04      	cmp	r3, #4
 80078ae:	d003      	beq.n	80078b8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2205      	movs	r2, #5
 80078b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	887a      	ldrh	r2, [r7, #2]
 80078c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	887a      	ldrh	r2, [r7, #2]
 80078ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	887a      	ldrh	r2, [r7, #2]
 80078da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	887a      	ldrh	r2, [r7, #2]
 80078e0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078f8:	2b40      	cmp	r3, #64	; 0x40
 80078fa:	d007      	beq.n	800790c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800790a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007914:	d178      	bne.n	8007a08 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d002      	beq.n	8007924 <HAL_SPI_TransmitReceive+0x10a>
 800791e:	8b7b      	ldrh	r3, [r7, #26]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d166      	bne.n	80079f2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007928:	881a      	ldrh	r2, [r3, #0]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007934:	1c9a      	adds	r2, r3, #2
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800793e:	b29b      	uxth	r3, r3
 8007940:	3b01      	subs	r3, #1
 8007942:	b29a      	uxth	r2, r3
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007948:	e053      	b.n	80079f2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f003 0302 	and.w	r3, r3, #2
 8007954:	2b02      	cmp	r3, #2
 8007956:	d11b      	bne.n	8007990 <HAL_SPI_TransmitReceive+0x176>
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800795c:	b29b      	uxth	r3, r3
 800795e:	2b00      	cmp	r3, #0
 8007960:	d016      	beq.n	8007990 <HAL_SPI_TransmitReceive+0x176>
 8007962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007964:	2b01      	cmp	r3, #1
 8007966:	d113      	bne.n	8007990 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796c:	881a      	ldrh	r2, [r3, #0]
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007978:	1c9a      	adds	r2, r3, #2
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007982:	b29b      	uxth	r3, r3
 8007984:	3b01      	subs	r3, #1
 8007986:	b29a      	uxth	r2, r3
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	f003 0301 	and.w	r3, r3, #1
 800799a:	2b01      	cmp	r3, #1
 800799c:	d119      	bne.n	80079d2 <HAL_SPI_TransmitReceive+0x1b8>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d014      	beq.n	80079d2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b2:	b292      	uxth	r2, r2
 80079b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ba:	1c9a      	adds	r2, r3, #2
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	3b01      	subs	r3, #1
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80079ce:	2301      	movs	r3, #1
 80079d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80079d2:	f7fc f8fb 	bl	8003bcc <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079de:	429a      	cmp	r2, r3
 80079e0:	d807      	bhi.n	80079f2 <HAL_SPI_TransmitReceive+0x1d8>
 80079e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e8:	d003      	beq.n	80079f2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80079ea:	2303      	movs	r3, #3
 80079ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80079f0:	e0a7      	b.n	8007b42 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1a6      	bne.n	800794a <HAL_SPI_TransmitReceive+0x130>
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1a1      	bne.n	800794a <HAL_SPI_TransmitReceive+0x130>
 8007a06:	e07c      	b.n	8007b02 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d002      	beq.n	8007a16 <HAL_SPI_TransmitReceive+0x1fc>
 8007a10:	8b7b      	ldrh	r3, [r7, #26]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d16b      	bne.n	8007aee <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	330c      	adds	r3, #12
 8007a20:	7812      	ldrb	r2, [r2, #0]
 8007a22:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a28:	1c5a      	adds	r2, r3, #1
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	3b01      	subs	r3, #1
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a3c:	e057      	b.n	8007aee <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	f003 0302 	and.w	r3, r3, #2
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	d11c      	bne.n	8007a86 <HAL_SPI_TransmitReceive+0x26c>
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d017      	beq.n	8007a86 <HAL_SPI_TransmitReceive+0x26c>
 8007a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d114      	bne.n	8007a86 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	330c      	adds	r3, #12
 8007a66:	7812      	ldrb	r2, [r2, #0]
 8007a68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	b29a      	uxth	r2, r3
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f003 0301 	and.w	r3, r3, #1
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d119      	bne.n	8007ac8 <HAL_SPI_TransmitReceive+0x2ae>
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d014      	beq.n	8007ac8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68da      	ldr	r2, [r3, #12]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa8:	b2d2      	uxtb	r2, r2
 8007aaa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab0:	1c5a      	adds	r2, r3, #1
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	3b01      	subs	r3, #1
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ac8:	f7fc f880 	bl	8003bcc <HAL_GetTick>
 8007acc:	4602      	mov	r2, r0
 8007ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad0:	1ad3      	subs	r3, r2, r3
 8007ad2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d803      	bhi.n	8007ae0 <HAL_SPI_TransmitReceive+0x2c6>
 8007ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ade:	d102      	bne.n	8007ae6 <HAL_SPI_TransmitReceive+0x2cc>
 8007ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d103      	bne.n	8007aee <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007aec:	e029      	b.n	8007b42 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1a2      	bne.n	8007a3e <HAL_SPI_TransmitReceive+0x224>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d19d      	bne.n	8007a3e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b04:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f000 f8b2 	bl	8007c70 <SPI_EndRxTxTransaction>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d006      	beq.n	8007b20 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2220      	movs	r2, #32
 8007b1c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007b1e:	e010      	b.n	8007b42 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10b      	bne.n	8007b40 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b28:	2300      	movs	r3, #0
 8007b2a:	617b      	str	r3, [r7, #20]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	617b      	str	r3, [r7, #20]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	617b      	str	r3, [r7, #20]
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	e000      	b.n	8007b42 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007b40:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007b52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3730      	adds	r7, #48	; 0x30
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
	...

08007b60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b088      	sub	sp, #32
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	603b      	str	r3, [r7, #0]
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007b70:	f7fc f82c 	bl	8003bcc <HAL_GetTick>
 8007b74:	4602      	mov	r2, r0
 8007b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b78:	1a9b      	subs	r3, r3, r2
 8007b7a:	683a      	ldr	r2, [r7, #0]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007b80:	f7fc f824 	bl	8003bcc <HAL_GetTick>
 8007b84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007b86:	4b39      	ldr	r3, [pc, #228]	; (8007c6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	015b      	lsls	r3, r3, #5
 8007b8c:	0d1b      	lsrs	r3, r3, #20
 8007b8e:	69fa      	ldr	r2, [r7, #28]
 8007b90:	fb02 f303 	mul.w	r3, r2, r3
 8007b94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b96:	e054      	b.n	8007c42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b9e:	d050      	beq.n	8007c42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ba0:	f7fc f814 	bl	8003bcc <HAL_GetTick>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	69bb      	ldr	r3, [r7, #24]
 8007ba8:	1ad3      	subs	r3, r2, r3
 8007baa:	69fa      	ldr	r2, [r7, #28]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d902      	bls.n	8007bb6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d13d      	bne.n	8007c32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	685a      	ldr	r2, [r3, #4]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007bc4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bce:	d111      	bne.n	8007bf4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bd8:	d004      	beq.n	8007be4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007be2:	d107      	bne.n	8007bf4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bf2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bfc:	d10f      	bne.n	8007c1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c0c:	601a      	str	r2, [r3, #0]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	e017      	b.n	8007c62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d101      	bne.n	8007c3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	3b01      	subs	r3, #1
 8007c40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	689a      	ldr	r2, [r3, #8]
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	bf0c      	ite	eq
 8007c52:	2301      	moveq	r3, #1
 8007c54:	2300      	movne	r3, #0
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	461a      	mov	r2, r3
 8007c5a:	79fb      	ldrb	r3, [r7, #7]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d19b      	bne.n	8007b98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007c60:	2300      	movs	r3, #0
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3720      	adds	r7, #32
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	20000000 	.word	0x20000000

08007c70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b088      	sub	sp, #32
 8007c74:	af02      	add	r7, sp, #8
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007c7c:	4b1b      	ldr	r3, [pc, #108]	; (8007cec <SPI_EndRxTxTransaction+0x7c>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a1b      	ldr	r2, [pc, #108]	; (8007cf0 <SPI_EndRxTxTransaction+0x80>)
 8007c82:	fba2 2303 	umull	r2, r3, r2, r3
 8007c86:	0d5b      	lsrs	r3, r3, #21
 8007c88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007c8c:	fb02 f303 	mul.w	r3, r2, r3
 8007c90:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c9a:	d112      	bne.n	8007cc2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	2180      	movs	r1, #128	; 0x80
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f7ff ff5a 	bl	8007b60 <SPI_WaitFlagStateUntilTimeout>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d016      	beq.n	8007ce0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cb6:	f043 0220 	orr.w	r2, r3, #32
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e00f      	b.n	8007ce2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00a      	beq.n	8007cde <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cd8:	2b80      	cmp	r3, #128	; 0x80
 8007cda:	d0f2      	beq.n	8007cc2 <SPI_EndRxTxTransaction+0x52>
 8007cdc:	e000      	b.n	8007ce0 <SPI_EndRxTxTransaction+0x70>
        break;
 8007cde:	bf00      	nop
  }

  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3718      	adds	r7, #24
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	20000000 	.word	0x20000000
 8007cf0:	165e9f81 	.word	0x165e9f81

08007cf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e03f      	b.n	8007d86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d106      	bne.n	8007d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7fb fae0 	bl	80032e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2224      	movs	r2, #36	; 0x24
 8007d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68da      	ldr	r2, [r3, #12]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 f929 	bl	8007f90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	691a      	ldr	r2, [r3, #16]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	695a      	ldr	r2, [r3, #20]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68da      	ldr	r2, [r3, #12]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2220      	movs	r2, #32
 8007d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2220      	movs	r2, #32
 8007d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b08a      	sub	sp, #40	; 0x28
 8007d92:	af02      	add	r7, sp, #8
 8007d94:	60f8      	str	r0, [r7, #12]
 8007d96:	60b9      	str	r1, [r7, #8]
 8007d98:	603b      	str	r3, [r7, #0]
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007da8:	b2db      	uxtb	r3, r3
 8007daa:	2b20      	cmp	r3, #32
 8007dac:	d17c      	bne.n	8007ea8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <HAL_UART_Transmit+0x2c>
 8007db4:	88fb      	ldrh	r3, [r7, #6]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d101      	bne.n	8007dbe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e075      	b.n	8007eaa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d101      	bne.n	8007dcc <HAL_UART_Transmit+0x3e>
 8007dc8:	2302      	movs	r3, #2
 8007dca:	e06e      	b.n	8007eaa <HAL_UART_Transmit+0x11c>
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2221      	movs	r2, #33	; 0x21
 8007dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007de2:	f7fb fef3 	bl	8003bcc <HAL_GetTick>
 8007de6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	88fa      	ldrh	r2, [r7, #6]
 8007dec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	88fa      	ldrh	r2, [r7, #6]
 8007df2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dfc:	d108      	bne.n	8007e10 <HAL_UART_Transmit+0x82>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	691b      	ldr	r3, [r3, #16]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d104      	bne.n	8007e10 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007e06:	2300      	movs	r3, #0
 8007e08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	61bb      	str	r3, [r7, #24]
 8007e0e:	e003      	b.n	8007e18 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e14:	2300      	movs	r3, #0
 8007e16:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007e20:	e02a      	b.n	8007e78 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	2180      	movs	r1, #128	; 0x80
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f000 f840 	bl	8007eb2 <UART_WaitOnFlagUntilTimeout>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d001      	beq.n	8007e3c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007e38:	2303      	movs	r3, #3
 8007e3a:	e036      	b.n	8007eaa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10b      	bne.n	8007e5a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	881b      	ldrh	r3, [r3, #0]
 8007e46:	461a      	mov	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	3302      	adds	r3, #2
 8007e56:	61bb      	str	r3, [r7, #24]
 8007e58:	e007      	b.n	8007e6a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	781a      	ldrb	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	3301      	adds	r3, #1
 8007e68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	3b01      	subs	r3, #1
 8007e72:	b29a      	uxth	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1cf      	bne.n	8007e22 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	9300      	str	r3, [sp, #0]
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	2140      	movs	r1, #64	; 0x40
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f000 f810 	bl	8007eb2 <UART_WaitOnFlagUntilTimeout>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d001      	beq.n	8007e9c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	e006      	b.n	8007eaa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2220      	movs	r2, #32
 8007ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	e000      	b.n	8007eaa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007ea8:	2302      	movs	r3, #2
  }
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3720      	adds	r7, #32
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b090      	sub	sp, #64	; 0x40
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	60f8      	str	r0, [r7, #12]
 8007eba:	60b9      	str	r1, [r7, #8]
 8007ebc:	603b      	str	r3, [r7, #0]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ec2:	e050      	b.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eca:	d04c      	beq.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007ecc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d007      	beq.n	8007ee2 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ed2:	f7fb fe7b 	bl	8003bcc <HAL_GetTick>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d241      	bcs.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	330c      	adds	r3, #12
 8007ee8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eec:	e853 3f00 	ldrex	r3, [r3]
 8007ef0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ef8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	330c      	adds	r3, #12
 8007f00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007f02:	637a      	str	r2, [r7, #52]	; 0x34
 8007f04:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f0a:	e841 2300 	strex	r3, r2, [r1]
 8007f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d1e5      	bne.n	8007ee2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	3314      	adds	r3, #20
 8007f1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	e853 3f00 	ldrex	r3, [r3]
 8007f24:	613b      	str	r3, [r7, #16]
   return(result);
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	f023 0301 	bic.w	r3, r3, #1
 8007f2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	3314      	adds	r3, #20
 8007f34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f36:	623a      	str	r2, [r7, #32]
 8007f38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3a:	69f9      	ldr	r1, [r7, #28]
 8007f3c:	6a3a      	ldr	r2, [r7, #32]
 8007f3e:	e841 2300 	strex	r3, r2, [r1]
 8007f42:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1e5      	bne.n	8007f16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2220      	movs	r2, #32
 8007f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2220      	movs	r2, #32
 8007f56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007f62:	2303      	movs	r3, #3
 8007f64:	e00f      	b.n	8007f86 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	4013      	ands	r3, r2
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	bf0c      	ite	eq
 8007f76:	2301      	moveq	r3, #1
 8007f78:	2300      	movne	r3, #0
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	79fb      	ldrb	r3, [r7, #7]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d09f      	beq.n	8007ec4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3740      	adds	r7, #64	; 0x40
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
	...

08007f90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f94:	b0c0      	sub	sp, #256	; 0x100
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	691b      	ldr	r3, [r3, #16]
 8007fa4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fac:	68d9      	ldr	r1, [r3, #12]
 8007fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	ea40 0301 	orr.w	r3, r0, r1
 8007fb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fbe:	689a      	ldr	r2, [r3, #8]
 8007fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fcc:	695b      	ldr	r3, [r3, #20]
 8007fce:	431a      	orrs	r2, r3
 8007fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fd4:	69db      	ldr	r3, [r3, #28]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007fe8:	f021 010c 	bic.w	r1, r1, #12
 8007fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007ff6:	430b      	orrs	r3, r1
 8007ff8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800800a:	6999      	ldr	r1, [r3, #24]
 800800c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	ea40 0301 	orr.w	r3, r0, r1
 8008016:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	4b8f      	ldr	r3, [pc, #572]	; (800825c <UART_SetConfig+0x2cc>)
 8008020:	429a      	cmp	r2, r3
 8008022:	d005      	beq.n	8008030 <UART_SetConfig+0xa0>
 8008024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	4b8d      	ldr	r3, [pc, #564]	; (8008260 <UART_SetConfig+0x2d0>)
 800802c:	429a      	cmp	r2, r3
 800802e:	d104      	bne.n	800803a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008030:	f7fe fd42 	bl	8006ab8 <HAL_RCC_GetPCLK2Freq>
 8008034:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008038:	e003      	b.n	8008042 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800803a:	f7fe fd29 	bl	8006a90 <HAL_RCC_GetPCLK1Freq>
 800803e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008046:	69db      	ldr	r3, [r3, #28]
 8008048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800804c:	f040 810c 	bne.w	8008268 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008050:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008054:	2200      	movs	r2, #0
 8008056:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800805a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800805e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008062:	4622      	mov	r2, r4
 8008064:	462b      	mov	r3, r5
 8008066:	1891      	adds	r1, r2, r2
 8008068:	65b9      	str	r1, [r7, #88]	; 0x58
 800806a:	415b      	adcs	r3, r3
 800806c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800806e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008072:	4621      	mov	r1, r4
 8008074:	eb12 0801 	adds.w	r8, r2, r1
 8008078:	4629      	mov	r1, r5
 800807a:	eb43 0901 	adc.w	r9, r3, r1
 800807e:	f04f 0200 	mov.w	r2, #0
 8008082:	f04f 0300 	mov.w	r3, #0
 8008086:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800808a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800808e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008092:	4690      	mov	r8, r2
 8008094:	4699      	mov	r9, r3
 8008096:	4623      	mov	r3, r4
 8008098:	eb18 0303 	adds.w	r3, r8, r3
 800809c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80080a0:	462b      	mov	r3, r5
 80080a2:	eb49 0303 	adc.w	r3, r9, r3
 80080a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80080aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80080b6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80080ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80080be:	460b      	mov	r3, r1
 80080c0:	18db      	adds	r3, r3, r3
 80080c2:	653b      	str	r3, [r7, #80]	; 0x50
 80080c4:	4613      	mov	r3, r2
 80080c6:	eb42 0303 	adc.w	r3, r2, r3
 80080ca:	657b      	str	r3, [r7, #84]	; 0x54
 80080cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80080d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80080d4:	f7f8 fdc0 	bl	8000c58 <__aeabi_uldivmod>
 80080d8:	4602      	mov	r2, r0
 80080da:	460b      	mov	r3, r1
 80080dc:	4b61      	ldr	r3, [pc, #388]	; (8008264 <UART_SetConfig+0x2d4>)
 80080de:	fba3 2302 	umull	r2, r3, r3, r2
 80080e2:	095b      	lsrs	r3, r3, #5
 80080e4:	011c      	lsls	r4, r3, #4
 80080e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80080ea:	2200      	movs	r2, #0
 80080ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80080f0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80080f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80080f8:	4642      	mov	r2, r8
 80080fa:	464b      	mov	r3, r9
 80080fc:	1891      	adds	r1, r2, r2
 80080fe:	64b9      	str	r1, [r7, #72]	; 0x48
 8008100:	415b      	adcs	r3, r3
 8008102:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008104:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008108:	4641      	mov	r1, r8
 800810a:	eb12 0a01 	adds.w	sl, r2, r1
 800810e:	4649      	mov	r1, r9
 8008110:	eb43 0b01 	adc.w	fp, r3, r1
 8008114:	f04f 0200 	mov.w	r2, #0
 8008118:	f04f 0300 	mov.w	r3, #0
 800811c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008120:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008124:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008128:	4692      	mov	sl, r2
 800812a:	469b      	mov	fp, r3
 800812c:	4643      	mov	r3, r8
 800812e:	eb1a 0303 	adds.w	r3, sl, r3
 8008132:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008136:	464b      	mov	r3, r9
 8008138:	eb4b 0303 	adc.w	r3, fp, r3
 800813c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800814c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008150:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008154:	460b      	mov	r3, r1
 8008156:	18db      	adds	r3, r3, r3
 8008158:	643b      	str	r3, [r7, #64]	; 0x40
 800815a:	4613      	mov	r3, r2
 800815c:	eb42 0303 	adc.w	r3, r2, r3
 8008160:	647b      	str	r3, [r7, #68]	; 0x44
 8008162:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008166:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800816a:	f7f8 fd75 	bl	8000c58 <__aeabi_uldivmod>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	4611      	mov	r1, r2
 8008174:	4b3b      	ldr	r3, [pc, #236]	; (8008264 <UART_SetConfig+0x2d4>)
 8008176:	fba3 2301 	umull	r2, r3, r3, r1
 800817a:	095b      	lsrs	r3, r3, #5
 800817c:	2264      	movs	r2, #100	; 0x64
 800817e:	fb02 f303 	mul.w	r3, r2, r3
 8008182:	1acb      	subs	r3, r1, r3
 8008184:	00db      	lsls	r3, r3, #3
 8008186:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800818a:	4b36      	ldr	r3, [pc, #216]	; (8008264 <UART_SetConfig+0x2d4>)
 800818c:	fba3 2302 	umull	r2, r3, r3, r2
 8008190:	095b      	lsrs	r3, r3, #5
 8008192:	005b      	lsls	r3, r3, #1
 8008194:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008198:	441c      	add	r4, r3
 800819a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800819e:	2200      	movs	r2, #0
 80081a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80081a4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80081a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80081ac:	4642      	mov	r2, r8
 80081ae:	464b      	mov	r3, r9
 80081b0:	1891      	adds	r1, r2, r2
 80081b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80081b4:	415b      	adcs	r3, r3
 80081b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80081bc:	4641      	mov	r1, r8
 80081be:	1851      	adds	r1, r2, r1
 80081c0:	6339      	str	r1, [r7, #48]	; 0x30
 80081c2:	4649      	mov	r1, r9
 80081c4:	414b      	adcs	r3, r1
 80081c6:	637b      	str	r3, [r7, #52]	; 0x34
 80081c8:	f04f 0200 	mov.w	r2, #0
 80081cc:	f04f 0300 	mov.w	r3, #0
 80081d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80081d4:	4659      	mov	r1, fp
 80081d6:	00cb      	lsls	r3, r1, #3
 80081d8:	4651      	mov	r1, sl
 80081da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081de:	4651      	mov	r1, sl
 80081e0:	00ca      	lsls	r2, r1, #3
 80081e2:	4610      	mov	r0, r2
 80081e4:	4619      	mov	r1, r3
 80081e6:	4603      	mov	r3, r0
 80081e8:	4642      	mov	r2, r8
 80081ea:	189b      	adds	r3, r3, r2
 80081ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80081f0:	464b      	mov	r3, r9
 80081f2:	460a      	mov	r2, r1
 80081f4:	eb42 0303 	adc.w	r3, r2, r3
 80081f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80081fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008208:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800820c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008210:	460b      	mov	r3, r1
 8008212:	18db      	adds	r3, r3, r3
 8008214:	62bb      	str	r3, [r7, #40]	; 0x28
 8008216:	4613      	mov	r3, r2
 8008218:	eb42 0303 	adc.w	r3, r2, r3
 800821c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800821e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008222:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008226:	f7f8 fd17 	bl	8000c58 <__aeabi_uldivmod>
 800822a:	4602      	mov	r2, r0
 800822c:	460b      	mov	r3, r1
 800822e:	4b0d      	ldr	r3, [pc, #52]	; (8008264 <UART_SetConfig+0x2d4>)
 8008230:	fba3 1302 	umull	r1, r3, r3, r2
 8008234:	095b      	lsrs	r3, r3, #5
 8008236:	2164      	movs	r1, #100	; 0x64
 8008238:	fb01 f303 	mul.w	r3, r1, r3
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	00db      	lsls	r3, r3, #3
 8008240:	3332      	adds	r3, #50	; 0x32
 8008242:	4a08      	ldr	r2, [pc, #32]	; (8008264 <UART_SetConfig+0x2d4>)
 8008244:	fba2 2303 	umull	r2, r3, r2, r3
 8008248:	095b      	lsrs	r3, r3, #5
 800824a:	f003 0207 	and.w	r2, r3, #7
 800824e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4422      	add	r2, r4
 8008256:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008258:	e106      	b.n	8008468 <UART_SetConfig+0x4d8>
 800825a:	bf00      	nop
 800825c:	40011000 	.word	0x40011000
 8008260:	40011400 	.word	0x40011400
 8008264:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008268:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800826c:	2200      	movs	r2, #0
 800826e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008272:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008276:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800827a:	4642      	mov	r2, r8
 800827c:	464b      	mov	r3, r9
 800827e:	1891      	adds	r1, r2, r2
 8008280:	6239      	str	r1, [r7, #32]
 8008282:	415b      	adcs	r3, r3
 8008284:	627b      	str	r3, [r7, #36]	; 0x24
 8008286:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800828a:	4641      	mov	r1, r8
 800828c:	1854      	adds	r4, r2, r1
 800828e:	4649      	mov	r1, r9
 8008290:	eb43 0501 	adc.w	r5, r3, r1
 8008294:	f04f 0200 	mov.w	r2, #0
 8008298:	f04f 0300 	mov.w	r3, #0
 800829c:	00eb      	lsls	r3, r5, #3
 800829e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80082a2:	00e2      	lsls	r2, r4, #3
 80082a4:	4614      	mov	r4, r2
 80082a6:	461d      	mov	r5, r3
 80082a8:	4643      	mov	r3, r8
 80082aa:	18e3      	adds	r3, r4, r3
 80082ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80082b0:	464b      	mov	r3, r9
 80082b2:	eb45 0303 	adc.w	r3, r5, r3
 80082b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80082ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80082c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80082ca:	f04f 0200 	mov.w	r2, #0
 80082ce:	f04f 0300 	mov.w	r3, #0
 80082d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80082d6:	4629      	mov	r1, r5
 80082d8:	008b      	lsls	r3, r1, #2
 80082da:	4621      	mov	r1, r4
 80082dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082e0:	4621      	mov	r1, r4
 80082e2:	008a      	lsls	r2, r1, #2
 80082e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80082e8:	f7f8 fcb6 	bl	8000c58 <__aeabi_uldivmod>
 80082ec:	4602      	mov	r2, r0
 80082ee:	460b      	mov	r3, r1
 80082f0:	4b60      	ldr	r3, [pc, #384]	; (8008474 <UART_SetConfig+0x4e4>)
 80082f2:	fba3 2302 	umull	r2, r3, r3, r2
 80082f6:	095b      	lsrs	r3, r3, #5
 80082f8:	011c      	lsls	r4, r3, #4
 80082fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082fe:	2200      	movs	r2, #0
 8008300:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008304:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008308:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800830c:	4642      	mov	r2, r8
 800830e:	464b      	mov	r3, r9
 8008310:	1891      	adds	r1, r2, r2
 8008312:	61b9      	str	r1, [r7, #24]
 8008314:	415b      	adcs	r3, r3
 8008316:	61fb      	str	r3, [r7, #28]
 8008318:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800831c:	4641      	mov	r1, r8
 800831e:	1851      	adds	r1, r2, r1
 8008320:	6139      	str	r1, [r7, #16]
 8008322:	4649      	mov	r1, r9
 8008324:	414b      	adcs	r3, r1
 8008326:	617b      	str	r3, [r7, #20]
 8008328:	f04f 0200 	mov.w	r2, #0
 800832c:	f04f 0300 	mov.w	r3, #0
 8008330:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008334:	4659      	mov	r1, fp
 8008336:	00cb      	lsls	r3, r1, #3
 8008338:	4651      	mov	r1, sl
 800833a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800833e:	4651      	mov	r1, sl
 8008340:	00ca      	lsls	r2, r1, #3
 8008342:	4610      	mov	r0, r2
 8008344:	4619      	mov	r1, r3
 8008346:	4603      	mov	r3, r0
 8008348:	4642      	mov	r2, r8
 800834a:	189b      	adds	r3, r3, r2
 800834c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008350:	464b      	mov	r3, r9
 8008352:	460a      	mov	r2, r1
 8008354:	eb42 0303 	adc.w	r3, r2, r3
 8008358:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800835c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	67bb      	str	r3, [r7, #120]	; 0x78
 8008366:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008368:	f04f 0200 	mov.w	r2, #0
 800836c:	f04f 0300 	mov.w	r3, #0
 8008370:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008374:	4649      	mov	r1, r9
 8008376:	008b      	lsls	r3, r1, #2
 8008378:	4641      	mov	r1, r8
 800837a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800837e:	4641      	mov	r1, r8
 8008380:	008a      	lsls	r2, r1, #2
 8008382:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008386:	f7f8 fc67 	bl	8000c58 <__aeabi_uldivmod>
 800838a:	4602      	mov	r2, r0
 800838c:	460b      	mov	r3, r1
 800838e:	4611      	mov	r1, r2
 8008390:	4b38      	ldr	r3, [pc, #224]	; (8008474 <UART_SetConfig+0x4e4>)
 8008392:	fba3 2301 	umull	r2, r3, r3, r1
 8008396:	095b      	lsrs	r3, r3, #5
 8008398:	2264      	movs	r2, #100	; 0x64
 800839a:	fb02 f303 	mul.w	r3, r2, r3
 800839e:	1acb      	subs	r3, r1, r3
 80083a0:	011b      	lsls	r3, r3, #4
 80083a2:	3332      	adds	r3, #50	; 0x32
 80083a4:	4a33      	ldr	r2, [pc, #204]	; (8008474 <UART_SetConfig+0x4e4>)
 80083a6:	fba2 2303 	umull	r2, r3, r2, r3
 80083aa:	095b      	lsrs	r3, r3, #5
 80083ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80083b0:	441c      	add	r4, r3
 80083b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083b6:	2200      	movs	r2, #0
 80083b8:	673b      	str	r3, [r7, #112]	; 0x70
 80083ba:	677a      	str	r2, [r7, #116]	; 0x74
 80083bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80083c0:	4642      	mov	r2, r8
 80083c2:	464b      	mov	r3, r9
 80083c4:	1891      	adds	r1, r2, r2
 80083c6:	60b9      	str	r1, [r7, #8]
 80083c8:	415b      	adcs	r3, r3
 80083ca:	60fb      	str	r3, [r7, #12]
 80083cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80083d0:	4641      	mov	r1, r8
 80083d2:	1851      	adds	r1, r2, r1
 80083d4:	6039      	str	r1, [r7, #0]
 80083d6:	4649      	mov	r1, r9
 80083d8:	414b      	adcs	r3, r1
 80083da:	607b      	str	r3, [r7, #4]
 80083dc:	f04f 0200 	mov.w	r2, #0
 80083e0:	f04f 0300 	mov.w	r3, #0
 80083e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80083e8:	4659      	mov	r1, fp
 80083ea:	00cb      	lsls	r3, r1, #3
 80083ec:	4651      	mov	r1, sl
 80083ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083f2:	4651      	mov	r1, sl
 80083f4:	00ca      	lsls	r2, r1, #3
 80083f6:	4610      	mov	r0, r2
 80083f8:	4619      	mov	r1, r3
 80083fa:	4603      	mov	r3, r0
 80083fc:	4642      	mov	r2, r8
 80083fe:	189b      	adds	r3, r3, r2
 8008400:	66bb      	str	r3, [r7, #104]	; 0x68
 8008402:	464b      	mov	r3, r9
 8008404:	460a      	mov	r2, r1
 8008406:	eb42 0303 	adc.w	r3, r2, r3
 800840a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800840c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	663b      	str	r3, [r7, #96]	; 0x60
 8008416:	667a      	str	r2, [r7, #100]	; 0x64
 8008418:	f04f 0200 	mov.w	r2, #0
 800841c:	f04f 0300 	mov.w	r3, #0
 8008420:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008424:	4649      	mov	r1, r9
 8008426:	008b      	lsls	r3, r1, #2
 8008428:	4641      	mov	r1, r8
 800842a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800842e:	4641      	mov	r1, r8
 8008430:	008a      	lsls	r2, r1, #2
 8008432:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008436:	f7f8 fc0f 	bl	8000c58 <__aeabi_uldivmod>
 800843a:	4602      	mov	r2, r0
 800843c:	460b      	mov	r3, r1
 800843e:	4b0d      	ldr	r3, [pc, #52]	; (8008474 <UART_SetConfig+0x4e4>)
 8008440:	fba3 1302 	umull	r1, r3, r3, r2
 8008444:	095b      	lsrs	r3, r3, #5
 8008446:	2164      	movs	r1, #100	; 0x64
 8008448:	fb01 f303 	mul.w	r3, r1, r3
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	011b      	lsls	r3, r3, #4
 8008450:	3332      	adds	r3, #50	; 0x32
 8008452:	4a08      	ldr	r2, [pc, #32]	; (8008474 <UART_SetConfig+0x4e4>)
 8008454:	fba2 2303 	umull	r2, r3, r2, r3
 8008458:	095b      	lsrs	r3, r3, #5
 800845a:	f003 020f 	and.w	r2, r3, #15
 800845e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4422      	add	r2, r4
 8008466:	609a      	str	r2, [r3, #8]
}
 8008468:	bf00      	nop
 800846a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800846e:	46bd      	mov	sp, r7
 8008470:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008474:	51eb851f 	.word	0x51eb851f

08008478 <malloc>:
 8008478:	4b02      	ldr	r3, [pc, #8]	; (8008484 <malloc+0xc>)
 800847a:	4601      	mov	r1, r0
 800847c:	6818      	ldr	r0, [r3, #0]
 800847e:	f000 b82b 	b.w	80084d8 <_malloc_r>
 8008482:	bf00      	nop
 8008484:	20000068 	.word	0x20000068

08008488 <free>:
 8008488:	4b02      	ldr	r3, [pc, #8]	; (8008494 <free+0xc>)
 800848a:	4601      	mov	r1, r0
 800848c:	6818      	ldr	r0, [r3, #0]
 800848e:	f001 bd61 	b.w	8009f54 <_free_r>
 8008492:	bf00      	nop
 8008494:	20000068 	.word	0x20000068

08008498 <sbrk_aligned>:
 8008498:	b570      	push	{r4, r5, r6, lr}
 800849a:	4e0e      	ldr	r6, [pc, #56]	; (80084d4 <sbrk_aligned+0x3c>)
 800849c:	460c      	mov	r4, r1
 800849e:	6831      	ldr	r1, [r6, #0]
 80084a0:	4605      	mov	r5, r0
 80084a2:	b911      	cbnz	r1, 80084aa <sbrk_aligned+0x12>
 80084a4:	f000 fe7e 	bl	80091a4 <_sbrk_r>
 80084a8:	6030      	str	r0, [r6, #0]
 80084aa:	4621      	mov	r1, r4
 80084ac:	4628      	mov	r0, r5
 80084ae:	f000 fe79 	bl	80091a4 <_sbrk_r>
 80084b2:	1c43      	adds	r3, r0, #1
 80084b4:	d00a      	beq.n	80084cc <sbrk_aligned+0x34>
 80084b6:	1cc4      	adds	r4, r0, #3
 80084b8:	f024 0403 	bic.w	r4, r4, #3
 80084bc:	42a0      	cmp	r0, r4
 80084be:	d007      	beq.n	80084d0 <sbrk_aligned+0x38>
 80084c0:	1a21      	subs	r1, r4, r0
 80084c2:	4628      	mov	r0, r5
 80084c4:	f000 fe6e 	bl	80091a4 <_sbrk_r>
 80084c8:	3001      	adds	r0, #1
 80084ca:	d101      	bne.n	80084d0 <sbrk_aligned+0x38>
 80084cc:	f04f 34ff 	mov.w	r4, #4294967295
 80084d0:	4620      	mov	r0, r4
 80084d2:	bd70      	pop	{r4, r5, r6, pc}
 80084d4:	200003b4 	.word	0x200003b4

080084d8 <_malloc_r>:
 80084d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084dc:	1ccd      	adds	r5, r1, #3
 80084de:	f025 0503 	bic.w	r5, r5, #3
 80084e2:	3508      	adds	r5, #8
 80084e4:	2d0c      	cmp	r5, #12
 80084e6:	bf38      	it	cc
 80084e8:	250c      	movcc	r5, #12
 80084ea:	2d00      	cmp	r5, #0
 80084ec:	4607      	mov	r7, r0
 80084ee:	db01      	blt.n	80084f4 <_malloc_r+0x1c>
 80084f0:	42a9      	cmp	r1, r5
 80084f2:	d905      	bls.n	8008500 <_malloc_r+0x28>
 80084f4:	230c      	movs	r3, #12
 80084f6:	603b      	str	r3, [r7, #0]
 80084f8:	2600      	movs	r6, #0
 80084fa:	4630      	mov	r0, r6
 80084fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008500:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80085d4 <_malloc_r+0xfc>
 8008504:	f000 f868 	bl	80085d8 <__malloc_lock>
 8008508:	f8d8 3000 	ldr.w	r3, [r8]
 800850c:	461c      	mov	r4, r3
 800850e:	bb5c      	cbnz	r4, 8008568 <_malloc_r+0x90>
 8008510:	4629      	mov	r1, r5
 8008512:	4638      	mov	r0, r7
 8008514:	f7ff ffc0 	bl	8008498 <sbrk_aligned>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	4604      	mov	r4, r0
 800851c:	d155      	bne.n	80085ca <_malloc_r+0xf2>
 800851e:	f8d8 4000 	ldr.w	r4, [r8]
 8008522:	4626      	mov	r6, r4
 8008524:	2e00      	cmp	r6, #0
 8008526:	d145      	bne.n	80085b4 <_malloc_r+0xdc>
 8008528:	2c00      	cmp	r4, #0
 800852a:	d048      	beq.n	80085be <_malloc_r+0xe6>
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	4631      	mov	r1, r6
 8008530:	4638      	mov	r0, r7
 8008532:	eb04 0903 	add.w	r9, r4, r3
 8008536:	f000 fe35 	bl	80091a4 <_sbrk_r>
 800853a:	4581      	cmp	r9, r0
 800853c:	d13f      	bne.n	80085be <_malloc_r+0xe6>
 800853e:	6821      	ldr	r1, [r4, #0]
 8008540:	1a6d      	subs	r5, r5, r1
 8008542:	4629      	mov	r1, r5
 8008544:	4638      	mov	r0, r7
 8008546:	f7ff ffa7 	bl	8008498 <sbrk_aligned>
 800854a:	3001      	adds	r0, #1
 800854c:	d037      	beq.n	80085be <_malloc_r+0xe6>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	442b      	add	r3, r5
 8008552:	6023      	str	r3, [r4, #0]
 8008554:	f8d8 3000 	ldr.w	r3, [r8]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d038      	beq.n	80085ce <_malloc_r+0xf6>
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	42a2      	cmp	r2, r4
 8008560:	d12b      	bne.n	80085ba <_malloc_r+0xe2>
 8008562:	2200      	movs	r2, #0
 8008564:	605a      	str	r2, [r3, #4]
 8008566:	e00f      	b.n	8008588 <_malloc_r+0xb0>
 8008568:	6822      	ldr	r2, [r4, #0]
 800856a:	1b52      	subs	r2, r2, r5
 800856c:	d41f      	bmi.n	80085ae <_malloc_r+0xd6>
 800856e:	2a0b      	cmp	r2, #11
 8008570:	d917      	bls.n	80085a2 <_malloc_r+0xca>
 8008572:	1961      	adds	r1, r4, r5
 8008574:	42a3      	cmp	r3, r4
 8008576:	6025      	str	r5, [r4, #0]
 8008578:	bf18      	it	ne
 800857a:	6059      	strne	r1, [r3, #4]
 800857c:	6863      	ldr	r3, [r4, #4]
 800857e:	bf08      	it	eq
 8008580:	f8c8 1000 	streq.w	r1, [r8]
 8008584:	5162      	str	r2, [r4, r5]
 8008586:	604b      	str	r3, [r1, #4]
 8008588:	4638      	mov	r0, r7
 800858a:	f104 060b 	add.w	r6, r4, #11
 800858e:	f000 f829 	bl	80085e4 <__malloc_unlock>
 8008592:	f026 0607 	bic.w	r6, r6, #7
 8008596:	1d23      	adds	r3, r4, #4
 8008598:	1af2      	subs	r2, r6, r3
 800859a:	d0ae      	beq.n	80084fa <_malloc_r+0x22>
 800859c:	1b9b      	subs	r3, r3, r6
 800859e:	50a3      	str	r3, [r4, r2]
 80085a0:	e7ab      	b.n	80084fa <_malloc_r+0x22>
 80085a2:	42a3      	cmp	r3, r4
 80085a4:	6862      	ldr	r2, [r4, #4]
 80085a6:	d1dd      	bne.n	8008564 <_malloc_r+0x8c>
 80085a8:	f8c8 2000 	str.w	r2, [r8]
 80085ac:	e7ec      	b.n	8008588 <_malloc_r+0xb0>
 80085ae:	4623      	mov	r3, r4
 80085b0:	6864      	ldr	r4, [r4, #4]
 80085b2:	e7ac      	b.n	800850e <_malloc_r+0x36>
 80085b4:	4634      	mov	r4, r6
 80085b6:	6876      	ldr	r6, [r6, #4]
 80085b8:	e7b4      	b.n	8008524 <_malloc_r+0x4c>
 80085ba:	4613      	mov	r3, r2
 80085bc:	e7cc      	b.n	8008558 <_malloc_r+0x80>
 80085be:	230c      	movs	r3, #12
 80085c0:	603b      	str	r3, [r7, #0]
 80085c2:	4638      	mov	r0, r7
 80085c4:	f000 f80e 	bl	80085e4 <__malloc_unlock>
 80085c8:	e797      	b.n	80084fa <_malloc_r+0x22>
 80085ca:	6025      	str	r5, [r4, #0]
 80085cc:	e7dc      	b.n	8008588 <_malloc_r+0xb0>
 80085ce:	605b      	str	r3, [r3, #4]
 80085d0:	deff      	udf	#255	; 0xff
 80085d2:	bf00      	nop
 80085d4:	200003b0 	.word	0x200003b0

080085d8 <__malloc_lock>:
 80085d8:	4801      	ldr	r0, [pc, #4]	; (80085e0 <__malloc_lock+0x8>)
 80085da:	f000 be30 	b.w	800923e <__retarget_lock_acquire_recursive>
 80085de:	bf00      	nop
 80085e0:	200004f8 	.word	0x200004f8

080085e4 <__malloc_unlock>:
 80085e4:	4801      	ldr	r0, [pc, #4]	; (80085ec <__malloc_unlock+0x8>)
 80085e6:	f000 be2b 	b.w	8009240 <__retarget_lock_release_recursive>
 80085ea:	bf00      	nop
 80085ec:	200004f8 	.word	0x200004f8

080085f0 <__cvt>:
 80085f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085f4:	ec55 4b10 	vmov	r4, r5, d0
 80085f8:	2d00      	cmp	r5, #0
 80085fa:	460e      	mov	r6, r1
 80085fc:	4619      	mov	r1, r3
 80085fe:	462b      	mov	r3, r5
 8008600:	bfbb      	ittet	lt
 8008602:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008606:	461d      	movlt	r5, r3
 8008608:	2300      	movge	r3, #0
 800860a:	232d      	movlt	r3, #45	; 0x2d
 800860c:	700b      	strb	r3, [r1, #0]
 800860e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008610:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008614:	4691      	mov	r9, r2
 8008616:	f023 0820 	bic.w	r8, r3, #32
 800861a:	bfbc      	itt	lt
 800861c:	4622      	movlt	r2, r4
 800861e:	4614      	movlt	r4, r2
 8008620:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008624:	d005      	beq.n	8008632 <__cvt+0x42>
 8008626:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800862a:	d100      	bne.n	800862e <__cvt+0x3e>
 800862c:	3601      	adds	r6, #1
 800862e:	2102      	movs	r1, #2
 8008630:	e000      	b.n	8008634 <__cvt+0x44>
 8008632:	2103      	movs	r1, #3
 8008634:	ab03      	add	r3, sp, #12
 8008636:	9301      	str	r3, [sp, #4]
 8008638:	ab02      	add	r3, sp, #8
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	ec45 4b10 	vmov	d0, r4, r5
 8008640:	4653      	mov	r3, sl
 8008642:	4632      	mov	r2, r6
 8008644:	f000 fe94 	bl	8009370 <_dtoa_r>
 8008648:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800864c:	4607      	mov	r7, r0
 800864e:	d102      	bne.n	8008656 <__cvt+0x66>
 8008650:	f019 0f01 	tst.w	r9, #1
 8008654:	d022      	beq.n	800869c <__cvt+0xac>
 8008656:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800865a:	eb07 0906 	add.w	r9, r7, r6
 800865e:	d110      	bne.n	8008682 <__cvt+0x92>
 8008660:	783b      	ldrb	r3, [r7, #0]
 8008662:	2b30      	cmp	r3, #48	; 0x30
 8008664:	d10a      	bne.n	800867c <__cvt+0x8c>
 8008666:	2200      	movs	r2, #0
 8008668:	2300      	movs	r3, #0
 800866a:	4620      	mov	r0, r4
 800866c:	4629      	mov	r1, r5
 800866e:	f7f8 fa33 	bl	8000ad8 <__aeabi_dcmpeq>
 8008672:	b918      	cbnz	r0, 800867c <__cvt+0x8c>
 8008674:	f1c6 0601 	rsb	r6, r6, #1
 8008678:	f8ca 6000 	str.w	r6, [sl]
 800867c:	f8da 3000 	ldr.w	r3, [sl]
 8008680:	4499      	add	r9, r3
 8008682:	2200      	movs	r2, #0
 8008684:	2300      	movs	r3, #0
 8008686:	4620      	mov	r0, r4
 8008688:	4629      	mov	r1, r5
 800868a:	f7f8 fa25 	bl	8000ad8 <__aeabi_dcmpeq>
 800868e:	b108      	cbz	r0, 8008694 <__cvt+0xa4>
 8008690:	f8cd 900c 	str.w	r9, [sp, #12]
 8008694:	2230      	movs	r2, #48	; 0x30
 8008696:	9b03      	ldr	r3, [sp, #12]
 8008698:	454b      	cmp	r3, r9
 800869a:	d307      	bcc.n	80086ac <__cvt+0xbc>
 800869c:	9b03      	ldr	r3, [sp, #12]
 800869e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086a0:	1bdb      	subs	r3, r3, r7
 80086a2:	4638      	mov	r0, r7
 80086a4:	6013      	str	r3, [r2, #0]
 80086a6:	b004      	add	sp, #16
 80086a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ac:	1c59      	adds	r1, r3, #1
 80086ae:	9103      	str	r1, [sp, #12]
 80086b0:	701a      	strb	r2, [r3, #0]
 80086b2:	e7f0      	b.n	8008696 <__cvt+0xa6>

080086b4 <__exponent>:
 80086b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086b6:	4603      	mov	r3, r0
 80086b8:	2900      	cmp	r1, #0
 80086ba:	bfb8      	it	lt
 80086bc:	4249      	neglt	r1, r1
 80086be:	f803 2b02 	strb.w	r2, [r3], #2
 80086c2:	bfb4      	ite	lt
 80086c4:	222d      	movlt	r2, #45	; 0x2d
 80086c6:	222b      	movge	r2, #43	; 0x2b
 80086c8:	2909      	cmp	r1, #9
 80086ca:	7042      	strb	r2, [r0, #1]
 80086cc:	dd2a      	ble.n	8008724 <__exponent+0x70>
 80086ce:	f10d 0207 	add.w	r2, sp, #7
 80086d2:	4617      	mov	r7, r2
 80086d4:	260a      	movs	r6, #10
 80086d6:	4694      	mov	ip, r2
 80086d8:	fb91 f5f6 	sdiv	r5, r1, r6
 80086dc:	fb06 1415 	mls	r4, r6, r5, r1
 80086e0:	3430      	adds	r4, #48	; 0x30
 80086e2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80086e6:	460c      	mov	r4, r1
 80086e8:	2c63      	cmp	r4, #99	; 0x63
 80086ea:	f102 32ff 	add.w	r2, r2, #4294967295
 80086ee:	4629      	mov	r1, r5
 80086f0:	dcf1      	bgt.n	80086d6 <__exponent+0x22>
 80086f2:	3130      	adds	r1, #48	; 0x30
 80086f4:	f1ac 0402 	sub.w	r4, ip, #2
 80086f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80086fc:	1c41      	adds	r1, r0, #1
 80086fe:	4622      	mov	r2, r4
 8008700:	42ba      	cmp	r2, r7
 8008702:	d30a      	bcc.n	800871a <__exponent+0x66>
 8008704:	f10d 0209 	add.w	r2, sp, #9
 8008708:	eba2 020c 	sub.w	r2, r2, ip
 800870c:	42bc      	cmp	r4, r7
 800870e:	bf88      	it	hi
 8008710:	2200      	movhi	r2, #0
 8008712:	4413      	add	r3, r2
 8008714:	1a18      	subs	r0, r3, r0
 8008716:	b003      	add	sp, #12
 8008718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800871a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800871e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008722:	e7ed      	b.n	8008700 <__exponent+0x4c>
 8008724:	2330      	movs	r3, #48	; 0x30
 8008726:	3130      	adds	r1, #48	; 0x30
 8008728:	7083      	strb	r3, [r0, #2]
 800872a:	70c1      	strb	r1, [r0, #3]
 800872c:	1d03      	adds	r3, r0, #4
 800872e:	e7f1      	b.n	8008714 <__exponent+0x60>

08008730 <_printf_float>:
 8008730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	ed2d 8b02 	vpush	{d8}
 8008738:	b08d      	sub	sp, #52	; 0x34
 800873a:	460c      	mov	r4, r1
 800873c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008740:	4616      	mov	r6, r2
 8008742:	461f      	mov	r7, r3
 8008744:	4605      	mov	r5, r0
 8008746:	f000 fcf5 	bl	8009134 <_localeconv_r>
 800874a:	f8d0 a000 	ldr.w	sl, [r0]
 800874e:	4650      	mov	r0, sl
 8008750:	f7f7 fd96 	bl	8000280 <strlen>
 8008754:	2300      	movs	r3, #0
 8008756:	930a      	str	r3, [sp, #40]	; 0x28
 8008758:	6823      	ldr	r3, [r4, #0]
 800875a:	9305      	str	r3, [sp, #20]
 800875c:	f8d8 3000 	ldr.w	r3, [r8]
 8008760:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008764:	3307      	adds	r3, #7
 8008766:	f023 0307 	bic.w	r3, r3, #7
 800876a:	f103 0208 	add.w	r2, r3, #8
 800876e:	f8c8 2000 	str.w	r2, [r8]
 8008772:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008776:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800877a:	9307      	str	r3, [sp, #28]
 800877c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008780:	ee08 0a10 	vmov	s16, r0
 8008784:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008788:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800878c:	4b9e      	ldr	r3, [pc, #632]	; (8008a08 <_printf_float+0x2d8>)
 800878e:	f04f 32ff 	mov.w	r2, #4294967295
 8008792:	f7f8 f9d3 	bl	8000b3c <__aeabi_dcmpun>
 8008796:	bb88      	cbnz	r0, 80087fc <_printf_float+0xcc>
 8008798:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800879c:	4b9a      	ldr	r3, [pc, #616]	; (8008a08 <_printf_float+0x2d8>)
 800879e:	f04f 32ff 	mov.w	r2, #4294967295
 80087a2:	f7f8 f9ad 	bl	8000b00 <__aeabi_dcmple>
 80087a6:	bb48      	cbnz	r0, 80087fc <_printf_float+0xcc>
 80087a8:	2200      	movs	r2, #0
 80087aa:	2300      	movs	r3, #0
 80087ac:	4640      	mov	r0, r8
 80087ae:	4649      	mov	r1, r9
 80087b0:	f7f8 f99c 	bl	8000aec <__aeabi_dcmplt>
 80087b4:	b110      	cbz	r0, 80087bc <_printf_float+0x8c>
 80087b6:	232d      	movs	r3, #45	; 0x2d
 80087b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087bc:	4a93      	ldr	r2, [pc, #588]	; (8008a0c <_printf_float+0x2dc>)
 80087be:	4b94      	ldr	r3, [pc, #592]	; (8008a10 <_printf_float+0x2e0>)
 80087c0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80087c4:	bf94      	ite	ls
 80087c6:	4690      	movls	r8, r2
 80087c8:	4698      	movhi	r8, r3
 80087ca:	2303      	movs	r3, #3
 80087cc:	6123      	str	r3, [r4, #16]
 80087ce:	9b05      	ldr	r3, [sp, #20]
 80087d0:	f023 0304 	bic.w	r3, r3, #4
 80087d4:	6023      	str	r3, [r4, #0]
 80087d6:	f04f 0900 	mov.w	r9, #0
 80087da:	9700      	str	r7, [sp, #0]
 80087dc:	4633      	mov	r3, r6
 80087de:	aa0b      	add	r2, sp, #44	; 0x2c
 80087e0:	4621      	mov	r1, r4
 80087e2:	4628      	mov	r0, r5
 80087e4:	f000 f9da 	bl	8008b9c <_printf_common>
 80087e8:	3001      	adds	r0, #1
 80087ea:	f040 8090 	bne.w	800890e <_printf_float+0x1de>
 80087ee:	f04f 30ff 	mov.w	r0, #4294967295
 80087f2:	b00d      	add	sp, #52	; 0x34
 80087f4:	ecbd 8b02 	vpop	{d8}
 80087f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fc:	4642      	mov	r2, r8
 80087fe:	464b      	mov	r3, r9
 8008800:	4640      	mov	r0, r8
 8008802:	4649      	mov	r1, r9
 8008804:	f7f8 f99a 	bl	8000b3c <__aeabi_dcmpun>
 8008808:	b140      	cbz	r0, 800881c <_printf_float+0xec>
 800880a:	464b      	mov	r3, r9
 800880c:	2b00      	cmp	r3, #0
 800880e:	bfbc      	itt	lt
 8008810:	232d      	movlt	r3, #45	; 0x2d
 8008812:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008816:	4a7f      	ldr	r2, [pc, #508]	; (8008a14 <_printf_float+0x2e4>)
 8008818:	4b7f      	ldr	r3, [pc, #508]	; (8008a18 <_printf_float+0x2e8>)
 800881a:	e7d1      	b.n	80087c0 <_printf_float+0x90>
 800881c:	6863      	ldr	r3, [r4, #4]
 800881e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008822:	9206      	str	r2, [sp, #24]
 8008824:	1c5a      	adds	r2, r3, #1
 8008826:	d13f      	bne.n	80088a8 <_printf_float+0x178>
 8008828:	2306      	movs	r3, #6
 800882a:	6063      	str	r3, [r4, #4]
 800882c:	9b05      	ldr	r3, [sp, #20]
 800882e:	6861      	ldr	r1, [r4, #4]
 8008830:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008834:	2300      	movs	r3, #0
 8008836:	9303      	str	r3, [sp, #12]
 8008838:	ab0a      	add	r3, sp, #40	; 0x28
 800883a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800883e:	ab09      	add	r3, sp, #36	; 0x24
 8008840:	ec49 8b10 	vmov	d0, r8, r9
 8008844:	9300      	str	r3, [sp, #0]
 8008846:	6022      	str	r2, [r4, #0]
 8008848:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800884c:	4628      	mov	r0, r5
 800884e:	f7ff fecf 	bl	80085f0 <__cvt>
 8008852:	9b06      	ldr	r3, [sp, #24]
 8008854:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008856:	2b47      	cmp	r3, #71	; 0x47
 8008858:	4680      	mov	r8, r0
 800885a:	d108      	bne.n	800886e <_printf_float+0x13e>
 800885c:	1cc8      	adds	r0, r1, #3
 800885e:	db02      	blt.n	8008866 <_printf_float+0x136>
 8008860:	6863      	ldr	r3, [r4, #4]
 8008862:	4299      	cmp	r1, r3
 8008864:	dd41      	ble.n	80088ea <_printf_float+0x1ba>
 8008866:	f1ab 0302 	sub.w	r3, fp, #2
 800886a:	fa5f fb83 	uxtb.w	fp, r3
 800886e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008872:	d820      	bhi.n	80088b6 <_printf_float+0x186>
 8008874:	3901      	subs	r1, #1
 8008876:	465a      	mov	r2, fp
 8008878:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800887c:	9109      	str	r1, [sp, #36]	; 0x24
 800887e:	f7ff ff19 	bl	80086b4 <__exponent>
 8008882:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008884:	1813      	adds	r3, r2, r0
 8008886:	2a01      	cmp	r2, #1
 8008888:	4681      	mov	r9, r0
 800888a:	6123      	str	r3, [r4, #16]
 800888c:	dc02      	bgt.n	8008894 <_printf_float+0x164>
 800888e:	6822      	ldr	r2, [r4, #0]
 8008890:	07d2      	lsls	r2, r2, #31
 8008892:	d501      	bpl.n	8008898 <_printf_float+0x168>
 8008894:	3301      	adds	r3, #1
 8008896:	6123      	str	r3, [r4, #16]
 8008898:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800889c:	2b00      	cmp	r3, #0
 800889e:	d09c      	beq.n	80087da <_printf_float+0xaa>
 80088a0:	232d      	movs	r3, #45	; 0x2d
 80088a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088a6:	e798      	b.n	80087da <_printf_float+0xaa>
 80088a8:	9a06      	ldr	r2, [sp, #24]
 80088aa:	2a47      	cmp	r2, #71	; 0x47
 80088ac:	d1be      	bne.n	800882c <_printf_float+0xfc>
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1bc      	bne.n	800882c <_printf_float+0xfc>
 80088b2:	2301      	movs	r3, #1
 80088b4:	e7b9      	b.n	800882a <_printf_float+0xfa>
 80088b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80088ba:	d118      	bne.n	80088ee <_printf_float+0x1be>
 80088bc:	2900      	cmp	r1, #0
 80088be:	6863      	ldr	r3, [r4, #4]
 80088c0:	dd0b      	ble.n	80088da <_printf_float+0x1aa>
 80088c2:	6121      	str	r1, [r4, #16]
 80088c4:	b913      	cbnz	r3, 80088cc <_printf_float+0x19c>
 80088c6:	6822      	ldr	r2, [r4, #0]
 80088c8:	07d0      	lsls	r0, r2, #31
 80088ca:	d502      	bpl.n	80088d2 <_printf_float+0x1a2>
 80088cc:	3301      	adds	r3, #1
 80088ce:	440b      	add	r3, r1
 80088d0:	6123      	str	r3, [r4, #16]
 80088d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80088d4:	f04f 0900 	mov.w	r9, #0
 80088d8:	e7de      	b.n	8008898 <_printf_float+0x168>
 80088da:	b913      	cbnz	r3, 80088e2 <_printf_float+0x1b2>
 80088dc:	6822      	ldr	r2, [r4, #0]
 80088de:	07d2      	lsls	r2, r2, #31
 80088e0:	d501      	bpl.n	80088e6 <_printf_float+0x1b6>
 80088e2:	3302      	adds	r3, #2
 80088e4:	e7f4      	b.n	80088d0 <_printf_float+0x1a0>
 80088e6:	2301      	movs	r3, #1
 80088e8:	e7f2      	b.n	80088d0 <_printf_float+0x1a0>
 80088ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80088ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088f0:	4299      	cmp	r1, r3
 80088f2:	db05      	blt.n	8008900 <_printf_float+0x1d0>
 80088f4:	6823      	ldr	r3, [r4, #0]
 80088f6:	6121      	str	r1, [r4, #16]
 80088f8:	07d8      	lsls	r0, r3, #31
 80088fa:	d5ea      	bpl.n	80088d2 <_printf_float+0x1a2>
 80088fc:	1c4b      	adds	r3, r1, #1
 80088fe:	e7e7      	b.n	80088d0 <_printf_float+0x1a0>
 8008900:	2900      	cmp	r1, #0
 8008902:	bfd4      	ite	le
 8008904:	f1c1 0202 	rsble	r2, r1, #2
 8008908:	2201      	movgt	r2, #1
 800890a:	4413      	add	r3, r2
 800890c:	e7e0      	b.n	80088d0 <_printf_float+0x1a0>
 800890e:	6823      	ldr	r3, [r4, #0]
 8008910:	055a      	lsls	r2, r3, #21
 8008912:	d407      	bmi.n	8008924 <_printf_float+0x1f4>
 8008914:	6923      	ldr	r3, [r4, #16]
 8008916:	4642      	mov	r2, r8
 8008918:	4631      	mov	r1, r6
 800891a:	4628      	mov	r0, r5
 800891c:	47b8      	blx	r7
 800891e:	3001      	adds	r0, #1
 8008920:	d12c      	bne.n	800897c <_printf_float+0x24c>
 8008922:	e764      	b.n	80087ee <_printf_float+0xbe>
 8008924:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008928:	f240 80e0 	bls.w	8008aec <_printf_float+0x3bc>
 800892c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008930:	2200      	movs	r2, #0
 8008932:	2300      	movs	r3, #0
 8008934:	f7f8 f8d0 	bl	8000ad8 <__aeabi_dcmpeq>
 8008938:	2800      	cmp	r0, #0
 800893a:	d034      	beq.n	80089a6 <_printf_float+0x276>
 800893c:	4a37      	ldr	r2, [pc, #220]	; (8008a1c <_printf_float+0x2ec>)
 800893e:	2301      	movs	r3, #1
 8008940:	4631      	mov	r1, r6
 8008942:	4628      	mov	r0, r5
 8008944:	47b8      	blx	r7
 8008946:	3001      	adds	r0, #1
 8008948:	f43f af51 	beq.w	80087ee <_printf_float+0xbe>
 800894c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008950:	429a      	cmp	r2, r3
 8008952:	db02      	blt.n	800895a <_printf_float+0x22a>
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	07d8      	lsls	r0, r3, #31
 8008958:	d510      	bpl.n	800897c <_printf_float+0x24c>
 800895a:	ee18 3a10 	vmov	r3, s16
 800895e:	4652      	mov	r2, sl
 8008960:	4631      	mov	r1, r6
 8008962:	4628      	mov	r0, r5
 8008964:	47b8      	blx	r7
 8008966:	3001      	adds	r0, #1
 8008968:	f43f af41 	beq.w	80087ee <_printf_float+0xbe>
 800896c:	f04f 0800 	mov.w	r8, #0
 8008970:	f104 091a 	add.w	r9, r4, #26
 8008974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008976:	3b01      	subs	r3, #1
 8008978:	4543      	cmp	r3, r8
 800897a:	dc09      	bgt.n	8008990 <_printf_float+0x260>
 800897c:	6823      	ldr	r3, [r4, #0]
 800897e:	079b      	lsls	r3, r3, #30
 8008980:	f100 8107 	bmi.w	8008b92 <_printf_float+0x462>
 8008984:	68e0      	ldr	r0, [r4, #12]
 8008986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008988:	4298      	cmp	r0, r3
 800898a:	bfb8      	it	lt
 800898c:	4618      	movlt	r0, r3
 800898e:	e730      	b.n	80087f2 <_printf_float+0xc2>
 8008990:	2301      	movs	r3, #1
 8008992:	464a      	mov	r2, r9
 8008994:	4631      	mov	r1, r6
 8008996:	4628      	mov	r0, r5
 8008998:	47b8      	blx	r7
 800899a:	3001      	adds	r0, #1
 800899c:	f43f af27 	beq.w	80087ee <_printf_float+0xbe>
 80089a0:	f108 0801 	add.w	r8, r8, #1
 80089a4:	e7e6      	b.n	8008974 <_printf_float+0x244>
 80089a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	dc39      	bgt.n	8008a20 <_printf_float+0x2f0>
 80089ac:	4a1b      	ldr	r2, [pc, #108]	; (8008a1c <_printf_float+0x2ec>)
 80089ae:	2301      	movs	r3, #1
 80089b0:	4631      	mov	r1, r6
 80089b2:	4628      	mov	r0, r5
 80089b4:	47b8      	blx	r7
 80089b6:	3001      	adds	r0, #1
 80089b8:	f43f af19 	beq.w	80087ee <_printf_float+0xbe>
 80089bc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80089c0:	4313      	orrs	r3, r2
 80089c2:	d102      	bne.n	80089ca <_printf_float+0x29a>
 80089c4:	6823      	ldr	r3, [r4, #0]
 80089c6:	07d9      	lsls	r1, r3, #31
 80089c8:	d5d8      	bpl.n	800897c <_printf_float+0x24c>
 80089ca:	ee18 3a10 	vmov	r3, s16
 80089ce:	4652      	mov	r2, sl
 80089d0:	4631      	mov	r1, r6
 80089d2:	4628      	mov	r0, r5
 80089d4:	47b8      	blx	r7
 80089d6:	3001      	adds	r0, #1
 80089d8:	f43f af09 	beq.w	80087ee <_printf_float+0xbe>
 80089dc:	f04f 0900 	mov.w	r9, #0
 80089e0:	f104 0a1a 	add.w	sl, r4, #26
 80089e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089e6:	425b      	negs	r3, r3
 80089e8:	454b      	cmp	r3, r9
 80089ea:	dc01      	bgt.n	80089f0 <_printf_float+0x2c0>
 80089ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089ee:	e792      	b.n	8008916 <_printf_float+0x1e6>
 80089f0:	2301      	movs	r3, #1
 80089f2:	4652      	mov	r2, sl
 80089f4:	4631      	mov	r1, r6
 80089f6:	4628      	mov	r0, r5
 80089f8:	47b8      	blx	r7
 80089fa:	3001      	adds	r0, #1
 80089fc:	f43f aef7 	beq.w	80087ee <_printf_float+0xbe>
 8008a00:	f109 0901 	add.w	r9, r9, #1
 8008a04:	e7ee      	b.n	80089e4 <_printf_float+0x2b4>
 8008a06:	bf00      	nop
 8008a08:	7fefffff 	.word	0x7fefffff
 8008a0c:	0800b20c 	.word	0x0800b20c
 8008a10:	0800b210 	.word	0x0800b210
 8008a14:	0800b214 	.word	0x0800b214
 8008a18:	0800b218 	.word	0x0800b218
 8008a1c:	0800b21c 	.word	0x0800b21c
 8008a20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a24:	429a      	cmp	r2, r3
 8008a26:	bfa8      	it	ge
 8008a28:	461a      	movge	r2, r3
 8008a2a:	2a00      	cmp	r2, #0
 8008a2c:	4691      	mov	r9, r2
 8008a2e:	dc37      	bgt.n	8008aa0 <_printf_float+0x370>
 8008a30:	f04f 0b00 	mov.w	fp, #0
 8008a34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a38:	f104 021a 	add.w	r2, r4, #26
 8008a3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a3e:	9305      	str	r3, [sp, #20]
 8008a40:	eba3 0309 	sub.w	r3, r3, r9
 8008a44:	455b      	cmp	r3, fp
 8008a46:	dc33      	bgt.n	8008ab0 <_printf_float+0x380>
 8008a48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	db3b      	blt.n	8008ac8 <_printf_float+0x398>
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	07da      	lsls	r2, r3, #31
 8008a54:	d438      	bmi.n	8008ac8 <_printf_float+0x398>
 8008a56:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008a5a:	eba2 0903 	sub.w	r9, r2, r3
 8008a5e:	9b05      	ldr	r3, [sp, #20]
 8008a60:	1ad2      	subs	r2, r2, r3
 8008a62:	4591      	cmp	r9, r2
 8008a64:	bfa8      	it	ge
 8008a66:	4691      	movge	r9, r2
 8008a68:	f1b9 0f00 	cmp.w	r9, #0
 8008a6c:	dc35      	bgt.n	8008ada <_printf_float+0x3aa>
 8008a6e:	f04f 0800 	mov.w	r8, #0
 8008a72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a76:	f104 0a1a 	add.w	sl, r4, #26
 8008a7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a7e:	1a9b      	subs	r3, r3, r2
 8008a80:	eba3 0309 	sub.w	r3, r3, r9
 8008a84:	4543      	cmp	r3, r8
 8008a86:	f77f af79 	ble.w	800897c <_printf_float+0x24c>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	4652      	mov	r2, sl
 8008a8e:	4631      	mov	r1, r6
 8008a90:	4628      	mov	r0, r5
 8008a92:	47b8      	blx	r7
 8008a94:	3001      	adds	r0, #1
 8008a96:	f43f aeaa 	beq.w	80087ee <_printf_float+0xbe>
 8008a9a:	f108 0801 	add.w	r8, r8, #1
 8008a9e:	e7ec      	b.n	8008a7a <_printf_float+0x34a>
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	4642      	mov	r2, r8
 8008aa6:	4628      	mov	r0, r5
 8008aa8:	47b8      	blx	r7
 8008aaa:	3001      	adds	r0, #1
 8008aac:	d1c0      	bne.n	8008a30 <_printf_float+0x300>
 8008aae:	e69e      	b.n	80087ee <_printf_float+0xbe>
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	4631      	mov	r1, r6
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	9205      	str	r2, [sp, #20]
 8008ab8:	47b8      	blx	r7
 8008aba:	3001      	adds	r0, #1
 8008abc:	f43f ae97 	beq.w	80087ee <_printf_float+0xbe>
 8008ac0:	9a05      	ldr	r2, [sp, #20]
 8008ac2:	f10b 0b01 	add.w	fp, fp, #1
 8008ac6:	e7b9      	b.n	8008a3c <_printf_float+0x30c>
 8008ac8:	ee18 3a10 	vmov	r3, s16
 8008acc:	4652      	mov	r2, sl
 8008ace:	4631      	mov	r1, r6
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	47b8      	blx	r7
 8008ad4:	3001      	adds	r0, #1
 8008ad6:	d1be      	bne.n	8008a56 <_printf_float+0x326>
 8008ad8:	e689      	b.n	80087ee <_printf_float+0xbe>
 8008ada:	9a05      	ldr	r2, [sp, #20]
 8008adc:	464b      	mov	r3, r9
 8008ade:	4442      	add	r2, r8
 8008ae0:	4631      	mov	r1, r6
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	47b8      	blx	r7
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	d1c1      	bne.n	8008a6e <_printf_float+0x33e>
 8008aea:	e680      	b.n	80087ee <_printf_float+0xbe>
 8008aec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008aee:	2a01      	cmp	r2, #1
 8008af0:	dc01      	bgt.n	8008af6 <_printf_float+0x3c6>
 8008af2:	07db      	lsls	r3, r3, #31
 8008af4:	d53a      	bpl.n	8008b6c <_printf_float+0x43c>
 8008af6:	2301      	movs	r3, #1
 8008af8:	4642      	mov	r2, r8
 8008afa:	4631      	mov	r1, r6
 8008afc:	4628      	mov	r0, r5
 8008afe:	47b8      	blx	r7
 8008b00:	3001      	adds	r0, #1
 8008b02:	f43f ae74 	beq.w	80087ee <_printf_float+0xbe>
 8008b06:	ee18 3a10 	vmov	r3, s16
 8008b0a:	4652      	mov	r2, sl
 8008b0c:	4631      	mov	r1, r6
 8008b0e:	4628      	mov	r0, r5
 8008b10:	47b8      	blx	r7
 8008b12:	3001      	adds	r0, #1
 8008b14:	f43f ae6b 	beq.w	80087ee <_printf_float+0xbe>
 8008b18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	2300      	movs	r3, #0
 8008b20:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008b24:	f7f7 ffd8 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b28:	b9d8      	cbnz	r0, 8008b62 <_printf_float+0x432>
 8008b2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008b2e:	f108 0201 	add.w	r2, r8, #1
 8008b32:	4631      	mov	r1, r6
 8008b34:	4628      	mov	r0, r5
 8008b36:	47b8      	blx	r7
 8008b38:	3001      	adds	r0, #1
 8008b3a:	d10e      	bne.n	8008b5a <_printf_float+0x42a>
 8008b3c:	e657      	b.n	80087ee <_printf_float+0xbe>
 8008b3e:	2301      	movs	r3, #1
 8008b40:	4652      	mov	r2, sl
 8008b42:	4631      	mov	r1, r6
 8008b44:	4628      	mov	r0, r5
 8008b46:	47b8      	blx	r7
 8008b48:	3001      	adds	r0, #1
 8008b4a:	f43f ae50 	beq.w	80087ee <_printf_float+0xbe>
 8008b4e:	f108 0801 	add.w	r8, r8, #1
 8008b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b54:	3b01      	subs	r3, #1
 8008b56:	4543      	cmp	r3, r8
 8008b58:	dcf1      	bgt.n	8008b3e <_printf_float+0x40e>
 8008b5a:	464b      	mov	r3, r9
 8008b5c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008b60:	e6da      	b.n	8008918 <_printf_float+0x1e8>
 8008b62:	f04f 0800 	mov.w	r8, #0
 8008b66:	f104 0a1a 	add.w	sl, r4, #26
 8008b6a:	e7f2      	b.n	8008b52 <_printf_float+0x422>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	4642      	mov	r2, r8
 8008b70:	e7df      	b.n	8008b32 <_printf_float+0x402>
 8008b72:	2301      	movs	r3, #1
 8008b74:	464a      	mov	r2, r9
 8008b76:	4631      	mov	r1, r6
 8008b78:	4628      	mov	r0, r5
 8008b7a:	47b8      	blx	r7
 8008b7c:	3001      	adds	r0, #1
 8008b7e:	f43f ae36 	beq.w	80087ee <_printf_float+0xbe>
 8008b82:	f108 0801 	add.w	r8, r8, #1
 8008b86:	68e3      	ldr	r3, [r4, #12]
 8008b88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b8a:	1a5b      	subs	r3, r3, r1
 8008b8c:	4543      	cmp	r3, r8
 8008b8e:	dcf0      	bgt.n	8008b72 <_printf_float+0x442>
 8008b90:	e6f8      	b.n	8008984 <_printf_float+0x254>
 8008b92:	f04f 0800 	mov.w	r8, #0
 8008b96:	f104 0919 	add.w	r9, r4, #25
 8008b9a:	e7f4      	b.n	8008b86 <_printf_float+0x456>

08008b9c <_printf_common>:
 8008b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba0:	4616      	mov	r6, r2
 8008ba2:	4699      	mov	r9, r3
 8008ba4:	688a      	ldr	r2, [r1, #8]
 8008ba6:	690b      	ldr	r3, [r1, #16]
 8008ba8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bac:	4293      	cmp	r3, r2
 8008bae:	bfb8      	it	lt
 8008bb0:	4613      	movlt	r3, r2
 8008bb2:	6033      	str	r3, [r6, #0]
 8008bb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008bb8:	4607      	mov	r7, r0
 8008bba:	460c      	mov	r4, r1
 8008bbc:	b10a      	cbz	r2, 8008bc2 <_printf_common+0x26>
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	6033      	str	r3, [r6, #0]
 8008bc2:	6823      	ldr	r3, [r4, #0]
 8008bc4:	0699      	lsls	r1, r3, #26
 8008bc6:	bf42      	ittt	mi
 8008bc8:	6833      	ldrmi	r3, [r6, #0]
 8008bca:	3302      	addmi	r3, #2
 8008bcc:	6033      	strmi	r3, [r6, #0]
 8008bce:	6825      	ldr	r5, [r4, #0]
 8008bd0:	f015 0506 	ands.w	r5, r5, #6
 8008bd4:	d106      	bne.n	8008be4 <_printf_common+0x48>
 8008bd6:	f104 0a19 	add.w	sl, r4, #25
 8008bda:	68e3      	ldr	r3, [r4, #12]
 8008bdc:	6832      	ldr	r2, [r6, #0]
 8008bde:	1a9b      	subs	r3, r3, r2
 8008be0:	42ab      	cmp	r3, r5
 8008be2:	dc26      	bgt.n	8008c32 <_printf_common+0x96>
 8008be4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008be8:	1e13      	subs	r3, r2, #0
 8008bea:	6822      	ldr	r2, [r4, #0]
 8008bec:	bf18      	it	ne
 8008bee:	2301      	movne	r3, #1
 8008bf0:	0692      	lsls	r2, r2, #26
 8008bf2:	d42b      	bmi.n	8008c4c <_printf_common+0xb0>
 8008bf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008bf8:	4649      	mov	r1, r9
 8008bfa:	4638      	mov	r0, r7
 8008bfc:	47c0      	blx	r8
 8008bfe:	3001      	adds	r0, #1
 8008c00:	d01e      	beq.n	8008c40 <_printf_common+0xa4>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	6922      	ldr	r2, [r4, #16]
 8008c06:	f003 0306 	and.w	r3, r3, #6
 8008c0a:	2b04      	cmp	r3, #4
 8008c0c:	bf02      	ittt	eq
 8008c0e:	68e5      	ldreq	r5, [r4, #12]
 8008c10:	6833      	ldreq	r3, [r6, #0]
 8008c12:	1aed      	subeq	r5, r5, r3
 8008c14:	68a3      	ldr	r3, [r4, #8]
 8008c16:	bf0c      	ite	eq
 8008c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c1c:	2500      	movne	r5, #0
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	bfc4      	itt	gt
 8008c22:	1a9b      	subgt	r3, r3, r2
 8008c24:	18ed      	addgt	r5, r5, r3
 8008c26:	2600      	movs	r6, #0
 8008c28:	341a      	adds	r4, #26
 8008c2a:	42b5      	cmp	r5, r6
 8008c2c:	d11a      	bne.n	8008c64 <_printf_common+0xc8>
 8008c2e:	2000      	movs	r0, #0
 8008c30:	e008      	b.n	8008c44 <_printf_common+0xa8>
 8008c32:	2301      	movs	r3, #1
 8008c34:	4652      	mov	r2, sl
 8008c36:	4649      	mov	r1, r9
 8008c38:	4638      	mov	r0, r7
 8008c3a:	47c0      	blx	r8
 8008c3c:	3001      	adds	r0, #1
 8008c3e:	d103      	bne.n	8008c48 <_printf_common+0xac>
 8008c40:	f04f 30ff 	mov.w	r0, #4294967295
 8008c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c48:	3501      	adds	r5, #1
 8008c4a:	e7c6      	b.n	8008bda <_printf_common+0x3e>
 8008c4c:	18e1      	adds	r1, r4, r3
 8008c4e:	1c5a      	adds	r2, r3, #1
 8008c50:	2030      	movs	r0, #48	; 0x30
 8008c52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008c56:	4422      	add	r2, r4
 8008c58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008c5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008c60:	3302      	adds	r3, #2
 8008c62:	e7c7      	b.n	8008bf4 <_printf_common+0x58>
 8008c64:	2301      	movs	r3, #1
 8008c66:	4622      	mov	r2, r4
 8008c68:	4649      	mov	r1, r9
 8008c6a:	4638      	mov	r0, r7
 8008c6c:	47c0      	blx	r8
 8008c6e:	3001      	adds	r0, #1
 8008c70:	d0e6      	beq.n	8008c40 <_printf_common+0xa4>
 8008c72:	3601      	adds	r6, #1
 8008c74:	e7d9      	b.n	8008c2a <_printf_common+0x8e>
	...

08008c78 <_printf_i>:
 8008c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c7c:	7e0f      	ldrb	r7, [r1, #24]
 8008c7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c80:	2f78      	cmp	r7, #120	; 0x78
 8008c82:	4691      	mov	r9, r2
 8008c84:	4680      	mov	r8, r0
 8008c86:	460c      	mov	r4, r1
 8008c88:	469a      	mov	sl, r3
 8008c8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008c8e:	d807      	bhi.n	8008ca0 <_printf_i+0x28>
 8008c90:	2f62      	cmp	r7, #98	; 0x62
 8008c92:	d80a      	bhi.n	8008caa <_printf_i+0x32>
 8008c94:	2f00      	cmp	r7, #0
 8008c96:	f000 80d4 	beq.w	8008e42 <_printf_i+0x1ca>
 8008c9a:	2f58      	cmp	r7, #88	; 0x58
 8008c9c:	f000 80c0 	beq.w	8008e20 <_printf_i+0x1a8>
 8008ca0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ca4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ca8:	e03a      	b.n	8008d20 <_printf_i+0xa8>
 8008caa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cae:	2b15      	cmp	r3, #21
 8008cb0:	d8f6      	bhi.n	8008ca0 <_printf_i+0x28>
 8008cb2:	a101      	add	r1, pc, #4	; (adr r1, 8008cb8 <_printf_i+0x40>)
 8008cb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cb8:	08008d11 	.word	0x08008d11
 8008cbc:	08008d25 	.word	0x08008d25
 8008cc0:	08008ca1 	.word	0x08008ca1
 8008cc4:	08008ca1 	.word	0x08008ca1
 8008cc8:	08008ca1 	.word	0x08008ca1
 8008ccc:	08008ca1 	.word	0x08008ca1
 8008cd0:	08008d25 	.word	0x08008d25
 8008cd4:	08008ca1 	.word	0x08008ca1
 8008cd8:	08008ca1 	.word	0x08008ca1
 8008cdc:	08008ca1 	.word	0x08008ca1
 8008ce0:	08008ca1 	.word	0x08008ca1
 8008ce4:	08008e29 	.word	0x08008e29
 8008ce8:	08008d51 	.word	0x08008d51
 8008cec:	08008de3 	.word	0x08008de3
 8008cf0:	08008ca1 	.word	0x08008ca1
 8008cf4:	08008ca1 	.word	0x08008ca1
 8008cf8:	08008e4b 	.word	0x08008e4b
 8008cfc:	08008ca1 	.word	0x08008ca1
 8008d00:	08008d51 	.word	0x08008d51
 8008d04:	08008ca1 	.word	0x08008ca1
 8008d08:	08008ca1 	.word	0x08008ca1
 8008d0c:	08008deb 	.word	0x08008deb
 8008d10:	682b      	ldr	r3, [r5, #0]
 8008d12:	1d1a      	adds	r2, r3, #4
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	602a      	str	r2, [r5, #0]
 8008d18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d20:	2301      	movs	r3, #1
 8008d22:	e09f      	b.n	8008e64 <_printf_i+0x1ec>
 8008d24:	6820      	ldr	r0, [r4, #0]
 8008d26:	682b      	ldr	r3, [r5, #0]
 8008d28:	0607      	lsls	r7, r0, #24
 8008d2a:	f103 0104 	add.w	r1, r3, #4
 8008d2e:	6029      	str	r1, [r5, #0]
 8008d30:	d501      	bpl.n	8008d36 <_printf_i+0xbe>
 8008d32:	681e      	ldr	r6, [r3, #0]
 8008d34:	e003      	b.n	8008d3e <_printf_i+0xc6>
 8008d36:	0646      	lsls	r6, r0, #25
 8008d38:	d5fb      	bpl.n	8008d32 <_printf_i+0xba>
 8008d3a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008d3e:	2e00      	cmp	r6, #0
 8008d40:	da03      	bge.n	8008d4a <_printf_i+0xd2>
 8008d42:	232d      	movs	r3, #45	; 0x2d
 8008d44:	4276      	negs	r6, r6
 8008d46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d4a:	485a      	ldr	r0, [pc, #360]	; (8008eb4 <_printf_i+0x23c>)
 8008d4c:	230a      	movs	r3, #10
 8008d4e:	e012      	b.n	8008d76 <_printf_i+0xfe>
 8008d50:	682b      	ldr	r3, [r5, #0]
 8008d52:	6820      	ldr	r0, [r4, #0]
 8008d54:	1d19      	adds	r1, r3, #4
 8008d56:	6029      	str	r1, [r5, #0]
 8008d58:	0605      	lsls	r5, r0, #24
 8008d5a:	d501      	bpl.n	8008d60 <_printf_i+0xe8>
 8008d5c:	681e      	ldr	r6, [r3, #0]
 8008d5e:	e002      	b.n	8008d66 <_printf_i+0xee>
 8008d60:	0641      	lsls	r1, r0, #25
 8008d62:	d5fb      	bpl.n	8008d5c <_printf_i+0xe4>
 8008d64:	881e      	ldrh	r6, [r3, #0]
 8008d66:	4853      	ldr	r0, [pc, #332]	; (8008eb4 <_printf_i+0x23c>)
 8008d68:	2f6f      	cmp	r7, #111	; 0x6f
 8008d6a:	bf0c      	ite	eq
 8008d6c:	2308      	moveq	r3, #8
 8008d6e:	230a      	movne	r3, #10
 8008d70:	2100      	movs	r1, #0
 8008d72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d76:	6865      	ldr	r5, [r4, #4]
 8008d78:	60a5      	str	r5, [r4, #8]
 8008d7a:	2d00      	cmp	r5, #0
 8008d7c:	bfa2      	ittt	ge
 8008d7e:	6821      	ldrge	r1, [r4, #0]
 8008d80:	f021 0104 	bicge.w	r1, r1, #4
 8008d84:	6021      	strge	r1, [r4, #0]
 8008d86:	b90e      	cbnz	r6, 8008d8c <_printf_i+0x114>
 8008d88:	2d00      	cmp	r5, #0
 8008d8a:	d04b      	beq.n	8008e24 <_printf_i+0x1ac>
 8008d8c:	4615      	mov	r5, r2
 8008d8e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008d92:	fb03 6711 	mls	r7, r3, r1, r6
 8008d96:	5dc7      	ldrb	r7, [r0, r7]
 8008d98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008d9c:	4637      	mov	r7, r6
 8008d9e:	42bb      	cmp	r3, r7
 8008da0:	460e      	mov	r6, r1
 8008da2:	d9f4      	bls.n	8008d8e <_printf_i+0x116>
 8008da4:	2b08      	cmp	r3, #8
 8008da6:	d10b      	bne.n	8008dc0 <_printf_i+0x148>
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	07de      	lsls	r6, r3, #31
 8008dac:	d508      	bpl.n	8008dc0 <_printf_i+0x148>
 8008dae:	6923      	ldr	r3, [r4, #16]
 8008db0:	6861      	ldr	r1, [r4, #4]
 8008db2:	4299      	cmp	r1, r3
 8008db4:	bfde      	ittt	le
 8008db6:	2330      	movle	r3, #48	; 0x30
 8008db8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008dbc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008dc0:	1b52      	subs	r2, r2, r5
 8008dc2:	6122      	str	r2, [r4, #16]
 8008dc4:	f8cd a000 	str.w	sl, [sp]
 8008dc8:	464b      	mov	r3, r9
 8008dca:	aa03      	add	r2, sp, #12
 8008dcc:	4621      	mov	r1, r4
 8008dce:	4640      	mov	r0, r8
 8008dd0:	f7ff fee4 	bl	8008b9c <_printf_common>
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d14a      	bne.n	8008e6e <_printf_i+0x1f6>
 8008dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ddc:	b004      	add	sp, #16
 8008dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	f043 0320 	orr.w	r3, r3, #32
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	4833      	ldr	r0, [pc, #204]	; (8008eb8 <_printf_i+0x240>)
 8008dec:	2778      	movs	r7, #120	; 0x78
 8008dee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	6829      	ldr	r1, [r5, #0]
 8008df6:	061f      	lsls	r7, r3, #24
 8008df8:	f851 6b04 	ldr.w	r6, [r1], #4
 8008dfc:	d402      	bmi.n	8008e04 <_printf_i+0x18c>
 8008dfe:	065f      	lsls	r7, r3, #25
 8008e00:	bf48      	it	mi
 8008e02:	b2b6      	uxthmi	r6, r6
 8008e04:	07df      	lsls	r7, r3, #31
 8008e06:	bf48      	it	mi
 8008e08:	f043 0320 	orrmi.w	r3, r3, #32
 8008e0c:	6029      	str	r1, [r5, #0]
 8008e0e:	bf48      	it	mi
 8008e10:	6023      	strmi	r3, [r4, #0]
 8008e12:	b91e      	cbnz	r6, 8008e1c <_printf_i+0x1a4>
 8008e14:	6823      	ldr	r3, [r4, #0]
 8008e16:	f023 0320 	bic.w	r3, r3, #32
 8008e1a:	6023      	str	r3, [r4, #0]
 8008e1c:	2310      	movs	r3, #16
 8008e1e:	e7a7      	b.n	8008d70 <_printf_i+0xf8>
 8008e20:	4824      	ldr	r0, [pc, #144]	; (8008eb4 <_printf_i+0x23c>)
 8008e22:	e7e4      	b.n	8008dee <_printf_i+0x176>
 8008e24:	4615      	mov	r5, r2
 8008e26:	e7bd      	b.n	8008da4 <_printf_i+0x12c>
 8008e28:	682b      	ldr	r3, [r5, #0]
 8008e2a:	6826      	ldr	r6, [r4, #0]
 8008e2c:	6961      	ldr	r1, [r4, #20]
 8008e2e:	1d18      	adds	r0, r3, #4
 8008e30:	6028      	str	r0, [r5, #0]
 8008e32:	0635      	lsls	r5, r6, #24
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	d501      	bpl.n	8008e3c <_printf_i+0x1c4>
 8008e38:	6019      	str	r1, [r3, #0]
 8008e3a:	e002      	b.n	8008e42 <_printf_i+0x1ca>
 8008e3c:	0670      	lsls	r0, r6, #25
 8008e3e:	d5fb      	bpl.n	8008e38 <_printf_i+0x1c0>
 8008e40:	8019      	strh	r1, [r3, #0]
 8008e42:	2300      	movs	r3, #0
 8008e44:	6123      	str	r3, [r4, #16]
 8008e46:	4615      	mov	r5, r2
 8008e48:	e7bc      	b.n	8008dc4 <_printf_i+0x14c>
 8008e4a:	682b      	ldr	r3, [r5, #0]
 8008e4c:	1d1a      	adds	r2, r3, #4
 8008e4e:	602a      	str	r2, [r5, #0]
 8008e50:	681d      	ldr	r5, [r3, #0]
 8008e52:	6862      	ldr	r2, [r4, #4]
 8008e54:	2100      	movs	r1, #0
 8008e56:	4628      	mov	r0, r5
 8008e58:	f7f7 f9c2 	bl	80001e0 <memchr>
 8008e5c:	b108      	cbz	r0, 8008e62 <_printf_i+0x1ea>
 8008e5e:	1b40      	subs	r0, r0, r5
 8008e60:	6060      	str	r0, [r4, #4]
 8008e62:	6863      	ldr	r3, [r4, #4]
 8008e64:	6123      	str	r3, [r4, #16]
 8008e66:	2300      	movs	r3, #0
 8008e68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e6c:	e7aa      	b.n	8008dc4 <_printf_i+0x14c>
 8008e6e:	6923      	ldr	r3, [r4, #16]
 8008e70:	462a      	mov	r2, r5
 8008e72:	4649      	mov	r1, r9
 8008e74:	4640      	mov	r0, r8
 8008e76:	47d0      	blx	sl
 8008e78:	3001      	adds	r0, #1
 8008e7a:	d0ad      	beq.n	8008dd8 <_printf_i+0x160>
 8008e7c:	6823      	ldr	r3, [r4, #0]
 8008e7e:	079b      	lsls	r3, r3, #30
 8008e80:	d413      	bmi.n	8008eaa <_printf_i+0x232>
 8008e82:	68e0      	ldr	r0, [r4, #12]
 8008e84:	9b03      	ldr	r3, [sp, #12]
 8008e86:	4298      	cmp	r0, r3
 8008e88:	bfb8      	it	lt
 8008e8a:	4618      	movlt	r0, r3
 8008e8c:	e7a6      	b.n	8008ddc <_printf_i+0x164>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	4632      	mov	r2, r6
 8008e92:	4649      	mov	r1, r9
 8008e94:	4640      	mov	r0, r8
 8008e96:	47d0      	blx	sl
 8008e98:	3001      	adds	r0, #1
 8008e9a:	d09d      	beq.n	8008dd8 <_printf_i+0x160>
 8008e9c:	3501      	adds	r5, #1
 8008e9e:	68e3      	ldr	r3, [r4, #12]
 8008ea0:	9903      	ldr	r1, [sp, #12]
 8008ea2:	1a5b      	subs	r3, r3, r1
 8008ea4:	42ab      	cmp	r3, r5
 8008ea6:	dcf2      	bgt.n	8008e8e <_printf_i+0x216>
 8008ea8:	e7eb      	b.n	8008e82 <_printf_i+0x20a>
 8008eaa:	2500      	movs	r5, #0
 8008eac:	f104 0619 	add.w	r6, r4, #25
 8008eb0:	e7f5      	b.n	8008e9e <_printf_i+0x226>
 8008eb2:	bf00      	nop
 8008eb4:	0800b21e 	.word	0x0800b21e
 8008eb8:	0800b22f 	.word	0x0800b22f

08008ebc <std>:
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	b510      	push	{r4, lr}
 8008ec0:	4604      	mov	r4, r0
 8008ec2:	e9c0 3300 	strd	r3, r3, [r0]
 8008ec6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008eca:	6083      	str	r3, [r0, #8]
 8008ecc:	8181      	strh	r1, [r0, #12]
 8008ece:	6643      	str	r3, [r0, #100]	; 0x64
 8008ed0:	81c2      	strh	r2, [r0, #14]
 8008ed2:	6183      	str	r3, [r0, #24]
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	2208      	movs	r2, #8
 8008ed8:	305c      	adds	r0, #92	; 0x5c
 8008eda:	f000 f914 	bl	8009106 <memset>
 8008ede:	4b0d      	ldr	r3, [pc, #52]	; (8008f14 <std+0x58>)
 8008ee0:	6263      	str	r3, [r4, #36]	; 0x24
 8008ee2:	4b0d      	ldr	r3, [pc, #52]	; (8008f18 <std+0x5c>)
 8008ee4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ee6:	4b0d      	ldr	r3, [pc, #52]	; (8008f1c <std+0x60>)
 8008ee8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008eea:	4b0d      	ldr	r3, [pc, #52]	; (8008f20 <std+0x64>)
 8008eec:	6323      	str	r3, [r4, #48]	; 0x30
 8008eee:	4b0d      	ldr	r3, [pc, #52]	; (8008f24 <std+0x68>)
 8008ef0:	6224      	str	r4, [r4, #32]
 8008ef2:	429c      	cmp	r4, r3
 8008ef4:	d006      	beq.n	8008f04 <std+0x48>
 8008ef6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008efa:	4294      	cmp	r4, r2
 8008efc:	d002      	beq.n	8008f04 <std+0x48>
 8008efe:	33d0      	adds	r3, #208	; 0xd0
 8008f00:	429c      	cmp	r4, r3
 8008f02:	d105      	bne.n	8008f10 <std+0x54>
 8008f04:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f0c:	f000 b996 	b.w	800923c <__retarget_lock_init_recursive>
 8008f10:	bd10      	pop	{r4, pc}
 8008f12:	bf00      	nop
 8008f14:	08009081 	.word	0x08009081
 8008f18:	080090a3 	.word	0x080090a3
 8008f1c:	080090db 	.word	0x080090db
 8008f20:	080090ff 	.word	0x080090ff
 8008f24:	200003b8 	.word	0x200003b8

08008f28 <stdio_exit_handler>:
 8008f28:	4a02      	ldr	r2, [pc, #8]	; (8008f34 <stdio_exit_handler+0xc>)
 8008f2a:	4903      	ldr	r1, [pc, #12]	; (8008f38 <stdio_exit_handler+0x10>)
 8008f2c:	4803      	ldr	r0, [pc, #12]	; (8008f3c <stdio_exit_handler+0x14>)
 8008f2e:	f000 b869 	b.w	8009004 <_fwalk_sglue>
 8008f32:	bf00      	nop
 8008f34:	20000010 	.word	0x20000010
 8008f38:	0800aaa1 	.word	0x0800aaa1
 8008f3c:	2000001c 	.word	0x2000001c

08008f40 <cleanup_stdio>:
 8008f40:	6841      	ldr	r1, [r0, #4]
 8008f42:	4b0c      	ldr	r3, [pc, #48]	; (8008f74 <cleanup_stdio+0x34>)
 8008f44:	4299      	cmp	r1, r3
 8008f46:	b510      	push	{r4, lr}
 8008f48:	4604      	mov	r4, r0
 8008f4a:	d001      	beq.n	8008f50 <cleanup_stdio+0x10>
 8008f4c:	f001 fda8 	bl	800aaa0 <_fflush_r>
 8008f50:	68a1      	ldr	r1, [r4, #8]
 8008f52:	4b09      	ldr	r3, [pc, #36]	; (8008f78 <cleanup_stdio+0x38>)
 8008f54:	4299      	cmp	r1, r3
 8008f56:	d002      	beq.n	8008f5e <cleanup_stdio+0x1e>
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f001 fda1 	bl	800aaa0 <_fflush_r>
 8008f5e:	68e1      	ldr	r1, [r4, #12]
 8008f60:	4b06      	ldr	r3, [pc, #24]	; (8008f7c <cleanup_stdio+0x3c>)
 8008f62:	4299      	cmp	r1, r3
 8008f64:	d004      	beq.n	8008f70 <cleanup_stdio+0x30>
 8008f66:	4620      	mov	r0, r4
 8008f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f6c:	f001 bd98 	b.w	800aaa0 <_fflush_r>
 8008f70:	bd10      	pop	{r4, pc}
 8008f72:	bf00      	nop
 8008f74:	200003b8 	.word	0x200003b8
 8008f78:	20000420 	.word	0x20000420
 8008f7c:	20000488 	.word	0x20000488

08008f80 <global_stdio_init.part.0>:
 8008f80:	b510      	push	{r4, lr}
 8008f82:	4b0b      	ldr	r3, [pc, #44]	; (8008fb0 <global_stdio_init.part.0+0x30>)
 8008f84:	4c0b      	ldr	r4, [pc, #44]	; (8008fb4 <global_stdio_init.part.0+0x34>)
 8008f86:	4a0c      	ldr	r2, [pc, #48]	; (8008fb8 <global_stdio_init.part.0+0x38>)
 8008f88:	601a      	str	r2, [r3, #0]
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	2104      	movs	r1, #4
 8008f90:	f7ff ff94 	bl	8008ebc <std>
 8008f94:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008f98:	2201      	movs	r2, #1
 8008f9a:	2109      	movs	r1, #9
 8008f9c:	f7ff ff8e 	bl	8008ebc <std>
 8008fa0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008fa4:	2202      	movs	r2, #2
 8008fa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008faa:	2112      	movs	r1, #18
 8008fac:	f7ff bf86 	b.w	8008ebc <std>
 8008fb0:	200004f0 	.word	0x200004f0
 8008fb4:	200003b8 	.word	0x200003b8
 8008fb8:	08008f29 	.word	0x08008f29

08008fbc <__sfp_lock_acquire>:
 8008fbc:	4801      	ldr	r0, [pc, #4]	; (8008fc4 <__sfp_lock_acquire+0x8>)
 8008fbe:	f000 b93e 	b.w	800923e <__retarget_lock_acquire_recursive>
 8008fc2:	bf00      	nop
 8008fc4:	200004f9 	.word	0x200004f9

08008fc8 <__sfp_lock_release>:
 8008fc8:	4801      	ldr	r0, [pc, #4]	; (8008fd0 <__sfp_lock_release+0x8>)
 8008fca:	f000 b939 	b.w	8009240 <__retarget_lock_release_recursive>
 8008fce:	bf00      	nop
 8008fd0:	200004f9 	.word	0x200004f9

08008fd4 <__sinit>:
 8008fd4:	b510      	push	{r4, lr}
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	f7ff fff0 	bl	8008fbc <__sfp_lock_acquire>
 8008fdc:	6a23      	ldr	r3, [r4, #32]
 8008fde:	b11b      	cbz	r3, 8008fe8 <__sinit+0x14>
 8008fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fe4:	f7ff bff0 	b.w	8008fc8 <__sfp_lock_release>
 8008fe8:	4b04      	ldr	r3, [pc, #16]	; (8008ffc <__sinit+0x28>)
 8008fea:	6223      	str	r3, [r4, #32]
 8008fec:	4b04      	ldr	r3, [pc, #16]	; (8009000 <__sinit+0x2c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d1f5      	bne.n	8008fe0 <__sinit+0xc>
 8008ff4:	f7ff ffc4 	bl	8008f80 <global_stdio_init.part.0>
 8008ff8:	e7f2      	b.n	8008fe0 <__sinit+0xc>
 8008ffa:	bf00      	nop
 8008ffc:	08008f41 	.word	0x08008f41
 8009000:	200004f0 	.word	0x200004f0

08009004 <_fwalk_sglue>:
 8009004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009008:	4607      	mov	r7, r0
 800900a:	4688      	mov	r8, r1
 800900c:	4614      	mov	r4, r2
 800900e:	2600      	movs	r6, #0
 8009010:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009014:	f1b9 0901 	subs.w	r9, r9, #1
 8009018:	d505      	bpl.n	8009026 <_fwalk_sglue+0x22>
 800901a:	6824      	ldr	r4, [r4, #0]
 800901c:	2c00      	cmp	r4, #0
 800901e:	d1f7      	bne.n	8009010 <_fwalk_sglue+0xc>
 8009020:	4630      	mov	r0, r6
 8009022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009026:	89ab      	ldrh	r3, [r5, #12]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d907      	bls.n	800903c <_fwalk_sglue+0x38>
 800902c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009030:	3301      	adds	r3, #1
 8009032:	d003      	beq.n	800903c <_fwalk_sglue+0x38>
 8009034:	4629      	mov	r1, r5
 8009036:	4638      	mov	r0, r7
 8009038:	47c0      	blx	r8
 800903a:	4306      	orrs	r6, r0
 800903c:	3568      	adds	r5, #104	; 0x68
 800903e:	e7e9      	b.n	8009014 <_fwalk_sglue+0x10>

08009040 <siprintf>:
 8009040:	b40e      	push	{r1, r2, r3}
 8009042:	b500      	push	{lr}
 8009044:	b09c      	sub	sp, #112	; 0x70
 8009046:	ab1d      	add	r3, sp, #116	; 0x74
 8009048:	9002      	str	r0, [sp, #8]
 800904a:	9006      	str	r0, [sp, #24]
 800904c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009050:	4809      	ldr	r0, [pc, #36]	; (8009078 <siprintf+0x38>)
 8009052:	9107      	str	r1, [sp, #28]
 8009054:	9104      	str	r1, [sp, #16]
 8009056:	4909      	ldr	r1, [pc, #36]	; (800907c <siprintf+0x3c>)
 8009058:	f853 2b04 	ldr.w	r2, [r3], #4
 800905c:	9105      	str	r1, [sp, #20]
 800905e:	6800      	ldr	r0, [r0, #0]
 8009060:	9301      	str	r3, [sp, #4]
 8009062:	a902      	add	r1, sp, #8
 8009064:	f001 fb98 	bl	800a798 <_svfiprintf_r>
 8009068:	9b02      	ldr	r3, [sp, #8]
 800906a:	2200      	movs	r2, #0
 800906c:	701a      	strb	r2, [r3, #0]
 800906e:	b01c      	add	sp, #112	; 0x70
 8009070:	f85d eb04 	ldr.w	lr, [sp], #4
 8009074:	b003      	add	sp, #12
 8009076:	4770      	bx	lr
 8009078:	20000068 	.word	0x20000068
 800907c:	ffff0208 	.word	0xffff0208

08009080 <__sread>:
 8009080:	b510      	push	{r4, lr}
 8009082:	460c      	mov	r4, r1
 8009084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009088:	f000 f87a 	bl	8009180 <_read_r>
 800908c:	2800      	cmp	r0, #0
 800908e:	bfab      	itete	ge
 8009090:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009092:	89a3      	ldrhlt	r3, [r4, #12]
 8009094:	181b      	addge	r3, r3, r0
 8009096:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800909a:	bfac      	ite	ge
 800909c:	6563      	strge	r3, [r4, #84]	; 0x54
 800909e:	81a3      	strhlt	r3, [r4, #12]
 80090a0:	bd10      	pop	{r4, pc}

080090a2 <__swrite>:
 80090a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090a6:	461f      	mov	r7, r3
 80090a8:	898b      	ldrh	r3, [r1, #12]
 80090aa:	05db      	lsls	r3, r3, #23
 80090ac:	4605      	mov	r5, r0
 80090ae:	460c      	mov	r4, r1
 80090b0:	4616      	mov	r6, r2
 80090b2:	d505      	bpl.n	80090c0 <__swrite+0x1e>
 80090b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b8:	2302      	movs	r3, #2
 80090ba:	2200      	movs	r2, #0
 80090bc:	f000 f84e 	bl	800915c <_lseek_r>
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	4632      	mov	r2, r6
 80090ce:	463b      	mov	r3, r7
 80090d0:	4628      	mov	r0, r5
 80090d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090d6:	f000 b875 	b.w	80091c4 <_write_r>

080090da <__sseek>:
 80090da:	b510      	push	{r4, lr}
 80090dc:	460c      	mov	r4, r1
 80090de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090e2:	f000 f83b 	bl	800915c <_lseek_r>
 80090e6:	1c43      	adds	r3, r0, #1
 80090e8:	89a3      	ldrh	r3, [r4, #12]
 80090ea:	bf15      	itete	ne
 80090ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80090ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80090f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80090f6:	81a3      	strheq	r3, [r4, #12]
 80090f8:	bf18      	it	ne
 80090fa:	81a3      	strhne	r3, [r4, #12]
 80090fc:	bd10      	pop	{r4, pc}

080090fe <__sclose>:
 80090fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009102:	f000 b81b 	b.w	800913c <_close_r>

08009106 <memset>:
 8009106:	4402      	add	r2, r0
 8009108:	4603      	mov	r3, r0
 800910a:	4293      	cmp	r3, r2
 800910c:	d100      	bne.n	8009110 <memset+0xa>
 800910e:	4770      	bx	lr
 8009110:	f803 1b01 	strb.w	r1, [r3], #1
 8009114:	e7f9      	b.n	800910a <memset+0x4>

08009116 <strcat>:
 8009116:	b510      	push	{r4, lr}
 8009118:	4602      	mov	r2, r0
 800911a:	7814      	ldrb	r4, [r2, #0]
 800911c:	4613      	mov	r3, r2
 800911e:	3201      	adds	r2, #1
 8009120:	2c00      	cmp	r4, #0
 8009122:	d1fa      	bne.n	800911a <strcat+0x4>
 8009124:	3b01      	subs	r3, #1
 8009126:	f811 2b01 	ldrb.w	r2, [r1], #1
 800912a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800912e:	2a00      	cmp	r2, #0
 8009130:	d1f9      	bne.n	8009126 <strcat+0x10>
 8009132:	bd10      	pop	{r4, pc}

08009134 <_localeconv_r>:
 8009134:	4800      	ldr	r0, [pc, #0]	; (8009138 <_localeconv_r+0x4>)
 8009136:	4770      	bx	lr
 8009138:	2000015c 	.word	0x2000015c

0800913c <_close_r>:
 800913c:	b538      	push	{r3, r4, r5, lr}
 800913e:	4d06      	ldr	r5, [pc, #24]	; (8009158 <_close_r+0x1c>)
 8009140:	2300      	movs	r3, #0
 8009142:	4604      	mov	r4, r0
 8009144:	4608      	mov	r0, r1
 8009146:	602b      	str	r3, [r5, #0]
 8009148:	f7fa f9a9 	bl	800349e <_close>
 800914c:	1c43      	adds	r3, r0, #1
 800914e:	d102      	bne.n	8009156 <_close_r+0x1a>
 8009150:	682b      	ldr	r3, [r5, #0]
 8009152:	b103      	cbz	r3, 8009156 <_close_r+0x1a>
 8009154:	6023      	str	r3, [r4, #0]
 8009156:	bd38      	pop	{r3, r4, r5, pc}
 8009158:	200004f4 	.word	0x200004f4

0800915c <_lseek_r>:
 800915c:	b538      	push	{r3, r4, r5, lr}
 800915e:	4d07      	ldr	r5, [pc, #28]	; (800917c <_lseek_r+0x20>)
 8009160:	4604      	mov	r4, r0
 8009162:	4608      	mov	r0, r1
 8009164:	4611      	mov	r1, r2
 8009166:	2200      	movs	r2, #0
 8009168:	602a      	str	r2, [r5, #0]
 800916a:	461a      	mov	r2, r3
 800916c:	f7fa f9be 	bl	80034ec <_lseek>
 8009170:	1c43      	adds	r3, r0, #1
 8009172:	d102      	bne.n	800917a <_lseek_r+0x1e>
 8009174:	682b      	ldr	r3, [r5, #0]
 8009176:	b103      	cbz	r3, 800917a <_lseek_r+0x1e>
 8009178:	6023      	str	r3, [r4, #0]
 800917a:	bd38      	pop	{r3, r4, r5, pc}
 800917c:	200004f4 	.word	0x200004f4

08009180 <_read_r>:
 8009180:	b538      	push	{r3, r4, r5, lr}
 8009182:	4d07      	ldr	r5, [pc, #28]	; (80091a0 <_read_r+0x20>)
 8009184:	4604      	mov	r4, r0
 8009186:	4608      	mov	r0, r1
 8009188:	4611      	mov	r1, r2
 800918a:	2200      	movs	r2, #0
 800918c:	602a      	str	r2, [r5, #0]
 800918e:	461a      	mov	r2, r3
 8009190:	f7fa f94c 	bl	800342c <_read>
 8009194:	1c43      	adds	r3, r0, #1
 8009196:	d102      	bne.n	800919e <_read_r+0x1e>
 8009198:	682b      	ldr	r3, [r5, #0]
 800919a:	b103      	cbz	r3, 800919e <_read_r+0x1e>
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	bd38      	pop	{r3, r4, r5, pc}
 80091a0:	200004f4 	.word	0x200004f4

080091a4 <_sbrk_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4d06      	ldr	r5, [pc, #24]	; (80091c0 <_sbrk_r+0x1c>)
 80091a8:	2300      	movs	r3, #0
 80091aa:	4604      	mov	r4, r0
 80091ac:	4608      	mov	r0, r1
 80091ae:	602b      	str	r3, [r5, #0]
 80091b0:	f7fa f9aa 	bl	8003508 <_sbrk>
 80091b4:	1c43      	adds	r3, r0, #1
 80091b6:	d102      	bne.n	80091be <_sbrk_r+0x1a>
 80091b8:	682b      	ldr	r3, [r5, #0]
 80091ba:	b103      	cbz	r3, 80091be <_sbrk_r+0x1a>
 80091bc:	6023      	str	r3, [r4, #0]
 80091be:	bd38      	pop	{r3, r4, r5, pc}
 80091c0:	200004f4 	.word	0x200004f4

080091c4 <_write_r>:
 80091c4:	b538      	push	{r3, r4, r5, lr}
 80091c6:	4d07      	ldr	r5, [pc, #28]	; (80091e4 <_write_r+0x20>)
 80091c8:	4604      	mov	r4, r0
 80091ca:	4608      	mov	r0, r1
 80091cc:	4611      	mov	r1, r2
 80091ce:	2200      	movs	r2, #0
 80091d0:	602a      	str	r2, [r5, #0]
 80091d2:	461a      	mov	r2, r3
 80091d4:	f7fa f947 	bl	8003466 <_write>
 80091d8:	1c43      	adds	r3, r0, #1
 80091da:	d102      	bne.n	80091e2 <_write_r+0x1e>
 80091dc:	682b      	ldr	r3, [r5, #0]
 80091de:	b103      	cbz	r3, 80091e2 <_write_r+0x1e>
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	bd38      	pop	{r3, r4, r5, pc}
 80091e4:	200004f4 	.word	0x200004f4

080091e8 <__errno>:
 80091e8:	4b01      	ldr	r3, [pc, #4]	; (80091f0 <__errno+0x8>)
 80091ea:	6818      	ldr	r0, [r3, #0]
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	20000068 	.word	0x20000068

080091f4 <__libc_init_array>:
 80091f4:	b570      	push	{r4, r5, r6, lr}
 80091f6:	4d0d      	ldr	r5, [pc, #52]	; (800922c <__libc_init_array+0x38>)
 80091f8:	4c0d      	ldr	r4, [pc, #52]	; (8009230 <__libc_init_array+0x3c>)
 80091fa:	1b64      	subs	r4, r4, r5
 80091fc:	10a4      	asrs	r4, r4, #2
 80091fe:	2600      	movs	r6, #0
 8009200:	42a6      	cmp	r6, r4
 8009202:	d109      	bne.n	8009218 <__libc_init_array+0x24>
 8009204:	4d0b      	ldr	r5, [pc, #44]	; (8009234 <__libc_init_array+0x40>)
 8009206:	4c0c      	ldr	r4, [pc, #48]	; (8009238 <__libc_init_array+0x44>)
 8009208:	f001 ffd0 	bl	800b1ac <_init>
 800920c:	1b64      	subs	r4, r4, r5
 800920e:	10a4      	asrs	r4, r4, #2
 8009210:	2600      	movs	r6, #0
 8009212:	42a6      	cmp	r6, r4
 8009214:	d105      	bne.n	8009222 <__libc_init_array+0x2e>
 8009216:	bd70      	pop	{r4, r5, r6, pc}
 8009218:	f855 3b04 	ldr.w	r3, [r5], #4
 800921c:	4798      	blx	r3
 800921e:	3601      	adds	r6, #1
 8009220:	e7ee      	b.n	8009200 <__libc_init_array+0xc>
 8009222:	f855 3b04 	ldr.w	r3, [r5], #4
 8009226:	4798      	blx	r3
 8009228:	3601      	adds	r6, #1
 800922a:	e7f2      	b.n	8009212 <__libc_init_array+0x1e>
 800922c:	0800b584 	.word	0x0800b584
 8009230:	0800b584 	.word	0x0800b584
 8009234:	0800b584 	.word	0x0800b584
 8009238:	0800b588 	.word	0x0800b588

0800923c <__retarget_lock_init_recursive>:
 800923c:	4770      	bx	lr

0800923e <__retarget_lock_acquire_recursive>:
 800923e:	4770      	bx	lr

08009240 <__retarget_lock_release_recursive>:
 8009240:	4770      	bx	lr

08009242 <memcpy>:
 8009242:	440a      	add	r2, r1
 8009244:	4291      	cmp	r1, r2
 8009246:	f100 33ff 	add.w	r3, r0, #4294967295
 800924a:	d100      	bne.n	800924e <memcpy+0xc>
 800924c:	4770      	bx	lr
 800924e:	b510      	push	{r4, lr}
 8009250:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009254:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009258:	4291      	cmp	r1, r2
 800925a:	d1f9      	bne.n	8009250 <memcpy+0xe>
 800925c:	bd10      	pop	{r4, pc}

0800925e <quorem>:
 800925e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009262:	6903      	ldr	r3, [r0, #16]
 8009264:	690c      	ldr	r4, [r1, #16]
 8009266:	42a3      	cmp	r3, r4
 8009268:	4607      	mov	r7, r0
 800926a:	db7e      	blt.n	800936a <quorem+0x10c>
 800926c:	3c01      	subs	r4, #1
 800926e:	f101 0814 	add.w	r8, r1, #20
 8009272:	f100 0514 	add.w	r5, r0, #20
 8009276:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800927a:	9301      	str	r3, [sp, #4]
 800927c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009280:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009284:	3301      	adds	r3, #1
 8009286:	429a      	cmp	r2, r3
 8009288:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800928c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009290:	fbb2 f6f3 	udiv	r6, r2, r3
 8009294:	d331      	bcc.n	80092fa <quorem+0x9c>
 8009296:	f04f 0e00 	mov.w	lr, #0
 800929a:	4640      	mov	r0, r8
 800929c:	46ac      	mov	ip, r5
 800929e:	46f2      	mov	sl, lr
 80092a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80092a4:	b293      	uxth	r3, r2
 80092a6:	fb06 e303 	mla	r3, r6, r3, lr
 80092aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80092ae:	0c1a      	lsrs	r2, r3, #16
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	ebaa 0303 	sub.w	r3, sl, r3
 80092b6:	f8dc a000 	ldr.w	sl, [ip]
 80092ba:	fa13 f38a 	uxtah	r3, r3, sl
 80092be:	fb06 220e 	mla	r2, r6, lr, r2
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	9b00      	ldr	r3, [sp, #0]
 80092c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80092ca:	b292      	uxth	r2, r2
 80092cc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80092d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80092d4:	f8bd 3000 	ldrh.w	r3, [sp]
 80092d8:	4581      	cmp	r9, r0
 80092da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092de:	f84c 3b04 	str.w	r3, [ip], #4
 80092e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80092e6:	d2db      	bcs.n	80092a0 <quorem+0x42>
 80092e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80092ec:	b92b      	cbnz	r3, 80092fa <quorem+0x9c>
 80092ee:	9b01      	ldr	r3, [sp, #4]
 80092f0:	3b04      	subs	r3, #4
 80092f2:	429d      	cmp	r5, r3
 80092f4:	461a      	mov	r2, r3
 80092f6:	d32c      	bcc.n	8009352 <quorem+0xf4>
 80092f8:	613c      	str	r4, [r7, #16]
 80092fa:	4638      	mov	r0, r7
 80092fc:	f001 f8f2 	bl	800a4e4 <__mcmp>
 8009300:	2800      	cmp	r0, #0
 8009302:	db22      	blt.n	800934a <quorem+0xec>
 8009304:	3601      	adds	r6, #1
 8009306:	4629      	mov	r1, r5
 8009308:	2000      	movs	r0, #0
 800930a:	f858 2b04 	ldr.w	r2, [r8], #4
 800930e:	f8d1 c000 	ldr.w	ip, [r1]
 8009312:	b293      	uxth	r3, r2
 8009314:	1ac3      	subs	r3, r0, r3
 8009316:	0c12      	lsrs	r2, r2, #16
 8009318:	fa13 f38c 	uxtah	r3, r3, ip
 800931c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009320:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009324:	b29b      	uxth	r3, r3
 8009326:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800932a:	45c1      	cmp	r9, r8
 800932c:	f841 3b04 	str.w	r3, [r1], #4
 8009330:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009334:	d2e9      	bcs.n	800930a <quorem+0xac>
 8009336:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800933a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800933e:	b922      	cbnz	r2, 800934a <quorem+0xec>
 8009340:	3b04      	subs	r3, #4
 8009342:	429d      	cmp	r5, r3
 8009344:	461a      	mov	r2, r3
 8009346:	d30a      	bcc.n	800935e <quorem+0x100>
 8009348:	613c      	str	r4, [r7, #16]
 800934a:	4630      	mov	r0, r6
 800934c:	b003      	add	sp, #12
 800934e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009352:	6812      	ldr	r2, [r2, #0]
 8009354:	3b04      	subs	r3, #4
 8009356:	2a00      	cmp	r2, #0
 8009358:	d1ce      	bne.n	80092f8 <quorem+0x9a>
 800935a:	3c01      	subs	r4, #1
 800935c:	e7c9      	b.n	80092f2 <quorem+0x94>
 800935e:	6812      	ldr	r2, [r2, #0]
 8009360:	3b04      	subs	r3, #4
 8009362:	2a00      	cmp	r2, #0
 8009364:	d1f0      	bne.n	8009348 <quorem+0xea>
 8009366:	3c01      	subs	r4, #1
 8009368:	e7eb      	b.n	8009342 <quorem+0xe4>
 800936a:	2000      	movs	r0, #0
 800936c:	e7ee      	b.n	800934c <quorem+0xee>
	...

08009370 <_dtoa_r>:
 8009370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009374:	ed2d 8b04 	vpush	{d8-d9}
 8009378:	69c5      	ldr	r5, [r0, #28]
 800937a:	b093      	sub	sp, #76	; 0x4c
 800937c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009380:	ec57 6b10 	vmov	r6, r7, d0
 8009384:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009388:	9107      	str	r1, [sp, #28]
 800938a:	4604      	mov	r4, r0
 800938c:	920a      	str	r2, [sp, #40]	; 0x28
 800938e:	930d      	str	r3, [sp, #52]	; 0x34
 8009390:	b975      	cbnz	r5, 80093b0 <_dtoa_r+0x40>
 8009392:	2010      	movs	r0, #16
 8009394:	f7ff f870 	bl	8008478 <malloc>
 8009398:	4602      	mov	r2, r0
 800939a:	61e0      	str	r0, [r4, #28]
 800939c:	b920      	cbnz	r0, 80093a8 <_dtoa_r+0x38>
 800939e:	4bae      	ldr	r3, [pc, #696]	; (8009658 <_dtoa_r+0x2e8>)
 80093a0:	21ef      	movs	r1, #239	; 0xef
 80093a2:	48ae      	ldr	r0, [pc, #696]	; (800965c <_dtoa_r+0x2ec>)
 80093a4:	f001 fbbe 	bl	800ab24 <__assert_func>
 80093a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80093ac:	6005      	str	r5, [r0, #0]
 80093ae:	60c5      	str	r5, [r0, #12]
 80093b0:	69e3      	ldr	r3, [r4, #28]
 80093b2:	6819      	ldr	r1, [r3, #0]
 80093b4:	b151      	cbz	r1, 80093cc <_dtoa_r+0x5c>
 80093b6:	685a      	ldr	r2, [r3, #4]
 80093b8:	604a      	str	r2, [r1, #4]
 80093ba:	2301      	movs	r3, #1
 80093bc:	4093      	lsls	r3, r2
 80093be:	608b      	str	r3, [r1, #8]
 80093c0:	4620      	mov	r0, r4
 80093c2:	f000 fe53 	bl	800a06c <_Bfree>
 80093c6:	69e3      	ldr	r3, [r4, #28]
 80093c8:	2200      	movs	r2, #0
 80093ca:	601a      	str	r2, [r3, #0]
 80093cc:	1e3b      	subs	r3, r7, #0
 80093ce:	bfbb      	ittet	lt
 80093d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80093d4:	9303      	strlt	r3, [sp, #12]
 80093d6:	2300      	movge	r3, #0
 80093d8:	2201      	movlt	r2, #1
 80093da:	bfac      	ite	ge
 80093dc:	f8c8 3000 	strge.w	r3, [r8]
 80093e0:	f8c8 2000 	strlt.w	r2, [r8]
 80093e4:	4b9e      	ldr	r3, [pc, #632]	; (8009660 <_dtoa_r+0x2f0>)
 80093e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80093ea:	ea33 0308 	bics.w	r3, r3, r8
 80093ee:	d11b      	bne.n	8009428 <_dtoa_r+0xb8>
 80093f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80093f6:	6013      	str	r3, [r2, #0]
 80093f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80093fc:	4333      	orrs	r3, r6
 80093fe:	f000 8593 	beq.w	8009f28 <_dtoa_r+0xbb8>
 8009402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009404:	b963      	cbnz	r3, 8009420 <_dtoa_r+0xb0>
 8009406:	4b97      	ldr	r3, [pc, #604]	; (8009664 <_dtoa_r+0x2f4>)
 8009408:	e027      	b.n	800945a <_dtoa_r+0xea>
 800940a:	4b97      	ldr	r3, [pc, #604]	; (8009668 <_dtoa_r+0x2f8>)
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	3308      	adds	r3, #8
 8009410:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009412:	6013      	str	r3, [r2, #0]
 8009414:	9800      	ldr	r0, [sp, #0]
 8009416:	b013      	add	sp, #76	; 0x4c
 8009418:	ecbd 8b04 	vpop	{d8-d9}
 800941c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009420:	4b90      	ldr	r3, [pc, #576]	; (8009664 <_dtoa_r+0x2f4>)
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	3303      	adds	r3, #3
 8009426:	e7f3      	b.n	8009410 <_dtoa_r+0xa0>
 8009428:	ed9d 7b02 	vldr	d7, [sp, #8]
 800942c:	2200      	movs	r2, #0
 800942e:	ec51 0b17 	vmov	r0, r1, d7
 8009432:	eeb0 8a47 	vmov.f32	s16, s14
 8009436:	eef0 8a67 	vmov.f32	s17, s15
 800943a:	2300      	movs	r3, #0
 800943c:	f7f7 fb4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8009440:	4681      	mov	r9, r0
 8009442:	b160      	cbz	r0, 800945e <_dtoa_r+0xee>
 8009444:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009446:	2301      	movs	r3, #1
 8009448:	6013      	str	r3, [r2, #0]
 800944a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800944c:	2b00      	cmp	r3, #0
 800944e:	f000 8568 	beq.w	8009f22 <_dtoa_r+0xbb2>
 8009452:	4b86      	ldr	r3, [pc, #536]	; (800966c <_dtoa_r+0x2fc>)
 8009454:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009456:	6013      	str	r3, [r2, #0]
 8009458:	3b01      	subs	r3, #1
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	e7da      	b.n	8009414 <_dtoa_r+0xa4>
 800945e:	aa10      	add	r2, sp, #64	; 0x40
 8009460:	a911      	add	r1, sp, #68	; 0x44
 8009462:	4620      	mov	r0, r4
 8009464:	eeb0 0a48 	vmov.f32	s0, s16
 8009468:	eef0 0a68 	vmov.f32	s1, s17
 800946c:	f001 f8e0 	bl	800a630 <__d2b>
 8009470:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009474:	4682      	mov	sl, r0
 8009476:	2d00      	cmp	r5, #0
 8009478:	d07f      	beq.n	800957a <_dtoa_r+0x20a>
 800947a:	ee18 3a90 	vmov	r3, s17
 800947e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009482:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009486:	ec51 0b18 	vmov	r0, r1, d8
 800948a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800948e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009492:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009496:	4619      	mov	r1, r3
 8009498:	2200      	movs	r2, #0
 800949a:	4b75      	ldr	r3, [pc, #468]	; (8009670 <_dtoa_r+0x300>)
 800949c:	f7f6 fefc 	bl	8000298 <__aeabi_dsub>
 80094a0:	a367      	add	r3, pc, #412	; (adr r3, 8009640 <_dtoa_r+0x2d0>)
 80094a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a6:	f7f7 f8af 	bl	8000608 <__aeabi_dmul>
 80094aa:	a367      	add	r3, pc, #412	; (adr r3, 8009648 <_dtoa_r+0x2d8>)
 80094ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b0:	f7f6 fef4 	bl	800029c <__adddf3>
 80094b4:	4606      	mov	r6, r0
 80094b6:	4628      	mov	r0, r5
 80094b8:	460f      	mov	r7, r1
 80094ba:	f7f7 f83b 	bl	8000534 <__aeabi_i2d>
 80094be:	a364      	add	r3, pc, #400	; (adr r3, 8009650 <_dtoa_r+0x2e0>)
 80094c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c4:	f7f7 f8a0 	bl	8000608 <__aeabi_dmul>
 80094c8:	4602      	mov	r2, r0
 80094ca:	460b      	mov	r3, r1
 80094cc:	4630      	mov	r0, r6
 80094ce:	4639      	mov	r1, r7
 80094d0:	f7f6 fee4 	bl	800029c <__adddf3>
 80094d4:	4606      	mov	r6, r0
 80094d6:	460f      	mov	r7, r1
 80094d8:	f7f7 fb46 	bl	8000b68 <__aeabi_d2iz>
 80094dc:	2200      	movs	r2, #0
 80094de:	4683      	mov	fp, r0
 80094e0:	2300      	movs	r3, #0
 80094e2:	4630      	mov	r0, r6
 80094e4:	4639      	mov	r1, r7
 80094e6:	f7f7 fb01 	bl	8000aec <__aeabi_dcmplt>
 80094ea:	b148      	cbz	r0, 8009500 <_dtoa_r+0x190>
 80094ec:	4658      	mov	r0, fp
 80094ee:	f7f7 f821 	bl	8000534 <__aeabi_i2d>
 80094f2:	4632      	mov	r2, r6
 80094f4:	463b      	mov	r3, r7
 80094f6:	f7f7 faef 	bl	8000ad8 <__aeabi_dcmpeq>
 80094fa:	b908      	cbnz	r0, 8009500 <_dtoa_r+0x190>
 80094fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009500:	f1bb 0f16 	cmp.w	fp, #22
 8009504:	d857      	bhi.n	80095b6 <_dtoa_r+0x246>
 8009506:	4b5b      	ldr	r3, [pc, #364]	; (8009674 <_dtoa_r+0x304>)
 8009508:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800950c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009510:	ec51 0b18 	vmov	r0, r1, d8
 8009514:	f7f7 faea 	bl	8000aec <__aeabi_dcmplt>
 8009518:	2800      	cmp	r0, #0
 800951a:	d04e      	beq.n	80095ba <_dtoa_r+0x24a>
 800951c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009520:	2300      	movs	r3, #0
 8009522:	930c      	str	r3, [sp, #48]	; 0x30
 8009524:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009526:	1b5b      	subs	r3, r3, r5
 8009528:	1e5a      	subs	r2, r3, #1
 800952a:	bf45      	ittet	mi
 800952c:	f1c3 0301 	rsbmi	r3, r3, #1
 8009530:	9305      	strmi	r3, [sp, #20]
 8009532:	2300      	movpl	r3, #0
 8009534:	2300      	movmi	r3, #0
 8009536:	9206      	str	r2, [sp, #24]
 8009538:	bf54      	ite	pl
 800953a:	9305      	strpl	r3, [sp, #20]
 800953c:	9306      	strmi	r3, [sp, #24]
 800953e:	f1bb 0f00 	cmp.w	fp, #0
 8009542:	db3c      	blt.n	80095be <_dtoa_r+0x24e>
 8009544:	9b06      	ldr	r3, [sp, #24]
 8009546:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800954a:	445b      	add	r3, fp
 800954c:	9306      	str	r3, [sp, #24]
 800954e:	2300      	movs	r3, #0
 8009550:	9308      	str	r3, [sp, #32]
 8009552:	9b07      	ldr	r3, [sp, #28]
 8009554:	2b09      	cmp	r3, #9
 8009556:	d868      	bhi.n	800962a <_dtoa_r+0x2ba>
 8009558:	2b05      	cmp	r3, #5
 800955a:	bfc4      	itt	gt
 800955c:	3b04      	subgt	r3, #4
 800955e:	9307      	strgt	r3, [sp, #28]
 8009560:	9b07      	ldr	r3, [sp, #28]
 8009562:	f1a3 0302 	sub.w	r3, r3, #2
 8009566:	bfcc      	ite	gt
 8009568:	2500      	movgt	r5, #0
 800956a:	2501      	movle	r5, #1
 800956c:	2b03      	cmp	r3, #3
 800956e:	f200 8085 	bhi.w	800967c <_dtoa_r+0x30c>
 8009572:	e8df f003 	tbb	[pc, r3]
 8009576:	3b2e      	.short	0x3b2e
 8009578:	5839      	.short	0x5839
 800957a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800957e:	441d      	add	r5, r3
 8009580:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009584:	2b20      	cmp	r3, #32
 8009586:	bfc1      	itttt	gt
 8009588:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800958c:	fa08 f803 	lslgt.w	r8, r8, r3
 8009590:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009594:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009598:	bfd6      	itet	le
 800959a:	f1c3 0320 	rsble	r3, r3, #32
 800959e:	ea48 0003 	orrgt.w	r0, r8, r3
 80095a2:	fa06 f003 	lslle.w	r0, r6, r3
 80095a6:	f7f6 ffb5 	bl	8000514 <__aeabi_ui2d>
 80095aa:	2201      	movs	r2, #1
 80095ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80095b0:	3d01      	subs	r5, #1
 80095b2:	920e      	str	r2, [sp, #56]	; 0x38
 80095b4:	e76f      	b.n	8009496 <_dtoa_r+0x126>
 80095b6:	2301      	movs	r3, #1
 80095b8:	e7b3      	b.n	8009522 <_dtoa_r+0x1b2>
 80095ba:	900c      	str	r0, [sp, #48]	; 0x30
 80095bc:	e7b2      	b.n	8009524 <_dtoa_r+0x1b4>
 80095be:	9b05      	ldr	r3, [sp, #20]
 80095c0:	eba3 030b 	sub.w	r3, r3, fp
 80095c4:	9305      	str	r3, [sp, #20]
 80095c6:	f1cb 0300 	rsb	r3, fp, #0
 80095ca:	9308      	str	r3, [sp, #32]
 80095cc:	2300      	movs	r3, #0
 80095ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80095d0:	e7bf      	b.n	8009552 <_dtoa_r+0x1e2>
 80095d2:	2300      	movs	r3, #0
 80095d4:	9309      	str	r3, [sp, #36]	; 0x24
 80095d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095d8:	2b00      	cmp	r3, #0
 80095da:	dc52      	bgt.n	8009682 <_dtoa_r+0x312>
 80095dc:	2301      	movs	r3, #1
 80095de:	9301      	str	r3, [sp, #4]
 80095e0:	9304      	str	r3, [sp, #16]
 80095e2:	461a      	mov	r2, r3
 80095e4:	920a      	str	r2, [sp, #40]	; 0x28
 80095e6:	e00b      	b.n	8009600 <_dtoa_r+0x290>
 80095e8:	2301      	movs	r3, #1
 80095ea:	e7f3      	b.n	80095d4 <_dtoa_r+0x264>
 80095ec:	2300      	movs	r3, #0
 80095ee:	9309      	str	r3, [sp, #36]	; 0x24
 80095f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095f2:	445b      	add	r3, fp
 80095f4:	9301      	str	r3, [sp, #4]
 80095f6:	3301      	adds	r3, #1
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	9304      	str	r3, [sp, #16]
 80095fc:	bfb8      	it	lt
 80095fe:	2301      	movlt	r3, #1
 8009600:	69e0      	ldr	r0, [r4, #28]
 8009602:	2100      	movs	r1, #0
 8009604:	2204      	movs	r2, #4
 8009606:	f102 0614 	add.w	r6, r2, #20
 800960a:	429e      	cmp	r6, r3
 800960c:	d93d      	bls.n	800968a <_dtoa_r+0x31a>
 800960e:	6041      	str	r1, [r0, #4]
 8009610:	4620      	mov	r0, r4
 8009612:	f000 fceb 	bl	8009fec <_Balloc>
 8009616:	9000      	str	r0, [sp, #0]
 8009618:	2800      	cmp	r0, #0
 800961a:	d139      	bne.n	8009690 <_dtoa_r+0x320>
 800961c:	4b16      	ldr	r3, [pc, #88]	; (8009678 <_dtoa_r+0x308>)
 800961e:	4602      	mov	r2, r0
 8009620:	f240 11af 	movw	r1, #431	; 0x1af
 8009624:	e6bd      	b.n	80093a2 <_dtoa_r+0x32>
 8009626:	2301      	movs	r3, #1
 8009628:	e7e1      	b.n	80095ee <_dtoa_r+0x27e>
 800962a:	2501      	movs	r5, #1
 800962c:	2300      	movs	r3, #0
 800962e:	9307      	str	r3, [sp, #28]
 8009630:	9509      	str	r5, [sp, #36]	; 0x24
 8009632:	f04f 33ff 	mov.w	r3, #4294967295
 8009636:	9301      	str	r3, [sp, #4]
 8009638:	9304      	str	r3, [sp, #16]
 800963a:	2200      	movs	r2, #0
 800963c:	2312      	movs	r3, #18
 800963e:	e7d1      	b.n	80095e4 <_dtoa_r+0x274>
 8009640:	636f4361 	.word	0x636f4361
 8009644:	3fd287a7 	.word	0x3fd287a7
 8009648:	8b60c8b3 	.word	0x8b60c8b3
 800964c:	3fc68a28 	.word	0x3fc68a28
 8009650:	509f79fb 	.word	0x509f79fb
 8009654:	3fd34413 	.word	0x3fd34413
 8009658:	0800b24d 	.word	0x0800b24d
 800965c:	0800b264 	.word	0x0800b264
 8009660:	7ff00000 	.word	0x7ff00000
 8009664:	0800b249 	.word	0x0800b249
 8009668:	0800b240 	.word	0x0800b240
 800966c:	0800b21d 	.word	0x0800b21d
 8009670:	3ff80000 	.word	0x3ff80000
 8009674:	0800b350 	.word	0x0800b350
 8009678:	0800b2bc 	.word	0x0800b2bc
 800967c:	2301      	movs	r3, #1
 800967e:	9309      	str	r3, [sp, #36]	; 0x24
 8009680:	e7d7      	b.n	8009632 <_dtoa_r+0x2c2>
 8009682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009684:	9301      	str	r3, [sp, #4]
 8009686:	9304      	str	r3, [sp, #16]
 8009688:	e7ba      	b.n	8009600 <_dtoa_r+0x290>
 800968a:	3101      	adds	r1, #1
 800968c:	0052      	lsls	r2, r2, #1
 800968e:	e7ba      	b.n	8009606 <_dtoa_r+0x296>
 8009690:	69e3      	ldr	r3, [r4, #28]
 8009692:	9a00      	ldr	r2, [sp, #0]
 8009694:	601a      	str	r2, [r3, #0]
 8009696:	9b04      	ldr	r3, [sp, #16]
 8009698:	2b0e      	cmp	r3, #14
 800969a:	f200 80a8 	bhi.w	80097ee <_dtoa_r+0x47e>
 800969e:	2d00      	cmp	r5, #0
 80096a0:	f000 80a5 	beq.w	80097ee <_dtoa_r+0x47e>
 80096a4:	f1bb 0f00 	cmp.w	fp, #0
 80096a8:	dd38      	ble.n	800971c <_dtoa_r+0x3ac>
 80096aa:	4bc0      	ldr	r3, [pc, #768]	; (80099ac <_dtoa_r+0x63c>)
 80096ac:	f00b 020f 	and.w	r2, fp, #15
 80096b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80096b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80096bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80096c0:	d019      	beq.n	80096f6 <_dtoa_r+0x386>
 80096c2:	4bbb      	ldr	r3, [pc, #748]	; (80099b0 <_dtoa_r+0x640>)
 80096c4:	ec51 0b18 	vmov	r0, r1, d8
 80096c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096cc:	f7f7 f8c6 	bl	800085c <__aeabi_ddiv>
 80096d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096d4:	f008 080f 	and.w	r8, r8, #15
 80096d8:	2503      	movs	r5, #3
 80096da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80099b0 <_dtoa_r+0x640>
 80096de:	f1b8 0f00 	cmp.w	r8, #0
 80096e2:	d10a      	bne.n	80096fa <_dtoa_r+0x38a>
 80096e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096e8:	4632      	mov	r2, r6
 80096ea:	463b      	mov	r3, r7
 80096ec:	f7f7 f8b6 	bl	800085c <__aeabi_ddiv>
 80096f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096f4:	e02b      	b.n	800974e <_dtoa_r+0x3de>
 80096f6:	2502      	movs	r5, #2
 80096f8:	e7ef      	b.n	80096da <_dtoa_r+0x36a>
 80096fa:	f018 0f01 	tst.w	r8, #1
 80096fe:	d008      	beq.n	8009712 <_dtoa_r+0x3a2>
 8009700:	4630      	mov	r0, r6
 8009702:	4639      	mov	r1, r7
 8009704:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009708:	f7f6 ff7e 	bl	8000608 <__aeabi_dmul>
 800970c:	3501      	adds	r5, #1
 800970e:	4606      	mov	r6, r0
 8009710:	460f      	mov	r7, r1
 8009712:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009716:	f109 0908 	add.w	r9, r9, #8
 800971a:	e7e0      	b.n	80096de <_dtoa_r+0x36e>
 800971c:	f000 809f 	beq.w	800985e <_dtoa_r+0x4ee>
 8009720:	f1cb 0600 	rsb	r6, fp, #0
 8009724:	4ba1      	ldr	r3, [pc, #644]	; (80099ac <_dtoa_r+0x63c>)
 8009726:	4fa2      	ldr	r7, [pc, #648]	; (80099b0 <_dtoa_r+0x640>)
 8009728:	f006 020f 	and.w	r2, r6, #15
 800972c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009734:	ec51 0b18 	vmov	r0, r1, d8
 8009738:	f7f6 ff66 	bl	8000608 <__aeabi_dmul>
 800973c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009740:	1136      	asrs	r6, r6, #4
 8009742:	2300      	movs	r3, #0
 8009744:	2502      	movs	r5, #2
 8009746:	2e00      	cmp	r6, #0
 8009748:	d17e      	bne.n	8009848 <_dtoa_r+0x4d8>
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1d0      	bne.n	80096f0 <_dtoa_r+0x380>
 800974e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009750:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 8084 	beq.w	8009862 <_dtoa_r+0x4f2>
 800975a:	4b96      	ldr	r3, [pc, #600]	; (80099b4 <_dtoa_r+0x644>)
 800975c:	2200      	movs	r2, #0
 800975e:	4640      	mov	r0, r8
 8009760:	4649      	mov	r1, r9
 8009762:	f7f7 f9c3 	bl	8000aec <__aeabi_dcmplt>
 8009766:	2800      	cmp	r0, #0
 8009768:	d07b      	beq.n	8009862 <_dtoa_r+0x4f2>
 800976a:	9b04      	ldr	r3, [sp, #16]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d078      	beq.n	8009862 <_dtoa_r+0x4f2>
 8009770:	9b01      	ldr	r3, [sp, #4]
 8009772:	2b00      	cmp	r3, #0
 8009774:	dd39      	ble.n	80097ea <_dtoa_r+0x47a>
 8009776:	4b90      	ldr	r3, [pc, #576]	; (80099b8 <_dtoa_r+0x648>)
 8009778:	2200      	movs	r2, #0
 800977a:	4640      	mov	r0, r8
 800977c:	4649      	mov	r1, r9
 800977e:	f7f6 ff43 	bl	8000608 <__aeabi_dmul>
 8009782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009786:	9e01      	ldr	r6, [sp, #4]
 8009788:	f10b 37ff 	add.w	r7, fp, #4294967295
 800978c:	3501      	adds	r5, #1
 800978e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009792:	4628      	mov	r0, r5
 8009794:	f7f6 fece 	bl	8000534 <__aeabi_i2d>
 8009798:	4642      	mov	r2, r8
 800979a:	464b      	mov	r3, r9
 800979c:	f7f6 ff34 	bl	8000608 <__aeabi_dmul>
 80097a0:	4b86      	ldr	r3, [pc, #536]	; (80099bc <_dtoa_r+0x64c>)
 80097a2:	2200      	movs	r2, #0
 80097a4:	f7f6 fd7a 	bl	800029c <__adddf3>
 80097a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80097ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097b0:	9303      	str	r3, [sp, #12]
 80097b2:	2e00      	cmp	r6, #0
 80097b4:	d158      	bne.n	8009868 <_dtoa_r+0x4f8>
 80097b6:	4b82      	ldr	r3, [pc, #520]	; (80099c0 <_dtoa_r+0x650>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	4640      	mov	r0, r8
 80097bc:	4649      	mov	r1, r9
 80097be:	f7f6 fd6b 	bl	8000298 <__aeabi_dsub>
 80097c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097c6:	4680      	mov	r8, r0
 80097c8:	4689      	mov	r9, r1
 80097ca:	f7f7 f9ad 	bl	8000b28 <__aeabi_dcmpgt>
 80097ce:	2800      	cmp	r0, #0
 80097d0:	f040 8296 	bne.w	8009d00 <_dtoa_r+0x990>
 80097d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80097d8:	4640      	mov	r0, r8
 80097da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80097de:	4649      	mov	r1, r9
 80097e0:	f7f7 f984 	bl	8000aec <__aeabi_dcmplt>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	f040 8289 	bne.w	8009cfc <_dtoa_r+0x98c>
 80097ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80097ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f2c0 814e 	blt.w	8009a92 <_dtoa_r+0x722>
 80097f6:	f1bb 0f0e 	cmp.w	fp, #14
 80097fa:	f300 814a 	bgt.w	8009a92 <_dtoa_r+0x722>
 80097fe:	4b6b      	ldr	r3, [pc, #428]	; (80099ac <_dtoa_r+0x63c>)
 8009800:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009804:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800980a:	2b00      	cmp	r3, #0
 800980c:	f280 80dc 	bge.w	80099c8 <_dtoa_r+0x658>
 8009810:	9b04      	ldr	r3, [sp, #16]
 8009812:	2b00      	cmp	r3, #0
 8009814:	f300 80d8 	bgt.w	80099c8 <_dtoa_r+0x658>
 8009818:	f040 826f 	bne.w	8009cfa <_dtoa_r+0x98a>
 800981c:	4b68      	ldr	r3, [pc, #416]	; (80099c0 <_dtoa_r+0x650>)
 800981e:	2200      	movs	r2, #0
 8009820:	4640      	mov	r0, r8
 8009822:	4649      	mov	r1, r9
 8009824:	f7f6 fef0 	bl	8000608 <__aeabi_dmul>
 8009828:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800982c:	f7f7 f972 	bl	8000b14 <__aeabi_dcmpge>
 8009830:	9e04      	ldr	r6, [sp, #16]
 8009832:	4637      	mov	r7, r6
 8009834:	2800      	cmp	r0, #0
 8009836:	f040 8245 	bne.w	8009cc4 <_dtoa_r+0x954>
 800983a:	9d00      	ldr	r5, [sp, #0]
 800983c:	2331      	movs	r3, #49	; 0x31
 800983e:	f805 3b01 	strb.w	r3, [r5], #1
 8009842:	f10b 0b01 	add.w	fp, fp, #1
 8009846:	e241      	b.n	8009ccc <_dtoa_r+0x95c>
 8009848:	07f2      	lsls	r2, r6, #31
 800984a:	d505      	bpl.n	8009858 <_dtoa_r+0x4e8>
 800984c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009850:	f7f6 feda 	bl	8000608 <__aeabi_dmul>
 8009854:	3501      	adds	r5, #1
 8009856:	2301      	movs	r3, #1
 8009858:	1076      	asrs	r6, r6, #1
 800985a:	3708      	adds	r7, #8
 800985c:	e773      	b.n	8009746 <_dtoa_r+0x3d6>
 800985e:	2502      	movs	r5, #2
 8009860:	e775      	b.n	800974e <_dtoa_r+0x3de>
 8009862:	9e04      	ldr	r6, [sp, #16]
 8009864:	465f      	mov	r7, fp
 8009866:	e792      	b.n	800978e <_dtoa_r+0x41e>
 8009868:	9900      	ldr	r1, [sp, #0]
 800986a:	4b50      	ldr	r3, [pc, #320]	; (80099ac <_dtoa_r+0x63c>)
 800986c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009870:	4431      	add	r1, r6
 8009872:	9102      	str	r1, [sp, #8]
 8009874:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009876:	eeb0 9a47 	vmov.f32	s18, s14
 800987a:	eef0 9a67 	vmov.f32	s19, s15
 800987e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009882:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009886:	2900      	cmp	r1, #0
 8009888:	d044      	beq.n	8009914 <_dtoa_r+0x5a4>
 800988a:	494e      	ldr	r1, [pc, #312]	; (80099c4 <_dtoa_r+0x654>)
 800988c:	2000      	movs	r0, #0
 800988e:	f7f6 ffe5 	bl	800085c <__aeabi_ddiv>
 8009892:	ec53 2b19 	vmov	r2, r3, d9
 8009896:	f7f6 fcff 	bl	8000298 <__aeabi_dsub>
 800989a:	9d00      	ldr	r5, [sp, #0]
 800989c:	ec41 0b19 	vmov	d9, r0, r1
 80098a0:	4649      	mov	r1, r9
 80098a2:	4640      	mov	r0, r8
 80098a4:	f7f7 f960 	bl	8000b68 <__aeabi_d2iz>
 80098a8:	4606      	mov	r6, r0
 80098aa:	f7f6 fe43 	bl	8000534 <__aeabi_i2d>
 80098ae:	4602      	mov	r2, r0
 80098b0:	460b      	mov	r3, r1
 80098b2:	4640      	mov	r0, r8
 80098b4:	4649      	mov	r1, r9
 80098b6:	f7f6 fcef 	bl	8000298 <__aeabi_dsub>
 80098ba:	3630      	adds	r6, #48	; 0x30
 80098bc:	f805 6b01 	strb.w	r6, [r5], #1
 80098c0:	ec53 2b19 	vmov	r2, r3, d9
 80098c4:	4680      	mov	r8, r0
 80098c6:	4689      	mov	r9, r1
 80098c8:	f7f7 f910 	bl	8000aec <__aeabi_dcmplt>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d164      	bne.n	800999a <_dtoa_r+0x62a>
 80098d0:	4642      	mov	r2, r8
 80098d2:	464b      	mov	r3, r9
 80098d4:	4937      	ldr	r1, [pc, #220]	; (80099b4 <_dtoa_r+0x644>)
 80098d6:	2000      	movs	r0, #0
 80098d8:	f7f6 fcde 	bl	8000298 <__aeabi_dsub>
 80098dc:	ec53 2b19 	vmov	r2, r3, d9
 80098e0:	f7f7 f904 	bl	8000aec <__aeabi_dcmplt>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	f040 80b6 	bne.w	8009a56 <_dtoa_r+0x6e6>
 80098ea:	9b02      	ldr	r3, [sp, #8]
 80098ec:	429d      	cmp	r5, r3
 80098ee:	f43f af7c 	beq.w	80097ea <_dtoa_r+0x47a>
 80098f2:	4b31      	ldr	r3, [pc, #196]	; (80099b8 <_dtoa_r+0x648>)
 80098f4:	ec51 0b19 	vmov	r0, r1, d9
 80098f8:	2200      	movs	r2, #0
 80098fa:	f7f6 fe85 	bl	8000608 <__aeabi_dmul>
 80098fe:	4b2e      	ldr	r3, [pc, #184]	; (80099b8 <_dtoa_r+0x648>)
 8009900:	ec41 0b19 	vmov	d9, r0, r1
 8009904:	2200      	movs	r2, #0
 8009906:	4640      	mov	r0, r8
 8009908:	4649      	mov	r1, r9
 800990a:	f7f6 fe7d 	bl	8000608 <__aeabi_dmul>
 800990e:	4680      	mov	r8, r0
 8009910:	4689      	mov	r9, r1
 8009912:	e7c5      	b.n	80098a0 <_dtoa_r+0x530>
 8009914:	ec51 0b17 	vmov	r0, r1, d7
 8009918:	f7f6 fe76 	bl	8000608 <__aeabi_dmul>
 800991c:	9b02      	ldr	r3, [sp, #8]
 800991e:	9d00      	ldr	r5, [sp, #0]
 8009920:	930f      	str	r3, [sp, #60]	; 0x3c
 8009922:	ec41 0b19 	vmov	d9, r0, r1
 8009926:	4649      	mov	r1, r9
 8009928:	4640      	mov	r0, r8
 800992a:	f7f7 f91d 	bl	8000b68 <__aeabi_d2iz>
 800992e:	4606      	mov	r6, r0
 8009930:	f7f6 fe00 	bl	8000534 <__aeabi_i2d>
 8009934:	3630      	adds	r6, #48	; 0x30
 8009936:	4602      	mov	r2, r0
 8009938:	460b      	mov	r3, r1
 800993a:	4640      	mov	r0, r8
 800993c:	4649      	mov	r1, r9
 800993e:	f7f6 fcab 	bl	8000298 <__aeabi_dsub>
 8009942:	f805 6b01 	strb.w	r6, [r5], #1
 8009946:	9b02      	ldr	r3, [sp, #8]
 8009948:	429d      	cmp	r5, r3
 800994a:	4680      	mov	r8, r0
 800994c:	4689      	mov	r9, r1
 800994e:	f04f 0200 	mov.w	r2, #0
 8009952:	d124      	bne.n	800999e <_dtoa_r+0x62e>
 8009954:	4b1b      	ldr	r3, [pc, #108]	; (80099c4 <_dtoa_r+0x654>)
 8009956:	ec51 0b19 	vmov	r0, r1, d9
 800995a:	f7f6 fc9f 	bl	800029c <__adddf3>
 800995e:	4602      	mov	r2, r0
 8009960:	460b      	mov	r3, r1
 8009962:	4640      	mov	r0, r8
 8009964:	4649      	mov	r1, r9
 8009966:	f7f7 f8df 	bl	8000b28 <__aeabi_dcmpgt>
 800996a:	2800      	cmp	r0, #0
 800996c:	d173      	bne.n	8009a56 <_dtoa_r+0x6e6>
 800996e:	ec53 2b19 	vmov	r2, r3, d9
 8009972:	4914      	ldr	r1, [pc, #80]	; (80099c4 <_dtoa_r+0x654>)
 8009974:	2000      	movs	r0, #0
 8009976:	f7f6 fc8f 	bl	8000298 <__aeabi_dsub>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4640      	mov	r0, r8
 8009980:	4649      	mov	r1, r9
 8009982:	f7f7 f8b3 	bl	8000aec <__aeabi_dcmplt>
 8009986:	2800      	cmp	r0, #0
 8009988:	f43f af2f 	beq.w	80097ea <_dtoa_r+0x47a>
 800998c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800998e:	1e6b      	subs	r3, r5, #1
 8009990:	930f      	str	r3, [sp, #60]	; 0x3c
 8009992:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009996:	2b30      	cmp	r3, #48	; 0x30
 8009998:	d0f8      	beq.n	800998c <_dtoa_r+0x61c>
 800999a:	46bb      	mov	fp, r7
 800999c:	e04a      	b.n	8009a34 <_dtoa_r+0x6c4>
 800999e:	4b06      	ldr	r3, [pc, #24]	; (80099b8 <_dtoa_r+0x648>)
 80099a0:	f7f6 fe32 	bl	8000608 <__aeabi_dmul>
 80099a4:	4680      	mov	r8, r0
 80099a6:	4689      	mov	r9, r1
 80099a8:	e7bd      	b.n	8009926 <_dtoa_r+0x5b6>
 80099aa:	bf00      	nop
 80099ac:	0800b350 	.word	0x0800b350
 80099b0:	0800b328 	.word	0x0800b328
 80099b4:	3ff00000 	.word	0x3ff00000
 80099b8:	40240000 	.word	0x40240000
 80099bc:	401c0000 	.word	0x401c0000
 80099c0:	40140000 	.word	0x40140000
 80099c4:	3fe00000 	.word	0x3fe00000
 80099c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80099cc:	9d00      	ldr	r5, [sp, #0]
 80099ce:	4642      	mov	r2, r8
 80099d0:	464b      	mov	r3, r9
 80099d2:	4630      	mov	r0, r6
 80099d4:	4639      	mov	r1, r7
 80099d6:	f7f6 ff41 	bl	800085c <__aeabi_ddiv>
 80099da:	f7f7 f8c5 	bl	8000b68 <__aeabi_d2iz>
 80099de:	9001      	str	r0, [sp, #4]
 80099e0:	f7f6 fda8 	bl	8000534 <__aeabi_i2d>
 80099e4:	4642      	mov	r2, r8
 80099e6:	464b      	mov	r3, r9
 80099e8:	f7f6 fe0e 	bl	8000608 <__aeabi_dmul>
 80099ec:	4602      	mov	r2, r0
 80099ee:	460b      	mov	r3, r1
 80099f0:	4630      	mov	r0, r6
 80099f2:	4639      	mov	r1, r7
 80099f4:	f7f6 fc50 	bl	8000298 <__aeabi_dsub>
 80099f8:	9e01      	ldr	r6, [sp, #4]
 80099fa:	9f04      	ldr	r7, [sp, #16]
 80099fc:	3630      	adds	r6, #48	; 0x30
 80099fe:	f805 6b01 	strb.w	r6, [r5], #1
 8009a02:	9e00      	ldr	r6, [sp, #0]
 8009a04:	1bae      	subs	r6, r5, r6
 8009a06:	42b7      	cmp	r7, r6
 8009a08:	4602      	mov	r2, r0
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	d134      	bne.n	8009a78 <_dtoa_r+0x708>
 8009a0e:	f7f6 fc45 	bl	800029c <__adddf3>
 8009a12:	4642      	mov	r2, r8
 8009a14:	464b      	mov	r3, r9
 8009a16:	4606      	mov	r6, r0
 8009a18:	460f      	mov	r7, r1
 8009a1a:	f7f7 f885 	bl	8000b28 <__aeabi_dcmpgt>
 8009a1e:	b9c8      	cbnz	r0, 8009a54 <_dtoa_r+0x6e4>
 8009a20:	4642      	mov	r2, r8
 8009a22:	464b      	mov	r3, r9
 8009a24:	4630      	mov	r0, r6
 8009a26:	4639      	mov	r1, r7
 8009a28:	f7f7 f856 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a2c:	b110      	cbz	r0, 8009a34 <_dtoa_r+0x6c4>
 8009a2e:	9b01      	ldr	r3, [sp, #4]
 8009a30:	07db      	lsls	r3, r3, #31
 8009a32:	d40f      	bmi.n	8009a54 <_dtoa_r+0x6e4>
 8009a34:	4651      	mov	r1, sl
 8009a36:	4620      	mov	r0, r4
 8009a38:	f000 fb18 	bl	800a06c <_Bfree>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a40:	702b      	strb	r3, [r5, #0]
 8009a42:	f10b 0301 	add.w	r3, fp, #1
 8009a46:	6013      	str	r3, [r2, #0]
 8009a48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	f43f ace2 	beq.w	8009414 <_dtoa_r+0xa4>
 8009a50:	601d      	str	r5, [r3, #0]
 8009a52:	e4df      	b.n	8009414 <_dtoa_r+0xa4>
 8009a54:	465f      	mov	r7, fp
 8009a56:	462b      	mov	r3, r5
 8009a58:	461d      	mov	r5, r3
 8009a5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a5e:	2a39      	cmp	r2, #57	; 0x39
 8009a60:	d106      	bne.n	8009a70 <_dtoa_r+0x700>
 8009a62:	9a00      	ldr	r2, [sp, #0]
 8009a64:	429a      	cmp	r2, r3
 8009a66:	d1f7      	bne.n	8009a58 <_dtoa_r+0x6e8>
 8009a68:	9900      	ldr	r1, [sp, #0]
 8009a6a:	2230      	movs	r2, #48	; 0x30
 8009a6c:	3701      	adds	r7, #1
 8009a6e:	700a      	strb	r2, [r1, #0]
 8009a70:	781a      	ldrb	r2, [r3, #0]
 8009a72:	3201      	adds	r2, #1
 8009a74:	701a      	strb	r2, [r3, #0]
 8009a76:	e790      	b.n	800999a <_dtoa_r+0x62a>
 8009a78:	4ba3      	ldr	r3, [pc, #652]	; (8009d08 <_dtoa_r+0x998>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f7f6 fdc4 	bl	8000608 <__aeabi_dmul>
 8009a80:	2200      	movs	r2, #0
 8009a82:	2300      	movs	r3, #0
 8009a84:	4606      	mov	r6, r0
 8009a86:	460f      	mov	r7, r1
 8009a88:	f7f7 f826 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	d09e      	beq.n	80099ce <_dtoa_r+0x65e>
 8009a90:	e7d0      	b.n	8009a34 <_dtoa_r+0x6c4>
 8009a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a94:	2a00      	cmp	r2, #0
 8009a96:	f000 80ca 	beq.w	8009c2e <_dtoa_r+0x8be>
 8009a9a:	9a07      	ldr	r2, [sp, #28]
 8009a9c:	2a01      	cmp	r2, #1
 8009a9e:	f300 80ad 	bgt.w	8009bfc <_dtoa_r+0x88c>
 8009aa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009aa4:	2a00      	cmp	r2, #0
 8009aa6:	f000 80a5 	beq.w	8009bf4 <_dtoa_r+0x884>
 8009aaa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009aae:	9e08      	ldr	r6, [sp, #32]
 8009ab0:	9d05      	ldr	r5, [sp, #20]
 8009ab2:	9a05      	ldr	r2, [sp, #20]
 8009ab4:	441a      	add	r2, r3
 8009ab6:	9205      	str	r2, [sp, #20]
 8009ab8:	9a06      	ldr	r2, [sp, #24]
 8009aba:	2101      	movs	r1, #1
 8009abc:	441a      	add	r2, r3
 8009abe:	4620      	mov	r0, r4
 8009ac0:	9206      	str	r2, [sp, #24]
 8009ac2:	f000 fb89 	bl	800a1d8 <__i2b>
 8009ac6:	4607      	mov	r7, r0
 8009ac8:	b165      	cbz	r5, 8009ae4 <_dtoa_r+0x774>
 8009aca:	9b06      	ldr	r3, [sp, #24]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	dd09      	ble.n	8009ae4 <_dtoa_r+0x774>
 8009ad0:	42ab      	cmp	r3, r5
 8009ad2:	9a05      	ldr	r2, [sp, #20]
 8009ad4:	bfa8      	it	ge
 8009ad6:	462b      	movge	r3, r5
 8009ad8:	1ad2      	subs	r2, r2, r3
 8009ada:	9205      	str	r2, [sp, #20]
 8009adc:	9a06      	ldr	r2, [sp, #24]
 8009ade:	1aed      	subs	r5, r5, r3
 8009ae0:	1ad3      	subs	r3, r2, r3
 8009ae2:	9306      	str	r3, [sp, #24]
 8009ae4:	9b08      	ldr	r3, [sp, #32]
 8009ae6:	b1f3      	cbz	r3, 8009b26 <_dtoa_r+0x7b6>
 8009ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	f000 80a3 	beq.w	8009c36 <_dtoa_r+0x8c6>
 8009af0:	2e00      	cmp	r6, #0
 8009af2:	dd10      	ble.n	8009b16 <_dtoa_r+0x7a6>
 8009af4:	4639      	mov	r1, r7
 8009af6:	4632      	mov	r2, r6
 8009af8:	4620      	mov	r0, r4
 8009afa:	f000 fc2d 	bl	800a358 <__pow5mult>
 8009afe:	4652      	mov	r2, sl
 8009b00:	4601      	mov	r1, r0
 8009b02:	4607      	mov	r7, r0
 8009b04:	4620      	mov	r0, r4
 8009b06:	f000 fb7d 	bl	800a204 <__multiply>
 8009b0a:	4651      	mov	r1, sl
 8009b0c:	4680      	mov	r8, r0
 8009b0e:	4620      	mov	r0, r4
 8009b10:	f000 faac 	bl	800a06c <_Bfree>
 8009b14:	46c2      	mov	sl, r8
 8009b16:	9b08      	ldr	r3, [sp, #32]
 8009b18:	1b9a      	subs	r2, r3, r6
 8009b1a:	d004      	beq.n	8009b26 <_dtoa_r+0x7b6>
 8009b1c:	4651      	mov	r1, sl
 8009b1e:	4620      	mov	r0, r4
 8009b20:	f000 fc1a 	bl	800a358 <__pow5mult>
 8009b24:	4682      	mov	sl, r0
 8009b26:	2101      	movs	r1, #1
 8009b28:	4620      	mov	r0, r4
 8009b2a:	f000 fb55 	bl	800a1d8 <__i2b>
 8009b2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	4606      	mov	r6, r0
 8009b34:	f340 8081 	ble.w	8009c3a <_dtoa_r+0x8ca>
 8009b38:	461a      	mov	r2, r3
 8009b3a:	4601      	mov	r1, r0
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f000 fc0b 	bl	800a358 <__pow5mult>
 8009b42:	9b07      	ldr	r3, [sp, #28]
 8009b44:	2b01      	cmp	r3, #1
 8009b46:	4606      	mov	r6, r0
 8009b48:	dd7a      	ble.n	8009c40 <_dtoa_r+0x8d0>
 8009b4a:	f04f 0800 	mov.w	r8, #0
 8009b4e:	6933      	ldr	r3, [r6, #16]
 8009b50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009b54:	6918      	ldr	r0, [r3, #16]
 8009b56:	f000 faf1 	bl	800a13c <__hi0bits>
 8009b5a:	f1c0 0020 	rsb	r0, r0, #32
 8009b5e:	9b06      	ldr	r3, [sp, #24]
 8009b60:	4418      	add	r0, r3
 8009b62:	f010 001f 	ands.w	r0, r0, #31
 8009b66:	f000 8094 	beq.w	8009c92 <_dtoa_r+0x922>
 8009b6a:	f1c0 0320 	rsb	r3, r0, #32
 8009b6e:	2b04      	cmp	r3, #4
 8009b70:	f340 8085 	ble.w	8009c7e <_dtoa_r+0x90e>
 8009b74:	9b05      	ldr	r3, [sp, #20]
 8009b76:	f1c0 001c 	rsb	r0, r0, #28
 8009b7a:	4403      	add	r3, r0
 8009b7c:	9305      	str	r3, [sp, #20]
 8009b7e:	9b06      	ldr	r3, [sp, #24]
 8009b80:	4403      	add	r3, r0
 8009b82:	4405      	add	r5, r0
 8009b84:	9306      	str	r3, [sp, #24]
 8009b86:	9b05      	ldr	r3, [sp, #20]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	dd05      	ble.n	8009b98 <_dtoa_r+0x828>
 8009b8c:	4651      	mov	r1, sl
 8009b8e:	461a      	mov	r2, r3
 8009b90:	4620      	mov	r0, r4
 8009b92:	f000 fc3b 	bl	800a40c <__lshift>
 8009b96:	4682      	mov	sl, r0
 8009b98:	9b06      	ldr	r3, [sp, #24]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	dd05      	ble.n	8009baa <_dtoa_r+0x83a>
 8009b9e:	4631      	mov	r1, r6
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f000 fc32 	bl	800a40c <__lshift>
 8009ba8:	4606      	mov	r6, r0
 8009baa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d072      	beq.n	8009c96 <_dtoa_r+0x926>
 8009bb0:	4631      	mov	r1, r6
 8009bb2:	4650      	mov	r0, sl
 8009bb4:	f000 fc96 	bl	800a4e4 <__mcmp>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	da6c      	bge.n	8009c96 <_dtoa_r+0x926>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	4651      	mov	r1, sl
 8009bc0:	220a      	movs	r2, #10
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	f000 fa74 	bl	800a0b0 <__multadd>
 8009bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009bce:	4682      	mov	sl, r0
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	f000 81b0 	beq.w	8009f36 <_dtoa_r+0xbc6>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	4639      	mov	r1, r7
 8009bda:	220a      	movs	r2, #10
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f000 fa67 	bl	800a0b0 <__multadd>
 8009be2:	9b01      	ldr	r3, [sp, #4]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	4607      	mov	r7, r0
 8009be8:	f300 8096 	bgt.w	8009d18 <_dtoa_r+0x9a8>
 8009bec:	9b07      	ldr	r3, [sp, #28]
 8009bee:	2b02      	cmp	r3, #2
 8009bf0:	dc59      	bgt.n	8009ca6 <_dtoa_r+0x936>
 8009bf2:	e091      	b.n	8009d18 <_dtoa_r+0x9a8>
 8009bf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009bf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009bfa:	e758      	b.n	8009aae <_dtoa_r+0x73e>
 8009bfc:	9b04      	ldr	r3, [sp, #16]
 8009bfe:	1e5e      	subs	r6, r3, #1
 8009c00:	9b08      	ldr	r3, [sp, #32]
 8009c02:	42b3      	cmp	r3, r6
 8009c04:	bfbf      	itttt	lt
 8009c06:	9b08      	ldrlt	r3, [sp, #32]
 8009c08:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009c0a:	9608      	strlt	r6, [sp, #32]
 8009c0c:	1af3      	sublt	r3, r6, r3
 8009c0e:	bfb4      	ite	lt
 8009c10:	18d2      	addlt	r2, r2, r3
 8009c12:	1b9e      	subge	r6, r3, r6
 8009c14:	9b04      	ldr	r3, [sp, #16]
 8009c16:	bfbc      	itt	lt
 8009c18:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009c1a:	2600      	movlt	r6, #0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	bfb7      	itett	lt
 8009c20:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009c24:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009c28:	1a9d      	sublt	r5, r3, r2
 8009c2a:	2300      	movlt	r3, #0
 8009c2c:	e741      	b.n	8009ab2 <_dtoa_r+0x742>
 8009c2e:	9e08      	ldr	r6, [sp, #32]
 8009c30:	9d05      	ldr	r5, [sp, #20]
 8009c32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009c34:	e748      	b.n	8009ac8 <_dtoa_r+0x758>
 8009c36:	9a08      	ldr	r2, [sp, #32]
 8009c38:	e770      	b.n	8009b1c <_dtoa_r+0x7ac>
 8009c3a:	9b07      	ldr	r3, [sp, #28]
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	dc19      	bgt.n	8009c74 <_dtoa_r+0x904>
 8009c40:	9b02      	ldr	r3, [sp, #8]
 8009c42:	b9bb      	cbnz	r3, 8009c74 <_dtoa_r+0x904>
 8009c44:	9b03      	ldr	r3, [sp, #12]
 8009c46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c4a:	b99b      	cbnz	r3, 8009c74 <_dtoa_r+0x904>
 8009c4c:	9b03      	ldr	r3, [sp, #12]
 8009c4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009c52:	0d1b      	lsrs	r3, r3, #20
 8009c54:	051b      	lsls	r3, r3, #20
 8009c56:	b183      	cbz	r3, 8009c7a <_dtoa_r+0x90a>
 8009c58:	9b05      	ldr	r3, [sp, #20]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	9305      	str	r3, [sp, #20]
 8009c5e:	9b06      	ldr	r3, [sp, #24]
 8009c60:	3301      	adds	r3, #1
 8009c62:	9306      	str	r3, [sp, #24]
 8009c64:	f04f 0801 	mov.w	r8, #1
 8009c68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	f47f af6f 	bne.w	8009b4e <_dtoa_r+0x7de>
 8009c70:	2001      	movs	r0, #1
 8009c72:	e774      	b.n	8009b5e <_dtoa_r+0x7ee>
 8009c74:	f04f 0800 	mov.w	r8, #0
 8009c78:	e7f6      	b.n	8009c68 <_dtoa_r+0x8f8>
 8009c7a:	4698      	mov	r8, r3
 8009c7c:	e7f4      	b.n	8009c68 <_dtoa_r+0x8f8>
 8009c7e:	d082      	beq.n	8009b86 <_dtoa_r+0x816>
 8009c80:	9a05      	ldr	r2, [sp, #20]
 8009c82:	331c      	adds	r3, #28
 8009c84:	441a      	add	r2, r3
 8009c86:	9205      	str	r2, [sp, #20]
 8009c88:	9a06      	ldr	r2, [sp, #24]
 8009c8a:	441a      	add	r2, r3
 8009c8c:	441d      	add	r5, r3
 8009c8e:	9206      	str	r2, [sp, #24]
 8009c90:	e779      	b.n	8009b86 <_dtoa_r+0x816>
 8009c92:	4603      	mov	r3, r0
 8009c94:	e7f4      	b.n	8009c80 <_dtoa_r+0x910>
 8009c96:	9b04      	ldr	r3, [sp, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	dc37      	bgt.n	8009d0c <_dtoa_r+0x99c>
 8009c9c:	9b07      	ldr	r3, [sp, #28]
 8009c9e:	2b02      	cmp	r3, #2
 8009ca0:	dd34      	ble.n	8009d0c <_dtoa_r+0x99c>
 8009ca2:	9b04      	ldr	r3, [sp, #16]
 8009ca4:	9301      	str	r3, [sp, #4]
 8009ca6:	9b01      	ldr	r3, [sp, #4]
 8009ca8:	b963      	cbnz	r3, 8009cc4 <_dtoa_r+0x954>
 8009caa:	4631      	mov	r1, r6
 8009cac:	2205      	movs	r2, #5
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f000 f9fe 	bl	800a0b0 <__multadd>
 8009cb4:	4601      	mov	r1, r0
 8009cb6:	4606      	mov	r6, r0
 8009cb8:	4650      	mov	r0, sl
 8009cba:	f000 fc13 	bl	800a4e4 <__mcmp>
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	f73f adbb 	bgt.w	800983a <_dtoa_r+0x4ca>
 8009cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cc6:	9d00      	ldr	r5, [sp, #0]
 8009cc8:	ea6f 0b03 	mvn.w	fp, r3
 8009ccc:	f04f 0800 	mov.w	r8, #0
 8009cd0:	4631      	mov	r1, r6
 8009cd2:	4620      	mov	r0, r4
 8009cd4:	f000 f9ca 	bl	800a06c <_Bfree>
 8009cd8:	2f00      	cmp	r7, #0
 8009cda:	f43f aeab 	beq.w	8009a34 <_dtoa_r+0x6c4>
 8009cde:	f1b8 0f00 	cmp.w	r8, #0
 8009ce2:	d005      	beq.n	8009cf0 <_dtoa_r+0x980>
 8009ce4:	45b8      	cmp	r8, r7
 8009ce6:	d003      	beq.n	8009cf0 <_dtoa_r+0x980>
 8009ce8:	4641      	mov	r1, r8
 8009cea:	4620      	mov	r0, r4
 8009cec:	f000 f9be 	bl	800a06c <_Bfree>
 8009cf0:	4639      	mov	r1, r7
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	f000 f9ba 	bl	800a06c <_Bfree>
 8009cf8:	e69c      	b.n	8009a34 <_dtoa_r+0x6c4>
 8009cfa:	2600      	movs	r6, #0
 8009cfc:	4637      	mov	r7, r6
 8009cfe:	e7e1      	b.n	8009cc4 <_dtoa_r+0x954>
 8009d00:	46bb      	mov	fp, r7
 8009d02:	4637      	mov	r7, r6
 8009d04:	e599      	b.n	800983a <_dtoa_r+0x4ca>
 8009d06:	bf00      	nop
 8009d08:	40240000 	.word	0x40240000
 8009d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f000 80c8 	beq.w	8009ea4 <_dtoa_r+0xb34>
 8009d14:	9b04      	ldr	r3, [sp, #16]
 8009d16:	9301      	str	r3, [sp, #4]
 8009d18:	2d00      	cmp	r5, #0
 8009d1a:	dd05      	ble.n	8009d28 <_dtoa_r+0x9b8>
 8009d1c:	4639      	mov	r1, r7
 8009d1e:	462a      	mov	r2, r5
 8009d20:	4620      	mov	r0, r4
 8009d22:	f000 fb73 	bl	800a40c <__lshift>
 8009d26:	4607      	mov	r7, r0
 8009d28:	f1b8 0f00 	cmp.w	r8, #0
 8009d2c:	d05b      	beq.n	8009de6 <_dtoa_r+0xa76>
 8009d2e:	6879      	ldr	r1, [r7, #4]
 8009d30:	4620      	mov	r0, r4
 8009d32:	f000 f95b 	bl	8009fec <_Balloc>
 8009d36:	4605      	mov	r5, r0
 8009d38:	b928      	cbnz	r0, 8009d46 <_dtoa_r+0x9d6>
 8009d3a:	4b83      	ldr	r3, [pc, #524]	; (8009f48 <_dtoa_r+0xbd8>)
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009d42:	f7ff bb2e 	b.w	80093a2 <_dtoa_r+0x32>
 8009d46:	693a      	ldr	r2, [r7, #16]
 8009d48:	3202      	adds	r2, #2
 8009d4a:	0092      	lsls	r2, r2, #2
 8009d4c:	f107 010c 	add.w	r1, r7, #12
 8009d50:	300c      	adds	r0, #12
 8009d52:	f7ff fa76 	bl	8009242 <memcpy>
 8009d56:	2201      	movs	r2, #1
 8009d58:	4629      	mov	r1, r5
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f000 fb56 	bl	800a40c <__lshift>
 8009d60:	9b00      	ldr	r3, [sp, #0]
 8009d62:	3301      	adds	r3, #1
 8009d64:	9304      	str	r3, [sp, #16]
 8009d66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d6a:	4413      	add	r3, r2
 8009d6c:	9308      	str	r3, [sp, #32]
 8009d6e:	9b02      	ldr	r3, [sp, #8]
 8009d70:	f003 0301 	and.w	r3, r3, #1
 8009d74:	46b8      	mov	r8, r7
 8009d76:	9306      	str	r3, [sp, #24]
 8009d78:	4607      	mov	r7, r0
 8009d7a:	9b04      	ldr	r3, [sp, #16]
 8009d7c:	4631      	mov	r1, r6
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	4650      	mov	r0, sl
 8009d82:	9301      	str	r3, [sp, #4]
 8009d84:	f7ff fa6b 	bl	800925e <quorem>
 8009d88:	4641      	mov	r1, r8
 8009d8a:	9002      	str	r0, [sp, #8]
 8009d8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009d90:	4650      	mov	r0, sl
 8009d92:	f000 fba7 	bl	800a4e4 <__mcmp>
 8009d96:	463a      	mov	r2, r7
 8009d98:	9005      	str	r0, [sp, #20]
 8009d9a:	4631      	mov	r1, r6
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	f000 fbbd 	bl	800a51c <__mdiff>
 8009da2:	68c2      	ldr	r2, [r0, #12]
 8009da4:	4605      	mov	r5, r0
 8009da6:	bb02      	cbnz	r2, 8009dea <_dtoa_r+0xa7a>
 8009da8:	4601      	mov	r1, r0
 8009daa:	4650      	mov	r0, sl
 8009dac:	f000 fb9a 	bl	800a4e4 <__mcmp>
 8009db0:	4602      	mov	r2, r0
 8009db2:	4629      	mov	r1, r5
 8009db4:	4620      	mov	r0, r4
 8009db6:	9209      	str	r2, [sp, #36]	; 0x24
 8009db8:	f000 f958 	bl	800a06c <_Bfree>
 8009dbc:	9b07      	ldr	r3, [sp, #28]
 8009dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dc0:	9d04      	ldr	r5, [sp, #16]
 8009dc2:	ea43 0102 	orr.w	r1, r3, r2
 8009dc6:	9b06      	ldr	r3, [sp, #24]
 8009dc8:	4319      	orrs	r1, r3
 8009dca:	d110      	bne.n	8009dee <_dtoa_r+0xa7e>
 8009dcc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009dd0:	d029      	beq.n	8009e26 <_dtoa_r+0xab6>
 8009dd2:	9b05      	ldr	r3, [sp, #20]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	dd02      	ble.n	8009dde <_dtoa_r+0xa6e>
 8009dd8:	9b02      	ldr	r3, [sp, #8]
 8009dda:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009dde:	9b01      	ldr	r3, [sp, #4]
 8009de0:	f883 9000 	strb.w	r9, [r3]
 8009de4:	e774      	b.n	8009cd0 <_dtoa_r+0x960>
 8009de6:	4638      	mov	r0, r7
 8009de8:	e7ba      	b.n	8009d60 <_dtoa_r+0x9f0>
 8009dea:	2201      	movs	r2, #1
 8009dec:	e7e1      	b.n	8009db2 <_dtoa_r+0xa42>
 8009dee:	9b05      	ldr	r3, [sp, #20]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	db04      	blt.n	8009dfe <_dtoa_r+0xa8e>
 8009df4:	9907      	ldr	r1, [sp, #28]
 8009df6:	430b      	orrs	r3, r1
 8009df8:	9906      	ldr	r1, [sp, #24]
 8009dfa:	430b      	orrs	r3, r1
 8009dfc:	d120      	bne.n	8009e40 <_dtoa_r+0xad0>
 8009dfe:	2a00      	cmp	r2, #0
 8009e00:	dded      	ble.n	8009dde <_dtoa_r+0xa6e>
 8009e02:	4651      	mov	r1, sl
 8009e04:	2201      	movs	r2, #1
 8009e06:	4620      	mov	r0, r4
 8009e08:	f000 fb00 	bl	800a40c <__lshift>
 8009e0c:	4631      	mov	r1, r6
 8009e0e:	4682      	mov	sl, r0
 8009e10:	f000 fb68 	bl	800a4e4 <__mcmp>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	dc03      	bgt.n	8009e20 <_dtoa_r+0xab0>
 8009e18:	d1e1      	bne.n	8009dde <_dtoa_r+0xa6e>
 8009e1a:	f019 0f01 	tst.w	r9, #1
 8009e1e:	d0de      	beq.n	8009dde <_dtoa_r+0xa6e>
 8009e20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009e24:	d1d8      	bne.n	8009dd8 <_dtoa_r+0xa68>
 8009e26:	9a01      	ldr	r2, [sp, #4]
 8009e28:	2339      	movs	r3, #57	; 0x39
 8009e2a:	7013      	strb	r3, [r2, #0]
 8009e2c:	462b      	mov	r3, r5
 8009e2e:	461d      	mov	r5, r3
 8009e30:	3b01      	subs	r3, #1
 8009e32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009e36:	2a39      	cmp	r2, #57	; 0x39
 8009e38:	d06c      	beq.n	8009f14 <_dtoa_r+0xba4>
 8009e3a:	3201      	adds	r2, #1
 8009e3c:	701a      	strb	r2, [r3, #0]
 8009e3e:	e747      	b.n	8009cd0 <_dtoa_r+0x960>
 8009e40:	2a00      	cmp	r2, #0
 8009e42:	dd07      	ble.n	8009e54 <_dtoa_r+0xae4>
 8009e44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009e48:	d0ed      	beq.n	8009e26 <_dtoa_r+0xab6>
 8009e4a:	9a01      	ldr	r2, [sp, #4]
 8009e4c:	f109 0301 	add.w	r3, r9, #1
 8009e50:	7013      	strb	r3, [r2, #0]
 8009e52:	e73d      	b.n	8009cd0 <_dtoa_r+0x960>
 8009e54:	9b04      	ldr	r3, [sp, #16]
 8009e56:	9a08      	ldr	r2, [sp, #32]
 8009e58:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d043      	beq.n	8009ee8 <_dtoa_r+0xb78>
 8009e60:	4651      	mov	r1, sl
 8009e62:	2300      	movs	r3, #0
 8009e64:	220a      	movs	r2, #10
 8009e66:	4620      	mov	r0, r4
 8009e68:	f000 f922 	bl	800a0b0 <__multadd>
 8009e6c:	45b8      	cmp	r8, r7
 8009e6e:	4682      	mov	sl, r0
 8009e70:	f04f 0300 	mov.w	r3, #0
 8009e74:	f04f 020a 	mov.w	r2, #10
 8009e78:	4641      	mov	r1, r8
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	d107      	bne.n	8009e8e <_dtoa_r+0xb1e>
 8009e7e:	f000 f917 	bl	800a0b0 <__multadd>
 8009e82:	4680      	mov	r8, r0
 8009e84:	4607      	mov	r7, r0
 8009e86:	9b04      	ldr	r3, [sp, #16]
 8009e88:	3301      	adds	r3, #1
 8009e8a:	9304      	str	r3, [sp, #16]
 8009e8c:	e775      	b.n	8009d7a <_dtoa_r+0xa0a>
 8009e8e:	f000 f90f 	bl	800a0b0 <__multadd>
 8009e92:	4639      	mov	r1, r7
 8009e94:	4680      	mov	r8, r0
 8009e96:	2300      	movs	r3, #0
 8009e98:	220a      	movs	r2, #10
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f000 f908 	bl	800a0b0 <__multadd>
 8009ea0:	4607      	mov	r7, r0
 8009ea2:	e7f0      	b.n	8009e86 <_dtoa_r+0xb16>
 8009ea4:	9b04      	ldr	r3, [sp, #16]
 8009ea6:	9301      	str	r3, [sp, #4]
 8009ea8:	9d00      	ldr	r5, [sp, #0]
 8009eaa:	4631      	mov	r1, r6
 8009eac:	4650      	mov	r0, sl
 8009eae:	f7ff f9d6 	bl	800925e <quorem>
 8009eb2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009eb6:	9b00      	ldr	r3, [sp, #0]
 8009eb8:	f805 9b01 	strb.w	r9, [r5], #1
 8009ebc:	1aea      	subs	r2, r5, r3
 8009ebe:	9b01      	ldr	r3, [sp, #4]
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	dd07      	ble.n	8009ed4 <_dtoa_r+0xb64>
 8009ec4:	4651      	mov	r1, sl
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	220a      	movs	r2, #10
 8009eca:	4620      	mov	r0, r4
 8009ecc:	f000 f8f0 	bl	800a0b0 <__multadd>
 8009ed0:	4682      	mov	sl, r0
 8009ed2:	e7ea      	b.n	8009eaa <_dtoa_r+0xb3a>
 8009ed4:	9b01      	ldr	r3, [sp, #4]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	bfc8      	it	gt
 8009eda:	461d      	movgt	r5, r3
 8009edc:	9b00      	ldr	r3, [sp, #0]
 8009ede:	bfd8      	it	le
 8009ee0:	2501      	movle	r5, #1
 8009ee2:	441d      	add	r5, r3
 8009ee4:	f04f 0800 	mov.w	r8, #0
 8009ee8:	4651      	mov	r1, sl
 8009eea:	2201      	movs	r2, #1
 8009eec:	4620      	mov	r0, r4
 8009eee:	f000 fa8d 	bl	800a40c <__lshift>
 8009ef2:	4631      	mov	r1, r6
 8009ef4:	4682      	mov	sl, r0
 8009ef6:	f000 faf5 	bl	800a4e4 <__mcmp>
 8009efa:	2800      	cmp	r0, #0
 8009efc:	dc96      	bgt.n	8009e2c <_dtoa_r+0xabc>
 8009efe:	d102      	bne.n	8009f06 <_dtoa_r+0xb96>
 8009f00:	f019 0f01 	tst.w	r9, #1
 8009f04:	d192      	bne.n	8009e2c <_dtoa_r+0xabc>
 8009f06:	462b      	mov	r3, r5
 8009f08:	461d      	mov	r5, r3
 8009f0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f0e:	2a30      	cmp	r2, #48	; 0x30
 8009f10:	d0fa      	beq.n	8009f08 <_dtoa_r+0xb98>
 8009f12:	e6dd      	b.n	8009cd0 <_dtoa_r+0x960>
 8009f14:	9a00      	ldr	r2, [sp, #0]
 8009f16:	429a      	cmp	r2, r3
 8009f18:	d189      	bne.n	8009e2e <_dtoa_r+0xabe>
 8009f1a:	f10b 0b01 	add.w	fp, fp, #1
 8009f1e:	2331      	movs	r3, #49	; 0x31
 8009f20:	e796      	b.n	8009e50 <_dtoa_r+0xae0>
 8009f22:	4b0a      	ldr	r3, [pc, #40]	; (8009f4c <_dtoa_r+0xbdc>)
 8009f24:	f7ff ba99 	b.w	800945a <_dtoa_r+0xea>
 8009f28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	f47f aa6d 	bne.w	800940a <_dtoa_r+0x9a>
 8009f30:	4b07      	ldr	r3, [pc, #28]	; (8009f50 <_dtoa_r+0xbe0>)
 8009f32:	f7ff ba92 	b.w	800945a <_dtoa_r+0xea>
 8009f36:	9b01      	ldr	r3, [sp, #4]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	dcb5      	bgt.n	8009ea8 <_dtoa_r+0xb38>
 8009f3c:	9b07      	ldr	r3, [sp, #28]
 8009f3e:	2b02      	cmp	r3, #2
 8009f40:	f73f aeb1 	bgt.w	8009ca6 <_dtoa_r+0x936>
 8009f44:	e7b0      	b.n	8009ea8 <_dtoa_r+0xb38>
 8009f46:	bf00      	nop
 8009f48:	0800b2bc 	.word	0x0800b2bc
 8009f4c:	0800b21c 	.word	0x0800b21c
 8009f50:	0800b240 	.word	0x0800b240

08009f54 <_free_r>:
 8009f54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f56:	2900      	cmp	r1, #0
 8009f58:	d044      	beq.n	8009fe4 <_free_r+0x90>
 8009f5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f5e:	9001      	str	r0, [sp, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	f1a1 0404 	sub.w	r4, r1, #4
 8009f66:	bfb8      	it	lt
 8009f68:	18e4      	addlt	r4, r4, r3
 8009f6a:	f7fe fb35 	bl	80085d8 <__malloc_lock>
 8009f6e:	4a1e      	ldr	r2, [pc, #120]	; (8009fe8 <_free_r+0x94>)
 8009f70:	9801      	ldr	r0, [sp, #4]
 8009f72:	6813      	ldr	r3, [r2, #0]
 8009f74:	b933      	cbnz	r3, 8009f84 <_free_r+0x30>
 8009f76:	6063      	str	r3, [r4, #4]
 8009f78:	6014      	str	r4, [r2, #0]
 8009f7a:	b003      	add	sp, #12
 8009f7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f80:	f7fe bb30 	b.w	80085e4 <__malloc_unlock>
 8009f84:	42a3      	cmp	r3, r4
 8009f86:	d908      	bls.n	8009f9a <_free_r+0x46>
 8009f88:	6825      	ldr	r5, [r4, #0]
 8009f8a:	1961      	adds	r1, r4, r5
 8009f8c:	428b      	cmp	r3, r1
 8009f8e:	bf01      	itttt	eq
 8009f90:	6819      	ldreq	r1, [r3, #0]
 8009f92:	685b      	ldreq	r3, [r3, #4]
 8009f94:	1949      	addeq	r1, r1, r5
 8009f96:	6021      	streq	r1, [r4, #0]
 8009f98:	e7ed      	b.n	8009f76 <_free_r+0x22>
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	b10b      	cbz	r3, 8009fa4 <_free_r+0x50>
 8009fa0:	42a3      	cmp	r3, r4
 8009fa2:	d9fa      	bls.n	8009f9a <_free_r+0x46>
 8009fa4:	6811      	ldr	r1, [r2, #0]
 8009fa6:	1855      	adds	r5, r2, r1
 8009fa8:	42a5      	cmp	r5, r4
 8009faa:	d10b      	bne.n	8009fc4 <_free_r+0x70>
 8009fac:	6824      	ldr	r4, [r4, #0]
 8009fae:	4421      	add	r1, r4
 8009fb0:	1854      	adds	r4, r2, r1
 8009fb2:	42a3      	cmp	r3, r4
 8009fb4:	6011      	str	r1, [r2, #0]
 8009fb6:	d1e0      	bne.n	8009f7a <_free_r+0x26>
 8009fb8:	681c      	ldr	r4, [r3, #0]
 8009fba:	685b      	ldr	r3, [r3, #4]
 8009fbc:	6053      	str	r3, [r2, #4]
 8009fbe:	440c      	add	r4, r1
 8009fc0:	6014      	str	r4, [r2, #0]
 8009fc2:	e7da      	b.n	8009f7a <_free_r+0x26>
 8009fc4:	d902      	bls.n	8009fcc <_free_r+0x78>
 8009fc6:	230c      	movs	r3, #12
 8009fc8:	6003      	str	r3, [r0, #0]
 8009fca:	e7d6      	b.n	8009f7a <_free_r+0x26>
 8009fcc:	6825      	ldr	r5, [r4, #0]
 8009fce:	1961      	adds	r1, r4, r5
 8009fd0:	428b      	cmp	r3, r1
 8009fd2:	bf04      	itt	eq
 8009fd4:	6819      	ldreq	r1, [r3, #0]
 8009fd6:	685b      	ldreq	r3, [r3, #4]
 8009fd8:	6063      	str	r3, [r4, #4]
 8009fda:	bf04      	itt	eq
 8009fdc:	1949      	addeq	r1, r1, r5
 8009fde:	6021      	streq	r1, [r4, #0]
 8009fe0:	6054      	str	r4, [r2, #4]
 8009fe2:	e7ca      	b.n	8009f7a <_free_r+0x26>
 8009fe4:	b003      	add	sp, #12
 8009fe6:	bd30      	pop	{r4, r5, pc}
 8009fe8:	200003b0 	.word	0x200003b0

08009fec <_Balloc>:
 8009fec:	b570      	push	{r4, r5, r6, lr}
 8009fee:	69c6      	ldr	r6, [r0, #28]
 8009ff0:	4604      	mov	r4, r0
 8009ff2:	460d      	mov	r5, r1
 8009ff4:	b976      	cbnz	r6, 800a014 <_Balloc+0x28>
 8009ff6:	2010      	movs	r0, #16
 8009ff8:	f7fe fa3e 	bl	8008478 <malloc>
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	61e0      	str	r0, [r4, #28]
 800a000:	b920      	cbnz	r0, 800a00c <_Balloc+0x20>
 800a002:	4b18      	ldr	r3, [pc, #96]	; (800a064 <_Balloc+0x78>)
 800a004:	4818      	ldr	r0, [pc, #96]	; (800a068 <_Balloc+0x7c>)
 800a006:	216b      	movs	r1, #107	; 0x6b
 800a008:	f000 fd8c 	bl	800ab24 <__assert_func>
 800a00c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a010:	6006      	str	r6, [r0, #0]
 800a012:	60c6      	str	r6, [r0, #12]
 800a014:	69e6      	ldr	r6, [r4, #28]
 800a016:	68f3      	ldr	r3, [r6, #12]
 800a018:	b183      	cbz	r3, 800a03c <_Balloc+0x50>
 800a01a:	69e3      	ldr	r3, [r4, #28]
 800a01c:	68db      	ldr	r3, [r3, #12]
 800a01e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a022:	b9b8      	cbnz	r0, 800a054 <_Balloc+0x68>
 800a024:	2101      	movs	r1, #1
 800a026:	fa01 f605 	lsl.w	r6, r1, r5
 800a02a:	1d72      	adds	r2, r6, #5
 800a02c:	0092      	lsls	r2, r2, #2
 800a02e:	4620      	mov	r0, r4
 800a030:	f000 fd96 	bl	800ab60 <_calloc_r>
 800a034:	b160      	cbz	r0, 800a050 <_Balloc+0x64>
 800a036:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a03a:	e00e      	b.n	800a05a <_Balloc+0x6e>
 800a03c:	2221      	movs	r2, #33	; 0x21
 800a03e:	2104      	movs	r1, #4
 800a040:	4620      	mov	r0, r4
 800a042:	f000 fd8d 	bl	800ab60 <_calloc_r>
 800a046:	69e3      	ldr	r3, [r4, #28]
 800a048:	60f0      	str	r0, [r6, #12]
 800a04a:	68db      	ldr	r3, [r3, #12]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1e4      	bne.n	800a01a <_Balloc+0x2e>
 800a050:	2000      	movs	r0, #0
 800a052:	bd70      	pop	{r4, r5, r6, pc}
 800a054:	6802      	ldr	r2, [r0, #0]
 800a056:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a05a:	2300      	movs	r3, #0
 800a05c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a060:	e7f7      	b.n	800a052 <_Balloc+0x66>
 800a062:	bf00      	nop
 800a064:	0800b24d 	.word	0x0800b24d
 800a068:	0800b2cd 	.word	0x0800b2cd

0800a06c <_Bfree>:
 800a06c:	b570      	push	{r4, r5, r6, lr}
 800a06e:	69c6      	ldr	r6, [r0, #28]
 800a070:	4605      	mov	r5, r0
 800a072:	460c      	mov	r4, r1
 800a074:	b976      	cbnz	r6, 800a094 <_Bfree+0x28>
 800a076:	2010      	movs	r0, #16
 800a078:	f7fe f9fe 	bl	8008478 <malloc>
 800a07c:	4602      	mov	r2, r0
 800a07e:	61e8      	str	r0, [r5, #28]
 800a080:	b920      	cbnz	r0, 800a08c <_Bfree+0x20>
 800a082:	4b09      	ldr	r3, [pc, #36]	; (800a0a8 <_Bfree+0x3c>)
 800a084:	4809      	ldr	r0, [pc, #36]	; (800a0ac <_Bfree+0x40>)
 800a086:	218f      	movs	r1, #143	; 0x8f
 800a088:	f000 fd4c 	bl	800ab24 <__assert_func>
 800a08c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a090:	6006      	str	r6, [r0, #0]
 800a092:	60c6      	str	r6, [r0, #12]
 800a094:	b13c      	cbz	r4, 800a0a6 <_Bfree+0x3a>
 800a096:	69eb      	ldr	r3, [r5, #28]
 800a098:	6862      	ldr	r2, [r4, #4]
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a0a0:	6021      	str	r1, [r4, #0]
 800a0a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a0a6:	bd70      	pop	{r4, r5, r6, pc}
 800a0a8:	0800b24d 	.word	0x0800b24d
 800a0ac:	0800b2cd 	.word	0x0800b2cd

0800a0b0 <__multadd>:
 800a0b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0b4:	690d      	ldr	r5, [r1, #16]
 800a0b6:	4607      	mov	r7, r0
 800a0b8:	460c      	mov	r4, r1
 800a0ba:	461e      	mov	r6, r3
 800a0bc:	f101 0c14 	add.w	ip, r1, #20
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	f8dc 3000 	ldr.w	r3, [ip]
 800a0c6:	b299      	uxth	r1, r3
 800a0c8:	fb02 6101 	mla	r1, r2, r1, r6
 800a0cc:	0c1e      	lsrs	r6, r3, #16
 800a0ce:	0c0b      	lsrs	r3, r1, #16
 800a0d0:	fb02 3306 	mla	r3, r2, r6, r3
 800a0d4:	b289      	uxth	r1, r1
 800a0d6:	3001      	adds	r0, #1
 800a0d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a0dc:	4285      	cmp	r5, r0
 800a0de:	f84c 1b04 	str.w	r1, [ip], #4
 800a0e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a0e6:	dcec      	bgt.n	800a0c2 <__multadd+0x12>
 800a0e8:	b30e      	cbz	r6, 800a12e <__multadd+0x7e>
 800a0ea:	68a3      	ldr	r3, [r4, #8]
 800a0ec:	42ab      	cmp	r3, r5
 800a0ee:	dc19      	bgt.n	800a124 <__multadd+0x74>
 800a0f0:	6861      	ldr	r1, [r4, #4]
 800a0f2:	4638      	mov	r0, r7
 800a0f4:	3101      	adds	r1, #1
 800a0f6:	f7ff ff79 	bl	8009fec <_Balloc>
 800a0fa:	4680      	mov	r8, r0
 800a0fc:	b928      	cbnz	r0, 800a10a <__multadd+0x5a>
 800a0fe:	4602      	mov	r2, r0
 800a100:	4b0c      	ldr	r3, [pc, #48]	; (800a134 <__multadd+0x84>)
 800a102:	480d      	ldr	r0, [pc, #52]	; (800a138 <__multadd+0x88>)
 800a104:	21ba      	movs	r1, #186	; 0xba
 800a106:	f000 fd0d 	bl	800ab24 <__assert_func>
 800a10a:	6922      	ldr	r2, [r4, #16]
 800a10c:	3202      	adds	r2, #2
 800a10e:	f104 010c 	add.w	r1, r4, #12
 800a112:	0092      	lsls	r2, r2, #2
 800a114:	300c      	adds	r0, #12
 800a116:	f7ff f894 	bl	8009242 <memcpy>
 800a11a:	4621      	mov	r1, r4
 800a11c:	4638      	mov	r0, r7
 800a11e:	f7ff ffa5 	bl	800a06c <_Bfree>
 800a122:	4644      	mov	r4, r8
 800a124:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a128:	3501      	adds	r5, #1
 800a12a:	615e      	str	r6, [r3, #20]
 800a12c:	6125      	str	r5, [r4, #16]
 800a12e:	4620      	mov	r0, r4
 800a130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a134:	0800b2bc 	.word	0x0800b2bc
 800a138:	0800b2cd 	.word	0x0800b2cd

0800a13c <__hi0bits>:
 800a13c:	0c03      	lsrs	r3, r0, #16
 800a13e:	041b      	lsls	r3, r3, #16
 800a140:	b9d3      	cbnz	r3, 800a178 <__hi0bits+0x3c>
 800a142:	0400      	lsls	r0, r0, #16
 800a144:	2310      	movs	r3, #16
 800a146:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a14a:	bf04      	itt	eq
 800a14c:	0200      	lsleq	r0, r0, #8
 800a14e:	3308      	addeq	r3, #8
 800a150:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a154:	bf04      	itt	eq
 800a156:	0100      	lsleq	r0, r0, #4
 800a158:	3304      	addeq	r3, #4
 800a15a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a15e:	bf04      	itt	eq
 800a160:	0080      	lsleq	r0, r0, #2
 800a162:	3302      	addeq	r3, #2
 800a164:	2800      	cmp	r0, #0
 800a166:	db05      	blt.n	800a174 <__hi0bits+0x38>
 800a168:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a16c:	f103 0301 	add.w	r3, r3, #1
 800a170:	bf08      	it	eq
 800a172:	2320      	moveq	r3, #32
 800a174:	4618      	mov	r0, r3
 800a176:	4770      	bx	lr
 800a178:	2300      	movs	r3, #0
 800a17a:	e7e4      	b.n	800a146 <__hi0bits+0xa>

0800a17c <__lo0bits>:
 800a17c:	6803      	ldr	r3, [r0, #0]
 800a17e:	f013 0207 	ands.w	r2, r3, #7
 800a182:	d00c      	beq.n	800a19e <__lo0bits+0x22>
 800a184:	07d9      	lsls	r1, r3, #31
 800a186:	d422      	bmi.n	800a1ce <__lo0bits+0x52>
 800a188:	079a      	lsls	r2, r3, #30
 800a18a:	bf49      	itett	mi
 800a18c:	085b      	lsrmi	r3, r3, #1
 800a18e:	089b      	lsrpl	r3, r3, #2
 800a190:	6003      	strmi	r3, [r0, #0]
 800a192:	2201      	movmi	r2, #1
 800a194:	bf5c      	itt	pl
 800a196:	6003      	strpl	r3, [r0, #0]
 800a198:	2202      	movpl	r2, #2
 800a19a:	4610      	mov	r0, r2
 800a19c:	4770      	bx	lr
 800a19e:	b299      	uxth	r1, r3
 800a1a0:	b909      	cbnz	r1, 800a1a6 <__lo0bits+0x2a>
 800a1a2:	0c1b      	lsrs	r3, r3, #16
 800a1a4:	2210      	movs	r2, #16
 800a1a6:	b2d9      	uxtb	r1, r3
 800a1a8:	b909      	cbnz	r1, 800a1ae <__lo0bits+0x32>
 800a1aa:	3208      	adds	r2, #8
 800a1ac:	0a1b      	lsrs	r3, r3, #8
 800a1ae:	0719      	lsls	r1, r3, #28
 800a1b0:	bf04      	itt	eq
 800a1b2:	091b      	lsreq	r3, r3, #4
 800a1b4:	3204      	addeq	r2, #4
 800a1b6:	0799      	lsls	r1, r3, #30
 800a1b8:	bf04      	itt	eq
 800a1ba:	089b      	lsreq	r3, r3, #2
 800a1bc:	3202      	addeq	r2, #2
 800a1be:	07d9      	lsls	r1, r3, #31
 800a1c0:	d403      	bmi.n	800a1ca <__lo0bits+0x4e>
 800a1c2:	085b      	lsrs	r3, r3, #1
 800a1c4:	f102 0201 	add.w	r2, r2, #1
 800a1c8:	d003      	beq.n	800a1d2 <__lo0bits+0x56>
 800a1ca:	6003      	str	r3, [r0, #0]
 800a1cc:	e7e5      	b.n	800a19a <__lo0bits+0x1e>
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	e7e3      	b.n	800a19a <__lo0bits+0x1e>
 800a1d2:	2220      	movs	r2, #32
 800a1d4:	e7e1      	b.n	800a19a <__lo0bits+0x1e>
	...

0800a1d8 <__i2b>:
 800a1d8:	b510      	push	{r4, lr}
 800a1da:	460c      	mov	r4, r1
 800a1dc:	2101      	movs	r1, #1
 800a1de:	f7ff ff05 	bl	8009fec <_Balloc>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	b928      	cbnz	r0, 800a1f2 <__i2b+0x1a>
 800a1e6:	4b05      	ldr	r3, [pc, #20]	; (800a1fc <__i2b+0x24>)
 800a1e8:	4805      	ldr	r0, [pc, #20]	; (800a200 <__i2b+0x28>)
 800a1ea:	f240 1145 	movw	r1, #325	; 0x145
 800a1ee:	f000 fc99 	bl	800ab24 <__assert_func>
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	6144      	str	r4, [r0, #20]
 800a1f6:	6103      	str	r3, [r0, #16]
 800a1f8:	bd10      	pop	{r4, pc}
 800a1fa:	bf00      	nop
 800a1fc:	0800b2bc 	.word	0x0800b2bc
 800a200:	0800b2cd 	.word	0x0800b2cd

0800a204 <__multiply>:
 800a204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a208:	4691      	mov	r9, r2
 800a20a:	690a      	ldr	r2, [r1, #16]
 800a20c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a210:	429a      	cmp	r2, r3
 800a212:	bfb8      	it	lt
 800a214:	460b      	movlt	r3, r1
 800a216:	460c      	mov	r4, r1
 800a218:	bfbc      	itt	lt
 800a21a:	464c      	movlt	r4, r9
 800a21c:	4699      	movlt	r9, r3
 800a21e:	6927      	ldr	r7, [r4, #16]
 800a220:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a224:	68a3      	ldr	r3, [r4, #8]
 800a226:	6861      	ldr	r1, [r4, #4]
 800a228:	eb07 060a 	add.w	r6, r7, sl
 800a22c:	42b3      	cmp	r3, r6
 800a22e:	b085      	sub	sp, #20
 800a230:	bfb8      	it	lt
 800a232:	3101      	addlt	r1, #1
 800a234:	f7ff feda 	bl	8009fec <_Balloc>
 800a238:	b930      	cbnz	r0, 800a248 <__multiply+0x44>
 800a23a:	4602      	mov	r2, r0
 800a23c:	4b44      	ldr	r3, [pc, #272]	; (800a350 <__multiply+0x14c>)
 800a23e:	4845      	ldr	r0, [pc, #276]	; (800a354 <__multiply+0x150>)
 800a240:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a244:	f000 fc6e 	bl	800ab24 <__assert_func>
 800a248:	f100 0514 	add.w	r5, r0, #20
 800a24c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a250:	462b      	mov	r3, r5
 800a252:	2200      	movs	r2, #0
 800a254:	4543      	cmp	r3, r8
 800a256:	d321      	bcc.n	800a29c <__multiply+0x98>
 800a258:	f104 0314 	add.w	r3, r4, #20
 800a25c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a260:	f109 0314 	add.w	r3, r9, #20
 800a264:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a268:	9202      	str	r2, [sp, #8]
 800a26a:	1b3a      	subs	r2, r7, r4
 800a26c:	3a15      	subs	r2, #21
 800a26e:	f022 0203 	bic.w	r2, r2, #3
 800a272:	3204      	adds	r2, #4
 800a274:	f104 0115 	add.w	r1, r4, #21
 800a278:	428f      	cmp	r7, r1
 800a27a:	bf38      	it	cc
 800a27c:	2204      	movcc	r2, #4
 800a27e:	9201      	str	r2, [sp, #4]
 800a280:	9a02      	ldr	r2, [sp, #8]
 800a282:	9303      	str	r3, [sp, #12]
 800a284:	429a      	cmp	r2, r3
 800a286:	d80c      	bhi.n	800a2a2 <__multiply+0x9e>
 800a288:	2e00      	cmp	r6, #0
 800a28a:	dd03      	ble.n	800a294 <__multiply+0x90>
 800a28c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a290:	2b00      	cmp	r3, #0
 800a292:	d05b      	beq.n	800a34c <__multiply+0x148>
 800a294:	6106      	str	r6, [r0, #16]
 800a296:	b005      	add	sp, #20
 800a298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29c:	f843 2b04 	str.w	r2, [r3], #4
 800a2a0:	e7d8      	b.n	800a254 <__multiply+0x50>
 800a2a2:	f8b3 a000 	ldrh.w	sl, [r3]
 800a2a6:	f1ba 0f00 	cmp.w	sl, #0
 800a2aa:	d024      	beq.n	800a2f6 <__multiply+0xf2>
 800a2ac:	f104 0e14 	add.w	lr, r4, #20
 800a2b0:	46a9      	mov	r9, r5
 800a2b2:	f04f 0c00 	mov.w	ip, #0
 800a2b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a2ba:	f8d9 1000 	ldr.w	r1, [r9]
 800a2be:	fa1f fb82 	uxth.w	fp, r2
 800a2c2:	b289      	uxth	r1, r1
 800a2c4:	fb0a 110b 	mla	r1, sl, fp, r1
 800a2c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a2cc:	f8d9 2000 	ldr.w	r2, [r9]
 800a2d0:	4461      	add	r1, ip
 800a2d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a2d6:	fb0a c20b 	mla	r2, sl, fp, ip
 800a2da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a2de:	b289      	uxth	r1, r1
 800a2e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a2e4:	4577      	cmp	r7, lr
 800a2e6:	f849 1b04 	str.w	r1, [r9], #4
 800a2ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a2ee:	d8e2      	bhi.n	800a2b6 <__multiply+0xb2>
 800a2f0:	9a01      	ldr	r2, [sp, #4]
 800a2f2:	f845 c002 	str.w	ip, [r5, r2]
 800a2f6:	9a03      	ldr	r2, [sp, #12]
 800a2f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	f1b9 0f00 	cmp.w	r9, #0
 800a302:	d021      	beq.n	800a348 <__multiply+0x144>
 800a304:	6829      	ldr	r1, [r5, #0]
 800a306:	f104 0c14 	add.w	ip, r4, #20
 800a30a:	46ae      	mov	lr, r5
 800a30c:	f04f 0a00 	mov.w	sl, #0
 800a310:	f8bc b000 	ldrh.w	fp, [ip]
 800a314:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a318:	fb09 220b 	mla	r2, r9, fp, r2
 800a31c:	4452      	add	r2, sl
 800a31e:	b289      	uxth	r1, r1
 800a320:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a324:	f84e 1b04 	str.w	r1, [lr], #4
 800a328:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a32c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a330:	f8be 1000 	ldrh.w	r1, [lr]
 800a334:	fb09 110a 	mla	r1, r9, sl, r1
 800a338:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a33c:	4567      	cmp	r7, ip
 800a33e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a342:	d8e5      	bhi.n	800a310 <__multiply+0x10c>
 800a344:	9a01      	ldr	r2, [sp, #4]
 800a346:	50a9      	str	r1, [r5, r2]
 800a348:	3504      	adds	r5, #4
 800a34a:	e799      	b.n	800a280 <__multiply+0x7c>
 800a34c:	3e01      	subs	r6, #1
 800a34e:	e79b      	b.n	800a288 <__multiply+0x84>
 800a350:	0800b2bc 	.word	0x0800b2bc
 800a354:	0800b2cd 	.word	0x0800b2cd

0800a358 <__pow5mult>:
 800a358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a35c:	4615      	mov	r5, r2
 800a35e:	f012 0203 	ands.w	r2, r2, #3
 800a362:	4606      	mov	r6, r0
 800a364:	460f      	mov	r7, r1
 800a366:	d007      	beq.n	800a378 <__pow5mult+0x20>
 800a368:	4c25      	ldr	r4, [pc, #148]	; (800a400 <__pow5mult+0xa8>)
 800a36a:	3a01      	subs	r2, #1
 800a36c:	2300      	movs	r3, #0
 800a36e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a372:	f7ff fe9d 	bl	800a0b0 <__multadd>
 800a376:	4607      	mov	r7, r0
 800a378:	10ad      	asrs	r5, r5, #2
 800a37a:	d03d      	beq.n	800a3f8 <__pow5mult+0xa0>
 800a37c:	69f4      	ldr	r4, [r6, #28]
 800a37e:	b97c      	cbnz	r4, 800a3a0 <__pow5mult+0x48>
 800a380:	2010      	movs	r0, #16
 800a382:	f7fe f879 	bl	8008478 <malloc>
 800a386:	4602      	mov	r2, r0
 800a388:	61f0      	str	r0, [r6, #28]
 800a38a:	b928      	cbnz	r0, 800a398 <__pow5mult+0x40>
 800a38c:	4b1d      	ldr	r3, [pc, #116]	; (800a404 <__pow5mult+0xac>)
 800a38e:	481e      	ldr	r0, [pc, #120]	; (800a408 <__pow5mult+0xb0>)
 800a390:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a394:	f000 fbc6 	bl	800ab24 <__assert_func>
 800a398:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a39c:	6004      	str	r4, [r0, #0]
 800a39e:	60c4      	str	r4, [r0, #12]
 800a3a0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a3a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a3a8:	b94c      	cbnz	r4, 800a3be <__pow5mult+0x66>
 800a3aa:	f240 2171 	movw	r1, #625	; 0x271
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	f7ff ff12 	bl	800a1d8 <__i2b>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	6003      	str	r3, [r0, #0]
 800a3be:	f04f 0900 	mov.w	r9, #0
 800a3c2:	07eb      	lsls	r3, r5, #31
 800a3c4:	d50a      	bpl.n	800a3dc <__pow5mult+0x84>
 800a3c6:	4639      	mov	r1, r7
 800a3c8:	4622      	mov	r2, r4
 800a3ca:	4630      	mov	r0, r6
 800a3cc:	f7ff ff1a 	bl	800a204 <__multiply>
 800a3d0:	4639      	mov	r1, r7
 800a3d2:	4680      	mov	r8, r0
 800a3d4:	4630      	mov	r0, r6
 800a3d6:	f7ff fe49 	bl	800a06c <_Bfree>
 800a3da:	4647      	mov	r7, r8
 800a3dc:	106d      	asrs	r5, r5, #1
 800a3de:	d00b      	beq.n	800a3f8 <__pow5mult+0xa0>
 800a3e0:	6820      	ldr	r0, [r4, #0]
 800a3e2:	b938      	cbnz	r0, 800a3f4 <__pow5mult+0x9c>
 800a3e4:	4622      	mov	r2, r4
 800a3e6:	4621      	mov	r1, r4
 800a3e8:	4630      	mov	r0, r6
 800a3ea:	f7ff ff0b 	bl	800a204 <__multiply>
 800a3ee:	6020      	str	r0, [r4, #0]
 800a3f0:	f8c0 9000 	str.w	r9, [r0]
 800a3f4:	4604      	mov	r4, r0
 800a3f6:	e7e4      	b.n	800a3c2 <__pow5mult+0x6a>
 800a3f8:	4638      	mov	r0, r7
 800a3fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3fe:	bf00      	nop
 800a400:	0800b418 	.word	0x0800b418
 800a404:	0800b24d 	.word	0x0800b24d
 800a408:	0800b2cd 	.word	0x0800b2cd

0800a40c <__lshift>:
 800a40c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a410:	460c      	mov	r4, r1
 800a412:	6849      	ldr	r1, [r1, #4]
 800a414:	6923      	ldr	r3, [r4, #16]
 800a416:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a41a:	68a3      	ldr	r3, [r4, #8]
 800a41c:	4607      	mov	r7, r0
 800a41e:	4691      	mov	r9, r2
 800a420:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a424:	f108 0601 	add.w	r6, r8, #1
 800a428:	42b3      	cmp	r3, r6
 800a42a:	db0b      	blt.n	800a444 <__lshift+0x38>
 800a42c:	4638      	mov	r0, r7
 800a42e:	f7ff fddd 	bl	8009fec <_Balloc>
 800a432:	4605      	mov	r5, r0
 800a434:	b948      	cbnz	r0, 800a44a <__lshift+0x3e>
 800a436:	4602      	mov	r2, r0
 800a438:	4b28      	ldr	r3, [pc, #160]	; (800a4dc <__lshift+0xd0>)
 800a43a:	4829      	ldr	r0, [pc, #164]	; (800a4e0 <__lshift+0xd4>)
 800a43c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a440:	f000 fb70 	bl	800ab24 <__assert_func>
 800a444:	3101      	adds	r1, #1
 800a446:	005b      	lsls	r3, r3, #1
 800a448:	e7ee      	b.n	800a428 <__lshift+0x1c>
 800a44a:	2300      	movs	r3, #0
 800a44c:	f100 0114 	add.w	r1, r0, #20
 800a450:	f100 0210 	add.w	r2, r0, #16
 800a454:	4618      	mov	r0, r3
 800a456:	4553      	cmp	r3, sl
 800a458:	db33      	blt.n	800a4c2 <__lshift+0xb6>
 800a45a:	6920      	ldr	r0, [r4, #16]
 800a45c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a460:	f104 0314 	add.w	r3, r4, #20
 800a464:	f019 091f 	ands.w	r9, r9, #31
 800a468:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a46c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a470:	d02b      	beq.n	800a4ca <__lshift+0xbe>
 800a472:	f1c9 0e20 	rsb	lr, r9, #32
 800a476:	468a      	mov	sl, r1
 800a478:	2200      	movs	r2, #0
 800a47a:	6818      	ldr	r0, [r3, #0]
 800a47c:	fa00 f009 	lsl.w	r0, r0, r9
 800a480:	4310      	orrs	r0, r2
 800a482:	f84a 0b04 	str.w	r0, [sl], #4
 800a486:	f853 2b04 	ldr.w	r2, [r3], #4
 800a48a:	459c      	cmp	ip, r3
 800a48c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a490:	d8f3      	bhi.n	800a47a <__lshift+0x6e>
 800a492:	ebac 0304 	sub.w	r3, ip, r4
 800a496:	3b15      	subs	r3, #21
 800a498:	f023 0303 	bic.w	r3, r3, #3
 800a49c:	3304      	adds	r3, #4
 800a49e:	f104 0015 	add.w	r0, r4, #21
 800a4a2:	4584      	cmp	ip, r0
 800a4a4:	bf38      	it	cc
 800a4a6:	2304      	movcc	r3, #4
 800a4a8:	50ca      	str	r2, [r1, r3]
 800a4aa:	b10a      	cbz	r2, 800a4b0 <__lshift+0xa4>
 800a4ac:	f108 0602 	add.w	r6, r8, #2
 800a4b0:	3e01      	subs	r6, #1
 800a4b2:	4638      	mov	r0, r7
 800a4b4:	612e      	str	r6, [r5, #16]
 800a4b6:	4621      	mov	r1, r4
 800a4b8:	f7ff fdd8 	bl	800a06c <_Bfree>
 800a4bc:	4628      	mov	r0, r5
 800a4be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	e7c5      	b.n	800a456 <__lshift+0x4a>
 800a4ca:	3904      	subs	r1, #4
 800a4cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a4d4:	459c      	cmp	ip, r3
 800a4d6:	d8f9      	bhi.n	800a4cc <__lshift+0xc0>
 800a4d8:	e7ea      	b.n	800a4b0 <__lshift+0xa4>
 800a4da:	bf00      	nop
 800a4dc:	0800b2bc 	.word	0x0800b2bc
 800a4e0:	0800b2cd 	.word	0x0800b2cd

0800a4e4 <__mcmp>:
 800a4e4:	b530      	push	{r4, r5, lr}
 800a4e6:	6902      	ldr	r2, [r0, #16]
 800a4e8:	690c      	ldr	r4, [r1, #16]
 800a4ea:	1b12      	subs	r2, r2, r4
 800a4ec:	d10e      	bne.n	800a50c <__mcmp+0x28>
 800a4ee:	f100 0314 	add.w	r3, r0, #20
 800a4f2:	3114      	adds	r1, #20
 800a4f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a4f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a4fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a500:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a504:	42a5      	cmp	r5, r4
 800a506:	d003      	beq.n	800a510 <__mcmp+0x2c>
 800a508:	d305      	bcc.n	800a516 <__mcmp+0x32>
 800a50a:	2201      	movs	r2, #1
 800a50c:	4610      	mov	r0, r2
 800a50e:	bd30      	pop	{r4, r5, pc}
 800a510:	4283      	cmp	r3, r0
 800a512:	d3f3      	bcc.n	800a4fc <__mcmp+0x18>
 800a514:	e7fa      	b.n	800a50c <__mcmp+0x28>
 800a516:	f04f 32ff 	mov.w	r2, #4294967295
 800a51a:	e7f7      	b.n	800a50c <__mcmp+0x28>

0800a51c <__mdiff>:
 800a51c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a520:	460c      	mov	r4, r1
 800a522:	4606      	mov	r6, r0
 800a524:	4611      	mov	r1, r2
 800a526:	4620      	mov	r0, r4
 800a528:	4690      	mov	r8, r2
 800a52a:	f7ff ffdb 	bl	800a4e4 <__mcmp>
 800a52e:	1e05      	subs	r5, r0, #0
 800a530:	d110      	bne.n	800a554 <__mdiff+0x38>
 800a532:	4629      	mov	r1, r5
 800a534:	4630      	mov	r0, r6
 800a536:	f7ff fd59 	bl	8009fec <_Balloc>
 800a53a:	b930      	cbnz	r0, 800a54a <__mdiff+0x2e>
 800a53c:	4b3a      	ldr	r3, [pc, #232]	; (800a628 <__mdiff+0x10c>)
 800a53e:	4602      	mov	r2, r0
 800a540:	f240 2137 	movw	r1, #567	; 0x237
 800a544:	4839      	ldr	r0, [pc, #228]	; (800a62c <__mdiff+0x110>)
 800a546:	f000 faed 	bl	800ab24 <__assert_func>
 800a54a:	2301      	movs	r3, #1
 800a54c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a550:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a554:	bfa4      	itt	ge
 800a556:	4643      	movge	r3, r8
 800a558:	46a0      	movge	r8, r4
 800a55a:	4630      	mov	r0, r6
 800a55c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a560:	bfa6      	itte	ge
 800a562:	461c      	movge	r4, r3
 800a564:	2500      	movge	r5, #0
 800a566:	2501      	movlt	r5, #1
 800a568:	f7ff fd40 	bl	8009fec <_Balloc>
 800a56c:	b920      	cbnz	r0, 800a578 <__mdiff+0x5c>
 800a56e:	4b2e      	ldr	r3, [pc, #184]	; (800a628 <__mdiff+0x10c>)
 800a570:	4602      	mov	r2, r0
 800a572:	f240 2145 	movw	r1, #581	; 0x245
 800a576:	e7e5      	b.n	800a544 <__mdiff+0x28>
 800a578:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a57c:	6926      	ldr	r6, [r4, #16]
 800a57e:	60c5      	str	r5, [r0, #12]
 800a580:	f104 0914 	add.w	r9, r4, #20
 800a584:	f108 0514 	add.w	r5, r8, #20
 800a588:	f100 0e14 	add.w	lr, r0, #20
 800a58c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a590:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a594:	f108 0210 	add.w	r2, r8, #16
 800a598:	46f2      	mov	sl, lr
 800a59a:	2100      	movs	r1, #0
 800a59c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a5a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a5a4:	fa11 f88b 	uxtah	r8, r1, fp
 800a5a8:	b299      	uxth	r1, r3
 800a5aa:	0c1b      	lsrs	r3, r3, #16
 800a5ac:	eba8 0801 	sub.w	r8, r8, r1
 800a5b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a5b4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a5b8:	fa1f f888 	uxth.w	r8, r8
 800a5bc:	1419      	asrs	r1, r3, #16
 800a5be:	454e      	cmp	r6, r9
 800a5c0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a5c4:	f84a 3b04 	str.w	r3, [sl], #4
 800a5c8:	d8e8      	bhi.n	800a59c <__mdiff+0x80>
 800a5ca:	1b33      	subs	r3, r6, r4
 800a5cc:	3b15      	subs	r3, #21
 800a5ce:	f023 0303 	bic.w	r3, r3, #3
 800a5d2:	3304      	adds	r3, #4
 800a5d4:	3415      	adds	r4, #21
 800a5d6:	42a6      	cmp	r6, r4
 800a5d8:	bf38      	it	cc
 800a5da:	2304      	movcc	r3, #4
 800a5dc:	441d      	add	r5, r3
 800a5de:	4473      	add	r3, lr
 800a5e0:	469e      	mov	lr, r3
 800a5e2:	462e      	mov	r6, r5
 800a5e4:	4566      	cmp	r6, ip
 800a5e6:	d30e      	bcc.n	800a606 <__mdiff+0xea>
 800a5e8:	f10c 0203 	add.w	r2, ip, #3
 800a5ec:	1b52      	subs	r2, r2, r5
 800a5ee:	f022 0203 	bic.w	r2, r2, #3
 800a5f2:	3d03      	subs	r5, #3
 800a5f4:	45ac      	cmp	ip, r5
 800a5f6:	bf38      	it	cc
 800a5f8:	2200      	movcc	r2, #0
 800a5fa:	4413      	add	r3, r2
 800a5fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a600:	b17a      	cbz	r2, 800a622 <__mdiff+0x106>
 800a602:	6107      	str	r7, [r0, #16]
 800a604:	e7a4      	b.n	800a550 <__mdiff+0x34>
 800a606:	f856 8b04 	ldr.w	r8, [r6], #4
 800a60a:	fa11 f288 	uxtah	r2, r1, r8
 800a60e:	1414      	asrs	r4, r2, #16
 800a610:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a614:	b292      	uxth	r2, r2
 800a616:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a61a:	f84e 2b04 	str.w	r2, [lr], #4
 800a61e:	1421      	asrs	r1, r4, #16
 800a620:	e7e0      	b.n	800a5e4 <__mdiff+0xc8>
 800a622:	3f01      	subs	r7, #1
 800a624:	e7ea      	b.n	800a5fc <__mdiff+0xe0>
 800a626:	bf00      	nop
 800a628:	0800b2bc 	.word	0x0800b2bc
 800a62c:	0800b2cd 	.word	0x0800b2cd

0800a630 <__d2b>:
 800a630:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a634:	460f      	mov	r7, r1
 800a636:	2101      	movs	r1, #1
 800a638:	ec59 8b10 	vmov	r8, r9, d0
 800a63c:	4616      	mov	r6, r2
 800a63e:	f7ff fcd5 	bl	8009fec <_Balloc>
 800a642:	4604      	mov	r4, r0
 800a644:	b930      	cbnz	r0, 800a654 <__d2b+0x24>
 800a646:	4602      	mov	r2, r0
 800a648:	4b24      	ldr	r3, [pc, #144]	; (800a6dc <__d2b+0xac>)
 800a64a:	4825      	ldr	r0, [pc, #148]	; (800a6e0 <__d2b+0xb0>)
 800a64c:	f240 310f 	movw	r1, #783	; 0x30f
 800a650:	f000 fa68 	bl	800ab24 <__assert_func>
 800a654:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a658:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a65c:	bb2d      	cbnz	r5, 800a6aa <__d2b+0x7a>
 800a65e:	9301      	str	r3, [sp, #4]
 800a660:	f1b8 0300 	subs.w	r3, r8, #0
 800a664:	d026      	beq.n	800a6b4 <__d2b+0x84>
 800a666:	4668      	mov	r0, sp
 800a668:	9300      	str	r3, [sp, #0]
 800a66a:	f7ff fd87 	bl	800a17c <__lo0bits>
 800a66e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a672:	b1e8      	cbz	r0, 800a6b0 <__d2b+0x80>
 800a674:	f1c0 0320 	rsb	r3, r0, #32
 800a678:	fa02 f303 	lsl.w	r3, r2, r3
 800a67c:	430b      	orrs	r3, r1
 800a67e:	40c2      	lsrs	r2, r0
 800a680:	6163      	str	r3, [r4, #20]
 800a682:	9201      	str	r2, [sp, #4]
 800a684:	9b01      	ldr	r3, [sp, #4]
 800a686:	61a3      	str	r3, [r4, #24]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	bf14      	ite	ne
 800a68c:	2202      	movne	r2, #2
 800a68e:	2201      	moveq	r2, #1
 800a690:	6122      	str	r2, [r4, #16]
 800a692:	b1bd      	cbz	r5, 800a6c4 <__d2b+0x94>
 800a694:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a698:	4405      	add	r5, r0
 800a69a:	603d      	str	r5, [r7, #0]
 800a69c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a6a0:	6030      	str	r0, [r6, #0]
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	b003      	add	sp, #12
 800a6a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a6ae:	e7d6      	b.n	800a65e <__d2b+0x2e>
 800a6b0:	6161      	str	r1, [r4, #20]
 800a6b2:	e7e7      	b.n	800a684 <__d2b+0x54>
 800a6b4:	a801      	add	r0, sp, #4
 800a6b6:	f7ff fd61 	bl	800a17c <__lo0bits>
 800a6ba:	9b01      	ldr	r3, [sp, #4]
 800a6bc:	6163      	str	r3, [r4, #20]
 800a6be:	3020      	adds	r0, #32
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	e7e5      	b.n	800a690 <__d2b+0x60>
 800a6c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a6c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a6cc:	6038      	str	r0, [r7, #0]
 800a6ce:	6918      	ldr	r0, [r3, #16]
 800a6d0:	f7ff fd34 	bl	800a13c <__hi0bits>
 800a6d4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a6d8:	e7e2      	b.n	800a6a0 <__d2b+0x70>
 800a6da:	bf00      	nop
 800a6dc:	0800b2bc 	.word	0x0800b2bc
 800a6e0:	0800b2cd 	.word	0x0800b2cd

0800a6e4 <__ssputs_r>:
 800a6e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6e8:	688e      	ldr	r6, [r1, #8]
 800a6ea:	461f      	mov	r7, r3
 800a6ec:	42be      	cmp	r6, r7
 800a6ee:	680b      	ldr	r3, [r1, #0]
 800a6f0:	4682      	mov	sl, r0
 800a6f2:	460c      	mov	r4, r1
 800a6f4:	4690      	mov	r8, r2
 800a6f6:	d82c      	bhi.n	800a752 <__ssputs_r+0x6e>
 800a6f8:	898a      	ldrh	r2, [r1, #12]
 800a6fa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a6fe:	d026      	beq.n	800a74e <__ssputs_r+0x6a>
 800a700:	6965      	ldr	r5, [r4, #20]
 800a702:	6909      	ldr	r1, [r1, #16]
 800a704:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a708:	eba3 0901 	sub.w	r9, r3, r1
 800a70c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a710:	1c7b      	adds	r3, r7, #1
 800a712:	444b      	add	r3, r9
 800a714:	106d      	asrs	r5, r5, #1
 800a716:	429d      	cmp	r5, r3
 800a718:	bf38      	it	cc
 800a71a:	461d      	movcc	r5, r3
 800a71c:	0553      	lsls	r3, r2, #21
 800a71e:	d527      	bpl.n	800a770 <__ssputs_r+0x8c>
 800a720:	4629      	mov	r1, r5
 800a722:	f7fd fed9 	bl	80084d8 <_malloc_r>
 800a726:	4606      	mov	r6, r0
 800a728:	b360      	cbz	r0, 800a784 <__ssputs_r+0xa0>
 800a72a:	6921      	ldr	r1, [r4, #16]
 800a72c:	464a      	mov	r2, r9
 800a72e:	f7fe fd88 	bl	8009242 <memcpy>
 800a732:	89a3      	ldrh	r3, [r4, #12]
 800a734:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a73c:	81a3      	strh	r3, [r4, #12]
 800a73e:	6126      	str	r6, [r4, #16]
 800a740:	6165      	str	r5, [r4, #20]
 800a742:	444e      	add	r6, r9
 800a744:	eba5 0509 	sub.w	r5, r5, r9
 800a748:	6026      	str	r6, [r4, #0]
 800a74a:	60a5      	str	r5, [r4, #8]
 800a74c:	463e      	mov	r6, r7
 800a74e:	42be      	cmp	r6, r7
 800a750:	d900      	bls.n	800a754 <__ssputs_r+0x70>
 800a752:	463e      	mov	r6, r7
 800a754:	6820      	ldr	r0, [r4, #0]
 800a756:	4632      	mov	r2, r6
 800a758:	4641      	mov	r1, r8
 800a75a:	f000 f9c9 	bl	800aaf0 <memmove>
 800a75e:	68a3      	ldr	r3, [r4, #8]
 800a760:	1b9b      	subs	r3, r3, r6
 800a762:	60a3      	str	r3, [r4, #8]
 800a764:	6823      	ldr	r3, [r4, #0]
 800a766:	4433      	add	r3, r6
 800a768:	6023      	str	r3, [r4, #0]
 800a76a:	2000      	movs	r0, #0
 800a76c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a770:	462a      	mov	r2, r5
 800a772:	f000 fa1d 	bl	800abb0 <_realloc_r>
 800a776:	4606      	mov	r6, r0
 800a778:	2800      	cmp	r0, #0
 800a77a:	d1e0      	bne.n	800a73e <__ssputs_r+0x5a>
 800a77c:	6921      	ldr	r1, [r4, #16]
 800a77e:	4650      	mov	r0, sl
 800a780:	f7ff fbe8 	bl	8009f54 <_free_r>
 800a784:	230c      	movs	r3, #12
 800a786:	f8ca 3000 	str.w	r3, [sl]
 800a78a:	89a3      	ldrh	r3, [r4, #12]
 800a78c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a790:	81a3      	strh	r3, [r4, #12]
 800a792:	f04f 30ff 	mov.w	r0, #4294967295
 800a796:	e7e9      	b.n	800a76c <__ssputs_r+0x88>

0800a798 <_svfiprintf_r>:
 800a798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a79c:	4698      	mov	r8, r3
 800a79e:	898b      	ldrh	r3, [r1, #12]
 800a7a0:	061b      	lsls	r3, r3, #24
 800a7a2:	b09d      	sub	sp, #116	; 0x74
 800a7a4:	4607      	mov	r7, r0
 800a7a6:	460d      	mov	r5, r1
 800a7a8:	4614      	mov	r4, r2
 800a7aa:	d50e      	bpl.n	800a7ca <_svfiprintf_r+0x32>
 800a7ac:	690b      	ldr	r3, [r1, #16]
 800a7ae:	b963      	cbnz	r3, 800a7ca <_svfiprintf_r+0x32>
 800a7b0:	2140      	movs	r1, #64	; 0x40
 800a7b2:	f7fd fe91 	bl	80084d8 <_malloc_r>
 800a7b6:	6028      	str	r0, [r5, #0]
 800a7b8:	6128      	str	r0, [r5, #16]
 800a7ba:	b920      	cbnz	r0, 800a7c6 <_svfiprintf_r+0x2e>
 800a7bc:	230c      	movs	r3, #12
 800a7be:	603b      	str	r3, [r7, #0]
 800a7c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c4:	e0d0      	b.n	800a968 <_svfiprintf_r+0x1d0>
 800a7c6:	2340      	movs	r3, #64	; 0x40
 800a7c8:	616b      	str	r3, [r5, #20]
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ce:	2320      	movs	r3, #32
 800a7d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7d8:	2330      	movs	r3, #48	; 0x30
 800a7da:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a980 <_svfiprintf_r+0x1e8>
 800a7de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7e2:	f04f 0901 	mov.w	r9, #1
 800a7e6:	4623      	mov	r3, r4
 800a7e8:	469a      	mov	sl, r3
 800a7ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ee:	b10a      	cbz	r2, 800a7f4 <_svfiprintf_r+0x5c>
 800a7f0:	2a25      	cmp	r2, #37	; 0x25
 800a7f2:	d1f9      	bne.n	800a7e8 <_svfiprintf_r+0x50>
 800a7f4:	ebba 0b04 	subs.w	fp, sl, r4
 800a7f8:	d00b      	beq.n	800a812 <_svfiprintf_r+0x7a>
 800a7fa:	465b      	mov	r3, fp
 800a7fc:	4622      	mov	r2, r4
 800a7fe:	4629      	mov	r1, r5
 800a800:	4638      	mov	r0, r7
 800a802:	f7ff ff6f 	bl	800a6e4 <__ssputs_r>
 800a806:	3001      	adds	r0, #1
 800a808:	f000 80a9 	beq.w	800a95e <_svfiprintf_r+0x1c6>
 800a80c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a80e:	445a      	add	r2, fp
 800a810:	9209      	str	r2, [sp, #36]	; 0x24
 800a812:	f89a 3000 	ldrb.w	r3, [sl]
 800a816:	2b00      	cmp	r3, #0
 800a818:	f000 80a1 	beq.w	800a95e <_svfiprintf_r+0x1c6>
 800a81c:	2300      	movs	r3, #0
 800a81e:	f04f 32ff 	mov.w	r2, #4294967295
 800a822:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a826:	f10a 0a01 	add.w	sl, sl, #1
 800a82a:	9304      	str	r3, [sp, #16]
 800a82c:	9307      	str	r3, [sp, #28]
 800a82e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a832:	931a      	str	r3, [sp, #104]	; 0x68
 800a834:	4654      	mov	r4, sl
 800a836:	2205      	movs	r2, #5
 800a838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a83c:	4850      	ldr	r0, [pc, #320]	; (800a980 <_svfiprintf_r+0x1e8>)
 800a83e:	f7f5 fccf 	bl	80001e0 <memchr>
 800a842:	9a04      	ldr	r2, [sp, #16]
 800a844:	b9d8      	cbnz	r0, 800a87e <_svfiprintf_r+0xe6>
 800a846:	06d0      	lsls	r0, r2, #27
 800a848:	bf44      	itt	mi
 800a84a:	2320      	movmi	r3, #32
 800a84c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a850:	0711      	lsls	r1, r2, #28
 800a852:	bf44      	itt	mi
 800a854:	232b      	movmi	r3, #43	; 0x2b
 800a856:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a85a:	f89a 3000 	ldrb.w	r3, [sl]
 800a85e:	2b2a      	cmp	r3, #42	; 0x2a
 800a860:	d015      	beq.n	800a88e <_svfiprintf_r+0xf6>
 800a862:	9a07      	ldr	r2, [sp, #28]
 800a864:	4654      	mov	r4, sl
 800a866:	2000      	movs	r0, #0
 800a868:	f04f 0c0a 	mov.w	ip, #10
 800a86c:	4621      	mov	r1, r4
 800a86e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a872:	3b30      	subs	r3, #48	; 0x30
 800a874:	2b09      	cmp	r3, #9
 800a876:	d94d      	bls.n	800a914 <_svfiprintf_r+0x17c>
 800a878:	b1b0      	cbz	r0, 800a8a8 <_svfiprintf_r+0x110>
 800a87a:	9207      	str	r2, [sp, #28]
 800a87c:	e014      	b.n	800a8a8 <_svfiprintf_r+0x110>
 800a87e:	eba0 0308 	sub.w	r3, r0, r8
 800a882:	fa09 f303 	lsl.w	r3, r9, r3
 800a886:	4313      	orrs	r3, r2
 800a888:	9304      	str	r3, [sp, #16]
 800a88a:	46a2      	mov	sl, r4
 800a88c:	e7d2      	b.n	800a834 <_svfiprintf_r+0x9c>
 800a88e:	9b03      	ldr	r3, [sp, #12]
 800a890:	1d19      	adds	r1, r3, #4
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	9103      	str	r1, [sp, #12]
 800a896:	2b00      	cmp	r3, #0
 800a898:	bfbb      	ittet	lt
 800a89a:	425b      	neglt	r3, r3
 800a89c:	f042 0202 	orrlt.w	r2, r2, #2
 800a8a0:	9307      	strge	r3, [sp, #28]
 800a8a2:	9307      	strlt	r3, [sp, #28]
 800a8a4:	bfb8      	it	lt
 800a8a6:	9204      	strlt	r2, [sp, #16]
 800a8a8:	7823      	ldrb	r3, [r4, #0]
 800a8aa:	2b2e      	cmp	r3, #46	; 0x2e
 800a8ac:	d10c      	bne.n	800a8c8 <_svfiprintf_r+0x130>
 800a8ae:	7863      	ldrb	r3, [r4, #1]
 800a8b0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8b2:	d134      	bne.n	800a91e <_svfiprintf_r+0x186>
 800a8b4:	9b03      	ldr	r3, [sp, #12]
 800a8b6:	1d1a      	adds	r2, r3, #4
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	9203      	str	r2, [sp, #12]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	bfb8      	it	lt
 800a8c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8c4:	3402      	adds	r4, #2
 800a8c6:	9305      	str	r3, [sp, #20]
 800a8c8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a990 <_svfiprintf_r+0x1f8>
 800a8cc:	7821      	ldrb	r1, [r4, #0]
 800a8ce:	2203      	movs	r2, #3
 800a8d0:	4650      	mov	r0, sl
 800a8d2:	f7f5 fc85 	bl	80001e0 <memchr>
 800a8d6:	b138      	cbz	r0, 800a8e8 <_svfiprintf_r+0x150>
 800a8d8:	9b04      	ldr	r3, [sp, #16]
 800a8da:	eba0 000a 	sub.w	r0, r0, sl
 800a8de:	2240      	movs	r2, #64	; 0x40
 800a8e0:	4082      	lsls	r2, r0
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	3401      	adds	r4, #1
 800a8e6:	9304      	str	r3, [sp, #16]
 800a8e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ec:	4825      	ldr	r0, [pc, #148]	; (800a984 <_svfiprintf_r+0x1ec>)
 800a8ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a8f2:	2206      	movs	r2, #6
 800a8f4:	f7f5 fc74 	bl	80001e0 <memchr>
 800a8f8:	2800      	cmp	r0, #0
 800a8fa:	d038      	beq.n	800a96e <_svfiprintf_r+0x1d6>
 800a8fc:	4b22      	ldr	r3, [pc, #136]	; (800a988 <_svfiprintf_r+0x1f0>)
 800a8fe:	bb1b      	cbnz	r3, 800a948 <_svfiprintf_r+0x1b0>
 800a900:	9b03      	ldr	r3, [sp, #12]
 800a902:	3307      	adds	r3, #7
 800a904:	f023 0307 	bic.w	r3, r3, #7
 800a908:	3308      	adds	r3, #8
 800a90a:	9303      	str	r3, [sp, #12]
 800a90c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a90e:	4433      	add	r3, r6
 800a910:	9309      	str	r3, [sp, #36]	; 0x24
 800a912:	e768      	b.n	800a7e6 <_svfiprintf_r+0x4e>
 800a914:	fb0c 3202 	mla	r2, ip, r2, r3
 800a918:	460c      	mov	r4, r1
 800a91a:	2001      	movs	r0, #1
 800a91c:	e7a6      	b.n	800a86c <_svfiprintf_r+0xd4>
 800a91e:	2300      	movs	r3, #0
 800a920:	3401      	adds	r4, #1
 800a922:	9305      	str	r3, [sp, #20]
 800a924:	4619      	mov	r1, r3
 800a926:	f04f 0c0a 	mov.w	ip, #10
 800a92a:	4620      	mov	r0, r4
 800a92c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a930:	3a30      	subs	r2, #48	; 0x30
 800a932:	2a09      	cmp	r2, #9
 800a934:	d903      	bls.n	800a93e <_svfiprintf_r+0x1a6>
 800a936:	2b00      	cmp	r3, #0
 800a938:	d0c6      	beq.n	800a8c8 <_svfiprintf_r+0x130>
 800a93a:	9105      	str	r1, [sp, #20]
 800a93c:	e7c4      	b.n	800a8c8 <_svfiprintf_r+0x130>
 800a93e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a942:	4604      	mov	r4, r0
 800a944:	2301      	movs	r3, #1
 800a946:	e7f0      	b.n	800a92a <_svfiprintf_r+0x192>
 800a948:	ab03      	add	r3, sp, #12
 800a94a:	9300      	str	r3, [sp, #0]
 800a94c:	462a      	mov	r2, r5
 800a94e:	4b0f      	ldr	r3, [pc, #60]	; (800a98c <_svfiprintf_r+0x1f4>)
 800a950:	a904      	add	r1, sp, #16
 800a952:	4638      	mov	r0, r7
 800a954:	f7fd feec 	bl	8008730 <_printf_float>
 800a958:	1c42      	adds	r2, r0, #1
 800a95a:	4606      	mov	r6, r0
 800a95c:	d1d6      	bne.n	800a90c <_svfiprintf_r+0x174>
 800a95e:	89ab      	ldrh	r3, [r5, #12]
 800a960:	065b      	lsls	r3, r3, #25
 800a962:	f53f af2d 	bmi.w	800a7c0 <_svfiprintf_r+0x28>
 800a966:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a968:	b01d      	add	sp, #116	; 0x74
 800a96a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a96e:	ab03      	add	r3, sp, #12
 800a970:	9300      	str	r3, [sp, #0]
 800a972:	462a      	mov	r2, r5
 800a974:	4b05      	ldr	r3, [pc, #20]	; (800a98c <_svfiprintf_r+0x1f4>)
 800a976:	a904      	add	r1, sp, #16
 800a978:	4638      	mov	r0, r7
 800a97a:	f7fe f97d 	bl	8008c78 <_printf_i>
 800a97e:	e7eb      	b.n	800a958 <_svfiprintf_r+0x1c0>
 800a980:	0800b424 	.word	0x0800b424
 800a984:	0800b42e 	.word	0x0800b42e
 800a988:	08008731 	.word	0x08008731
 800a98c:	0800a6e5 	.word	0x0800a6e5
 800a990:	0800b42a 	.word	0x0800b42a

0800a994 <__sflush_r>:
 800a994:	898a      	ldrh	r2, [r1, #12]
 800a996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a99a:	4605      	mov	r5, r0
 800a99c:	0710      	lsls	r0, r2, #28
 800a99e:	460c      	mov	r4, r1
 800a9a0:	d458      	bmi.n	800aa54 <__sflush_r+0xc0>
 800a9a2:	684b      	ldr	r3, [r1, #4]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	dc05      	bgt.n	800a9b4 <__sflush_r+0x20>
 800a9a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	dc02      	bgt.n	800a9b4 <__sflush_r+0x20>
 800a9ae:	2000      	movs	r0, #0
 800a9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a9b6:	2e00      	cmp	r6, #0
 800a9b8:	d0f9      	beq.n	800a9ae <__sflush_r+0x1a>
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a9c0:	682f      	ldr	r7, [r5, #0]
 800a9c2:	6a21      	ldr	r1, [r4, #32]
 800a9c4:	602b      	str	r3, [r5, #0]
 800a9c6:	d032      	beq.n	800aa2e <__sflush_r+0x9a>
 800a9c8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a9ca:	89a3      	ldrh	r3, [r4, #12]
 800a9cc:	075a      	lsls	r2, r3, #29
 800a9ce:	d505      	bpl.n	800a9dc <__sflush_r+0x48>
 800a9d0:	6863      	ldr	r3, [r4, #4]
 800a9d2:	1ac0      	subs	r0, r0, r3
 800a9d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a9d6:	b10b      	cbz	r3, 800a9dc <__sflush_r+0x48>
 800a9d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a9da:	1ac0      	subs	r0, r0, r3
 800a9dc:	2300      	movs	r3, #0
 800a9de:	4602      	mov	r2, r0
 800a9e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a9e2:	6a21      	ldr	r1, [r4, #32]
 800a9e4:	4628      	mov	r0, r5
 800a9e6:	47b0      	blx	r6
 800a9e8:	1c43      	adds	r3, r0, #1
 800a9ea:	89a3      	ldrh	r3, [r4, #12]
 800a9ec:	d106      	bne.n	800a9fc <__sflush_r+0x68>
 800a9ee:	6829      	ldr	r1, [r5, #0]
 800a9f0:	291d      	cmp	r1, #29
 800a9f2:	d82b      	bhi.n	800aa4c <__sflush_r+0xb8>
 800a9f4:	4a29      	ldr	r2, [pc, #164]	; (800aa9c <__sflush_r+0x108>)
 800a9f6:	410a      	asrs	r2, r1
 800a9f8:	07d6      	lsls	r6, r2, #31
 800a9fa:	d427      	bmi.n	800aa4c <__sflush_r+0xb8>
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	6062      	str	r2, [r4, #4]
 800aa00:	04d9      	lsls	r1, r3, #19
 800aa02:	6922      	ldr	r2, [r4, #16]
 800aa04:	6022      	str	r2, [r4, #0]
 800aa06:	d504      	bpl.n	800aa12 <__sflush_r+0x7e>
 800aa08:	1c42      	adds	r2, r0, #1
 800aa0a:	d101      	bne.n	800aa10 <__sflush_r+0x7c>
 800aa0c:	682b      	ldr	r3, [r5, #0]
 800aa0e:	b903      	cbnz	r3, 800aa12 <__sflush_r+0x7e>
 800aa10:	6560      	str	r0, [r4, #84]	; 0x54
 800aa12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa14:	602f      	str	r7, [r5, #0]
 800aa16:	2900      	cmp	r1, #0
 800aa18:	d0c9      	beq.n	800a9ae <__sflush_r+0x1a>
 800aa1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa1e:	4299      	cmp	r1, r3
 800aa20:	d002      	beq.n	800aa28 <__sflush_r+0x94>
 800aa22:	4628      	mov	r0, r5
 800aa24:	f7ff fa96 	bl	8009f54 <_free_r>
 800aa28:	2000      	movs	r0, #0
 800aa2a:	6360      	str	r0, [r4, #52]	; 0x34
 800aa2c:	e7c0      	b.n	800a9b0 <__sflush_r+0x1c>
 800aa2e:	2301      	movs	r3, #1
 800aa30:	4628      	mov	r0, r5
 800aa32:	47b0      	blx	r6
 800aa34:	1c41      	adds	r1, r0, #1
 800aa36:	d1c8      	bne.n	800a9ca <__sflush_r+0x36>
 800aa38:	682b      	ldr	r3, [r5, #0]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d0c5      	beq.n	800a9ca <__sflush_r+0x36>
 800aa3e:	2b1d      	cmp	r3, #29
 800aa40:	d001      	beq.n	800aa46 <__sflush_r+0xb2>
 800aa42:	2b16      	cmp	r3, #22
 800aa44:	d101      	bne.n	800aa4a <__sflush_r+0xb6>
 800aa46:	602f      	str	r7, [r5, #0]
 800aa48:	e7b1      	b.n	800a9ae <__sflush_r+0x1a>
 800aa4a:	89a3      	ldrh	r3, [r4, #12]
 800aa4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa50:	81a3      	strh	r3, [r4, #12]
 800aa52:	e7ad      	b.n	800a9b0 <__sflush_r+0x1c>
 800aa54:	690f      	ldr	r7, [r1, #16]
 800aa56:	2f00      	cmp	r7, #0
 800aa58:	d0a9      	beq.n	800a9ae <__sflush_r+0x1a>
 800aa5a:	0793      	lsls	r3, r2, #30
 800aa5c:	680e      	ldr	r6, [r1, #0]
 800aa5e:	bf08      	it	eq
 800aa60:	694b      	ldreq	r3, [r1, #20]
 800aa62:	600f      	str	r7, [r1, #0]
 800aa64:	bf18      	it	ne
 800aa66:	2300      	movne	r3, #0
 800aa68:	eba6 0807 	sub.w	r8, r6, r7
 800aa6c:	608b      	str	r3, [r1, #8]
 800aa6e:	f1b8 0f00 	cmp.w	r8, #0
 800aa72:	dd9c      	ble.n	800a9ae <__sflush_r+0x1a>
 800aa74:	6a21      	ldr	r1, [r4, #32]
 800aa76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa78:	4643      	mov	r3, r8
 800aa7a:	463a      	mov	r2, r7
 800aa7c:	4628      	mov	r0, r5
 800aa7e:	47b0      	blx	r6
 800aa80:	2800      	cmp	r0, #0
 800aa82:	dc06      	bgt.n	800aa92 <__sflush_r+0xfe>
 800aa84:	89a3      	ldrh	r3, [r4, #12]
 800aa86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa8a:	81a3      	strh	r3, [r4, #12]
 800aa8c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa90:	e78e      	b.n	800a9b0 <__sflush_r+0x1c>
 800aa92:	4407      	add	r7, r0
 800aa94:	eba8 0800 	sub.w	r8, r8, r0
 800aa98:	e7e9      	b.n	800aa6e <__sflush_r+0xda>
 800aa9a:	bf00      	nop
 800aa9c:	dfbffffe 	.word	0xdfbffffe

0800aaa0 <_fflush_r>:
 800aaa0:	b538      	push	{r3, r4, r5, lr}
 800aaa2:	690b      	ldr	r3, [r1, #16]
 800aaa4:	4605      	mov	r5, r0
 800aaa6:	460c      	mov	r4, r1
 800aaa8:	b913      	cbnz	r3, 800aab0 <_fflush_r+0x10>
 800aaaa:	2500      	movs	r5, #0
 800aaac:	4628      	mov	r0, r5
 800aaae:	bd38      	pop	{r3, r4, r5, pc}
 800aab0:	b118      	cbz	r0, 800aaba <_fflush_r+0x1a>
 800aab2:	6a03      	ldr	r3, [r0, #32]
 800aab4:	b90b      	cbnz	r3, 800aaba <_fflush_r+0x1a>
 800aab6:	f7fe fa8d 	bl	8008fd4 <__sinit>
 800aaba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d0f3      	beq.n	800aaaa <_fflush_r+0xa>
 800aac2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aac4:	07d0      	lsls	r0, r2, #31
 800aac6:	d404      	bmi.n	800aad2 <_fflush_r+0x32>
 800aac8:	0599      	lsls	r1, r3, #22
 800aaca:	d402      	bmi.n	800aad2 <_fflush_r+0x32>
 800aacc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aace:	f7fe fbb6 	bl	800923e <__retarget_lock_acquire_recursive>
 800aad2:	4628      	mov	r0, r5
 800aad4:	4621      	mov	r1, r4
 800aad6:	f7ff ff5d 	bl	800a994 <__sflush_r>
 800aada:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aadc:	07da      	lsls	r2, r3, #31
 800aade:	4605      	mov	r5, r0
 800aae0:	d4e4      	bmi.n	800aaac <_fflush_r+0xc>
 800aae2:	89a3      	ldrh	r3, [r4, #12]
 800aae4:	059b      	lsls	r3, r3, #22
 800aae6:	d4e1      	bmi.n	800aaac <_fflush_r+0xc>
 800aae8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aaea:	f7fe fba9 	bl	8009240 <__retarget_lock_release_recursive>
 800aaee:	e7dd      	b.n	800aaac <_fflush_r+0xc>

0800aaf0 <memmove>:
 800aaf0:	4288      	cmp	r0, r1
 800aaf2:	b510      	push	{r4, lr}
 800aaf4:	eb01 0402 	add.w	r4, r1, r2
 800aaf8:	d902      	bls.n	800ab00 <memmove+0x10>
 800aafa:	4284      	cmp	r4, r0
 800aafc:	4623      	mov	r3, r4
 800aafe:	d807      	bhi.n	800ab10 <memmove+0x20>
 800ab00:	1e43      	subs	r3, r0, #1
 800ab02:	42a1      	cmp	r1, r4
 800ab04:	d008      	beq.n	800ab18 <memmove+0x28>
 800ab06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab0e:	e7f8      	b.n	800ab02 <memmove+0x12>
 800ab10:	4402      	add	r2, r0
 800ab12:	4601      	mov	r1, r0
 800ab14:	428a      	cmp	r2, r1
 800ab16:	d100      	bne.n	800ab1a <memmove+0x2a>
 800ab18:	bd10      	pop	{r4, pc}
 800ab1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab22:	e7f7      	b.n	800ab14 <memmove+0x24>

0800ab24 <__assert_func>:
 800ab24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab26:	4614      	mov	r4, r2
 800ab28:	461a      	mov	r2, r3
 800ab2a:	4b09      	ldr	r3, [pc, #36]	; (800ab50 <__assert_func+0x2c>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4605      	mov	r5, r0
 800ab30:	68d8      	ldr	r0, [r3, #12]
 800ab32:	b14c      	cbz	r4, 800ab48 <__assert_func+0x24>
 800ab34:	4b07      	ldr	r3, [pc, #28]	; (800ab54 <__assert_func+0x30>)
 800ab36:	9100      	str	r1, [sp, #0]
 800ab38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab3c:	4906      	ldr	r1, [pc, #24]	; (800ab58 <__assert_func+0x34>)
 800ab3e:	462b      	mov	r3, r5
 800ab40:	f000 f872 	bl	800ac28 <fiprintf>
 800ab44:	f000 f882 	bl	800ac4c <abort>
 800ab48:	4b04      	ldr	r3, [pc, #16]	; (800ab5c <__assert_func+0x38>)
 800ab4a:	461c      	mov	r4, r3
 800ab4c:	e7f3      	b.n	800ab36 <__assert_func+0x12>
 800ab4e:	bf00      	nop
 800ab50:	20000068 	.word	0x20000068
 800ab54:	0800b43f 	.word	0x0800b43f
 800ab58:	0800b44c 	.word	0x0800b44c
 800ab5c:	0800b47a 	.word	0x0800b47a

0800ab60 <_calloc_r>:
 800ab60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ab62:	fba1 2402 	umull	r2, r4, r1, r2
 800ab66:	b94c      	cbnz	r4, 800ab7c <_calloc_r+0x1c>
 800ab68:	4611      	mov	r1, r2
 800ab6a:	9201      	str	r2, [sp, #4]
 800ab6c:	f7fd fcb4 	bl	80084d8 <_malloc_r>
 800ab70:	9a01      	ldr	r2, [sp, #4]
 800ab72:	4605      	mov	r5, r0
 800ab74:	b930      	cbnz	r0, 800ab84 <_calloc_r+0x24>
 800ab76:	4628      	mov	r0, r5
 800ab78:	b003      	add	sp, #12
 800ab7a:	bd30      	pop	{r4, r5, pc}
 800ab7c:	220c      	movs	r2, #12
 800ab7e:	6002      	str	r2, [r0, #0]
 800ab80:	2500      	movs	r5, #0
 800ab82:	e7f8      	b.n	800ab76 <_calloc_r+0x16>
 800ab84:	4621      	mov	r1, r4
 800ab86:	f7fe fabe 	bl	8009106 <memset>
 800ab8a:	e7f4      	b.n	800ab76 <_calloc_r+0x16>

0800ab8c <__ascii_mbtowc>:
 800ab8c:	b082      	sub	sp, #8
 800ab8e:	b901      	cbnz	r1, 800ab92 <__ascii_mbtowc+0x6>
 800ab90:	a901      	add	r1, sp, #4
 800ab92:	b142      	cbz	r2, 800aba6 <__ascii_mbtowc+0x1a>
 800ab94:	b14b      	cbz	r3, 800abaa <__ascii_mbtowc+0x1e>
 800ab96:	7813      	ldrb	r3, [r2, #0]
 800ab98:	600b      	str	r3, [r1, #0]
 800ab9a:	7812      	ldrb	r2, [r2, #0]
 800ab9c:	1e10      	subs	r0, r2, #0
 800ab9e:	bf18      	it	ne
 800aba0:	2001      	movne	r0, #1
 800aba2:	b002      	add	sp, #8
 800aba4:	4770      	bx	lr
 800aba6:	4610      	mov	r0, r2
 800aba8:	e7fb      	b.n	800aba2 <__ascii_mbtowc+0x16>
 800abaa:	f06f 0001 	mvn.w	r0, #1
 800abae:	e7f8      	b.n	800aba2 <__ascii_mbtowc+0x16>

0800abb0 <_realloc_r>:
 800abb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abb4:	4680      	mov	r8, r0
 800abb6:	4614      	mov	r4, r2
 800abb8:	460e      	mov	r6, r1
 800abba:	b921      	cbnz	r1, 800abc6 <_realloc_r+0x16>
 800abbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abc0:	4611      	mov	r1, r2
 800abc2:	f7fd bc89 	b.w	80084d8 <_malloc_r>
 800abc6:	b92a      	cbnz	r2, 800abd4 <_realloc_r+0x24>
 800abc8:	f7ff f9c4 	bl	8009f54 <_free_r>
 800abcc:	4625      	mov	r5, r4
 800abce:	4628      	mov	r0, r5
 800abd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abd4:	f000 f841 	bl	800ac5a <_malloc_usable_size_r>
 800abd8:	4284      	cmp	r4, r0
 800abda:	4607      	mov	r7, r0
 800abdc:	d802      	bhi.n	800abe4 <_realloc_r+0x34>
 800abde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800abe2:	d812      	bhi.n	800ac0a <_realloc_r+0x5a>
 800abe4:	4621      	mov	r1, r4
 800abe6:	4640      	mov	r0, r8
 800abe8:	f7fd fc76 	bl	80084d8 <_malloc_r>
 800abec:	4605      	mov	r5, r0
 800abee:	2800      	cmp	r0, #0
 800abf0:	d0ed      	beq.n	800abce <_realloc_r+0x1e>
 800abf2:	42bc      	cmp	r4, r7
 800abf4:	4622      	mov	r2, r4
 800abf6:	4631      	mov	r1, r6
 800abf8:	bf28      	it	cs
 800abfa:	463a      	movcs	r2, r7
 800abfc:	f7fe fb21 	bl	8009242 <memcpy>
 800ac00:	4631      	mov	r1, r6
 800ac02:	4640      	mov	r0, r8
 800ac04:	f7ff f9a6 	bl	8009f54 <_free_r>
 800ac08:	e7e1      	b.n	800abce <_realloc_r+0x1e>
 800ac0a:	4635      	mov	r5, r6
 800ac0c:	e7df      	b.n	800abce <_realloc_r+0x1e>

0800ac0e <__ascii_wctomb>:
 800ac0e:	b149      	cbz	r1, 800ac24 <__ascii_wctomb+0x16>
 800ac10:	2aff      	cmp	r2, #255	; 0xff
 800ac12:	bf85      	ittet	hi
 800ac14:	238a      	movhi	r3, #138	; 0x8a
 800ac16:	6003      	strhi	r3, [r0, #0]
 800ac18:	700a      	strbls	r2, [r1, #0]
 800ac1a:	f04f 30ff 	movhi.w	r0, #4294967295
 800ac1e:	bf98      	it	ls
 800ac20:	2001      	movls	r0, #1
 800ac22:	4770      	bx	lr
 800ac24:	4608      	mov	r0, r1
 800ac26:	4770      	bx	lr

0800ac28 <fiprintf>:
 800ac28:	b40e      	push	{r1, r2, r3}
 800ac2a:	b503      	push	{r0, r1, lr}
 800ac2c:	4601      	mov	r1, r0
 800ac2e:	ab03      	add	r3, sp, #12
 800ac30:	4805      	ldr	r0, [pc, #20]	; (800ac48 <fiprintf+0x20>)
 800ac32:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac36:	6800      	ldr	r0, [r0, #0]
 800ac38:	9301      	str	r3, [sp, #4]
 800ac3a:	f000 f83f 	bl	800acbc <_vfiprintf_r>
 800ac3e:	b002      	add	sp, #8
 800ac40:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac44:	b003      	add	sp, #12
 800ac46:	4770      	bx	lr
 800ac48:	20000068 	.word	0x20000068

0800ac4c <abort>:
 800ac4c:	b508      	push	{r3, lr}
 800ac4e:	2006      	movs	r0, #6
 800ac50:	f000 fa0c 	bl	800b06c <raise>
 800ac54:	2001      	movs	r0, #1
 800ac56:	f7f8 fbdf 	bl	8003418 <_exit>

0800ac5a <_malloc_usable_size_r>:
 800ac5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac5e:	1f18      	subs	r0, r3, #4
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	bfbc      	itt	lt
 800ac64:	580b      	ldrlt	r3, [r1, r0]
 800ac66:	18c0      	addlt	r0, r0, r3
 800ac68:	4770      	bx	lr

0800ac6a <__sfputc_r>:
 800ac6a:	6893      	ldr	r3, [r2, #8]
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	b410      	push	{r4}
 800ac72:	6093      	str	r3, [r2, #8]
 800ac74:	da08      	bge.n	800ac88 <__sfputc_r+0x1e>
 800ac76:	6994      	ldr	r4, [r2, #24]
 800ac78:	42a3      	cmp	r3, r4
 800ac7a:	db01      	blt.n	800ac80 <__sfputc_r+0x16>
 800ac7c:	290a      	cmp	r1, #10
 800ac7e:	d103      	bne.n	800ac88 <__sfputc_r+0x1e>
 800ac80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac84:	f000 b934 	b.w	800aef0 <__swbuf_r>
 800ac88:	6813      	ldr	r3, [r2, #0]
 800ac8a:	1c58      	adds	r0, r3, #1
 800ac8c:	6010      	str	r0, [r2, #0]
 800ac8e:	7019      	strb	r1, [r3, #0]
 800ac90:	4608      	mov	r0, r1
 800ac92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <__sfputs_r>:
 800ac98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac9a:	4606      	mov	r6, r0
 800ac9c:	460f      	mov	r7, r1
 800ac9e:	4614      	mov	r4, r2
 800aca0:	18d5      	adds	r5, r2, r3
 800aca2:	42ac      	cmp	r4, r5
 800aca4:	d101      	bne.n	800acaa <__sfputs_r+0x12>
 800aca6:	2000      	movs	r0, #0
 800aca8:	e007      	b.n	800acba <__sfputs_r+0x22>
 800acaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acae:	463a      	mov	r2, r7
 800acb0:	4630      	mov	r0, r6
 800acb2:	f7ff ffda 	bl	800ac6a <__sfputc_r>
 800acb6:	1c43      	adds	r3, r0, #1
 800acb8:	d1f3      	bne.n	800aca2 <__sfputs_r+0xa>
 800acba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800acbc <_vfiprintf_r>:
 800acbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc0:	460d      	mov	r5, r1
 800acc2:	b09d      	sub	sp, #116	; 0x74
 800acc4:	4614      	mov	r4, r2
 800acc6:	4698      	mov	r8, r3
 800acc8:	4606      	mov	r6, r0
 800acca:	b118      	cbz	r0, 800acd4 <_vfiprintf_r+0x18>
 800accc:	6a03      	ldr	r3, [r0, #32]
 800acce:	b90b      	cbnz	r3, 800acd4 <_vfiprintf_r+0x18>
 800acd0:	f7fe f980 	bl	8008fd4 <__sinit>
 800acd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acd6:	07d9      	lsls	r1, r3, #31
 800acd8:	d405      	bmi.n	800ace6 <_vfiprintf_r+0x2a>
 800acda:	89ab      	ldrh	r3, [r5, #12]
 800acdc:	059a      	lsls	r2, r3, #22
 800acde:	d402      	bmi.n	800ace6 <_vfiprintf_r+0x2a>
 800ace0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ace2:	f7fe faac 	bl	800923e <__retarget_lock_acquire_recursive>
 800ace6:	89ab      	ldrh	r3, [r5, #12]
 800ace8:	071b      	lsls	r3, r3, #28
 800acea:	d501      	bpl.n	800acf0 <_vfiprintf_r+0x34>
 800acec:	692b      	ldr	r3, [r5, #16]
 800acee:	b99b      	cbnz	r3, 800ad18 <_vfiprintf_r+0x5c>
 800acf0:	4629      	mov	r1, r5
 800acf2:	4630      	mov	r0, r6
 800acf4:	f000 f93a 	bl	800af6c <__swsetup_r>
 800acf8:	b170      	cbz	r0, 800ad18 <_vfiprintf_r+0x5c>
 800acfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acfc:	07dc      	lsls	r4, r3, #31
 800acfe:	d504      	bpl.n	800ad0a <_vfiprintf_r+0x4e>
 800ad00:	f04f 30ff 	mov.w	r0, #4294967295
 800ad04:	b01d      	add	sp, #116	; 0x74
 800ad06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad0a:	89ab      	ldrh	r3, [r5, #12]
 800ad0c:	0598      	lsls	r0, r3, #22
 800ad0e:	d4f7      	bmi.n	800ad00 <_vfiprintf_r+0x44>
 800ad10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad12:	f7fe fa95 	bl	8009240 <__retarget_lock_release_recursive>
 800ad16:	e7f3      	b.n	800ad00 <_vfiprintf_r+0x44>
 800ad18:	2300      	movs	r3, #0
 800ad1a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad1c:	2320      	movs	r3, #32
 800ad1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad22:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad26:	2330      	movs	r3, #48	; 0x30
 800ad28:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800aedc <_vfiprintf_r+0x220>
 800ad2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad30:	f04f 0901 	mov.w	r9, #1
 800ad34:	4623      	mov	r3, r4
 800ad36:	469a      	mov	sl, r3
 800ad38:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad3c:	b10a      	cbz	r2, 800ad42 <_vfiprintf_r+0x86>
 800ad3e:	2a25      	cmp	r2, #37	; 0x25
 800ad40:	d1f9      	bne.n	800ad36 <_vfiprintf_r+0x7a>
 800ad42:	ebba 0b04 	subs.w	fp, sl, r4
 800ad46:	d00b      	beq.n	800ad60 <_vfiprintf_r+0xa4>
 800ad48:	465b      	mov	r3, fp
 800ad4a:	4622      	mov	r2, r4
 800ad4c:	4629      	mov	r1, r5
 800ad4e:	4630      	mov	r0, r6
 800ad50:	f7ff ffa2 	bl	800ac98 <__sfputs_r>
 800ad54:	3001      	adds	r0, #1
 800ad56:	f000 80a9 	beq.w	800aeac <_vfiprintf_r+0x1f0>
 800ad5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad5c:	445a      	add	r2, fp
 800ad5e:	9209      	str	r2, [sp, #36]	; 0x24
 800ad60:	f89a 3000 	ldrb.w	r3, [sl]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	f000 80a1 	beq.w	800aeac <_vfiprintf_r+0x1f0>
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad74:	f10a 0a01 	add.w	sl, sl, #1
 800ad78:	9304      	str	r3, [sp, #16]
 800ad7a:	9307      	str	r3, [sp, #28]
 800ad7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad80:	931a      	str	r3, [sp, #104]	; 0x68
 800ad82:	4654      	mov	r4, sl
 800ad84:	2205      	movs	r2, #5
 800ad86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad8a:	4854      	ldr	r0, [pc, #336]	; (800aedc <_vfiprintf_r+0x220>)
 800ad8c:	f7f5 fa28 	bl	80001e0 <memchr>
 800ad90:	9a04      	ldr	r2, [sp, #16]
 800ad92:	b9d8      	cbnz	r0, 800adcc <_vfiprintf_r+0x110>
 800ad94:	06d1      	lsls	r1, r2, #27
 800ad96:	bf44      	itt	mi
 800ad98:	2320      	movmi	r3, #32
 800ad9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad9e:	0713      	lsls	r3, r2, #28
 800ada0:	bf44      	itt	mi
 800ada2:	232b      	movmi	r3, #43	; 0x2b
 800ada4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ada8:	f89a 3000 	ldrb.w	r3, [sl]
 800adac:	2b2a      	cmp	r3, #42	; 0x2a
 800adae:	d015      	beq.n	800addc <_vfiprintf_r+0x120>
 800adb0:	9a07      	ldr	r2, [sp, #28]
 800adb2:	4654      	mov	r4, sl
 800adb4:	2000      	movs	r0, #0
 800adb6:	f04f 0c0a 	mov.w	ip, #10
 800adba:	4621      	mov	r1, r4
 800adbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adc0:	3b30      	subs	r3, #48	; 0x30
 800adc2:	2b09      	cmp	r3, #9
 800adc4:	d94d      	bls.n	800ae62 <_vfiprintf_r+0x1a6>
 800adc6:	b1b0      	cbz	r0, 800adf6 <_vfiprintf_r+0x13a>
 800adc8:	9207      	str	r2, [sp, #28]
 800adca:	e014      	b.n	800adf6 <_vfiprintf_r+0x13a>
 800adcc:	eba0 0308 	sub.w	r3, r0, r8
 800add0:	fa09 f303 	lsl.w	r3, r9, r3
 800add4:	4313      	orrs	r3, r2
 800add6:	9304      	str	r3, [sp, #16]
 800add8:	46a2      	mov	sl, r4
 800adda:	e7d2      	b.n	800ad82 <_vfiprintf_r+0xc6>
 800addc:	9b03      	ldr	r3, [sp, #12]
 800adde:	1d19      	adds	r1, r3, #4
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	9103      	str	r1, [sp, #12]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	bfbb      	ittet	lt
 800ade8:	425b      	neglt	r3, r3
 800adea:	f042 0202 	orrlt.w	r2, r2, #2
 800adee:	9307      	strge	r3, [sp, #28]
 800adf0:	9307      	strlt	r3, [sp, #28]
 800adf2:	bfb8      	it	lt
 800adf4:	9204      	strlt	r2, [sp, #16]
 800adf6:	7823      	ldrb	r3, [r4, #0]
 800adf8:	2b2e      	cmp	r3, #46	; 0x2e
 800adfa:	d10c      	bne.n	800ae16 <_vfiprintf_r+0x15a>
 800adfc:	7863      	ldrb	r3, [r4, #1]
 800adfe:	2b2a      	cmp	r3, #42	; 0x2a
 800ae00:	d134      	bne.n	800ae6c <_vfiprintf_r+0x1b0>
 800ae02:	9b03      	ldr	r3, [sp, #12]
 800ae04:	1d1a      	adds	r2, r3, #4
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	9203      	str	r2, [sp, #12]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	bfb8      	it	lt
 800ae0e:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae12:	3402      	adds	r4, #2
 800ae14:	9305      	str	r3, [sp, #20]
 800ae16:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800aeec <_vfiprintf_r+0x230>
 800ae1a:	7821      	ldrb	r1, [r4, #0]
 800ae1c:	2203      	movs	r2, #3
 800ae1e:	4650      	mov	r0, sl
 800ae20:	f7f5 f9de 	bl	80001e0 <memchr>
 800ae24:	b138      	cbz	r0, 800ae36 <_vfiprintf_r+0x17a>
 800ae26:	9b04      	ldr	r3, [sp, #16]
 800ae28:	eba0 000a 	sub.w	r0, r0, sl
 800ae2c:	2240      	movs	r2, #64	; 0x40
 800ae2e:	4082      	lsls	r2, r0
 800ae30:	4313      	orrs	r3, r2
 800ae32:	3401      	adds	r4, #1
 800ae34:	9304      	str	r3, [sp, #16]
 800ae36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae3a:	4829      	ldr	r0, [pc, #164]	; (800aee0 <_vfiprintf_r+0x224>)
 800ae3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae40:	2206      	movs	r2, #6
 800ae42:	f7f5 f9cd 	bl	80001e0 <memchr>
 800ae46:	2800      	cmp	r0, #0
 800ae48:	d03f      	beq.n	800aeca <_vfiprintf_r+0x20e>
 800ae4a:	4b26      	ldr	r3, [pc, #152]	; (800aee4 <_vfiprintf_r+0x228>)
 800ae4c:	bb1b      	cbnz	r3, 800ae96 <_vfiprintf_r+0x1da>
 800ae4e:	9b03      	ldr	r3, [sp, #12]
 800ae50:	3307      	adds	r3, #7
 800ae52:	f023 0307 	bic.w	r3, r3, #7
 800ae56:	3308      	adds	r3, #8
 800ae58:	9303      	str	r3, [sp, #12]
 800ae5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae5c:	443b      	add	r3, r7
 800ae5e:	9309      	str	r3, [sp, #36]	; 0x24
 800ae60:	e768      	b.n	800ad34 <_vfiprintf_r+0x78>
 800ae62:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae66:	460c      	mov	r4, r1
 800ae68:	2001      	movs	r0, #1
 800ae6a:	e7a6      	b.n	800adba <_vfiprintf_r+0xfe>
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	3401      	adds	r4, #1
 800ae70:	9305      	str	r3, [sp, #20]
 800ae72:	4619      	mov	r1, r3
 800ae74:	f04f 0c0a 	mov.w	ip, #10
 800ae78:	4620      	mov	r0, r4
 800ae7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae7e:	3a30      	subs	r2, #48	; 0x30
 800ae80:	2a09      	cmp	r2, #9
 800ae82:	d903      	bls.n	800ae8c <_vfiprintf_r+0x1d0>
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d0c6      	beq.n	800ae16 <_vfiprintf_r+0x15a>
 800ae88:	9105      	str	r1, [sp, #20]
 800ae8a:	e7c4      	b.n	800ae16 <_vfiprintf_r+0x15a>
 800ae8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae90:	4604      	mov	r4, r0
 800ae92:	2301      	movs	r3, #1
 800ae94:	e7f0      	b.n	800ae78 <_vfiprintf_r+0x1bc>
 800ae96:	ab03      	add	r3, sp, #12
 800ae98:	9300      	str	r3, [sp, #0]
 800ae9a:	462a      	mov	r2, r5
 800ae9c:	4b12      	ldr	r3, [pc, #72]	; (800aee8 <_vfiprintf_r+0x22c>)
 800ae9e:	a904      	add	r1, sp, #16
 800aea0:	4630      	mov	r0, r6
 800aea2:	f7fd fc45 	bl	8008730 <_printf_float>
 800aea6:	4607      	mov	r7, r0
 800aea8:	1c78      	adds	r0, r7, #1
 800aeaa:	d1d6      	bne.n	800ae5a <_vfiprintf_r+0x19e>
 800aeac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aeae:	07d9      	lsls	r1, r3, #31
 800aeb0:	d405      	bmi.n	800aebe <_vfiprintf_r+0x202>
 800aeb2:	89ab      	ldrh	r3, [r5, #12]
 800aeb4:	059a      	lsls	r2, r3, #22
 800aeb6:	d402      	bmi.n	800aebe <_vfiprintf_r+0x202>
 800aeb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aeba:	f7fe f9c1 	bl	8009240 <__retarget_lock_release_recursive>
 800aebe:	89ab      	ldrh	r3, [r5, #12]
 800aec0:	065b      	lsls	r3, r3, #25
 800aec2:	f53f af1d 	bmi.w	800ad00 <_vfiprintf_r+0x44>
 800aec6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aec8:	e71c      	b.n	800ad04 <_vfiprintf_r+0x48>
 800aeca:	ab03      	add	r3, sp, #12
 800aecc:	9300      	str	r3, [sp, #0]
 800aece:	462a      	mov	r2, r5
 800aed0:	4b05      	ldr	r3, [pc, #20]	; (800aee8 <_vfiprintf_r+0x22c>)
 800aed2:	a904      	add	r1, sp, #16
 800aed4:	4630      	mov	r0, r6
 800aed6:	f7fd fecf 	bl	8008c78 <_printf_i>
 800aeda:	e7e4      	b.n	800aea6 <_vfiprintf_r+0x1ea>
 800aedc:	0800b424 	.word	0x0800b424
 800aee0:	0800b42e 	.word	0x0800b42e
 800aee4:	08008731 	.word	0x08008731
 800aee8:	0800ac99 	.word	0x0800ac99
 800aeec:	0800b42a 	.word	0x0800b42a

0800aef0 <__swbuf_r>:
 800aef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef2:	460e      	mov	r6, r1
 800aef4:	4614      	mov	r4, r2
 800aef6:	4605      	mov	r5, r0
 800aef8:	b118      	cbz	r0, 800af02 <__swbuf_r+0x12>
 800aefa:	6a03      	ldr	r3, [r0, #32]
 800aefc:	b90b      	cbnz	r3, 800af02 <__swbuf_r+0x12>
 800aefe:	f7fe f869 	bl	8008fd4 <__sinit>
 800af02:	69a3      	ldr	r3, [r4, #24]
 800af04:	60a3      	str	r3, [r4, #8]
 800af06:	89a3      	ldrh	r3, [r4, #12]
 800af08:	071a      	lsls	r2, r3, #28
 800af0a:	d525      	bpl.n	800af58 <__swbuf_r+0x68>
 800af0c:	6923      	ldr	r3, [r4, #16]
 800af0e:	b31b      	cbz	r3, 800af58 <__swbuf_r+0x68>
 800af10:	6823      	ldr	r3, [r4, #0]
 800af12:	6922      	ldr	r2, [r4, #16]
 800af14:	1a98      	subs	r0, r3, r2
 800af16:	6963      	ldr	r3, [r4, #20]
 800af18:	b2f6      	uxtb	r6, r6
 800af1a:	4283      	cmp	r3, r0
 800af1c:	4637      	mov	r7, r6
 800af1e:	dc04      	bgt.n	800af2a <__swbuf_r+0x3a>
 800af20:	4621      	mov	r1, r4
 800af22:	4628      	mov	r0, r5
 800af24:	f7ff fdbc 	bl	800aaa0 <_fflush_r>
 800af28:	b9e0      	cbnz	r0, 800af64 <__swbuf_r+0x74>
 800af2a:	68a3      	ldr	r3, [r4, #8]
 800af2c:	3b01      	subs	r3, #1
 800af2e:	60a3      	str	r3, [r4, #8]
 800af30:	6823      	ldr	r3, [r4, #0]
 800af32:	1c5a      	adds	r2, r3, #1
 800af34:	6022      	str	r2, [r4, #0]
 800af36:	701e      	strb	r6, [r3, #0]
 800af38:	6962      	ldr	r2, [r4, #20]
 800af3a:	1c43      	adds	r3, r0, #1
 800af3c:	429a      	cmp	r2, r3
 800af3e:	d004      	beq.n	800af4a <__swbuf_r+0x5a>
 800af40:	89a3      	ldrh	r3, [r4, #12]
 800af42:	07db      	lsls	r3, r3, #31
 800af44:	d506      	bpl.n	800af54 <__swbuf_r+0x64>
 800af46:	2e0a      	cmp	r6, #10
 800af48:	d104      	bne.n	800af54 <__swbuf_r+0x64>
 800af4a:	4621      	mov	r1, r4
 800af4c:	4628      	mov	r0, r5
 800af4e:	f7ff fda7 	bl	800aaa0 <_fflush_r>
 800af52:	b938      	cbnz	r0, 800af64 <__swbuf_r+0x74>
 800af54:	4638      	mov	r0, r7
 800af56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af58:	4621      	mov	r1, r4
 800af5a:	4628      	mov	r0, r5
 800af5c:	f000 f806 	bl	800af6c <__swsetup_r>
 800af60:	2800      	cmp	r0, #0
 800af62:	d0d5      	beq.n	800af10 <__swbuf_r+0x20>
 800af64:	f04f 37ff 	mov.w	r7, #4294967295
 800af68:	e7f4      	b.n	800af54 <__swbuf_r+0x64>
	...

0800af6c <__swsetup_r>:
 800af6c:	b538      	push	{r3, r4, r5, lr}
 800af6e:	4b2a      	ldr	r3, [pc, #168]	; (800b018 <__swsetup_r+0xac>)
 800af70:	4605      	mov	r5, r0
 800af72:	6818      	ldr	r0, [r3, #0]
 800af74:	460c      	mov	r4, r1
 800af76:	b118      	cbz	r0, 800af80 <__swsetup_r+0x14>
 800af78:	6a03      	ldr	r3, [r0, #32]
 800af7a:	b90b      	cbnz	r3, 800af80 <__swsetup_r+0x14>
 800af7c:	f7fe f82a 	bl	8008fd4 <__sinit>
 800af80:	89a3      	ldrh	r3, [r4, #12]
 800af82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af86:	0718      	lsls	r0, r3, #28
 800af88:	d422      	bmi.n	800afd0 <__swsetup_r+0x64>
 800af8a:	06d9      	lsls	r1, r3, #27
 800af8c:	d407      	bmi.n	800af9e <__swsetup_r+0x32>
 800af8e:	2309      	movs	r3, #9
 800af90:	602b      	str	r3, [r5, #0]
 800af92:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af96:	81a3      	strh	r3, [r4, #12]
 800af98:	f04f 30ff 	mov.w	r0, #4294967295
 800af9c:	e034      	b.n	800b008 <__swsetup_r+0x9c>
 800af9e:	0758      	lsls	r0, r3, #29
 800afa0:	d512      	bpl.n	800afc8 <__swsetup_r+0x5c>
 800afa2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afa4:	b141      	cbz	r1, 800afb8 <__swsetup_r+0x4c>
 800afa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afaa:	4299      	cmp	r1, r3
 800afac:	d002      	beq.n	800afb4 <__swsetup_r+0x48>
 800afae:	4628      	mov	r0, r5
 800afb0:	f7fe ffd0 	bl	8009f54 <_free_r>
 800afb4:	2300      	movs	r3, #0
 800afb6:	6363      	str	r3, [r4, #52]	; 0x34
 800afb8:	89a3      	ldrh	r3, [r4, #12]
 800afba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800afbe:	81a3      	strh	r3, [r4, #12]
 800afc0:	2300      	movs	r3, #0
 800afc2:	6063      	str	r3, [r4, #4]
 800afc4:	6923      	ldr	r3, [r4, #16]
 800afc6:	6023      	str	r3, [r4, #0]
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	f043 0308 	orr.w	r3, r3, #8
 800afce:	81a3      	strh	r3, [r4, #12]
 800afd0:	6923      	ldr	r3, [r4, #16]
 800afd2:	b94b      	cbnz	r3, 800afe8 <__swsetup_r+0x7c>
 800afd4:	89a3      	ldrh	r3, [r4, #12]
 800afd6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afde:	d003      	beq.n	800afe8 <__swsetup_r+0x7c>
 800afe0:	4621      	mov	r1, r4
 800afe2:	4628      	mov	r0, r5
 800afe4:	f000 f884 	bl	800b0f0 <__smakebuf_r>
 800afe8:	89a0      	ldrh	r0, [r4, #12]
 800afea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800afee:	f010 0301 	ands.w	r3, r0, #1
 800aff2:	d00a      	beq.n	800b00a <__swsetup_r+0x9e>
 800aff4:	2300      	movs	r3, #0
 800aff6:	60a3      	str	r3, [r4, #8]
 800aff8:	6963      	ldr	r3, [r4, #20]
 800affa:	425b      	negs	r3, r3
 800affc:	61a3      	str	r3, [r4, #24]
 800affe:	6923      	ldr	r3, [r4, #16]
 800b000:	b943      	cbnz	r3, 800b014 <__swsetup_r+0xa8>
 800b002:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b006:	d1c4      	bne.n	800af92 <__swsetup_r+0x26>
 800b008:	bd38      	pop	{r3, r4, r5, pc}
 800b00a:	0781      	lsls	r1, r0, #30
 800b00c:	bf58      	it	pl
 800b00e:	6963      	ldrpl	r3, [r4, #20]
 800b010:	60a3      	str	r3, [r4, #8]
 800b012:	e7f4      	b.n	800affe <__swsetup_r+0x92>
 800b014:	2000      	movs	r0, #0
 800b016:	e7f7      	b.n	800b008 <__swsetup_r+0x9c>
 800b018:	20000068 	.word	0x20000068

0800b01c <_raise_r>:
 800b01c:	291f      	cmp	r1, #31
 800b01e:	b538      	push	{r3, r4, r5, lr}
 800b020:	4604      	mov	r4, r0
 800b022:	460d      	mov	r5, r1
 800b024:	d904      	bls.n	800b030 <_raise_r+0x14>
 800b026:	2316      	movs	r3, #22
 800b028:	6003      	str	r3, [r0, #0]
 800b02a:	f04f 30ff 	mov.w	r0, #4294967295
 800b02e:	bd38      	pop	{r3, r4, r5, pc}
 800b030:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b032:	b112      	cbz	r2, 800b03a <_raise_r+0x1e>
 800b034:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b038:	b94b      	cbnz	r3, 800b04e <_raise_r+0x32>
 800b03a:	4620      	mov	r0, r4
 800b03c:	f000 f830 	bl	800b0a0 <_getpid_r>
 800b040:	462a      	mov	r2, r5
 800b042:	4601      	mov	r1, r0
 800b044:	4620      	mov	r0, r4
 800b046:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b04a:	f000 b817 	b.w	800b07c <_kill_r>
 800b04e:	2b01      	cmp	r3, #1
 800b050:	d00a      	beq.n	800b068 <_raise_r+0x4c>
 800b052:	1c59      	adds	r1, r3, #1
 800b054:	d103      	bne.n	800b05e <_raise_r+0x42>
 800b056:	2316      	movs	r3, #22
 800b058:	6003      	str	r3, [r0, #0]
 800b05a:	2001      	movs	r0, #1
 800b05c:	e7e7      	b.n	800b02e <_raise_r+0x12>
 800b05e:	2400      	movs	r4, #0
 800b060:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b064:	4628      	mov	r0, r5
 800b066:	4798      	blx	r3
 800b068:	2000      	movs	r0, #0
 800b06a:	e7e0      	b.n	800b02e <_raise_r+0x12>

0800b06c <raise>:
 800b06c:	4b02      	ldr	r3, [pc, #8]	; (800b078 <raise+0xc>)
 800b06e:	4601      	mov	r1, r0
 800b070:	6818      	ldr	r0, [r3, #0]
 800b072:	f7ff bfd3 	b.w	800b01c <_raise_r>
 800b076:	bf00      	nop
 800b078:	20000068 	.word	0x20000068

0800b07c <_kill_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	4d07      	ldr	r5, [pc, #28]	; (800b09c <_kill_r+0x20>)
 800b080:	2300      	movs	r3, #0
 800b082:	4604      	mov	r4, r0
 800b084:	4608      	mov	r0, r1
 800b086:	4611      	mov	r1, r2
 800b088:	602b      	str	r3, [r5, #0]
 800b08a:	f7f8 f9b5 	bl	80033f8 <_kill>
 800b08e:	1c43      	adds	r3, r0, #1
 800b090:	d102      	bne.n	800b098 <_kill_r+0x1c>
 800b092:	682b      	ldr	r3, [r5, #0]
 800b094:	b103      	cbz	r3, 800b098 <_kill_r+0x1c>
 800b096:	6023      	str	r3, [r4, #0]
 800b098:	bd38      	pop	{r3, r4, r5, pc}
 800b09a:	bf00      	nop
 800b09c:	200004f4 	.word	0x200004f4

0800b0a0 <_getpid_r>:
 800b0a0:	f7f8 b9a2 	b.w	80033e8 <_getpid>

0800b0a4 <__swhatbuf_r>:
 800b0a4:	b570      	push	{r4, r5, r6, lr}
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0ac:	2900      	cmp	r1, #0
 800b0ae:	b096      	sub	sp, #88	; 0x58
 800b0b0:	4615      	mov	r5, r2
 800b0b2:	461e      	mov	r6, r3
 800b0b4:	da0d      	bge.n	800b0d2 <__swhatbuf_r+0x2e>
 800b0b6:	89a3      	ldrh	r3, [r4, #12]
 800b0b8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b0bc:	f04f 0100 	mov.w	r1, #0
 800b0c0:	bf0c      	ite	eq
 800b0c2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b0c6:	2340      	movne	r3, #64	; 0x40
 800b0c8:	2000      	movs	r0, #0
 800b0ca:	6031      	str	r1, [r6, #0]
 800b0cc:	602b      	str	r3, [r5, #0]
 800b0ce:	b016      	add	sp, #88	; 0x58
 800b0d0:	bd70      	pop	{r4, r5, r6, pc}
 800b0d2:	466a      	mov	r2, sp
 800b0d4:	f000 f848 	bl	800b168 <_fstat_r>
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	dbec      	blt.n	800b0b6 <__swhatbuf_r+0x12>
 800b0dc:	9901      	ldr	r1, [sp, #4]
 800b0de:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b0e2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b0e6:	4259      	negs	r1, r3
 800b0e8:	4159      	adcs	r1, r3
 800b0ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0ee:	e7eb      	b.n	800b0c8 <__swhatbuf_r+0x24>

0800b0f0 <__smakebuf_r>:
 800b0f0:	898b      	ldrh	r3, [r1, #12]
 800b0f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0f4:	079d      	lsls	r5, r3, #30
 800b0f6:	4606      	mov	r6, r0
 800b0f8:	460c      	mov	r4, r1
 800b0fa:	d507      	bpl.n	800b10c <__smakebuf_r+0x1c>
 800b0fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b100:	6023      	str	r3, [r4, #0]
 800b102:	6123      	str	r3, [r4, #16]
 800b104:	2301      	movs	r3, #1
 800b106:	6163      	str	r3, [r4, #20]
 800b108:	b002      	add	sp, #8
 800b10a:	bd70      	pop	{r4, r5, r6, pc}
 800b10c:	ab01      	add	r3, sp, #4
 800b10e:	466a      	mov	r2, sp
 800b110:	f7ff ffc8 	bl	800b0a4 <__swhatbuf_r>
 800b114:	9900      	ldr	r1, [sp, #0]
 800b116:	4605      	mov	r5, r0
 800b118:	4630      	mov	r0, r6
 800b11a:	f7fd f9dd 	bl	80084d8 <_malloc_r>
 800b11e:	b948      	cbnz	r0, 800b134 <__smakebuf_r+0x44>
 800b120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b124:	059a      	lsls	r2, r3, #22
 800b126:	d4ef      	bmi.n	800b108 <__smakebuf_r+0x18>
 800b128:	f023 0303 	bic.w	r3, r3, #3
 800b12c:	f043 0302 	orr.w	r3, r3, #2
 800b130:	81a3      	strh	r3, [r4, #12]
 800b132:	e7e3      	b.n	800b0fc <__smakebuf_r+0xc>
 800b134:	89a3      	ldrh	r3, [r4, #12]
 800b136:	6020      	str	r0, [r4, #0]
 800b138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b13c:	81a3      	strh	r3, [r4, #12]
 800b13e:	9b00      	ldr	r3, [sp, #0]
 800b140:	6163      	str	r3, [r4, #20]
 800b142:	9b01      	ldr	r3, [sp, #4]
 800b144:	6120      	str	r0, [r4, #16]
 800b146:	b15b      	cbz	r3, 800b160 <__smakebuf_r+0x70>
 800b148:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b14c:	4630      	mov	r0, r6
 800b14e:	f000 f81d 	bl	800b18c <_isatty_r>
 800b152:	b128      	cbz	r0, 800b160 <__smakebuf_r+0x70>
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	f023 0303 	bic.w	r3, r3, #3
 800b15a:	f043 0301 	orr.w	r3, r3, #1
 800b15e:	81a3      	strh	r3, [r4, #12]
 800b160:	89a3      	ldrh	r3, [r4, #12]
 800b162:	431d      	orrs	r5, r3
 800b164:	81a5      	strh	r5, [r4, #12]
 800b166:	e7cf      	b.n	800b108 <__smakebuf_r+0x18>

0800b168 <_fstat_r>:
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4d07      	ldr	r5, [pc, #28]	; (800b188 <_fstat_r+0x20>)
 800b16c:	2300      	movs	r3, #0
 800b16e:	4604      	mov	r4, r0
 800b170:	4608      	mov	r0, r1
 800b172:	4611      	mov	r1, r2
 800b174:	602b      	str	r3, [r5, #0]
 800b176:	f7f8 f99e 	bl	80034b6 <_fstat>
 800b17a:	1c43      	adds	r3, r0, #1
 800b17c:	d102      	bne.n	800b184 <_fstat_r+0x1c>
 800b17e:	682b      	ldr	r3, [r5, #0]
 800b180:	b103      	cbz	r3, 800b184 <_fstat_r+0x1c>
 800b182:	6023      	str	r3, [r4, #0]
 800b184:	bd38      	pop	{r3, r4, r5, pc}
 800b186:	bf00      	nop
 800b188:	200004f4 	.word	0x200004f4

0800b18c <_isatty_r>:
 800b18c:	b538      	push	{r3, r4, r5, lr}
 800b18e:	4d06      	ldr	r5, [pc, #24]	; (800b1a8 <_isatty_r+0x1c>)
 800b190:	2300      	movs	r3, #0
 800b192:	4604      	mov	r4, r0
 800b194:	4608      	mov	r0, r1
 800b196:	602b      	str	r3, [r5, #0]
 800b198:	f7f8 f99d 	bl	80034d6 <_isatty>
 800b19c:	1c43      	adds	r3, r0, #1
 800b19e:	d102      	bne.n	800b1a6 <_isatty_r+0x1a>
 800b1a0:	682b      	ldr	r3, [r5, #0]
 800b1a2:	b103      	cbz	r3, 800b1a6 <_isatty_r+0x1a>
 800b1a4:	6023      	str	r3, [r4, #0]
 800b1a6:	bd38      	pop	{r3, r4, r5, pc}
 800b1a8:	200004f4 	.word	0x200004f4

0800b1ac <_init>:
 800b1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ae:	bf00      	nop
 800b1b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1b2:	bc08      	pop	{r3}
 800b1b4:	469e      	mov	lr, r3
 800b1b6:	4770      	bx	lr

0800b1b8 <_fini>:
 800b1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ba:	bf00      	nop
 800b1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1be:	bc08      	pop	{r3}
 800b1c0:	469e      	mov	lr, r3
 800b1c2:	4770      	bx	lr
