{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603679877861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603679877862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 09:37:57 2020 " "Processing started: Mon Oct 26 09:37:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603679877862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603679877862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map SrWPL -c SrWPL --generate_functional_sim_netlist " "Command: quartus_map SrWPL -c SrWPL --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603679877862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603679878340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_n.v 1 1 " "Found 1 design units, including 1 entities, in source file d_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_n " "Found entity 1: D_n" {  } { { "D_n.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679878416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679878416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679878422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679878422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flipflop " "Found entity 1: D_Flipflop" {  } { { "D_Flipflop.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_Flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679878430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679878430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Found entity 1: D_ff" {  } { { "D_ff.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679878437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679878437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srwpl.v 1 1 " "Found 1 design units, including 1 entities, in source file srwpl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrWPL " "Found entity 1: SrWPL" {  } { { "SrWPL.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/SrWPL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679878444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679878444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_0.v 1 1 " "Found 1 design units, including 1 entities, in source file d_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_0 " "Found entity 1: D_0" {  } { { "D_0.v" "" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603679878452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603679878452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SrWPL " "Elaborating entity \"SrWPL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603679878501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_n D_n:inst0 " "Elaborating entity \"D_n\" for hierarchy \"D_n:inst0\"" {  } { { "SrWPL.v" "inst0" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/SrWPL.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679878515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_0 D_n:inst0\|D_0:inst\[0\] " "Elaborating entity \"D_0\" for hierarchy \"D_n:inst0\|D_0:inst\[0\]\"" {  } { { "D_n.v" "inst\[0\]" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_n.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679878524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flipflop D_n:inst0\|D_Flipflop:inst0\[0\] " "Elaborating entity \"D_Flipflop\" for hierarchy \"D_n:inst0\|D_Flipflop:inst0\[0\]\"" {  } { { "D_n.v" "inst0\[0\]" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_n.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679878547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch D_n:inst0\|D_Flipflop:inst0\[0\]\|D_latch:mster " "Elaborating entity \"D_latch\" for hierarchy \"D_n:inst0\|D_Flipflop:inst0\[0\]\|D_latch:mster\"" {  } { { "D_Flipflop.v" "mster" { Text "D:/CE/HDLDesign/Lab/ShiftRegsister_w_Parallel_Load/D_Flipflop.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603679878552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603679878727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 09:37:58 2020 " "Processing ended: Mon Oct 26 09:37:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603679878727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603679878727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603679878727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603679878727 ""}
