$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Mon Feb 13 16:49:26 2023
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab2_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb_n [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end
$var wire 1 . seg7_data [6] $end
$var wire 1 / seg7_data [5] $end
$var wire 1 0 seg7_data [4] $end
$var wire 1 1 seg7_data [3] $end
$var wire 1 2 seg7_data [2] $end
$var wire 1 3 seg7_data [1] $end
$var wire 1 4 seg7_data [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; pb_n[3]~input_o $end
$var wire 1 < ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 = ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 > ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 ? seg7_data[1]~output_o $end
$var wire 1 @ seg7_data[5]~output_o $end
$var wire 1 A seg7_data[6]~output_o $end
$var wire 1 B leds[0]~output_o $end
$var wire 1 C leds[1]~output_o $end
$var wire 1 D leds[2]~output_o $end
$var wire 1 E leds[3]~output_o $end
$var wire 1 F leds[4]~output_o $end
$var wire 1 G leds[5]~output_o $end
$var wire 1 H leds[6]~output_o $end
$var wire 1 I leds[7]~output_o $end
$var wire 1 J seg7_data[0]~output_o $end
$var wire 1 K seg7_data[2]~output_o $end
$var wire 1 L seg7_data[3]~output_o $end
$var wire 1 M seg7_data[4]~output_o $end
$var wire 1 N seg7_char1~output_o $end
$var wire 1 O seg7_char2~output_o $end
$var wire 1 P clkin_50~input_o $end
$var wire 1 Q clkin_50~inputclkctrl_outclk $end
$var wire 1 R OUTPUT|clk_proc:COUNT[0]~0_combout $end
$var wire 1 S OUTPUT|clk_proc:COUNT[0]~q $end
$var wire 1 T OUTPUT|clk_proc:COUNT[1]~1_combout $end
$var wire 1 U OUTPUT|clk_proc:COUNT[1]~q $end
$var wire 1 V OUTPUT|clk_proc:COUNT[1]~2 $end
$var wire 1 W OUTPUT|clk_proc:COUNT[2]~1_combout $end
$var wire 1 X OUTPUT|clk_proc:COUNT[2]~q $end
$var wire 1 Y OUTPUT|clk_proc:COUNT[2]~2 $end
$var wire 1 Z OUTPUT|clk_proc:COUNT[3]~1_combout $end
$var wire 1 [ OUTPUT|clk_proc:COUNT[3]~q $end
$var wire 1 \ OUTPUT|clk_proc:COUNT[3]~2 $end
$var wire 1 ] OUTPUT|clk_proc:COUNT[4]~1_combout $end
$var wire 1 ^ OUTPUT|clk_proc:COUNT[4]~q $end
$var wire 1 _ OUTPUT|clk_proc:COUNT[4]~2 $end
$var wire 1 ` OUTPUT|clk_proc:COUNT[5]~1_combout $end
$var wire 1 a OUTPUT|clk_proc:COUNT[5]~q $end
$var wire 1 b OUTPUT|clk_proc:COUNT[5]~2 $end
$var wire 1 c OUTPUT|clk_proc:COUNT[6]~1_combout $end
$var wire 1 d OUTPUT|clk_proc:COUNT[6]~q $end
$var wire 1 e OUTPUT|clk_proc:COUNT[6]~2 $end
$var wire 1 f OUTPUT|clk_proc:COUNT[7]~1_combout $end
$var wire 1 g OUTPUT|clk_proc:COUNT[7]~q $end
$var wire 1 h OUTPUT|clk_proc:COUNT[7]~2 $end
$var wire 1 i OUTPUT|clk_proc:COUNT[8]~1_combout $end
$var wire 1 j OUTPUT|clk_proc:COUNT[8]~q $end
$var wire 1 k OUTPUT|clk_proc:COUNT[8]~2 $end
$var wire 1 l OUTPUT|clk_proc:COUNT[9]~1_combout $end
$var wire 1 m OUTPUT|clk_proc:COUNT[9]~q $end
$var wire 1 n OUTPUT|clk_proc:COUNT[9]~2 $end
$var wire 1 o OUTPUT|clk_proc:COUNT[10]~1_combout $end
$var wire 1 p OUTPUT|clk_proc:COUNT[10]~q $end
$var wire 1 q pb_n[2]~input_o $end
$var wire 1 r sw[4]~input_o $end
$var wire 1 s sw[3]~input_o $end
$var wire 1 t sw[7]~input_o $end
$var wire 1 u sw[2]~input_o $end
$var wire 1 v sw[6]~input_o $end
$var wire 1 w sw[5]~input_o $end
$var wire 1 x sw[0]~input_o $end
$var wire 1 y sw[1]~input_o $end
$var wire 1 z Calculation|INST2|full_adder_Carry_OUTPUT~0_combout $end
$var wire 1 { Calculation|INST3|full_adder_Carry_OUTPUT~0_combout $end
$var wire 1 | SEG_B|logic_out[0]~0_combout $end
$var wire 1 } SEG_B|logic_out[0]~1_combout $end
$var wire 1 ~ SEG_B|logic_out[3]~4_combout $end
$var wire 1 !! SEG_B|logic_out[1]~2_combout $end
$var wire 1 "! SEG_B|logic_out[2]~3_combout $end
$var wire 1 #! Decode2|Mux5~0_combout $end
$var wire 1 $! Calculation|INST2|full_adder_sum_output~combout $end
$var wire 1 %! SEG_A|logic_out[1]~1_combout $end
$var wire 1 &! SEG_A|logic_out[2]~2_combout $end
$var wire 1 '! SEG_A|logic_out[3]~3_combout $end
$var wire 1 (! SEG_A|logic_out[0]~0_combout $end
$var wire 1 )! Decode1|Mux5~0_combout $end
$var wire 1 *! OUTPUT|DOUT_TEMP[1]~0_combout $end
$var wire 1 +! Decode1|Mux1~0_combout $end
$var wire 1 ,! Decode2|Mux1~0_combout $end
$var wire 1 -! OUTPUT|DOUT_TEMP[5]~1_combout $end
$var wire 1 .! Decode2|Mux0~0_combout $end
$var wire 1 /! Decode1|Mux0~0_combout $end
$var wire 1 0! OUTPUT|DOUT_TEMP[6]~2_combout $end
$var wire 1 1! pb_n[0]~input_o $end
$var wire 1 2! pb_n[1]~input_o $end
$var wire 1 3! Logic_pro|Mux3~0_combout $end
$var wire 1 4! Logic_pro|Mux2~0_combout $end
$var wire 1 5! Logic_pro|Mux1~0_combout $end
$var wire 1 6! Logic_pro|Mux0~0_combout $end
$var wire 1 7! Decode2|Mux6~0_combout $end
$var wire 1 8! Decode1|Mux6~0_combout $end
$var wire 1 9! OUTPUT|DOUT[0]~0_combout $end
$var wire 1 :! Decode1|Mux4~0_combout $end
$var wire 1 ;! Decode2|Mux4~0_combout $end
$var wire 1 <! OUTPUT|DOUT[2]~2_combout $end
$var wire 1 =! Decode1|Mux3~0_combout $end
$var wire 1 >! Decode2|Mux3~0_combout $end
$var wire 1 ?! OUTPUT|DOUT[3]~3_combout $end
$var wire 1 @! Decode1|Mux2~0_combout $end
$var wire 1 A! Decode2|Mux2~0_combout $end
$var wire 1 B! OUTPUT|DOUT[4]~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
b11 "
b1111001 #
1+
0*
0)
0(
0'
0&
0%
0$
0,
1-
14
z3
12
11
10
z/
0.
05
16
x7
18
19
1:
0;
0<
z=
z>
z?
z@
0A
1B
0C
0D
0E
0F
0G
0H
0I
1J
1K
1L
1M
0N
1O
xP
xQ
1R
0S
0T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
0q
1r
1s
0t
0u
1v
1w
1x
0y
1z
1{
1|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
1,!
1-!
0.!
0/!
00!
11!
12!
13!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
1A!
0B!
$end
#100000
b10 "
01!
16!
15!
14!
1C
1D
1E
1(
1)
1*
#200000
b0 "
b1 "
02!
11!
03!
0B
0+
#300000
b0 "
01!
06!
05!
04!
13!
1B
0C
0D
0E
0(
0)
0*
1+
#400000
b11111001 #
b10111001 #
b10101001 #
b10100001 #
b10100101 #
b10 "
b11 "
1t
0v
0r
0s
1u
12!
11!
1(!
1$!
0z
03!
0B
1@!
1=!
18!
1+!
1%!
1&!
0{
0+
1B!
1?!
19!
08!
1'!
0|
0-!
0@
0J
0L
0M
09!
0@!
1:!
1/!
0+!
1)!
0}
00
01
04
0/
1J
0B!
1<!
0A!
0>!
07!
0,!
14
10!
1-!
0*!
0?
z@
zA
0K
1M
10
02
z.
z/
03
#500000
b10 "
01!
16!
15!
14!
13!
1B
1C
1D
1E
1(
1)
1*
1+
#600000
b0 "
b1 "
02!
11!
#700000
b0 "
01!
06!
05!
04!
03!
0B
0C
0D
0E
0(
0)
0*
0+
#800000
b10000101 #
b10000111 #
b11000111 #
b11001111 #
b11001011 #
b10 "
b11 "
1v
0w
1s
0u
1y
12!
11!
0'!
1|
16!
1E
1@!
0:!
0/!
1+!
0)!
1}
1(
1B!
0<!
1A!
1>!
17!
1,!
00!
0-!
1*!
z?
0@
0A
1K
0M
00
12
0.
0/
z3
#900000
b10 "
01!
15!
14!
13!
1B
1C
1D
1)
1*
1+
#1000000
b0 "
b1 "
02!
11!
06!
0E
0(
#1100000
b0 "
01!
16!
05!
04!
03!
0B
0C
0D
1E
1(
0)
0*
0+
#1200000
b1001011 #
b1011 #
b1111 #
b10 "
b11 "
0t
0v
1u
12!
11!
1'!
0|
06!
0E
0@!
1:!
1/!
0+!
1)!
0}
0(
0B!
1<!
0A!
0>!
07!
0,!
10!
1-!
0*!
0?
z@
zA
0K
1M
10
02
z.
z/
03
#1300000
b10 "
01!
16!
15!
14!
13!
1B
1C
1D
1E
1(
1)
1*
1+
#1400000
b0 "
b1 "
02!
11!
#1500000
b0 "
01!
06!
05!
04!
03!
0B
0C
0D
0E
0(
0)
0*
0+
#1600000
