// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ProjectionRouterTop,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.445000,HLS_SYN_LAT=107,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=779,HLS_SYN_LUT=2662,HLS_VERSION=2018_2}" *)

module ProjectionRouterTop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        proj1in_dataarray_data_V_address0,
        proj1in_dataarray_data_V_ce0,
        proj1in_dataarray_data_V_q0,
        proj1in_nentries_0_V,
        proj1in_nentries_1_V,
        proj2in_dataarray_data_V_address0,
        proj2in_dataarray_data_V_ce0,
        proj2in_dataarray_data_V_q0,
        proj2in_nentries_0_V,
        proj2in_nentries_1_V,
        proj3in_dataarray_data_V_address0,
        proj3in_dataarray_data_V_ce0,
        proj3in_dataarray_data_V_q0,
        proj3in_nentries_0_V,
        proj3in_nentries_1_V,
        proj4in_dataarray_data_V_address0,
        proj4in_dataarray_data_V_ce0,
        proj4in_dataarray_data_V_q0,
        proj4in_nentries_0_V,
        proj4in_nentries_1_V,
        proj5in_dataarray_data_V_address0,
        proj5in_dataarray_data_V_ce0,
        proj5in_dataarray_data_V_q0,
        proj5in_nentries_0_V,
        proj5in_nentries_1_V,
        proj6in_dataarray_data_V_address0,
        proj6in_dataarray_data_V_ce0,
        proj6in_dataarray_data_V_q0,
        proj6in_nentries_0_V,
        proj6in_nentries_1_V,
        proj7in_dataarray_data_V_address0,
        proj7in_dataarray_data_V_ce0,
        proj7in_dataarray_data_V_q0,
        proj7in_nentries_0_V,
        proj7in_nentries_1_V,
        proj8in_dataarray_data_V_address0,
        proj8in_dataarray_data_V_ce0,
        proj8in_dataarray_data_V_q0,
        proj8in_nentries_0_V,
        proj8in_nentries_1_V,
        bx_o_V,
        bx_o_V_ap_vld,
        allprojout_dataarray_data_V_address0,
        allprojout_dataarray_data_V_ce0,
        allprojout_dataarray_data_V_we0,
        allprojout_dataarray_data_V_d0,
        allprojout_nentries_0_V,
        allprojout_nentries_0_V_ap_vld,
        allprojout_nentries_1_V,
        allprojout_nentries_1_V_ap_vld,
        allprojout_nentries_2_V,
        allprojout_nentries_2_V_ap_vld,
        allprojout_nentries_3_V,
        allprojout_nentries_3_V_ap_vld,
        allprojout_nentries_4_V,
        allprojout_nentries_4_V_ap_vld,
        allprojout_nentries_5_V,
        allprojout_nentries_5_V_ap_vld,
        allprojout_nentries_6_V,
        allprojout_nentries_6_V_ap_vld,
        allprojout_nentries_7_V,
        allprojout_nentries_7_V_ap_vld,
        vmprojout1_dataarray_data_V_address0,
        vmprojout1_dataarray_data_V_ce0,
        vmprojout1_dataarray_data_V_we0,
        vmprojout1_dataarray_data_V_d0,
        vmprojout1_nentries_0_V,
        vmprojout1_nentries_0_V_ap_vld,
        vmprojout1_nentries_1_V,
        vmprojout1_nentries_1_V_ap_vld,
        vmprojout2_dataarray_data_V_address0,
        vmprojout2_dataarray_data_V_ce0,
        vmprojout2_dataarray_data_V_we0,
        vmprojout2_dataarray_data_V_d0,
        vmprojout2_nentries_0_V,
        vmprojout2_nentries_0_V_ap_vld,
        vmprojout2_nentries_1_V,
        vmprojout2_nentries_1_V_ap_vld,
        vmprojout3_dataarray_data_V_address0,
        vmprojout3_dataarray_data_V_ce0,
        vmprojout3_dataarray_data_V_we0,
        vmprojout3_dataarray_data_V_d0,
        vmprojout3_nentries_0_V,
        vmprojout3_nentries_0_V_ap_vld,
        vmprojout3_nentries_1_V,
        vmprojout3_nentries_1_V_ap_vld,
        vmprojout4_dataarray_data_V_address0,
        vmprojout4_dataarray_data_V_ce0,
        vmprojout4_dataarray_data_V_we0,
        vmprojout4_dataarray_data_V_d0,
        vmprojout4_nentries_0_V,
        vmprojout4_nentries_0_V_ap_vld,
        vmprojout4_nentries_1_V,
        vmprojout4_nentries_1_V_ap_vld,
        vmprojout5_dataarray_data_V_address0,
        vmprojout5_dataarray_data_V_ce0,
        vmprojout5_dataarray_data_V_we0,
        vmprojout5_dataarray_data_V_d0,
        vmprojout5_nentries_0_V,
        vmprojout5_nentries_0_V_ap_vld,
        vmprojout5_nentries_1_V,
        vmprojout5_nentries_1_V_ap_vld,
        vmprojout6_dataarray_data_V_address0,
        vmprojout6_dataarray_data_V_ce0,
        vmprojout6_dataarray_data_V_we0,
        vmprojout6_dataarray_data_V_d0,
        vmprojout6_nentries_0_V,
        vmprojout6_nentries_0_V_ap_vld,
        vmprojout6_nentries_1_V,
        vmprojout6_nentries_1_V_ap_vld,
        vmprojout7_dataarray_data_V_address0,
        vmprojout7_dataarray_data_V_ce0,
        vmprojout7_dataarray_data_V_we0,
        vmprojout7_dataarray_data_V_d0,
        vmprojout7_nentries_0_V,
        vmprojout7_nentries_0_V_ap_vld,
        vmprojout7_nentries_1_V,
        vmprojout7_nentries_1_V_ap_vld,
        vmprojout8_dataarray_data_V_address0,
        vmprojout8_dataarray_data_V_ce0,
        vmprojout8_dataarray_data_V_we0,
        vmprojout8_dataarray_data_V_d0,
        vmprojout8_nentries_0_V,
        vmprojout8_nentries_0_V_ap_vld,
        vmprojout8_nentries_1_V,
        vmprojout8_nentries_1_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] proj1in_dataarray_data_V_address0;
output   proj1in_dataarray_data_V_ce0;
input  [59:0] proj1in_dataarray_data_V_q0;
input  [7:0] proj1in_nentries_0_V;
input  [7:0] proj1in_nentries_1_V;
output  [7:0] proj2in_dataarray_data_V_address0;
output   proj2in_dataarray_data_V_ce0;
input  [59:0] proj2in_dataarray_data_V_q0;
input  [7:0] proj2in_nentries_0_V;
input  [7:0] proj2in_nentries_1_V;
output  [7:0] proj3in_dataarray_data_V_address0;
output   proj3in_dataarray_data_V_ce0;
input  [59:0] proj3in_dataarray_data_V_q0;
input  [7:0] proj3in_nentries_0_V;
input  [7:0] proj3in_nentries_1_V;
output  [7:0] proj4in_dataarray_data_V_address0;
output   proj4in_dataarray_data_V_ce0;
input  [59:0] proj4in_dataarray_data_V_q0;
input  [7:0] proj4in_nentries_0_V;
input  [7:0] proj4in_nentries_1_V;
output  [7:0] proj5in_dataarray_data_V_address0;
output   proj5in_dataarray_data_V_ce0;
input  [59:0] proj5in_dataarray_data_V_q0;
input  [7:0] proj5in_nentries_0_V;
input  [7:0] proj5in_nentries_1_V;
output  [7:0] proj6in_dataarray_data_V_address0;
output   proj6in_dataarray_data_V_ce0;
input  [59:0] proj6in_dataarray_data_V_q0;
input  [7:0] proj6in_nentries_0_V;
input  [7:0] proj6in_nentries_1_V;
output  [7:0] proj7in_dataarray_data_V_address0;
output   proj7in_dataarray_data_V_ce0;
input  [59:0] proj7in_dataarray_data_V_q0;
input  [7:0] proj7in_nentries_0_V;
input  [7:0] proj7in_nentries_1_V;
output  [7:0] proj8in_dataarray_data_V_address0;
output   proj8in_dataarray_data_V_ce0;
input  [59:0] proj8in_dataarray_data_V_q0;
input  [7:0] proj8in_nentries_0_V;
input  [7:0] proj8in_nentries_1_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [9:0] allprojout_dataarray_data_V_address0;
output   allprojout_dataarray_data_V_ce0;
output   allprojout_dataarray_data_V_we0;
output  [59:0] allprojout_dataarray_data_V_d0;
output  [7:0] allprojout_nentries_0_V;
output   allprojout_nentries_0_V_ap_vld;
output  [7:0] allprojout_nentries_1_V;
output   allprojout_nentries_1_V_ap_vld;
output  [7:0] allprojout_nentries_2_V;
output   allprojout_nentries_2_V_ap_vld;
output  [7:0] allprojout_nentries_3_V;
output   allprojout_nentries_3_V_ap_vld;
output  [7:0] allprojout_nentries_4_V;
output   allprojout_nentries_4_V_ap_vld;
output  [7:0] allprojout_nentries_5_V;
output   allprojout_nentries_5_V_ap_vld;
output  [7:0] allprojout_nentries_6_V;
output   allprojout_nentries_6_V_ap_vld;
output  [7:0] allprojout_nentries_7_V;
output   allprojout_nentries_7_V_ap_vld;
output  [7:0] vmprojout1_dataarray_data_V_address0;
output   vmprojout1_dataarray_data_V_ce0;
output   vmprojout1_dataarray_data_V_we0;
output  [20:0] vmprojout1_dataarray_data_V_d0;
output  [7:0] vmprojout1_nentries_0_V;
output   vmprojout1_nentries_0_V_ap_vld;
output  [7:0] vmprojout1_nentries_1_V;
output   vmprojout1_nentries_1_V_ap_vld;
output  [7:0] vmprojout2_dataarray_data_V_address0;
output   vmprojout2_dataarray_data_V_ce0;
output   vmprojout2_dataarray_data_V_we0;
output  [20:0] vmprojout2_dataarray_data_V_d0;
output  [7:0] vmprojout2_nentries_0_V;
output   vmprojout2_nentries_0_V_ap_vld;
output  [7:0] vmprojout2_nentries_1_V;
output   vmprojout2_nentries_1_V_ap_vld;
output  [7:0] vmprojout3_dataarray_data_V_address0;
output   vmprojout3_dataarray_data_V_ce0;
output   vmprojout3_dataarray_data_V_we0;
output  [20:0] vmprojout3_dataarray_data_V_d0;
output  [7:0] vmprojout3_nentries_0_V;
output   vmprojout3_nentries_0_V_ap_vld;
output  [7:0] vmprojout3_nentries_1_V;
output   vmprojout3_nentries_1_V_ap_vld;
output  [7:0] vmprojout4_dataarray_data_V_address0;
output   vmprojout4_dataarray_data_V_ce0;
output   vmprojout4_dataarray_data_V_we0;
output  [20:0] vmprojout4_dataarray_data_V_d0;
output  [7:0] vmprojout4_nentries_0_V;
output   vmprojout4_nentries_0_V_ap_vld;
output  [7:0] vmprojout4_nentries_1_V;
output   vmprojout4_nentries_1_V_ap_vld;
output  [7:0] vmprojout5_dataarray_data_V_address0;
output   vmprojout5_dataarray_data_V_ce0;
output   vmprojout5_dataarray_data_V_we0;
output  [20:0] vmprojout5_dataarray_data_V_d0;
output  [7:0] vmprojout5_nentries_0_V;
output   vmprojout5_nentries_0_V_ap_vld;
output  [7:0] vmprojout5_nentries_1_V;
output   vmprojout5_nentries_1_V_ap_vld;
output  [7:0] vmprojout6_dataarray_data_V_address0;
output   vmprojout6_dataarray_data_V_ce0;
output   vmprojout6_dataarray_data_V_we0;
output  [20:0] vmprojout6_dataarray_data_V_d0;
output  [7:0] vmprojout6_nentries_0_V;
output   vmprojout6_nentries_0_V_ap_vld;
output  [7:0] vmprojout6_nentries_1_V;
output   vmprojout6_nentries_1_V_ap_vld;
output  [7:0] vmprojout7_dataarray_data_V_address0;
output   vmprojout7_dataarray_data_V_ce0;
output   vmprojout7_dataarray_data_V_we0;
output  [20:0] vmprojout7_dataarray_data_V_d0;
output  [7:0] vmprojout7_nentries_0_V;
output   vmprojout7_nentries_0_V_ap_vld;
output  [7:0] vmprojout7_nentries_1_V;
output   vmprojout7_nentries_1_V_ap_vld;
output  [7:0] vmprojout8_dataarray_data_V_address0;
output   vmprojout8_dataarray_data_V_ce0;
output   vmprojout8_dataarray_data_V_we0;
output  [20:0] vmprojout8_dataarray_data_V_d0;
output  [7:0] vmprojout8_nentries_0_V;
output   vmprojout8_nentries_0_V_ap_vld;
output  [7:0] vmprojout8_nentries_1_V;
output   vmprojout8_nentries_1_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg proj1in_dataarray_data_V_ce0;
reg proj2in_dataarray_data_V_ce0;
reg proj3in_dataarray_data_V_ce0;
reg proj4in_dataarray_data_V_ce0;
reg proj5in_dataarray_data_V_ce0;
reg proj6in_dataarray_data_V_ce0;
reg proj7in_dataarray_data_V_ce0;
reg proj8in_dataarray_data_V_ce0;
reg allprojout_dataarray_data_V_ce0;
reg allprojout_dataarray_data_V_we0;
reg[7:0] allprojout_nentries_0_V;
reg allprojout_nentries_0_V_ap_vld;
reg[7:0] allprojout_nentries_1_V;
reg allprojout_nentries_1_V_ap_vld;
reg[7:0] allprojout_nentries_2_V;
reg allprojout_nentries_2_V_ap_vld;
reg[7:0] allprojout_nentries_3_V;
reg allprojout_nentries_3_V_ap_vld;
reg[7:0] allprojout_nentries_4_V;
reg allprojout_nentries_4_V_ap_vld;
reg[7:0] allprojout_nentries_5_V;
reg allprojout_nentries_5_V_ap_vld;
reg[7:0] allprojout_nentries_6_V;
reg allprojout_nentries_6_V_ap_vld;
reg[7:0] allprojout_nentries_7_V;
reg allprojout_nentries_7_V_ap_vld;
reg vmprojout1_dataarray_data_V_ce0;
reg vmprojout1_dataarray_data_V_we0;
reg[7:0] vmprojout1_nentries_0_V;
reg vmprojout1_nentries_0_V_ap_vld;
reg[7:0] vmprojout1_nentries_1_V;
reg vmprojout1_nentries_1_V_ap_vld;
reg vmprojout2_dataarray_data_V_ce0;
reg vmprojout2_dataarray_data_V_we0;
reg[7:0] vmprojout2_nentries_0_V;
reg vmprojout2_nentries_0_V_ap_vld;
reg[7:0] vmprojout2_nentries_1_V;
reg vmprojout2_nentries_1_V_ap_vld;
reg vmprojout3_dataarray_data_V_ce0;
reg vmprojout3_dataarray_data_V_we0;
reg[7:0] vmprojout3_nentries_0_V;
reg vmprojout3_nentries_0_V_ap_vld;
reg[7:0] vmprojout3_nentries_1_V;
reg vmprojout3_nentries_1_V_ap_vld;
reg vmprojout4_dataarray_data_V_ce0;
reg vmprojout4_dataarray_data_V_we0;
reg[7:0] vmprojout4_nentries_0_V;
reg vmprojout4_nentries_0_V_ap_vld;
reg[7:0] vmprojout4_nentries_1_V;
reg vmprojout4_nentries_1_V_ap_vld;
reg vmprojout5_dataarray_data_V_ce0;
reg vmprojout5_dataarray_data_V_we0;
reg[7:0] vmprojout5_nentries_0_V;
reg vmprojout5_nentries_0_V_ap_vld;
reg[7:0] vmprojout5_nentries_1_V;
reg vmprojout5_nentries_1_V_ap_vld;
reg vmprojout6_dataarray_data_V_ce0;
reg vmprojout6_dataarray_data_V_we0;
reg[7:0] vmprojout6_nentries_0_V;
reg vmprojout6_nentries_0_V_ap_vld;
reg[7:0] vmprojout6_nentries_1_V;
reg vmprojout6_nentries_1_V_ap_vld;
reg vmprojout7_dataarray_data_V_ce0;
reg vmprojout7_dataarray_data_V_we0;
reg[7:0] vmprojout7_nentries_0_V;
reg vmprojout7_nentries_0_V_ap_vld;
reg[7:0] vmprojout7_nentries_1_V;
reg vmprojout7_nentries_1_V_ap_vld;
reg vmprojout8_dataarray_data_V_ce0;
reg vmprojout8_dataarray_data_V_we0;
reg[7:0] vmprojout8_nentries_0_V;
reg vmprojout8_nentries_0_V_ap_vld;
reg[7:0] vmprojout8_nentries_1_V;
reg vmprojout8_nentries_1_V_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
reg    bx_o_V_1_ack_in;
reg   [6:0] p_Repl2_3_reg_858;
reg   [6:0] p_Repl2_3_reg_858_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [6:0] p_Repl2_3_reg_858_pp0_iter2_reg;
reg   [6:0] p_Repl2_3_reg_858_pp0_iter3_reg;
wire   [2:0] bx_V_read_read_fu_336_p2;
wire   [11:0] tmp_2_cast_fu_884_p1;
reg   [11:0] tmp_2_cast_reg_2189;
wire   [0:0] tmp_2_fu_888_p1;
reg   [0:0] tmp_2_reg_2194;
wire   [9:0] tmp_18_cast_fu_900_p1;
reg   [9:0] tmp_18_cast_reg_2203;
wire   [7:0] num_V_fu_904_p3;
reg   [7:0] num_V_reg_2301;
wire   [0:0] p_Val2_s_fu_912_p2;
reg   [0:0] p_Val2_s_reg_2306;
wire   [7:0] num_V_1_fu_918_p3;
reg   [7:0] num_V_1_reg_2312;
wire   [0:0] tmp_4_fu_926_p2;
reg   [0:0] tmp_4_reg_2317;
wire   [7:0] num_V_2_fu_932_p3;
reg   [7:0] num_V_2_reg_2322;
wire   [0:0] tmp_5_fu_940_p2;
reg   [0:0] tmp_5_reg_2327;
wire   [7:0] num_V_3_fu_946_p3;
reg   [7:0] num_V_3_reg_2332;
wire   [7:0] num_V_4_fu_1067_p3;
reg   [7:0] num_V_4_reg_2338;
wire    ap_CS_fsm_state2;
wire   [7:0] num_V_5_fu_1098_p3;
reg   [7:0] num_V_5_reg_2343;
wire   [7:0] num_V_6_fu_1129_p3;
reg   [7:0] num_V_6_reg_2348;
wire   [7:0] num_V_7_fu_1160_p3;
reg   [7:0] num_V_7_reg_2353;
wire   [0:0] tmp_1_fu_1196_p2;
reg   [0:0] tmp_1_reg_2358;
wire   [6:0] i_fu_1202_p2;
reg   [6:0] i_reg_2362;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_11_fu_1211_p2;
reg   [0:0] tmp_11_reg_2367;
reg   [0:0] tmp_11_reg_2367_pp0_iter1_reg;
reg   [0:0] tmp_11_reg_2367_pp0_iter2_reg;
reg   [0:0] tmp_11_reg_2367_pp0_iter3_reg;
wire   [4:0] read_imem_V_fu_1232_p1;
reg   [4:0] read_imem_V_reg_2371;
reg   [4:0] read_imem_V_reg_2371_pp0_iter1_reg;
reg   [4:0] read_imem_V_reg_2371_pp0_iter2_reg;
wire   [0:0] tmp_59_fu_1329_p2;
wire   [59:0] newSel7_fu_1473_p3;
reg   [59:0] newSel7_reg_2428;
wire   [59:0] tproj_data_V_read_inmem_1_fu_870_ap_return;
reg   [59:0] tproj_data_V_reg_2433;
reg   [2:0] iphi_V_reg_2438;
wire   [2:0] zbin1_V_fu_1595_p3;
reg   [2:0] zbin1_V_reg_2442;
wire   [0:0] op2_assign_fu_1617_p2;
reg   [0:0] op2_assign_reg_2447;
reg   [3:0] phitmp718_i_reg_2452;
wire   [0:0] tmp_46_fu_1633_p1;
reg   [0:0] tmp_46_reg_2457;
reg   [4:0] phitmp708_i_reg_2462;
wire   [0:0] psseed_fu_1693_p2;
reg   [0:0] psseed_reg_2467;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    tproj_data_V_read_inmem_1_fu_870_ap_ready;
reg   [6:0] ap_phi_mux_p_Repl2_3_phi_fu_862_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_20_fu_1243_p1;
wire  signed [63:0] tmp_65_cast_fu_1755_p1;
wire   [0:0] tmp_33_fu_1740_p2;
wire  signed [63:0] tmp_64_cast_fu_1804_p1;
wire   [0:0] tmp_32_fu_1789_p2;
wire  signed [63:0] tmp_63_cast_fu_1853_p1;
wire   [0:0] tmp_31_fu_1838_p2;
wire  signed [63:0] tmp_62_cast_fu_1902_p1;
wire   [0:0] tmp_30_fu_1887_p2;
wire  signed [63:0] tmp_61_cast_fu_1951_p1;
wire   [0:0] tmp_29_fu_1936_p2;
wire  signed [63:0] tmp_60_cast_fu_2000_p1;
wire   [0:0] tmp_28_fu_1985_p2;
wire  signed [63:0] tmp_42_cast_fu_2049_p1;
wire   [0:0] tmp_27_fu_2034_p2;
wire  signed [63:0] tmp_39_cast_fu_2098_p1;
wire   [0:0] tmp_26_fu_2083_p2;
wire  signed [63:0] tmp_66_cast_fu_2147_p1;
wire   [0:0] tmp_43_fu_2132_p2;
reg   [31:0] addr_index_assign_7_fu_292;
wire   [31:0] nvmprojout8_fu_1775_p2;
reg   [31:0] addr_index_assign_6_fu_296;
wire   [31:0] nvmprojout7_fu_1824_p2;
reg   [31:0] addr_index_assign_5_fu_300;
wire   [31:0] nvmprojout6_fu_1873_p2;
reg   [31:0] addr_index_assign_4_fu_304;
wire   [31:0] nvmprojout5_fu_1922_p2;
reg   [31:0] addr_index_assign_3_fu_308;
wire   [31:0] nvmprojout4_fu_1971_p2;
reg   [31:0] addr_index_assign_2_fu_312;
wire   [31:0] nvmprojout3_fu_2020_p2;
reg   [31:0] addr_index_assign_1_fu_316;
wire   [31:0] nvmprojout2_fu_2069_p2;
reg   [31:0] addr_index_assign_fu_320;
wire   [31:0] nvmprojout1_fu_2118_p2;
reg   [31:0] addr_index_assign_8_fu_324;
wire   [31:0] nallproj_fu_2173_p2;
reg   [7:0] p_Val2_7_fu_328;
wire   [7:0] p_Val2_7_ph_fu_1183_p3;
wire   [7:0] mem_hasdata_V_7_fu_1311_p3;
reg   [6:0] read_addr_V_read_ass_fu_332;
wire   [6:0] mem_read_addr_V_1_fu_1303_p3;
wire   [7:0] p_09_0_i76_i_fu_2156_p2;
wire    ap_block_pp0_stage0_01001;
wire   [7:0] p_09_0_i_i_fu_2107_p2;
wire   [7:0] p_09_0_i35_i_fu_2058_p2;
wire   [7:0] p_09_0_i41_i_fu_2009_p2;
wire   [7:0] p_09_0_i47_i_fu_1960_p2;
wire   [7:0] p_09_0_i53_i_fu_1911_p2;
wire   [7:0] p_09_0_i59_i_fu_1862_p2;
wire   [7:0] p_09_0_i65_i_fu_1813_p2;
wire   [7:0] p_09_0_i71_i_fu_1764_p2;
wire   [20:0] ret_V_fu_1716_p7;
wire   [9:0] tmp_fu_876_p3;
wire   [7:0] tmp_15_fu_892_p3;
wire   [1:0] p_Val2_cast_cast_fu_1004_p1;
wire   [1:0] tmp_3_fu_1007_p3;
wire   [1:0] p_Val2_1_fu_1014_p3;
wire   [2:0] tmp_16_fu_1025_p3;
wire   [7:0] p_Val2_1_cast_fu_1021_p1;
wire   [7:0] p_Result_s_fu_1033_p1;
wire   [7:0] p_Val2_2_fu_1037_p3;
wire   [0:0] tmp_6_fu_1044_p2;
reg   [7:0] p_Result_1_fu_1049_p4;
wire   [7:0] p_Val2_3_fu_1059_p3;
wire   [0:0] tmp_7_fu_1074_p2;
reg   [7:0] p_Result_2_fu_1080_p4;
wire   [7:0] p_Val2_4_fu_1090_p3;
wire   [0:0] tmp_8_fu_1105_p2;
reg   [7:0] p_Result_3_fu_1111_p4;
wire   [7:0] p_Val2_5_fu_1121_p3;
wire   [0:0] tmp_9_fu_1136_p2;
reg   [7:0] p_Result_4_fu_1142_p4;
wire   [7:0] p_Val2_6_fu_1152_p3;
wire   [0:0] tmp_s_fu_1167_p2;
reg   [7:0] p_Result_5_fu_1173_p4;
wire   [31:0] tmp_12_fu_1220_p1;
reg   [31:0] val_assign_fu_1224_p3;
wire   [7:0] tmp_18_fu_1236_p3;
wire   [6:0] mem_read_addr_V_fu_1255_p2;
wire   [2:0] tmp_13_fu_1269_p9;
wire   [7:0] tmp_14_cast_fu_1261_p1;
wire   [7:0] tmp_13_fu_1269_p10;
wire   [31:0] i_assign_fu_1289_p1;
wire   [0:0] tmp_14_fu_1283_p2;
reg   [7:0] p_Result_6_fu_1293_p4;
wire   [0:0] tmp_i9_i_i_i_i_fu_1370_p2;
wire   [0:0] tmp_i12_i_i_i_fu_1365_p2;
wire   [0:0] tmp_i1_i_i_fu_1360_p2;
wire   [0:0] tmp_i2_i_fu_1355_p2;
wire   [0:0] tmp_i21_i_i_i_fu_1350_p2;
wire   [0:0] tmp_i24_i_i_fu_1345_p2;
wire   [0:0] tmp_i1_i_fu_1340_p2;
wire   [0:0] tmp_i_fu_1335_p2;
wire   [0:0] or_cond_fu_1383_p2;
wire   [59:0] newSel_fu_1375_p3;
wire   [59:0] newSel1_fu_1389_p3;
wire   [0:0] or_cond1_fu_1397_p2;
wire   [0:0] or_cond2_fu_1411_p2;
wire   [59:0] newSel2_fu_1403_p3;
wire   [59:0] newSel3_fu_1417_p3;
wire   [0:0] or_cond3_fu_1425_p2;
wire   [0:0] or_cond4_fu_1439_p2;
wire   [59:0] newSel4_fu_1431_p3;
wire   [59:0] newSel5_fu_1445_p3;
wire   [0:0] or_cond5_fu_1453_p2;
wire   [0:0] or_cond6_fu_1467_p2;
wire   [59:0] newSel6_fu_1459_p3;
wire   [4:0] tmp_17_fu_1491_p4;
wire  signed [11:0] r_V_fu_1501_p1;
wire   [12:0] tmp_20_cast_fu_1505_p1;
wire   [12:0] r_V_1_fu_1509_p2;
wire   [3:0] phitmp714_i_fu_1515_p4;
wire   [12:0] r_V_2_fu_1541_p2;
wire   [3:0] phitmp716_i_fu_1547_p4;
wire   [3:0] zbin1tmp_V_fu_1535_p2;
wire   [3:0] zbin2tmp_V_fu_1567_p2;
wire   [2:0] tmp_19_fu_1525_p4;
wire   [0:0] tmp_44_fu_1573_p3;
wire   [2:0] tmp_22_fu_1589_p2;
wire   [2:0] tmp_21_fu_1557_p4;
wire   [0:0] tmp_45_fu_1581_p3;
wire   [2:0] tmp_23_fu_1603_p2;
wire   [2:0] zbin2_V_fu_1609_p3;
wire   [9:0] tmp_25_fu_1637_p4;
wire   [10:0] p_shl_fu_1647_p3;
wire   [10:0] irinv_tmp_V_fu_1655_p2;
wire   [2:0] iseed_V_fu_1671_p4;
wire   [0:0] phitmp712_i_fu_1681_p2;
wire   [0:0] not_i_fu_1687_p2;
wire   [3:0] tmp_24_fu_1699_p3;
wire   [3:0] finez_V_fu_1706_p2;
wire   [4:0] rinv_V_fu_1711_p2;
wire   [9:0] tmp_63_fu_1746_p1;
wire   [9:0] tmp_42_fu_1750_p2;
wire   [7:0] tmp_64_fu_1760_p1;
wire   [9:0] tmp_61_fu_1795_p1;
wire   [9:0] tmp_40_fu_1799_p2;
wire   [7:0] tmp_62_fu_1809_p1;
wire   [9:0] tmp_58_fu_1844_p1;
wire   [9:0] tmp_39_fu_1848_p2;
wire   [7:0] tmp_60_fu_1858_p1;
wire   [9:0] tmp_55_fu_1893_p1;
wire   [9:0] tmp_38_fu_1897_p2;
wire   [7:0] tmp_57_fu_1907_p1;
wire   [9:0] tmp_53_fu_1942_p1;
wire   [9:0] tmp_37_fu_1946_p2;
wire   [7:0] tmp_54_fu_1956_p1;
wire   [9:0] tmp_51_fu_1991_p1;
wire   [9:0] tmp_36_fu_1995_p2;
wire   [7:0] tmp_52_fu_2005_p1;
wire   [9:0] tmp_49_fu_2040_p1;
wire   [9:0] tmp_35_fu_2044_p2;
wire   [7:0] tmp_50_fu_2054_p1;
wire   [9:0] tmp_47_fu_2089_p1;
wire   [9:0] tmp_34_fu_2093_p2;
wire   [7:0] tmp_48_fu_2103_p1;
wire   [11:0] tmp_65_fu_2138_p1;
wire   [11:0] tmp_56_fu_2142_p2;
wire   [7:0] tmp_66_fu_2152_p1;
wire    ap_CS_fsm_state8;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1514;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

read_inmem_1 tproj_data_V_read_inmem_1_fu_870(
    .ap_ready(tproj_data_V_read_inmem_1_fu_870_ap_ready),
    .data_data_V_read(newSel7_reg_2428),
    .read_imem_V(read_imem_V_reg_2371_pp0_iter2_reg),
    .ap_return(tproj_data_V_read_inmem_1_fu_870_ap_return)
);

ProjectionRouterTbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
ProjectionRouterTbkb_U5(
    .din0(num_V_reg_2301),
    .din1(num_V_1_reg_2312),
    .din2(num_V_2_reg_2322),
    .din3(num_V_3_reg_2332),
    .din4(num_V_4_reg_2338),
    .din5(num_V_5_reg_2343),
    .din6(num_V_6_reg_2348),
    .din7(num_V_7_reg_2353),
    .din8(tmp_13_fu_1269_p9),
    .dout(tmp_13_fu_1269_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2438 == 3'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_1_fu_316 <= nvmprojout2_fu_2069_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_1_fu_316 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2438 == 3'd2) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_2_fu_312 <= nvmprojout3_fu_2020_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_2_fu_312 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2438 == 3'd3) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_3_fu_308 <= nvmprojout4_fu_1971_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_3_fu_308 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2438 == 3'd4) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_4_fu_304 <= nvmprojout5_fu_1922_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_4_fu_304 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2438 == 3'd5) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_5_fu_300 <= nvmprojout6_fu_1873_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_5_fu_300 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2438 == 3'd6) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_6_fu_296 <= nvmprojout7_fu_1824_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_6_fu_296 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2438 == 3'd7) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_7_fu_292 <= nvmprojout8_fu_1775_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_7_fu_292 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_8_fu_324 <= nallproj_fu_2173_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_8_fu_324 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2438 == 3'd0))) begin
        addr_index_assign_fu_320 <= nvmprojout1_fu_2118_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        addr_index_assign_fu_320 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Repl2_3_reg_858 <= 7'd0;
    end else if (((tmp_1_reg_2358 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Repl2_3_reg_858 <= i_reg_2362;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_fu_1211_p2 == 1'd0) & (tmp_1_fu_1196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_7_fu_328 <= mem_hasdata_V_7_fu_1311_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_7_fu_328 <= p_Val2_7_ph_fu_1183_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_fu_1211_p2 == 1'd0) & (tmp_1_fu_1196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_addr_V_read_ass_fu_332 <= mem_read_addr_V_1_fu_1303_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        read_addr_V_read_ass_fu_332 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2362 <= i_fu_1202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_reg_2367_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iphi_V_reg_2438 <= {{tproj_data_V_read_inmem_1_fu_870_ap_return[43:41]}};
        op2_assign_reg_2447 <= op2_assign_fu_1617_p2;
        phitmp708_i_reg_2462 <= {{irinv_tmp_V_fu_1655_p2[10:6]}};
        phitmp718_i_reg_2452 <= {{tproj_data_V_read_inmem_1_fu_870_ap_return[29:26]}};
        psseed_reg_2467 <= psseed_fu_1693_p2;
        tmp_46_reg_2457 <= tmp_46_fu_1633_p1;
        tproj_data_V_reg_2433 <= tproj_data_V_read_inmem_1_fu_870_ap_return;
        zbin1_V_reg_2442 <= zbin1_V_fu_1595_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_reg_2367_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        newSel7_reg_2428 <= newSel7_fu_1473_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        num_V_1_reg_2312 <= num_V_1_fu_918_p3;
        num_V_2_reg_2322 <= num_V_2_fu_932_p3;
        num_V_3_reg_2332 <= num_V_3_fu_946_p3;
        num_V_reg_2301 <= num_V_fu_904_p3;
        p_Val2_s_reg_2306 <= p_Val2_s_fu_912_p2;
        tmp_18_cast_reg_2203[7] <= tmp_18_cast_fu_900_p1[7];
        tmp_2_cast_reg_2189[9 : 7] <= tmp_2_cast_fu_884_p1[9 : 7];
        tmp_2_reg_2194 <= tmp_2_fu_888_p1;
        tmp_4_reg_2317 <= tmp_4_fu_926_p2;
        tmp_5_reg_2327 <= tmp_5_fu_940_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        num_V_4_reg_2338 <= num_V_4_fu_1067_p3;
        num_V_5_reg_2343 <= num_V_5_fu_1098_p3;
        num_V_6_reg_2348 <= num_V_6_fu_1129_p3;
        num_V_7_reg_2353 <= num_V_7_fu_1160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Repl2_3_reg_858_pp0_iter1_reg <= p_Repl2_3_reg_858;
        read_imem_V_reg_2371_pp0_iter1_reg <= read_imem_V_reg_2371;
        tmp_11_reg_2367_pp0_iter1_reg <= tmp_11_reg_2367;
        tmp_1_reg_2358 <= tmp_1_fu_1196_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        p_Repl2_3_reg_858_pp0_iter2_reg <= p_Repl2_3_reg_858_pp0_iter1_reg;
        p_Repl2_3_reg_858_pp0_iter3_reg <= p_Repl2_3_reg_858_pp0_iter2_reg;
        read_imem_V_reg_2371_pp0_iter2_reg <= read_imem_V_reg_2371_pp0_iter1_reg;
        tmp_11_reg_2367_pp0_iter2_reg <= tmp_11_reg_2367_pp0_iter1_reg;
        tmp_11_reg_2367_pp0_iter3_reg <= tmp_11_reg_2367_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_fu_1211_p2 == 1'd0) & (tmp_1_fu_1196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_imem_V_reg_2371 <= read_imem_V_fu_1232_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_1196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_11_reg_2367 <= tmp_11_fu_1211_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        allprojout_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allprojout_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        allprojout_dataarray_data_V_we0 = 1'b1;
    end else begin
        allprojout_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd0)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_0_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_0_V = 8'd0;
        end else begin
            allprojout_nentries_0_V = 'bx;
        end
    end else begin
        allprojout_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (bx_V_read_read_fu_336_p2 == 3'd0)))) begin
        allprojout_nentries_0_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd1)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_1_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_1_V = 8'd0;
        end else begin
            allprojout_nentries_1_V = 'bx;
        end
    end else begin
        allprojout_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        allprojout_nentries_1_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd2)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_2_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_2_V = 8'd0;
        end else begin
            allprojout_nentries_2_V = 'bx;
        end
    end else begin
        allprojout_nentries_2_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        allprojout_nentries_2_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd3)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_3_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_3_V = 8'd0;
        end else begin
            allprojout_nentries_3_V = 'bx;
        end
    end else begin
        allprojout_nentries_3_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd3) & (1'b1 == ap_CS_fsm_state1)))) begin
        allprojout_nentries_3_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd4)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_4_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_4_V = 8'd0;
        end else begin
            allprojout_nentries_4_V = 'bx;
        end
    end else begin
        allprojout_nentries_4_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state1)))) begin
        allprojout_nentries_4_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd5)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_5_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_5_V = 8'd0;
        end else begin
            allprojout_nentries_5_V = 'bx;
        end
    end else begin
        allprojout_nentries_5_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        allprojout_nentries_5_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_5_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd6)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_6_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_6_V = 8'd0;
        end else begin
            allprojout_nentries_6_V = 'bx;
        end
    end else begin
        allprojout_nentries_6_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd6) & (1'b1 == ap_CS_fsm_state1)))) begin
        allprojout_nentries_6_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_6_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_336_p2 == 3'd7)) begin
        if ((1'b1 == ap_condition_1514)) begin
            allprojout_nentries_7_V = p_09_0_i76_i_fu_2156_p2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            allprojout_nentries_7_V = 8'd0;
        end else begin
            allprojout_nentries_7_V = 'bx;
        end
    end else begin
        allprojout_nentries_7_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (bx_V_read_read_fu_336_p2 == 3'd7) & (1'b1 == ap_CS_fsm_state1)))) begin
        allprojout_nentries_7_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_7_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_1_fu_1196_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_1_reg_2358 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Repl2_3_phi_fu_862_p4 = i_reg_2362;
    end else begin
        ap_phi_mux_p_Repl2_3_phi_fu_862_p4 = p_Repl2_3_reg_858;
    end
end

always @ (*) begin
    if (((bx_o_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_59_fu_1329_p2 == 1'd1) & (tmp_1_fu_1196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj1in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj1in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj2in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj2in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj3in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj3in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj4in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj4in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj5in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj5in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj6in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj6in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj7in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj7in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj8in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj8in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_26_fu_2083_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2438 == 3'd0))) begin
        vmprojout1_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_26_fu_2083_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2438 == 3'd0))) begin
        vmprojout1_nentries_0_V = p_09_0_i_i_fu_2107_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout1_nentries_0_V = 8'd0;
    end else begin
        vmprojout1_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_26_fu_2083_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2438 == 3'd0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout1_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout1_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_26_fu_2083_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2438 == 3'd0))) begin
        vmprojout1_nentries_1_V = p_09_0_i_i_fu_2107_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout1_nentries_1_V = 8'd0;
    end else begin
        vmprojout1_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_26_fu_2083_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2438 == 3'd0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout1_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout1_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_27_fu_2034_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2034_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_nentries_0_V = p_09_0_i35_i_fu_2058_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout2_nentries_0_V = 8'd0;
    end else begin
        vmprojout2_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2034_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout2_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout2_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2034_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_nentries_1_V = p_09_0_i35_i_fu_2058_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout2_nentries_1_V = 8'd0;
    end else begin
        vmprojout2_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2034_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout2_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout2_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_28_fu_1985_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd2) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_1985_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd2) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_nentries_0_V = p_09_0_i41_i_fu_2009_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout3_nentries_0_V = 8'd0;
    end else begin
        vmprojout3_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_1985_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd2) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout3_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout3_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_1985_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd2) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_nentries_1_V = p_09_0_i41_i_fu_2009_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout3_nentries_1_V = 8'd0;
    end else begin
        vmprojout3_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_1985_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd2) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout3_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout3_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_29_fu_1936_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd3) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_1936_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd3) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_nentries_0_V = p_09_0_i47_i_fu_1960_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout4_nentries_0_V = 8'd0;
    end else begin
        vmprojout4_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_1936_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd3) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout4_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout4_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_1936_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd3) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_nentries_1_V = p_09_0_i47_i_fu_1960_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout4_nentries_1_V = 8'd0;
    end else begin
        vmprojout4_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_1936_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd3) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout4_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout4_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_30_fu_1887_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd4) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1887_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd4) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_nentries_0_V = p_09_0_i53_i_fu_1911_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout5_nentries_0_V = 8'd0;
    end else begin
        vmprojout5_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1887_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd4) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout5_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout5_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1887_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd4) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_nentries_1_V = p_09_0_i53_i_fu_1911_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout5_nentries_1_V = 8'd0;
    end else begin
        vmprojout5_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1887_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd4) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout5_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout5_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_31_fu_1838_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd5) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1838_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd5) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_nentries_0_V = p_09_0_i59_i_fu_1862_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout6_nentries_0_V = 8'd0;
    end else begin
        vmprojout6_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1838_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd5) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout6_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout6_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1838_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd5) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_nentries_1_V = p_09_0_i59_i_fu_1862_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout6_nentries_1_V = 8'd0;
    end else begin
        vmprojout6_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1838_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd5) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout6_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout6_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_32_fu_1789_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd6) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1789_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd6) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_nentries_0_V = p_09_0_i65_i_fu_1813_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout7_nentries_0_V = 8'd0;
    end else begin
        vmprojout7_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1789_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd6) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout7_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout7_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1789_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd6) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_nentries_1_V = p_09_0_i65_i_fu_1813_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout7_nentries_1_V = 8'd0;
    end else begin
        vmprojout7_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1789_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd6) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout7_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout7_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout8_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_33_fu_1740_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd7) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout8_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1740_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd7) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_nentries_0_V = p_09_0_i71_i_fu_1764_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout8_nentries_0_V = 8'd0;
    end else begin
        vmprojout8_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1740_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd7) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd0) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout8_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout8_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1740_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd7) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_nentries_1_V = p_09_0_i71_i_fu_1764_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6))))) begin
        vmprojout8_nentries_1_V = 8'd0;
    end else begin
        vmprojout8_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1740_p2 == 1'd1) & (iphi_V_reg_2438 == 3'd7) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2194 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd7)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd0)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd1)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd2)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd3)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd4)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd5)) | ((tmp_2_fu_888_p1 == 1'd1) & (bx_V_read_read_fu_336_p2 == 3'd6)))))) begin
        vmprojout8_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout8_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_1_fu_1196_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_1_fu_1196_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((bx_o_V_1_ack_in == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign allprojout_dataarray_data_V_address0 = tmp_66_cast_fu_2147_p1;

assign allprojout_dataarray_data_V_d0 = tproj_data_V_reg_2433;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1514 = ((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2132_p2 == 1'd1) & (tmp_11_reg_2367_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bx_V_read_read_fu_336_p2 = bx_V;

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign finez_V_fu_1706_p2 = (phitmp718_i_reg_2452 - tmp_24_fu_1699_p3);

assign i_assign_fu_1289_p1 = read_imem_V_fu_1232_p1;

assign i_fu_1202_p2 = (ap_phi_mux_p_Repl2_3_phi_fu_862_p4 + 7'd1);

assign irinv_tmp_V_fu_1655_p2 = (11'd0 - p_shl_fu_1647_p3);

assign iseed_V_fu_1671_p4 = {{tproj_data_V_read_inmem_1_fu_870_ap_return[59:57]}};

assign mem_hasdata_V_7_fu_1311_p3 = ((tmp_14_fu_1283_p2[0:0] === 1'b1) ? p_Val2_7_fu_328 : p_Result_6_fu_1293_p4);

assign mem_read_addr_V_1_fu_1303_p3 = ((tmp_14_fu_1283_p2[0:0] === 1'b1) ? mem_read_addr_V_fu_1255_p2 : 7'd0);

assign mem_read_addr_V_fu_1255_p2 = (7'd1 + read_addr_V_read_ass_fu_332);

assign nallproj_fu_2173_p2 = (addr_index_assign_8_fu_324 + 32'd1);

assign newSel1_fu_1389_p3 = ((tmp_i1_i_i_fu_1360_p2[0:0] === 1'b1) ? proj6in_dataarray_data_V_q0 : proj5in_dataarray_data_V_q0);

assign newSel2_fu_1403_p3 = ((tmp_i21_i_i_i_fu_1350_p2[0:0] === 1'b1) ? proj4in_dataarray_data_V_q0 : proj3in_dataarray_data_V_q0);

assign newSel3_fu_1417_p3 = ((tmp_i1_i_fu_1340_p2[0:0] === 1'b1) ? proj2in_dataarray_data_V_q0 : proj1in_dataarray_data_V_q0);

assign newSel4_fu_1431_p3 = ((or_cond_fu_1383_p2[0:0] === 1'b1) ? newSel_fu_1375_p3 : newSel1_fu_1389_p3);

assign newSel5_fu_1445_p3 = ((or_cond2_fu_1411_p2[0:0] === 1'b1) ? newSel2_fu_1403_p3 : newSel3_fu_1417_p3);

assign newSel6_fu_1459_p3 = ((or_cond4_fu_1439_p2[0:0] === 1'b1) ? newSel4_fu_1431_p3 : newSel5_fu_1445_p3);

assign newSel7_fu_1473_p3 = ((or_cond6_fu_1467_p2[0:0] === 1'b1) ? newSel6_fu_1459_p3 : 60'd0);

assign newSel_fu_1375_p3 = ((tmp_i9_i_i_i_i_fu_1370_p2[0:0] === 1'b1) ? proj8in_dataarray_data_V_q0 : proj7in_dataarray_data_V_q0);

assign not_i_fu_1687_p2 = ((iseed_V_fu_1671_p4 != 3'd1) ? 1'b1 : 1'b0);

assign num_V_1_fu_918_p3 = ((tmp_2_fu_888_p1[0:0] === 1'b1) ? proj2in_nentries_1_V : proj2in_nentries_0_V);

assign num_V_2_fu_932_p3 = ((tmp_2_fu_888_p1[0:0] === 1'b1) ? proj3in_nentries_1_V : proj3in_nentries_0_V);

assign num_V_3_fu_946_p3 = ((tmp_2_fu_888_p1[0:0] === 1'b1) ? proj4in_nentries_1_V : proj4in_nentries_0_V);

assign num_V_4_fu_1067_p3 = ((tmp_2_reg_2194[0:0] === 1'b1) ? proj5in_nentries_1_V : proj5in_nentries_0_V);

assign num_V_5_fu_1098_p3 = ((tmp_2_reg_2194[0:0] === 1'b1) ? proj6in_nentries_1_V : proj6in_nentries_0_V);

assign num_V_6_fu_1129_p3 = ((tmp_2_reg_2194[0:0] === 1'b1) ? proj7in_nentries_1_V : proj7in_nentries_0_V);

assign num_V_7_fu_1160_p3 = ((tmp_2_reg_2194[0:0] === 1'b1) ? proj8in_nentries_1_V : proj8in_nentries_0_V);

assign num_V_fu_904_p3 = ((tmp_2_fu_888_p1[0:0] === 1'b1) ? proj1in_nentries_1_V : proj1in_nentries_0_V);

assign nvmprojout1_fu_2118_p2 = (addr_index_assign_fu_320 + 32'd1);

assign nvmprojout2_fu_2069_p2 = (addr_index_assign_1_fu_316 + 32'd1);

assign nvmprojout3_fu_2020_p2 = (addr_index_assign_2_fu_312 + 32'd1);

assign nvmprojout4_fu_1971_p2 = (addr_index_assign_3_fu_308 + 32'd1);

assign nvmprojout5_fu_1922_p2 = (addr_index_assign_4_fu_304 + 32'd1);

assign nvmprojout6_fu_1873_p2 = (addr_index_assign_5_fu_300 + 32'd1);

assign nvmprojout7_fu_1824_p2 = (addr_index_assign_6_fu_296 + 32'd1);

assign nvmprojout8_fu_1775_p2 = (addr_index_assign_7_fu_292 + 32'd1);

assign op2_assign_fu_1617_p2 = ((zbin2_V_fu_1609_p3 != zbin1_V_fu_1595_p3) ? 1'b1 : 1'b0);

assign or_cond1_fu_1397_p2 = (tmp_i2_i_fu_1355_p2 | tmp_i1_i_i_fu_1360_p2);

assign or_cond2_fu_1411_p2 = (tmp_i24_i_i_fu_1345_p2 | tmp_i21_i_i_i_fu_1350_p2);

assign or_cond3_fu_1425_p2 = (tmp_i_fu_1335_p2 | tmp_i1_i_fu_1340_p2);

assign or_cond4_fu_1439_p2 = (or_cond_fu_1383_p2 | or_cond1_fu_1397_p2);

assign or_cond5_fu_1453_p2 = (or_cond3_fu_1425_p2 | or_cond2_fu_1411_p2);

assign or_cond6_fu_1467_p2 = (or_cond5_fu_1453_p2 | or_cond4_fu_1439_p2);

assign or_cond_fu_1383_p2 = (tmp_i9_i_i_i_i_fu_1370_p2 | tmp_i12_i_i_i_fu_1365_p2);

assign p_09_0_i35_i_fu_2058_p2 = (8'd1 + tmp_50_fu_2054_p1);

assign p_09_0_i41_i_fu_2009_p2 = (8'd1 + tmp_52_fu_2005_p1);

assign p_09_0_i47_i_fu_1960_p2 = (8'd1 + tmp_54_fu_1956_p1);

assign p_09_0_i53_i_fu_1911_p2 = (8'd1 + tmp_57_fu_1907_p1);

assign p_09_0_i59_i_fu_1862_p2 = (8'd1 + tmp_60_fu_1858_p1);

assign p_09_0_i65_i_fu_1813_p2 = (8'd1 + tmp_62_fu_1809_p1);

assign p_09_0_i71_i_fu_1764_p2 = (8'd1 + tmp_64_fu_1760_p1);

assign p_09_0_i76_i_fu_2156_p2 = (8'd1 + tmp_66_fu_2152_p1);

assign p_09_0_i_i_fu_2107_p2 = (8'd1 + tmp_48_fu_2103_p1);

always @ (*) begin
    p_Result_1_fu_1049_p4 = p_Val2_2_fu_1037_p3;
    p_Result_1_fu_1049_p4[32'd3] = |(1'd1);
end

always @ (*) begin
    p_Result_2_fu_1080_p4 = p_Val2_3_fu_1059_p3;
    p_Result_2_fu_1080_p4[32'd4] = |(1'd1);
end

always @ (*) begin
    p_Result_3_fu_1111_p4 = p_Val2_4_fu_1090_p3;
    p_Result_3_fu_1111_p4[32'd5] = |(1'd1);
end

always @ (*) begin
    p_Result_4_fu_1142_p4 = p_Val2_5_fu_1121_p3;
    p_Result_4_fu_1142_p4[32'd6] = |(1'd1);
end

always @ (*) begin
    p_Result_5_fu_1173_p4 = p_Val2_6_fu_1152_p3;
    p_Result_5_fu_1173_p4[32'd7] = |(1'd1);
end

always @ (*) begin
    p_Result_6_fu_1293_p4 = p_Val2_7_fu_328;
    p_Result_6_fu_1293_p4[i_assign_fu_1289_p1] = |(32'd0);
end

assign p_Result_s_fu_1033_p1 = tmp_16_fu_1025_p3;

assign p_Val2_1_cast_fu_1021_p1 = p_Val2_1_fu_1014_p3;

assign p_Val2_1_fu_1014_p3 = ((tmp_4_reg_2317[0:0] === 1'b1) ? p_Val2_cast_cast_fu_1004_p1 : tmp_3_fu_1007_p3);

assign p_Val2_2_fu_1037_p3 = ((tmp_5_reg_2327[0:0] === 1'b1) ? p_Val2_1_cast_fu_1021_p1 : p_Result_s_fu_1033_p1);

assign p_Val2_3_fu_1059_p3 = ((tmp_6_fu_1044_p2[0:0] === 1'b1) ? p_Val2_2_fu_1037_p3 : p_Result_1_fu_1049_p4);

assign p_Val2_4_fu_1090_p3 = ((tmp_7_fu_1074_p2[0:0] === 1'b1) ? p_Val2_3_fu_1059_p3 : p_Result_2_fu_1080_p4);

assign p_Val2_5_fu_1121_p3 = ((tmp_8_fu_1105_p2[0:0] === 1'b1) ? p_Val2_4_fu_1090_p3 : p_Result_3_fu_1111_p4);

assign p_Val2_6_fu_1152_p3 = ((tmp_9_fu_1136_p2[0:0] === 1'b1) ? p_Val2_5_fu_1121_p3 : p_Result_4_fu_1142_p4);

assign p_Val2_7_ph_fu_1183_p3 = ((tmp_s_fu_1167_p2[0:0] === 1'b1) ? p_Val2_6_fu_1152_p3 : p_Result_5_fu_1173_p4);

assign p_Val2_cast_cast_fu_1004_p1 = p_Val2_s_reg_2306;

assign p_Val2_s_fu_912_p2 = ((num_V_fu_904_p3 != 8'd0) ? 1'b1 : 1'b0);

assign p_shl_fu_1647_p3 = {{tmp_25_fu_1637_p4}, {1'd0}};

assign phitmp712_i_fu_1681_p2 = ((iseed_V_fu_1671_p4 != 3'd2) ? 1'b1 : 1'b0);

assign phitmp714_i_fu_1515_p4 = {{r_V_1_fu_1509_p2[5:2]}};

assign phitmp716_i_fu_1547_p4 = {{r_V_2_fu_1541_p2[5:2]}};

assign proj1in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign proj2in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign proj3in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign proj4in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign proj5in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign proj6in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign proj7in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign proj8in_dataarray_data_V_address0 = tmp_20_fu_1243_p1;

assign psseed_fu_1693_p2 = (phitmp712_i_fu_1681_p2 & not_i_fu_1687_p2);

assign r_V_1_fu_1509_p2 = (13'd62 + tmp_20_cast_fu_1505_p1);

assign r_V_2_fu_1541_p2 = (13'd2 + tmp_20_cast_fu_1505_p1);

assign r_V_fu_1501_p1 = $signed(tmp_17_fu_1491_p4);

assign read_imem_V_fu_1232_p1 = val_assign_fu_1224_p3[4:0];

assign ret_V_fu_1716_p7 = {{{{{{p_Repl2_3_reg_858_pp0_iter3_reg}, {zbin1_V_reg_2442}}, {op2_assign_reg_2447}}, {finez_V_fu_1706_p2}}, {rinv_V_fu_1711_p2}}, {psseed_reg_2467}};

assign rinv_V_fu_1711_p2 = (phitmp708_i_reg_2462 ^ 5'd16);

assign tmp_11_fu_1211_p2 = ((p_Val2_7_fu_328 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_12_fu_1220_p1 = p_Val2_7_fu_328;

assign tmp_13_fu_1269_p9 = val_assign_fu_1224_p3[2:0];

assign tmp_14_cast_fu_1261_p1 = mem_read_addr_V_fu_1255_p2;

assign tmp_14_fu_1283_p2 = ((tmp_14_cast_fu_1261_p1 < tmp_13_fu_1269_p10) ? 1'b1 : 1'b0);

assign tmp_15_fu_892_p3 = {{tmp_2_fu_888_p1}, {7'd0}};

assign tmp_16_fu_1025_p3 = {{1'd1}, {p_Val2_1_fu_1014_p3}};

assign tmp_17_fu_1491_p4 = {{tproj_data_V_read_inmem_1_fu_870_ap_return[31:27]}};

assign tmp_18_cast_fu_900_p1 = tmp_15_fu_892_p3;

assign tmp_18_fu_1236_p3 = {{tmp_2_reg_2194}, {read_addr_V_read_ass_fu_332}};

assign tmp_19_fu_1525_p4 = {{r_V_1_fu_1509_p2[4:2]}};

assign tmp_1_fu_1196_p2 = ((ap_phi_mux_p_Repl2_3_phi_fu_862_p4 == 7'd101) ? 1'b1 : 1'b0);

assign tmp_20_cast_fu_1505_p1 = $unsigned(r_V_fu_1501_p1);

assign tmp_20_fu_1243_p1 = tmp_18_fu_1236_p3;

assign tmp_21_fu_1557_p4 = {{r_V_2_fu_1541_p2[4:2]}};

assign tmp_22_fu_1589_p2 = (tmp_19_fu_1525_p4 ^ 3'd4);

assign tmp_23_fu_1603_p2 = (tmp_21_fu_1557_p4 ^ 3'd4);

assign tmp_24_fu_1699_p3 = {{tmp_46_reg_2457}, {3'd0}};

assign tmp_25_fu_1637_p4 = {{tproj_data_V_read_inmem_1_fu_870_ap_return[19:10]}};

assign tmp_26_fu_2083_p2 = (($signed(addr_index_assign_fu_320) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_27_fu_2034_p2 = (($signed(addr_index_assign_1_fu_316) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_28_fu_1985_p2 = (($signed(addr_index_assign_2_fu_312) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_29_fu_1936_p2 = (($signed(addr_index_assign_3_fu_308) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_2_cast_fu_884_p1 = tmp_fu_876_p3;

assign tmp_2_fu_888_p1 = bx_V[0:0];

assign tmp_30_fu_1887_p2 = (($signed(addr_index_assign_4_fu_304) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_31_fu_1838_p2 = (($signed(addr_index_assign_5_fu_300) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_32_fu_1789_p2 = (($signed(addr_index_assign_6_fu_296) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_33_fu_1740_p2 = (($signed(addr_index_assign_7_fu_292) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_34_fu_2093_p2 = (tmp_47_fu_2089_p1 + tmp_18_cast_reg_2203);

assign tmp_35_fu_2044_p2 = (tmp_49_fu_2040_p1 + tmp_18_cast_reg_2203);

assign tmp_36_fu_1995_p2 = (tmp_51_fu_1991_p1 + tmp_18_cast_reg_2203);

assign tmp_37_fu_1946_p2 = (tmp_53_fu_1942_p1 + tmp_18_cast_reg_2203);

assign tmp_38_fu_1897_p2 = (tmp_55_fu_1893_p1 + tmp_18_cast_reg_2203);

assign tmp_39_cast_fu_2098_p1 = $signed(tmp_34_fu_2093_p2);

assign tmp_39_fu_1848_p2 = (tmp_58_fu_1844_p1 + tmp_18_cast_reg_2203);

assign tmp_3_fu_1007_p3 = {{1'd1}, {p_Val2_s_reg_2306}};

assign tmp_40_fu_1799_p2 = (tmp_61_fu_1795_p1 + tmp_18_cast_reg_2203);

assign tmp_42_cast_fu_2049_p1 = $signed(tmp_35_fu_2044_p2);

assign tmp_42_fu_1750_p2 = (tmp_63_fu_1746_p1 + tmp_18_cast_reg_2203);

assign tmp_43_fu_2132_p2 = (($signed(addr_index_assign_8_fu_324) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_44_fu_1573_p3 = zbin1tmp_V_fu_1535_p2[32'd3];

assign tmp_45_fu_1581_p3 = zbin2tmp_V_fu_1567_p2[32'd3];

assign tmp_46_fu_1633_p1 = zbin1_V_fu_1595_p3[0:0];

assign tmp_47_fu_2089_p1 = addr_index_assign_fu_320[9:0];

assign tmp_48_fu_2103_p1 = addr_index_assign_fu_320[7:0];

assign tmp_49_fu_2040_p1 = addr_index_assign_1_fu_316[9:0];

assign tmp_4_fu_926_p2 = ((num_V_1_fu_918_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_50_fu_2054_p1 = addr_index_assign_1_fu_316[7:0];

assign tmp_51_fu_1991_p1 = addr_index_assign_2_fu_312[9:0];

assign tmp_52_fu_2005_p1 = addr_index_assign_2_fu_312[7:0];

assign tmp_53_fu_1942_p1 = addr_index_assign_3_fu_308[9:0];

assign tmp_54_fu_1956_p1 = addr_index_assign_3_fu_308[7:0];

assign tmp_55_fu_1893_p1 = addr_index_assign_4_fu_304[9:0];

assign tmp_56_fu_2142_p2 = (tmp_65_fu_2138_p1 + tmp_2_cast_reg_2189);

assign tmp_57_fu_1907_p1 = addr_index_assign_4_fu_304[7:0];

assign tmp_58_fu_1844_p1 = addr_index_assign_5_fu_300[9:0];

assign tmp_59_fu_1329_p2 = ((ap_phi_mux_p_Repl2_3_phi_fu_862_p4 == 7'd100) ? 1'b1 : 1'b0);

assign tmp_5_fu_940_p2 = ((num_V_2_fu_932_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_60_cast_fu_2000_p1 = $signed(tmp_36_fu_1995_p2);

assign tmp_60_fu_1858_p1 = addr_index_assign_5_fu_300[7:0];

assign tmp_61_cast_fu_1951_p1 = $signed(tmp_37_fu_1946_p2);

assign tmp_61_fu_1795_p1 = addr_index_assign_6_fu_296[9:0];

assign tmp_62_cast_fu_1902_p1 = $signed(tmp_38_fu_1897_p2);

assign tmp_62_fu_1809_p1 = addr_index_assign_6_fu_296[7:0];

assign tmp_63_cast_fu_1853_p1 = $signed(tmp_39_fu_1848_p2);

assign tmp_63_fu_1746_p1 = addr_index_assign_7_fu_292[9:0];

assign tmp_64_cast_fu_1804_p1 = $signed(tmp_40_fu_1799_p2);

assign tmp_64_fu_1760_p1 = addr_index_assign_7_fu_292[7:0];

assign tmp_65_cast_fu_1755_p1 = $signed(tmp_42_fu_1750_p2);

assign tmp_65_fu_2138_p1 = addr_index_assign_8_fu_324[11:0];

assign tmp_66_cast_fu_2147_p1 = $signed(tmp_56_fu_2142_p2);

assign tmp_66_fu_2152_p1 = addr_index_assign_8_fu_324[7:0];

assign tmp_6_fu_1044_p2 = ((num_V_3_reg_2332 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1074_p2 = ((num_V_4_fu_1067_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_1105_p2 = ((num_V_5_fu_1098_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_1136_p2 = ((num_V_6_fu_1129_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_fu_876_p3 = {{bx_V}, {7'd0}};

assign tmp_i12_i_i_i_fu_1365_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd6) ? 1'b1 : 1'b0);

assign tmp_i1_i_fu_1340_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd1) ? 1'b1 : 1'b0);

assign tmp_i1_i_i_fu_1360_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd5) ? 1'b1 : 1'b0);

assign tmp_i21_i_i_i_fu_1350_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd3) ? 1'b1 : 1'b0);

assign tmp_i24_i_i_fu_1345_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd2) ? 1'b1 : 1'b0);

assign tmp_i2_i_fu_1355_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd4) ? 1'b1 : 1'b0);

assign tmp_i9_i_i_i_i_fu_1370_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd7) ? 1'b1 : 1'b0);

assign tmp_i_fu_1335_p2 = ((read_imem_V_reg_2371_pp0_iter1_reg == 5'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_1167_p2 = ((num_V_7_fu_1160_p3 == 8'd0) ? 1'b1 : 1'b0);


always @ (tmp_12_fu_1220_p1) begin
    if (tmp_12_fu_1220_p1[0] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd0;
    end else if (tmp_12_fu_1220_p1[1] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd1;
    end else if (tmp_12_fu_1220_p1[2] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd2;
    end else if (tmp_12_fu_1220_p1[3] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd3;
    end else if (tmp_12_fu_1220_p1[4] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd4;
    end else if (tmp_12_fu_1220_p1[5] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd5;
    end else if (tmp_12_fu_1220_p1[6] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd6;
    end else if (tmp_12_fu_1220_p1[7] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd7;
    end else if (tmp_12_fu_1220_p1[8] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd8;
    end else if (tmp_12_fu_1220_p1[9] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd9;
    end else if (tmp_12_fu_1220_p1[10] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd10;
    end else if (tmp_12_fu_1220_p1[11] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd11;
    end else if (tmp_12_fu_1220_p1[12] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd12;
    end else if (tmp_12_fu_1220_p1[13] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd13;
    end else if (tmp_12_fu_1220_p1[14] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd14;
    end else if (tmp_12_fu_1220_p1[15] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd15;
    end else if (tmp_12_fu_1220_p1[16] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd16;
    end else if (tmp_12_fu_1220_p1[17] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd17;
    end else if (tmp_12_fu_1220_p1[18] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd18;
    end else if (tmp_12_fu_1220_p1[19] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd19;
    end else if (tmp_12_fu_1220_p1[20] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd20;
    end else if (tmp_12_fu_1220_p1[21] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd21;
    end else if (tmp_12_fu_1220_p1[22] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd22;
    end else if (tmp_12_fu_1220_p1[23] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd23;
    end else if (tmp_12_fu_1220_p1[24] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd24;
    end else if (tmp_12_fu_1220_p1[25] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd25;
    end else if (tmp_12_fu_1220_p1[26] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd26;
    end else if (tmp_12_fu_1220_p1[27] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd27;
    end else if (tmp_12_fu_1220_p1[28] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd28;
    end else if (tmp_12_fu_1220_p1[29] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd29;
    end else if (tmp_12_fu_1220_p1[30] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd30;
    end else if (tmp_12_fu_1220_p1[31] == 1'b1) begin
        val_assign_fu_1224_p3 = 32'd31;
    end else begin
        val_assign_fu_1224_p3 = 32'd32;
    end
end

assign vmprojout1_dataarray_data_V_address0 = tmp_39_cast_fu_2098_p1;

assign vmprojout1_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign vmprojout2_dataarray_data_V_address0 = tmp_42_cast_fu_2049_p1;

assign vmprojout2_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign vmprojout3_dataarray_data_V_address0 = tmp_60_cast_fu_2000_p1;

assign vmprojout3_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign vmprojout4_dataarray_data_V_address0 = tmp_61_cast_fu_1951_p1;

assign vmprojout4_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign vmprojout5_dataarray_data_V_address0 = tmp_62_cast_fu_1902_p1;

assign vmprojout5_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign vmprojout6_dataarray_data_V_address0 = tmp_63_cast_fu_1853_p1;

assign vmprojout6_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign vmprojout7_dataarray_data_V_address0 = tmp_64_cast_fu_1804_p1;

assign vmprojout7_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign vmprojout8_dataarray_data_V_address0 = tmp_65_cast_fu_1755_p1;

assign vmprojout8_dataarray_data_V_d0 = ret_V_fu_1716_p7;

assign zbin1_V_fu_1595_p3 = ((tmp_44_fu_1573_p3[0:0] === 1'b1) ? 3'd0 : tmp_22_fu_1589_p2);

assign zbin1tmp_V_fu_1535_p2 = (4'd4 + phitmp714_i_fu_1515_p4);

assign zbin2_V_fu_1609_p3 = ((tmp_45_fu_1581_p3[0:0] === 1'b1) ? 3'd7 : tmp_23_fu_1603_p2);

assign zbin2tmp_V_fu_1567_p2 = (4'd4 + phitmp716_i_fu_1547_p4);

always @ (posedge ap_clk) begin
    tmp_2_cast_reg_2189[6:0] <= 7'b0000000;
    tmp_2_cast_reg_2189[11:10] <= 2'b00;
    tmp_18_cast_reg_2203[6:0] <= 7'b0000000;
    tmp_18_cast_reg_2203[9:8] <= 2'b00;
end

endmodule //ProjectionRouterTop
