[03/18 22:42:19      0s] 
[03/18 22:42:19      0s] Cadence Innovus(TM) Implementation System.
[03/18 22:42:19      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/18 22:42:19      0s] 
[03/18 22:42:19      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/18 22:42:19      0s] Options:	
[03/18 22:42:19      0s] Date:		Sat Mar 18 22:42:19 2023
[03/18 22:42:19      0s] Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/18 22:42:19      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/18 22:42:19      0s] 
[03/18 22:42:19      0s] License:
[03/18 22:42:19      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/18 22:42:19      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/18 22:42:36     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 22:42:36     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/18 22:42:36     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 22:42:36     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/18 22:42:36     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/18 22:42:36     14s] @(#)CDS: CPE v19.17-s044
[03/18 22:42:36     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 22:42:36     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/18 22:42:36     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/18 22:42:36     14s] @(#)CDS: RCDB 11.14.18
[03/18 22:42:36     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/18 22:42:36     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K.

[03/18 22:42:36     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/18 22:42:37     14s] 
[03/18 22:42:37     14s] **INFO:  MMMC transition support version v31-84 
[03/18 22:42:37     14s] 
[03/18 22:42:37     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/18 22:42:37     14s] <CMD> suppressMessage ENCEXT-2799
[03/18 22:42:37     14s] <CMD> win
[03/18 22:43:05     19s] <CMD> set init_pwr_net VDD
[03/18 22:43:05     19s] <CMD> set init_gnd_net VSS
[03/18 22:43:05     19s] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/18 22:43:05     19s] <CMD> set init_design_netlisttype Verilog
[03/18 22:43:05     19s] <CMD> set init_design_settop 1
[03/18 22:43:05     19s] <CMD> set init_top_cell fullchip
[03/18 22:43:05     19s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/18 22:43:05     19s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/18 22:43:05     19s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/18 22:43:05     19s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/18 22:43:05     19s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/18 22:43:05     19s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/18 22:43:05     19s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/18 22:43:05     19s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/18 22:43:05     19s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/18 22:43:05     19s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/18 22:43:05     19s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/18 22:43:05     19s] 
[03/18 22:43:05     19s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/18 22:43:05     19s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/18 22:43:05     19s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/18 22:43:05     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/18 22:43:05     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/18 22:43:05     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/18 22:43:05     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/18 22:43:05     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/18 22:43:05     19s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/18 22:43:05     19s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 22:43:05     19s] The LEF parser will ignore this statement.
[03/18 22:43:05     19s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/18 22:43:05     19s] Set DBUPerIGU to M2 pitch 400.
[03/18 22:43:05     19s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/18 22:43:05     19s] Type 'man IMPLF-200' for more detail.
[03/18 22:43:05     19s] 
[03/18 22:43:05     19s] viaInitial starts at Sat Mar 18 22:43:05 2023
viaInitial ends at Sat Mar 18 22:43:05 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/18 22:43:05     19s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/18 22:43:06     20s] Read 811 cells in library 'tcbn65gpluswc' 
[03/18 22:43:06     20s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/18 22:43:08     22s] Read 811 cells in library 'tcbn65gplusbc' 
[03/18 22:43:08     22s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=604.1M, current mem=515.7M)
[03/18 22:43:08     22s] *** End library_loading (cpu=0.04min, real=0.05min, mem=31.0M, fe_cpu=0.37min, fe_real=0.82min, fe_mem=745.6M) ***
[03/18 22:43:08     22s] #% Begin Load netlist data ... (date=03/18 22:43:08, mem=515.8M)
[03/18 22:43:08     22s] *** Begin netlist parsing (mem=745.6M) ***
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 22:43:08     22s] Type 'man IMPVL-159' for more detail.
[03/18 22:43:08     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/18 22:43:08     22s] To increase the message display limit, refer to the product command reference manual.
[03/18 22:43:08     22s] Created 811 new cells from 2 timing libraries.
[03/18 22:43:08     22s] Reading netlist ...
[03/18 22:43:08     22s] Backslashed names will retain backslash and a trailing blank character.
[03/18 22:43:08     22s] Reading verilog netlist './netlist/fullchip.out.v'
[03/18 22:43:08     22s] 
[03/18 22:43:08     22s] *** Memory Usage v#1 (Current mem = 745.551M, initial mem = 283.785M) ***
[03/18 22:43:08     22s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=745.6M) ***
[03/18 22:43:08     22s] #% End Load netlist data ... (date=03/18 22:43:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=534.8M, current mem=534.8M)
[03/18 22:43:08     22s] Set top cell to fullchip.
[03/18 22:43:08     22s] Hooked 1622 DB cells to tlib cells.
[03/18 22:43:08     22s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=565.6M, current mem=565.6M)
[03/18 22:43:08     22s] Starting recursive module instantiation check.
[03/18 22:43:08     22s] No recursion found.
[03/18 22:43:08     22s] Building hierarchical netlist for Cell fullchip ...
[03/18 22:43:08     22s] *** Netlist is unique.
[03/18 22:43:08     22s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/18 22:43:08     22s] ** info: there are 1658 modules.
[03/18 22:43:08     22s] ** info: there are 13714 stdCell insts.
[03/18 22:43:08     22s] 
[03/18 22:43:08     22s] *** Memory Usage v#1 (Current mem = 813.977M, initial mem = 283.785M) ***
[03/18 22:43:08     22s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 22:43:08     22s] Type 'man IMPFP-3961' for more detail.
[03/18 22:43:08     22s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 22:43:08     22s] Type 'man IMPFP-3961' for more detail.
[03/18 22:43:08     22s] Set Default Net Delay as 1000 ps.
[03/18 22:43:08     22s] Set Default Net Load as 0.5 pF. 
[03/18 22:43:08     22s] Set Default Input Pin Transition as 0.1 ps.
[03/18 22:43:09     23s] Extraction setup Started 
[03/18 22:43:09     23s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 22:43:09     23s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 22:43:09     23s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 22:43:09     23s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 22:43:09     23s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 22:43:09     23s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 22:43:09     23s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 22:43:09     23s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 22:43:09     23s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 22:43:09     23s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 22:43:09     23s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 22:43:09     23s] Importing multi-corner RC tables ... 
[03/18 22:43:09     23s] Summary of Active RC-Corners : 
[03/18 22:43:09     23s]  
[03/18 22:43:09     23s]  Analysis View: WC_VIEW
[03/18 22:43:09     23s]     RC-Corner Name        : Cmax
[03/18 22:43:09     23s]     RC-Corner Index       : 0
[03/18 22:43:09     23s]     RC-Corner Temperature : 125 Celsius
[03/18 22:43:09     23s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 22:43:09     23s]     RC-Corner PreRoute Res Factor         : 1
[03/18 22:43:09     23s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 22:43:09     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 22:43:09     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 22:43:09     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 22:43:09     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 22:43:09     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 22:43:09     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 22:43:09     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 22:43:09     23s]  
[03/18 22:43:09     23s]  Analysis View: BC_VIEW
[03/18 22:43:09     23s]     RC-Corner Name        : Cmin
[03/18 22:43:09     23s]     RC-Corner Index       : 1
[03/18 22:43:09     23s]     RC-Corner Temperature : -40 Celsius
[03/18 22:43:09     23s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 22:43:09     23s]     RC-Corner PreRoute Res Factor         : 1
[03/18 22:43:09     23s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 22:43:09     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 22:43:09     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 22:43:09     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 22:43:09     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 22:43:09     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 22:43:09     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 22:43:09     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 22:43:09     23s] LayerId::1 widthSet size::4
[03/18 22:43:09     23s] LayerId::2 widthSet size::4
[03/18 22:43:09     23s] LayerId::3 widthSet size::4
[03/18 22:43:09     23s] LayerId::4 widthSet size::4
[03/18 22:43:09     23s] LayerId::5 widthSet size::4
[03/18 22:43:09     23s] LayerId::6 widthSet size::4
[03/18 22:43:09     23s] LayerId::7 widthSet size::4
[03/18 22:43:09     23s] LayerId::8 widthSet size::4
[03/18 22:43:09     23s] Updating RC grid for preRoute extraction ...
[03/18 22:43:09     23s] Initializing multi-corner capacitance tables ... 
[03/18 22:43:09     23s] Initializing multi-corner resistance tables ...
[03/18 22:43:09     23s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/18 22:43:09     23s] *Info: initialize multi-corner CTS.
[03/18 22:43:09     23s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=749.9M, current mem=569.7M)
[03/18 22:43:09     23s] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/18 22:43:09     23s] Current (total cpu=0:00:23.4, real=0:00:50.0, peak res=760.5M, current mem=760.5M)
[03/18 22:43:09     23s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 13).
[03/18 22:43:09     23s] 
[03/18 22:43:09     23s] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
[03/18 22:43:09     23s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=778.3M, current mem=778.3M)
[03/18 22:43:09     23s] Current (total cpu=0:00:23.5, real=0:00:50.0, peak res=778.3M, current mem=778.3M)
[03/18 22:43:09     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 22:43:09     23s] Creating Cell Server ...(0, 1, 1, 1)
[03/18 22:43:09     23s] Summary for sequential cells identification: 
[03/18 22:43:09     23s]   Identified SBFF number: 199
[03/18 22:43:09     23s]   Identified MBFF number: 0
[03/18 22:43:09     23s]   Identified SB Latch number: 0
[03/18 22:43:09     23s]   Identified MB Latch number: 0
[03/18 22:43:09     23s]   Not identified SBFF number: 0
[03/18 22:43:09     23s]   Not identified MBFF number: 0
[03/18 22:43:09     23s]   Not identified SB Latch number: 0
[03/18 22:43:09     23s]   Not identified MB Latch number: 0
[03/18 22:43:09     23s]   Number of sequential cells which are not FFs: 104
[03/18 22:43:09     23s] Total number of combinational cells: 497
[03/18 22:43:09     23s] Total number of sequential cells: 303
[03/18 22:43:09     23s] Total number of tristate cells: 11
[03/18 22:43:09     23s] Total number of level shifter cells: 0
[03/18 22:43:09     23s] Total number of power gating cells: 0
[03/18 22:43:09     23s] Total number of isolation cells: 0
[03/18 22:43:09     23s] Total number of power switch cells: 0
[03/18 22:43:09     23s] Total number of pulse generator cells: 0
[03/18 22:43:09     23s] Total number of always on buffers: 0
[03/18 22:43:09     23s] Total number of retention cells: 0
[03/18 22:43:09     23s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 22:43:09     23s] Total number of usable buffers: 18
[03/18 22:43:09     23s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 22:43:09     23s] Total number of unusable buffers: 9
[03/18 22:43:09     23s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 22:43:09     23s] Total number of usable inverters: 18
[03/18 22:43:09     23s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 22:43:09     23s] Total number of unusable inverters: 9
[03/18 22:43:09     23s] List of identified usable delay cells:
[03/18 22:43:09     23s] Total number of identified usable delay cells: 0
[03/18 22:43:09     23s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 22:43:09     23s] Total number of identified unusable delay cells: 9
[03/18 22:43:09     23s] Creating Cell Server, finished. 
[03/18 22:43:09     23s] 
[03/18 22:43:09     23s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 22:43:09     23s] Deleting Cell Server ...
[03/18 22:43:09     23s] 
[03/18 22:43:09     23s] *** Summary of all messages that are not suppressed in this session:
[03/18 22:43:09     23s] Severity  ID               Count  Summary                                  
[03/18 22:43:09     23s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 22:43:09     23s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/18 22:43:09     23s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/18 22:43:09     23s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/18 22:43:09     23s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/18 22:43:09     23s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/18 22:43:09     23s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 22:43:09     23s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/18 22:43:09     23s] *** Message Summary: 1634 warning(s), 0 error(s)
[03/18 22:43:09     23s] 
[03/18 22:43:09     23s] <CMD> set_interactive_constraint_modes {CON}
[03/18 22:43:09     23s] <CMD> setDesignMode -process 65
[03/18 22:43:09     23s] ##  Process: 65            (User Set)               
[03/18 22:43:09     23s] ##     Node: (not set)                           
[03/18 22:43:09     23s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/18 22:43:09     23s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/18 22:43:09     23s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/18 22:43:09     23s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/18 22:43:09     23s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/18 22:43:09     23s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/18 22:43:13     24s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/18 22:43:13     24s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 22:43:13     24s] Type 'man IMPFP-3961' for more detail.
[03/18 22:43:13     24s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 22:43:13     24s] Type 'man IMPFP-3961' for more detail.
[03/18 22:43:13     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/18 22:43:13     24s] <CMD> timeDesign -preplace -prefix preplace
[03/18 22:43:13     24s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/18 22:43:13     24s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/18 22:43:13     24s] Set Using Default Delay Limit as 101.
[03/18 22:43:13     24s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/18 22:43:13     24s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/18 22:43:13     24s] Set Default Net Delay as 0 ps.
[03/18 22:43:13     24s] Set Default Net Load as 0 pF. 
[03/18 22:43:13     24s] Effort level <high> specified for reg2reg path_group
[03/18 22:43:14     25s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1085.0M
[03/18 22:43:14     25s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1085.0M
[03/18 22:43:14     25s] Use non-trimmed site array because memory saving is not enough.
[03/18 22:43:14     25s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1086.7M
[03/18 22:43:14     25s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1086.7M
[03/18 22:43:14     25s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1086.7M
[03/18 22:43:14     25s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.085, MEM:1086.7M
[03/18 22:43:14     25s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1086.7M
[03/18 22:43:14     25s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1085.0M
[03/18 22:43:14     25s] Starting delay calculation for Setup views
[03/18 22:43:15     25s] AAE DB initialization (MEM=1107.94 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/18 22:43:15     25s] #################################################################################
[03/18 22:43:15     25s] # Design Stage: PreRoute
[03/18 22:43:15     25s] # Design Name: fullchip
[03/18 22:43:15     25s] # Design Mode: 65nm
[03/18 22:43:15     25s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:43:15     25s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:43:15     25s] # Signoff Settings: SI Off 
[03/18 22:43:15     25s] #################################################################################
[03/18 22:43:15     25s] Calculate delays in BcWc mode...
[03/18 22:43:15     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 1107.9M, InitMEM = 1107.9M)
[03/18 22:43:15     26s] Start delay calculation (fullDC) (1 T). (MEM=1107.94)
[03/18 22:43:15     26s] Start AAE Lib Loading. (MEM=1119.45)
[03/18 22:43:15     26s] End AAE Lib Loading. (MEM=1148.07 CPU=0:00:00.0 Real=0:00:00.0)
[03/18 22:43:15     26s] End AAE Lib Interpolated Model. (MEM=1148.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:43:15     26s] First Iteration Infinite Tw... 
[03/18 22:43:17     28s] Total number of fetched objects 15515
[03/18 22:43:18     28s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/18 22:43:18     28s] End delay calculation. (MEM=1250.85 CPU=0:00:01.9 REAL=0:00:02.0)
[03/18 22:43:18     28s] End delay calculation (fullDC). (MEM=1223.77 CPU=0:00:02.7 REAL=0:00:03.0)
[03/18 22:43:18     28s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1223.8M) ***
[03/18 22:43:18     29s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:00:29.1 mem=1223.8M)
[03/18 22:43:18     29s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

Density: 49.974%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/18 22:43:19     29s] Resetting back High Fanout Nets as non-ideal
[03/18 22:43:19     29s] Set Default Net Delay as 1000 ps.
[03/18 22:43:19     29s] Set Default Net Load as 0.5 pF. 
[03/18 22:43:19     29s] Reported timing to dir ./timingReports
[03/18 22:43:19     29s] Total CPU time: 5.28 sec
[03/18 22:43:19     29s] Total Real time: 6.0 sec
[03/18 22:43:19     29s] Total Memory Usage: 1163.246094 Mbytes
[03/18 22:43:19     29s] 
[03/18 22:43:19     29s] =============================================================================================
[03/18 22:43:19     29s]  Final TAT Report for timeDesign
[03/18 22:43:19     29s] =============================================================================================
[03/18 22:43:19     29s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:43:19     29s] ---------------------------------------------------------------------------------------------
[03/18 22:43:19     29s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:43:19     29s] [ TimingUpdate           ]      1   0:00:00.4  (   7.4 % )     0:00:03.8 /  0:00:03.8    1.0
[03/18 22:43:19     29s] [ FullDelayCalc          ]      1   0:00:03.4  (  65.4 % )     0:00:03.4 /  0:00:03.5    1.0
[03/18 22:43:19     29s] [ OptSummaryReport       ]      1   0:00:00.2  (   4.2 % )     0:00:04.5 /  0:00:04.5    1.0
[03/18 22:43:19     29s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:43:19     29s] [ GenerateReports        ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 22:43:19     29s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:43:19     29s] [ MISC                   ]          0:00:00.8  (  15.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:43:19     29s] ---------------------------------------------------------------------------------------------
[03/18 22:43:19     29s]  timeDesign TOTAL                   0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[03/18 22:43:19     29s] ---------------------------------------------------------------------------------------------
[03/18 22:43:19     29s] 
[03/18 22:43:19     29s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/18 22:43:19     29s] 13714 new pwr-pin connections were made to global net 'VDD'.
[03/18 22:43:19     29s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/18 22:43:19     29s] 13714 new gnd-pin connections were made to global net 'VSS'.
[03/18 22:43:19     29s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/18 22:43:19     29s] #% Begin addRing (date=03/18 22:43:19, mem=872.9M)
[03/18 22:43:19     29s] 
[03/18 22:43:19     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Ring generation is complete.
[03/18 22:43:19     29s] vias are now being generated.
[03/18 22:43:19     29s] addRing created 8 wires.
[03/18 22:43:19     29s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/18 22:43:19     29s] +--------+----------------+----------------+
[03/18 22:43:19     29s] |  Layer |     Created    |     Deleted    |
[03/18 22:43:19     29s] +--------+----------------+----------------+
[03/18 22:43:19     29s] |   M1   |        4       |       NA       |
[03/18 22:43:19     29s] |  VIA1  |        8       |        0       |
[03/18 22:43:19     29s] |   M2   |        4       |       NA       |
[03/18 22:43:19     29s] +--------+----------------+----------------+
[03/18 22:43:19     29s] #% End addRing (date=03/18 22:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=874.7M, current mem=874.7M)
[03/18 22:43:19     29s] <CMD> setAddStripeMode -break_At block_ring
[03/18 22:43:19     29s] Stripe will break at block ring.
[03/18 22:43:19     29s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 32 -start_from left -start 20 -stop 660
[03/18 22:43:19     29s] #% Begin addStripe (date=03/18 22:43:19, mem=874.7M)
[03/18 22:43:19     29s] 
[03/18 22:43:19     29s] Initialize fgc environment(mem: 1163.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Starting stripe generation ...
[03/18 22:43:19     29s] Non-Default Mode Option Settings :
[03/18 22:43:19     29s]   NONE
[03/18 22:43:19     29s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.2M)
[03/18 22:43:19     29s] Stripe generation is complete.
[03/18 22:43:19     29s] vias are now being generated.
[03/18 22:43:19     29s] addStripe created 37 wires.
[03/18 22:43:19     29s] ViaGen created 222 vias, deleted 0 via to avoid violation.
[03/18 22:43:19     29s] +--------+----------------+----------------+
[03/18 22:43:19     29s] |  Layer |     Created    |     Deleted    |
[03/18 22:43:19     29s] +--------+----------------+----------------+
[03/18 22:43:19     29s] |  VIA1  |       74       |        0       |
[03/18 22:43:19     29s] |  VIA2  |       74       |        0       |
[03/18 22:43:19     29s] |  VIA3  |       74       |        0       |
[03/18 22:43:19     29s] |   M4   |       37       |       NA       |
[03/18 22:43:19     29s] +--------+----------------+----------------+
[03/18 22:43:19     29s] #% End addStripe (date=03/18 22:43:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=875.5M, current mem=875.5M)
[03/18 22:43:19     29s] <CMD> sroute
[03/18 22:43:19     29s] #% Begin sroute (date=03/18 22:43:19, mem=875.5M)
[03/18 22:43:19     29s] *** Begin SPECIAL ROUTE on Sat Mar 18 22:43:19 2023 ***
[03/18 22:43:19     29s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr
[03/18 22:43:19     29s] SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.19Ghz)
[03/18 22:43:19     29s] 
[03/18 22:43:19     29s] Begin option processing ...
[03/18 22:43:19     29s] srouteConnectPowerBump set to false
[03/18 22:43:19     29s] routeSpecial set to true
[03/18 22:43:19     29s] srouteConnectConverterPin set to false
[03/18 22:43:19     29s] srouteFollowCorePinEnd set to 3
[03/18 22:43:19     29s] srouteJogControl set to "preferWithChanges differentLayer"
[03/18 22:43:19     29s] sroutePadPinAllPorts set to true
[03/18 22:43:19     29s] sroutePreserveExistingRoutes set to true
[03/18 22:43:19     29s] srouteRoutePowerBarPortOnBothDir set to true
[03/18 22:43:19     29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2203.00 megs.
[03/18 22:43:19     29s] 
[03/18 22:43:19     29s] Reading DB technology information...
[03/18 22:43:19     29s] Finished reading DB technology information.
[03/18 22:43:19     29s] Reading floorplan and netlist information...
[03/18 22:43:19     29s] Finished reading floorplan and netlist information.
[03/18 22:43:19     30s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/18 22:43:19     30s] Read in 846 macros, 84 used
[03/18 22:43:19     30s] Read in 84 components
[03/18 22:43:19     30s]   84 core components: 84 unplaced, 0 placed, 0 fixed
[03/18 22:43:19     30s] Read in 205 logical pins
[03/18 22:43:19     30s] Read in 205 nets
[03/18 22:43:19     30s] Read in 2 special nets, 2 routed
[03/18 22:43:19     30s] Read in 168 terminals
[03/18 22:43:19     30s] Begin power routing ...
[03/18 22:43:19     30s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/18 22:43:19     30s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/18 22:43:19     30s] Type 'man IMPSR-1256' for more detail.
[03/18 22:43:19     30s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/18 22:43:19     30s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/18 22:43:19     30s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/18 22:43:19     30s] Type 'man IMPSR-1256' for more detail.
[03/18 22:43:19     30s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/18 22:43:19     30s] CPU time for FollowPin 0 seconds
[03/18 22:43:20     30s] CPU time for FollowPin 0 seconds
[03/18 22:43:20     30s]   Number of IO ports routed: 0
[03/18 22:43:20     30s]   Number of Block ports routed: 0
[03/18 22:43:20     30s]   Number of Stripe ports routed: 0
[03/18 22:43:20     30s]   Number of Core ports routed: 418
[03/18 22:43:20     30s]   Number of Pad ports routed: 0
[03/18 22:43:20     30s]   Number of Power Bump ports routed: 0
[03/18 22:43:20     30s]   Number of Followpin connections: 209
[03/18 22:43:20     30s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2226.00 megs.
[03/18 22:43:20     30s] 
[03/18 22:43:20     30s] 
[03/18 22:43:20     30s] 
[03/18 22:43:20     30s]  Begin updating DB with routing results ...
[03/18 22:43:20     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/18 22:43:20     30s] Pin and blockage extraction finished
[03/18 22:43:20     30s] 
[03/18 22:43:20     31s] sroute created 732 wires.
[03/18 22:43:20     31s] ViaGen created 11914 vias, deleted 0 via to avoid violation.
[03/18 22:43:20     31s] +--------+----------------+----------------+
[03/18 22:43:20     31s] |  Layer |     Created    |     Deleted    |
[03/18 22:43:20     31s] +--------+----------------+----------------+
[03/18 22:43:20     31s] |   M1   |       627      |       NA       |
[03/18 22:43:20     31s] |  VIA1  |      4180      |        0       |
[03/18 22:43:20     31s] |  VIA2  |      3867      |        0       |
[03/18 22:43:20     31s] |   M3   |       105      |       NA       |
[03/18 22:43:20     31s] |  VIA3  |      3867      |        0       |
[03/18 22:43:20     31s] +--------+----------------+----------------+
[03/18 22:43:20     31s] #% End sroute (date=03/18 22:43:20, total cpu=0:00:01.2, real=0:00:01.0, peak res=899.9M, current mem=889.1M)
[03/18 22:43:36     33s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:43:36     33s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:43:36     33s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 22:43:37     34s] Successfully spread [93] pins.
[03/18 22:43:37     34s] editPin : finished (cpu = 0:00:01.0 real = 0:00:01.0, mem = 1211.8M).
[03/18 22:43:37     34s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:43:37     34s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:43:37     34s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:43:37     34s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:43:37     34s] Successfully spread [112] pins.
[03/18 22:43:37     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1212.8M).
[03/18 22:43:37     34s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:43:37     34s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:43:37     34s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:43:37     34s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:43:37     34s] Successfully spread [112] pins.
[03/18 22:43:37     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1212.8M).
[03/18 22:43:37     34s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:43:45     36s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:43:45     36s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:43:45     36s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -layer 3 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 22:43:45     36s] Updated attributes of 93 pin(s) of partition fullchip
[03/18 22:43:45     36s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1215.1M).
[03/18 22:43:45     36s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:43:49     37s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:43:49     37s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:43:49     37s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:43:49     37s] Updated attributes of 112 pin(s) of partition fullchip
[03/18 22:43:49     37s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1215.3M).
[03/18 22:43:49     37s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:43:50     37s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:43:50     37s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:43:50     37s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:43:50     37s] Updated attributes of 112 pin(s) of partition fullchip
[03/18 22:43:50     37s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1215.5M).
[03/18 22:43:50     37s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:44:26     42s] <CMD> saveDesign floorplan.enc
[03/18 22:44:26     42s] #% Begin save design ... (date=03/18 22:44:26, mem=924.9M)
[03/18 22:44:26     42s] % Begin Save ccopt configuration ... (date=03/18 22:44:26, mem=927.9M)
[03/18 22:44:26     42s] % End Save ccopt configuration ... (date=03/18 22:44:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.8M, current mem=928.8M)
[03/18 22:44:26     42s] % Begin Save netlist data ... (date=03/18 22:44:26, mem=928.8M)
[03/18 22:44:26     42s] Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
[03/18 22:44:26     43s] % End Save netlist data ... (date=03/18 22:44:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=929.4M, current mem=929.4M)
[03/18 22:44:26     43s] Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
[03/18 22:44:27     43s] % Begin Save AAE data ... (date=03/18 22:44:27, mem=930.1M)
[03/18 22:44:27     43s] Saving AAE Data ...
[03/18 22:44:27     43s] % End Save AAE data ... (date=03/18 22:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=930.1M, current mem=930.1M)
[03/18 22:44:27     43s] % Begin Save clock tree data ... (date=03/18 22:44:27, mem=930.6M)
[03/18 22:44:27     43s] % End Save clock tree data ... (date=03/18 22:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=930.6M, current mem=930.6M)
[03/18 22:44:27     43s] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/18 22:44:27     43s] Saving mode setting ...
[03/18 22:44:27     43s] Saving global file ...
[03/18 22:44:27     43s] % Begin Save floorplan data ... (date=03/18 22:44:27, mem=931.1M)
[03/18 22:44:27     43s] Saving floorplan file ...
[03/18 22:44:27     43s] % End Save floorplan data ... (date=03/18 22:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=931.1M, current mem=931.1M)
[03/18 22:44:27     43s] Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
[03/18 22:44:27     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1215.8M) ***
[03/18 22:44:27     43s] Saving Drc markers ...
[03/18 22:44:27     43s] ... No Drc file written since there is no markers found.
[03/18 22:44:27     43s] % Begin Save placement data ... (date=03/18 22:44:27, mem=931.6M)
[03/18 22:44:27     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 22:44:27     43s] Save Adaptive View Pruing View Names to Binary file
[03/18 22:44:27     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1218.8M) ***
[03/18 22:44:27     43s] % End Save placement data ... (date=03/18 22:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=931.7M, current mem=931.7M)
[03/18 22:44:27     43s] % Begin Save routing data ... (date=03/18 22:44:27, mem=931.7M)
[03/18 22:44:27     43s] Saving route file ...
[03/18 22:44:28     43s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1215.8M) ***
[03/18 22:44:28     43s] % End Save routing data ... (date=03/18 22:44:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=931.9M, current mem=931.9M)
[03/18 22:44:28     43s] Saving property file floorplan.enc.dat.tmp/fullchip.prop
[03/18 22:44:28     43s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1218.8M) ***
[03/18 22:44:28     43s] % Begin Save power constraints data ... (date=03/18 22:44:28, mem=932.4M)
[03/18 22:44:28     43s] % End Save power constraints data ... (date=03/18 22:44:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.5M, current mem=932.5M)
[03/18 22:44:30     44s] Generated self-contained design floorplan.enc.dat.tmp
[03/18 22:44:30     44s] #% End save design ... (date=03/18 22:44:30, total cpu=0:00:02.0, real=0:00:04.0, peak res=934.8M, current mem=934.8M)
[03/18 22:44:30     44s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 22:44:30     44s] 
[03/18 22:44:30     44s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/18 22:44:30     44s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/18 22:44:30     44s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/18 22:44:30     44s] <CMD> place_opt_design
[03/18 22:44:30     44s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/18 22:44:30     44s] *** Starting GigaPlace ***
[03/18 22:44:30     44s] **INFO: user set placement options
[03/18 22:44:30     44s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/18 22:44:30     44s] **INFO: user set opt options
[03/18 22:44:30     44s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/18 22:44:30     44s] #optDebug: fT-E <X 2 3 1 0>
[03/18 22:44:30     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:1248.1M
[03/18 22:44:30     44s] z: 2, totalTracks: 1
[03/18 22:44:30     44s] z: 4, totalTracks: 1
[03/18 22:44:30     44s] z: 6, totalTracks: 1
[03/18 22:44:30     44s] z: 8, totalTracks: 1
[03/18 22:44:30     44s] #spOpts: N=65 
[03/18 22:44:30     44s] All LLGs are deleted
[03/18 22:44:30     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1250.1M
[03/18 22:44:30     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1250.1M
[03/18 22:44:30     44s] # Building fullchip llgBox search-tree.
[03/18 22:44:30     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1251.1M
[03/18 22:44:30     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1251.1M
[03/18 22:44:30     44s] Core basic site is core
[03/18 22:44:30     45s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:44:30     45s] SiteArray: use 1,703,936 bytes
[03/18 22:44:30     45s] SiteArray: current memory after site array memory allocation 1252.7M
[03/18 22:44:30     45s] SiteArray: FP blocked sites are writable
[03/18 22:44:30     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:44:30     45s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1252.7M
[03/18 22:44:30     45s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:44:30     45s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.020, MEM:1252.7M
[03/18 22:44:30     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:1252.7M
[03/18 22:44:30     45s] OPERPROF:     Starting CMU at level 3, MEM:1252.7M
[03/18 22:44:30     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1252.7M
[03/18 22:44:30     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1252.7M
[03/18 22:44:30     45s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1252.7MB).
[03/18 22:44:30     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.138, MEM:1252.7M
[03/18 22:44:30     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1252.7M
[03/18 22:44:30     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1252.7M
[03/18 22:44:30     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1251.1M
[03/18 22:44:30     45s] All LLGs are deleted
[03/18 22:44:30     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1251.1M
[03/18 22:44:30     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1251.1M
[03/18 22:44:30     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1251.1M
[03/18 22:44:30     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 22:44:30     45s] -place_design_floorplan_mode false         # bool, default=false
[03/18 22:44:30     45s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4472, percentage of missing scan cell = 0.00% (0 / 4472)
[03/18 22:44:30     45s] no activity file in design. spp won't run.
[03/18 22:44:30     45s] ### Time Record (colorize_geometry) is installed.
[03/18 22:44:30     45s] #Start colorize_geometry on Sat Mar 18 22:44:30 2023
[03/18 22:44:30     45s] #
[03/18 22:44:30     45s] ### Time Record (Pre Callback) is installed.
[03/18 22:44:30     45s] ### Time Record (Pre Callback) is uninstalled.
[03/18 22:44:30     45s] ### Time Record (DB Import) is installed.
[03/18 22:44:30     45s] ### Time Record (DB Import) is uninstalled.
[03/18 22:44:30     45s] ### Time Record (Post Callback) is installed.
[03/18 22:44:30     45s] ### Time Record (Post Callback) is uninstalled.
[03/18 22:44:30     45s] #Cpu time = 00:00:00
[03/18 22:44:30     45s] #Elapsed time = 00:00:00
[03/18 22:44:30     45s] #Increased memory = -3.50 (MB)
[03/18 22:44:30     45s] #Total memory = 942.29 (MB)
[03/18 22:44:30     45s] #Peak memory = 946.90 (MB)
[03/18 22:44:30     45s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat Mar 18 22:44:30 2023
[03/18 22:44:30     45s] #
[03/18 22:44:30     45s] ### Time Record (colorize_geometry) is uninstalled.
[03/18 22:44:30     45s] ### 
[03/18 22:44:30     45s] ###   Scalability Statistics
[03/18 22:44:30     45s] ### 
[03/18 22:44:30     45s] ### ------------------------+----------------+----------------+----------------+
[03/18 22:44:30     45s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/18 22:44:30     45s] ### ------------------------+----------------+----------------+----------------+
[03/18 22:44:30     45s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/18 22:44:30     45s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/18 22:44:30     45s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/18 22:44:30     45s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/18 22:44:30     45s] ### ------------------------+----------------+----------------+----------------+
[03/18 22:44:30     45s] ### 
[03/18 22:44:30     45s] ### Creating LA Mngr. totSessionCpu=0:00:45.4 mem=1252.1M
[03/18 22:44:30     45s] ### Creating LA Mngr, finished. totSessionCpu=0:00:45.4 mem=1252.1M
[03/18 22:44:30     45s] *** Start deleteBufferTree ***
[03/18 22:44:31     45s] *info: Marking 0 level shifter instances dont touch
[03/18 22:44:31     45s] *info: Marking 0 always on instances dont touch
[03/18 22:44:31     45s] Info: Detect buffers to remove automatically.
[03/18 22:44:31     45s] Analyzing netlist ...
[03/18 22:44:31     46s] Updating netlist
[03/18 22:44:31     46s] 
[03/18 22:44:31     46s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 38 instances (buffers/inverters) removed
[03/18 22:44:31     46s] *       :      3 instances of type 'CKBD4' removed
[03/18 22:44:31     46s] *       :     18 instances of type 'CKBD1' removed
[03/18 22:44:31     46s] *       :      2 instances of type 'BUFFD6' removed
[03/18 22:44:31     46s] *       :      2 instances of type 'BUFFD4' removed
[03/18 22:44:31     46s] *       :      2 instances of type 'BUFFD3' removed
[03/18 22:44:31     46s] *       :      4 instances of type 'BUFFD2' removed
[03/18 22:44:31     46s] *       :      7 instances of type 'BUFFD1' removed
[03/18 22:44:31     46s] *** Finish deleteBufferTree (0:00:00.9) ***
[03/18 22:44:31     46s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/18 22:44:31     46s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/18 22:44:31     46s] 
[03/18 22:44:31     46s] Power Net Detected:
[03/18 22:44:31     46s]         Voltage	    Name
[03/18 22:44:31     46s]              0V	    VSS
[03/18 22:44:31     46s]            0.9V	    VDD
[03/18 22:44:31     46s] #################################################################################
[03/18 22:44:31     46s] # Design Stage: PreRoute
[03/18 22:44:31     46s] # Design Name: fullchip
[03/18 22:44:31     46s] # Design Mode: 65nm
[03/18 22:44:31     46s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:44:31     46s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:44:31     46s] # Signoff Settings: SI Off 
[03/18 22:44:31     46s] #################################################################################
[03/18 22:44:32     47s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1267.5M) ***
[03/18 22:44:32     47s]              0V	    VSS
[03/18 22:44:32     47s]            0.9V	    VDD
[03/18 22:44:32     47s] clk(833.333MHz) Processing average sequential pin duty cycle 
[03/18 22:44:33     48s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 22:44:33     48s] Summary for sequential cells identification: 
[03/18 22:44:33     48s]   Identified SBFF number: 199
[03/18 22:44:33     48s]   Identified MBFF number: 0
[03/18 22:44:33     48s]   Identified SB Latch number: 0
[03/18 22:44:33     48s]   Identified MB Latch number: 0
[03/18 22:44:33     48s]   Not identified SBFF number: 0
[03/18 22:44:33     48s]   Not identified MBFF number: 0
[03/18 22:44:33     48s]   Not identified SB Latch number: 0
[03/18 22:44:33     48s]   Not identified MB Latch number: 0
[03/18 22:44:33     48s]   Number of sequential cells which are not FFs: 104
[03/18 22:44:33     48s]  Visiting view : WC_VIEW
[03/18 22:44:33     48s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 22:44:33     48s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 22:44:33     48s]  Visiting view : BC_VIEW
[03/18 22:44:33     48s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 22:44:33     48s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 22:44:33     48s]  Setting StdDelay to 14.50
[03/18 22:44:33     48s] Creating Cell Server, finished. 
[03/18 22:44:33     48s] 
[03/18 22:44:33     48s] Processing average sequential pin duty cycle 
[03/18 22:44:33     48s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1267.5M
[03/18 22:44:33     48s] Deleted 0 physical inst  (cell - / prefix -).
[03/18 22:44:33     48s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.001, MEM:1267.5M
[03/18 22:44:33     48s] INFO: #ExclusiveGroups=0
[03/18 22:44:33     48s] INFO: There are no Exclusive Groups.
[03/18 22:44:33     48s] No user-set net weight.
[03/18 22:44:33     48s] Net fanout histogram:
[03/18 22:44:33     48s] 2		: 12403 (80.1%) nets
[03/18 22:44:33     48s] 3		: 1022 (6.6%) nets
[03/18 22:44:33     48s] 4     -	14	: 1917 (12.4%) nets
[03/18 22:44:33     48s] 15    -	39	: 72 (0.5%) nets
[03/18 22:44:33     48s] 40    -	79	: 36 (0.2%) nets
[03/18 22:44:33     48s] 80    -	159	: 25 (0.2%) nets
[03/18 22:44:33     48s] 160   -	319	: 0 (0.0%) nets
[03/18 22:44:33     48s] 320   -	639	: 1 (0.0%) nets
[03/18 22:44:33     48s] 640   -	1279	: 0 (0.0%) nets
[03/18 22:44:33     48s] 1280  -	2559	: 0 (0.0%) nets
[03/18 22:44:33     48s] 2560  -	5119	: 1 (0.0%) nets
[03/18 22:44:33     48s] 5120+		: 0 (0.0%) nets
[03/18 22:44:33     48s] no activity file in design. spp won't run.
[03/18 22:44:33     48s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/18 22:44:33     48s] Scan chains were not defined.
[03/18 22:44:33     48s] z: 2, totalTracks: 1
[03/18 22:44:33     48s] z: 4, totalTracks: 1
[03/18 22:44:33     48s] z: 6, totalTracks: 1
[03/18 22:44:33     48s] z: 8, totalTracks: 1
[03/18 22:44:33     48s] #spOpts: N=65 minPadR=1.1 
[03/18 22:44:33     48s] #std cell=13676 (0 fixed + 13676 movable) #buf cell=0 #inv cell=1458 #block=0 (0 floating + 0 preplaced)
[03/18 22:44:33     48s] #ioInst=0 #net=15477 #term=51201 #term/net=3.31, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=195
[03/18 22:44:33     48s] stdCell: 13676 single + 0 double + 0 multi
[03/18 22:44:33     48s] Total standard cell length = 38.8968 (mm), area = 0.0700 (mm^2)
[03/18 22:44:33     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1267.5M
[03/18 22:44:33     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1267.5M
[03/18 22:44:33     48s] Core basic site is core
[03/18 22:44:33     48s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:44:33     48s] SiteArray: use 1,703,936 bytes
[03/18 22:44:33     48s] SiteArray: current memory after site array memory allocation 1269.1M
[03/18 22:44:33     48s] SiteArray: FP blocked sites are writable
[03/18 22:44:33     48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:44:33     48s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1269.1M
[03/18 22:44:33     48s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:44:33     48s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.021, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.149, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF: Starting pre-place ADS at level 1, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.003, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.005, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.005, MEM:1269.1M
[03/18 22:44:33     48s] ADSU 0.499 -> 0.503. GS 14.400
[03/18 22:44:33     48s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.033, MEM:1269.1M
[03/18 22:44:33     48s] Average module density = 0.503.
[03/18 22:44:33     48s] Density for the design = 0.503.
[03/18 22:44:33     48s]        = stdcell_area 194484 sites (70014 um^2) / alloc_area 386474 sites (139130 um^2).
[03/18 22:44:33     48s] Pin Density = 0.1314.
[03/18 22:44:33     48s]             = total # of pins 51201 / total area 389584.
[03/18 22:44:33     48s] OPERPROF: Starting spMPad at level 1, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:   Starting spContextMPad at level 2, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1269.1M
[03/18 22:44:33     48s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1269.1M
[03/18 22:44:34     48s] Initial padding reaches pin density 0.448 for top
[03/18 22:44:34     48s] InitPadU 0.503 -> 0.574 for top
[03/18 22:44:34     48s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1269.1M
[03/18 22:44:34     48s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.005, MEM:1269.1M
[03/18 22:44:34     48s] === lastAutoLevel = 9 
[03/18 22:44:34     48s] Init WL Bound For Global Placement... 
[03/18 22:44:34     48s] OPERPROF: Starting spInitNetWt at level 1, MEM:1269.1M
[03/18 22:44:34     48s] no activity file in design. spp won't run.
[03/18 22:44:34     48s] [spp] 0
[03/18 22:44:34     48s] [adp] 0:1:1:3
[03/18 22:44:34     48s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.018, MEM:1269.1M
[03/18 22:44:34     48s] Clock gating cells determined by native netlist tracing.
[03/18 22:44:34     48s] no activity file in design. spp won't run.
[03/18 22:44:34     48s] no activity file in design. spp won't run.
[03/18 22:44:34     48s] OPERPROF: Starting npMain at level 1, MEM:1269.1M
[03/18 22:44:35     49s] OPERPROF:   Starting npPlace at level 2, MEM:1280.1M
[03/18 22:44:35     49s] Iteration  1: Total net bbox = 9.105e+04 (4.60e+04 4.51e+04)
[03/18 22:44:35     49s]               Est.  stn bbox = 1.045e+05 (5.75e+04 4.70e+04)
[03/18 22:44:35     49s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1325.1M
[03/18 22:44:35     49s] Iteration  2: Total net bbox = 9.105e+04 (4.60e+04 4.51e+04)
[03/18 22:44:35     49s]               Est.  stn bbox = 1.045e+05 (5.75e+04 4.70e+04)
[03/18 22:44:35     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1325.1M
[03/18 22:44:35     49s] OPERPROF:     Starting InitSKP at level 3, MEM:1338.8M
[03/18 22:44:42     55s] *** Finished SKP initialization (cpu=0:00:06.7, real=0:00:07.0)***
[03/18 22:44:42     55s] OPERPROF:     Finished InitSKP at level 3, CPU:6.750, REAL:6.742, MEM:1461.5M
[03/18 22:44:42     56s] exp_mt_sequential is set from setPlaceMode option to 1
[03/18 22:44:42     56s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/18 22:44:42     56s] place_exp_mt_interval set to default 32
[03/18 22:44:42     56s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/18 22:44:43     56s] Iteration  3: Total net bbox = 6.710e+04 (3.20e+04 3.51e+04)
[03/18 22:44:43     56s]               Est.  stn bbox = 8.288e+04 (4.19e+04 4.10e+04)
[03/18 22:44:43     56s]               cpu = 0:00:07.7 real = 0:00:08.0 mem = 1470.1M
[03/18 22:44:48     62s] Iteration  4: Total net bbox = 1.351e+05 (5.75e+04 7.76e+04)
[03/18 22:44:48     62s]               Est.  stn bbox = 1.652e+05 (6.95e+04 9.57e+04)
[03/18 22:44:48     62s]               cpu = 0:00:05.8 real = 0:00:05.0 mem = 1502.4M
[03/18 22:44:48     62s] Iteration  5: Total net bbox = 1.351e+05 (5.75e+04 7.76e+04)
[03/18 22:44:48     62s]               Est.  stn bbox = 1.652e+05 (6.95e+04 9.57e+04)
[03/18 22:44:48     62s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1502.4M
[03/18 22:44:48     62s] OPERPROF:   Finished npPlace at level 2, CPU:13.630, REAL:13.678, MEM:1502.4M
[03/18 22:44:48     62s] OPERPROF: Finished npMain at level 1, CPU:13.790, REAL:14.836, MEM:1502.4M
[03/18 22:44:48     62s] OPERPROF: Starting npMain at level 1, MEM:1502.4M
[03/18 22:44:49     62s] OPERPROF:   Starting npPlace at level 2, MEM:1502.4M
[03/18 22:44:53     67s] Iteration  6: Total net bbox = 1.399e+05 (6.17e+04 7.82e+04)
[03/18 22:44:53     67s]               Est.  stn bbox = 1.802e+05 (7.88e+04 1.01e+05)
[03/18 22:44:53     67s]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 1469.4M
[03/18 22:44:53     67s] OPERPROF:   Finished npPlace at level 2, CPU:4.780, REAL:4.769, MEM:1469.4M
[03/18 22:44:53     67s] OPERPROF: Finished npMain at level 1, CPU:4.960, REAL:4.952, MEM:1469.4M
[03/18 22:44:53     67s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1469.4M
[03/18 22:44:53     67s] Starting Early Global Route rough congestion estimation: mem = 1469.4M
[03/18 22:44:53     67s] (I)       Started Loading and Dumping File ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Reading DB...
[03/18 22:44:53     67s] (I)       Read data from FE... (mem=1469.4M)
[03/18 22:44:53     67s] (I)       Read nodes and places... (mem=1469.4M)
[03/18 22:44:53     67s] (I)       Done Read nodes and places (cpu=0.010s, mem=1469.4M)
[03/18 22:44:53     67s] (I)       Read nets... (mem=1469.4M)
[03/18 22:44:53     67s] (I)       Done Read nets (cpu=0.040s, mem=1469.4M)
[03/18 22:44:53     67s] (I)       Done Read data from FE (cpu=0.050s, mem=1469.4M)
[03/18 22:44:53     67s] (I)       before initializing RouteDB syMemory usage = 1469.4 MB
[03/18 22:44:53     67s] (I)       Print mode             : 2
[03/18 22:44:53     67s] (I)       Stop if highly congested: false
[03/18 22:44:53     67s] (I)       Honor MSV route constraint: false
[03/18 22:44:53     67s] (I)       Maximum routing layer  : 127
[03/18 22:44:53     67s] (I)       Minimum routing layer  : 2
[03/18 22:44:53     67s] (I)       Supply scale factor H  : 1.00
[03/18 22:44:53     67s] (I)       Supply scale factor V  : 1.00
[03/18 22:44:53     67s] (I)       Tracks used by clock wire: 0
[03/18 22:44:53     67s] (I)       Reverse direction      : 
[03/18 22:44:53     67s] (I)       Honor partition pin guides: true
[03/18 22:44:53     67s] (I)       Route selected nets only: false
[03/18 22:44:53     67s] (I)       Route secondary PG pins: false
[03/18 22:44:53     67s] (I)       Second PG max fanout   : 2147483647
[03/18 22:44:53     67s] (I)       Assign partition pins  : false
[03/18 22:44:53     67s] (I)       Support large GCell    : true
[03/18 22:44:53     67s] (I)       Number of rows per GCell: 14
[03/18 22:44:53     67s] (I)       Max num rows per GCell : 32
[03/18 22:44:53     67s] (I)       Apply function for special wires: true
[03/18 22:44:53     67s] (I)       Layer by layer blockage reading: true
[03/18 22:44:53     67s] (I)       Offset calculation fix : true
[03/18 22:44:53     67s] (I)       Route stripe layer range: 
[03/18 22:44:53     67s] (I)       Honor partition fences : 
[03/18 22:44:53     67s] (I)       Honor partition pin    : 
[03/18 22:44:53     67s] (I)       Honor partition fences with feedthrough: 
[03/18 22:44:53     67s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:44:53     67s] (I)       Use row-based GCell size
[03/18 22:44:53     67s] (I)       Use row-based GCell align
[03/18 22:44:53     67s] (I)       GCell unit size   : 3600
[03/18 22:44:53     67s] (I)       GCell multiplier  : 14
[03/18 22:44:53     67s] (I)       GCell row height  : 3600
[03/18 22:44:53     67s] (I)       Actual row height : 3600
[03/18 22:44:53     67s] (I)       GCell align ref   : 20000 20000
[03/18 22:44:53     67s] [NR-eGR] Track table information for default rule: 
[03/18 22:44:53     67s] [NR-eGR] M1 has no routable track
[03/18 22:44:53     67s] [NR-eGR] M2 has single uniform track structure
[03/18 22:44:53     67s] [NR-eGR] M3 has single uniform track structure
[03/18 22:44:53     67s] [NR-eGR] M4 has single uniform track structure
[03/18 22:44:53     67s] [NR-eGR] M5 has single uniform track structure
[03/18 22:44:53     67s] [NR-eGR] M6 has single uniform track structure
[03/18 22:44:53     67s] [NR-eGR] M7 has single uniform track structure
[03/18 22:44:53     67s] [NR-eGR] M8 has single uniform track structure
[03/18 22:44:53     67s] (I)       ===========================================================================
[03/18 22:44:53     67s] (I)       == Report All Rule Vias ==
[03/18 22:44:53     67s] (I)       ===========================================================================
[03/18 22:44:53     67s] (I)        Via Rule : (Default)
[03/18 22:44:53     67s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:44:53     67s] (I)       ---------------------------------------------------------------------------
[03/18 22:44:53     67s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:44:53     67s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:44:53     67s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:44:53     67s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:44:53     67s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:44:53     67s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:44:53     67s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:44:53     67s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:44:53     67s] (I)       ===========================================================================
[03/18 22:44:53     67s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] [NR-eGR] Read 20172 PG shapes
[03/18 22:44:53     67s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:44:53     67s] [NR-eGR] #Instance Blockages : 0
[03/18 22:44:53     67s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:44:53     67s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:44:53     67s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:44:53     67s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:44:53     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:44:53     67s] (I)       readDataFromPlaceDB
[03/18 22:44:53     67s] (I)       Read net information..
[03/18 22:44:53     67s] [NR-eGR] Read numTotalNets=15477  numIgnoredNets=0
[03/18 22:44:53     67s] (I)       Read testcase time = 0.000 seconds
[03/18 22:44:53     67s] 
[03/18 22:44:53     67s] (I)       early_global_route_priority property id does not exist.
[03/18 22:44:53     67s] (I)       Start initializing grid graph
[03/18 22:44:53     67s] (I)       End initializing grid graph
[03/18 22:44:53     67s] (I)       Model blockages into capacity
[03/18 22:44:53     67s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:44:53     67s] (I)       Started Modeling ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 1 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 2 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:44:53     67s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 3 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:44:53     67s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 4 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:44:53     67s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 5 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:44:53     67s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 6 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:44:53     67s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 7 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:44:53     67s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Modeling Layer 8 ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:44:53     67s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       -- layer congestion ratio --
[03/18 22:44:53     67s] (I)       Layer 1 : 0.100000
[03/18 22:44:53     67s] (I)       Layer 2 : 0.700000
[03/18 22:44:53     67s] (I)       Layer 3 : 0.700000
[03/18 22:44:53     67s] (I)       Layer 4 : 0.700000
[03/18 22:44:53     67s] (I)       Layer 5 : 0.700000
[03/18 22:44:53     67s] (I)       Layer 6 : 0.700000
[03/18 22:44:53     67s] (I)       Layer 7 : 0.700000
[03/18 22:44:53     67s] (I)       Layer 8 : 0.700000
[03/18 22:44:53     67s] (I)       ----------------------------
[03/18 22:44:53     67s] (I)       Number of ignored nets = 0
[03/18 22:44:53     67s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:44:53     67s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:44:53     67s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:44:53     67s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:44:53     67s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:44:53     67s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:44:53     67s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:44:53     67s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:44:53     67s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:44:53     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:44:53     67s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1469.4 MB
[03/18 22:44:53     67s] (I)       Ndr track 0 does not exist
[03/18 22:44:53     67s] (I)       Layer1  viaCost=300.00
[03/18 22:44:53     67s] (I)       Layer2  viaCost=100.00
[03/18 22:44:53     67s] (I)       Layer3  viaCost=100.00
[03/18 22:44:53     67s] (I)       Layer4  viaCost=100.00
[03/18 22:44:53     67s] (I)       Layer5  viaCost=100.00
[03/18 22:44:53     67s] (I)       Layer6  viaCost=200.00
[03/18 22:44:53     67s] (I)       Layer7  viaCost=100.00
[03/18 22:44:53     67s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:44:53     67s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:44:53     67s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:44:53     67s] (I)       Site width          :   400  (dbu)
[03/18 22:44:53     67s] (I)       Row height          :  3600  (dbu)
[03/18 22:44:53     67s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:44:53     67s] (I)       GCell width         : 50400  (dbu)
[03/18 22:44:53     67s] (I)       GCell height        : 50400  (dbu)
[03/18 22:44:53     67s] (I)       Grid                :    16    16     8
[03/18 22:44:53     67s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:44:53     67s] (I)       Vertical capacity   :     0 50400     0 50400     0 50400     0 50400
[03/18 22:44:53     67s] (I)       Horizontal capacity :     0     0 50400     0 50400     0 50400     0
[03/18 22:44:53     67s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:44:53     67s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:44:53     67s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:44:53     67s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:44:53     67s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:44:53     67s] (I)       Num tracks per GCell: 140.00 126.00 126.00 126.00 126.00 126.00 31.50 31.50
[03/18 22:44:53     67s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:44:53     67s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:44:53     67s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:44:53     67s] (I)       --------------------------------------------------------
[03/18 22:44:53     67s] 
[03/18 22:44:53     67s] [NR-eGR] ============ Routing rule table ============
[03/18 22:44:53     67s] [NR-eGR] Rule id: 0  Nets: 15477 
[03/18 22:44:53     67s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:44:53     67s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:44:53     67s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:44:53     67s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:44:53     67s] [NR-eGR] ========================================
[03/18 22:44:53     67s] [NR-eGR] 
[03/18 22:44:53     67s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:44:53     67s] (I)       blocked tracks on layer2 : = 8352 / 31568 (26.46%)
[03/18 22:44:53     67s] (I)       blocked tracks on layer3 : = 10608 / 31536 (33.64%)
[03/18 22:44:53     67s] (I)       blocked tracks on layer4 : = 9248 / 31568 (29.30%)
[03/18 22:44:53     67s] (I)       blocked tracks on layer5 : = 0 / 31536 (0.00%)
[03/18 22:44:53     67s] (I)       blocked tracks on layer6 : = 0 / 31568 (0.00%)
[03/18 22:44:53     67s] (I)       blocked tracks on layer7 : = 0 / 7888 (0.00%)
[03/18 22:44:53     67s] (I)       blocked tracks on layer8 : = 0 / 7888 (0.00%)
[03/18 22:44:53     67s] (I)       After initializing earlyGlobalRoute syMemory usage = 1469.4 MB
[03/18 22:44:53     67s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       ============= Initialization =============
[03/18 22:44:53     67s] (I)       numLocalWires=59924  numGlobalNetBranches=15183  numLocalNetBranches=14934
[03/18 22:44:53     67s] (I)       totalPins=51201  totalGlobalPin=9526 (18.61%)
[03/18 22:44:53     67s] (I)       Started Build MST ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Generate topology with single threads
[03/18 22:44:53     67s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       total 2D Cap : 158363 = (68477 H, 89886 V)
[03/18 22:44:53     67s] (I)       ============  Phase 1a Route ============
[03/18 22:44:53     67s] (I)       Started Phase 1a ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:44:53     67s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1469.39 MB )
[03/18 22:44:53     67s] (I)       Usage: 6673 = (3204 H, 3469 V) = (4.68% H, 3.86% V) = (8.074e+04um H, 8.742e+04um V)
[03/18 22:44:53     67s] (I)       
[03/18 22:44:53     67s] (I)       ============  Phase 1b Route ============
[03/18 22:44:53     67s] (I)       Usage: 6673 = (3204 H, 3469 V) = (4.68% H, 3.86% V) = (8.074e+04um H, 8.742e+04um V)
[03/18 22:44:53     67s] (I)       
[03/18 22:44:53     67s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:44:53     67s] 
[03/18 22:44:53     67s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:44:53     67s] Finished Early Global Route rough congestion estimation: mem = 1469.4M
[03/18 22:44:53     67s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.080, REAL:0.091, MEM:1469.4M
[03/18 22:44:53     67s] earlyGlobalRoute rough estimation gcell size 14 row height
[03/18 22:44:53     67s] OPERPROF: Starting CDPad at level 1, MEM:1469.4M
[03/18 22:44:54     67s] CDPadU 0.574 -> 0.573. R=0.503, N=13676, GS=25.200
[03/18 22:44:54     67s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.053, MEM:1469.4M
[03/18 22:44:54     67s] OPERPROF: Starting npMain at level 1, MEM:1469.4M
[03/18 22:44:54     67s] OPERPROF:   Starting npPlace at level 2, MEM:1469.4M
[03/18 22:44:54     68s] OPERPROF:   Finished npPlace at level 2, CPU:0.140, REAL:0.132, MEM:1462.4M
[03/18 22:44:54     68s] OPERPROF: Finished npMain at level 1, CPU:0.320, REAL:0.316, MEM:1462.4M
[03/18 22:44:54     68s] Global placement CDP skipped at cutLevel 7.
[03/18 22:44:54     68s] Iteration  7: Total net bbox = 1.522e+05 (7.31e+04 7.91e+04)
[03/18 22:44:54     68s]               Est.  stn bbox = 1.923e+05 (9.00e+04 1.02e+05)
[03/18 22:44:54     68s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1462.4M
[03/18 22:44:54     68s] Iteration  8: Total net bbox = 1.522e+05 (7.31e+04 7.91e+04)
[03/18 22:44:54     68s]               Est.  stn bbox = 1.923e+05 (9.00e+04 1.02e+05)
[03/18 22:44:54     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.4M
[03/18 22:44:54     68s] OPERPROF: Starting npMain at level 1, MEM:1462.4M
[03/18 22:44:54     68s] OPERPROF:   Starting npPlace at level 2, MEM:1462.4M
[03/18 22:44:59     73s] OPERPROF:   Finished npPlace at level 2, CPU:5.140, REAL:5.114, MEM:1456.4M
[03/18 22:44:59     73s] OPERPROF: Finished npMain at level 1, CPU:5.340, REAL:5.312, MEM:1456.4M
[03/18 22:44:59     73s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1456.4M
[03/18 22:44:59     73s] Starting Early Global Route rough congestion estimation: mem = 1456.4M
[03/18 22:44:59     73s] (I)       Started Loading and Dumping File ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Reading DB...
[03/18 22:44:59     73s] (I)       Read data from FE... (mem=1456.4M)
[03/18 22:44:59     73s] (I)       Read nodes and places... (mem=1456.4M)
[03/18 22:44:59     73s] (I)       Done Read nodes and places (cpu=0.020s, mem=1456.4M)
[03/18 22:44:59     73s] (I)       Read nets... (mem=1456.4M)
[03/18 22:44:59     73s] (I)       Done Read nets (cpu=0.030s, mem=1456.4M)
[03/18 22:44:59     73s] (I)       Done Read data from FE (cpu=0.050s, mem=1456.4M)
[03/18 22:44:59     73s] (I)       before initializing RouteDB syMemory usage = 1456.4 MB
[03/18 22:44:59     73s] (I)       Print mode             : 2
[03/18 22:44:59     73s] (I)       Stop if highly congested: false
[03/18 22:44:59     73s] (I)       Honor MSV route constraint: false
[03/18 22:44:59     73s] (I)       Maximum routing layer  : 127
[03/18 22:44:59     73s] (I)       Minimum routing layer  : 2
[03/18 22:44:59     73s] (I)       Supply scale factor H  : 1.00
[03/18 22:44:59     73s] (I)       Supply scale factor V  : 1.00
[03/18 22:44:59     73s] (I)       Tracks used by clock wire: 0
[03/18 22:44:59     73s] (I)       Reverse direction      : 
[03/18 22:44:59     73s] (I)       Honor partition pin guides: true
[03/18 22:44:59     73s] (I)       Route selected nets only: false
[03/18 22:44:59     73s] (I)       Route secondary PG pins: false
[03/18 22:44:59     73s] (I)       Second PG max fanout   : 2147483647
[03/18 22:44:59     73s] (I)       Assign partition pins  : false
[03/18 22:44:59     73s] (I)       Support large GCell    : true
[03/18 22:44:59     73s] (I)       Number of rows per GCell: 7
[03/18 22:44:59     73s] (I)       Max num rows per GCell : 32
[03/18 22:44:59     73s] (I)       Apply function for special wires: true
[03/18 22:44:59     73s] (I)       Layer by layer blockage reading: true
[03/18 22:44:59     73s] (I)       Offset calculation fix : true
[03/18 22:44:59     73s] (I)       Route stripe layer range: 
[03/18 22:44:59     73s] (I)       Honor partition fences : 
[03/18 22:44:59     73s] (I)       Honor partition pin    : 
[03/18 22:44:59     73s] (I)       Honor partition fences with feedthrough: 
[03/18 22:44:59     73s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:44:59     73s] (I)       Use row-based GCell size
[03/18 22:44:59     73s] (I)       Use row-based GCell align
[03/18 22:44:59     73s] (I)       GCell unit size   : 3600
[03/18 22:44:59     73s] (I)       GCell multiplier  : 7
[03/18 22:44:59     73s] (I)       GCell row height  : 3600
[03/18 22:44:59     73s] (I)       Actual row height : 3600
[03/18 22:44:59     73s] (I)       GCell align ref   : 20000 20000
[03/18 22:44:59     73s] [NR-eGR] Track table information for default rule: 
[03/18 22:44:59     73s] [NR-eGR] M1 has no routable track
[03/18 22:44:59     73s] [NR-eGR] M2 has single uniform track structure
[03/18 22:44:59     73s] [NR-eGR] M3 has single uniform track structure
[03/18 22:44:59     73s] [NR-eGR] M4 has single uniform track structure
[03/18 22:44:59     73s] [NR-eGR] M5 has single uniform track structure
[03/18 22:44:59     73s] [NR-eGR] M6 has single uniform track structure
[03/18 22:44:59     73s] [NR-eGR] M7 has single uniform track structure
[03/18 22:44:59     73s] [NR-eGR] M8 has single uniform track structure
[03/18 22:44:59     73s] (I)       ===========================================================================
[03/18 22:44:59     73s] (I)       == Report All Rule Vias ==
[03/18 22:44:59     73s] (I)       ===========================================================================
[03/18 22:44:59     73s] (I)        Via Rule : (Default)
[03/18 22:44:59     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:44:59     73s] (I)       ---------------------------------------------------------------------------
[03/18 22:44:59     73s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:44:59     73s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:44:59     73s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:44:59     73s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:44:59     73s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:44:59     73s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:44:59     73s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:44:59     73s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:44:59     73s] (I)       ===========================================================================
[03/18 22:44:59     73s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] [NR-eGR] Read 20172 PG shapes
[03/18 22:44:59     73s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:44:59     73s] [NR-eGR] #Instance Blockages : 0
[03/18 22:44:59     73s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:44:59     73s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:44:59     73s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:44:59     73s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:44:59     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:44:59     73s] (I)       readDataFromPlaceDB
[03/18 22:44:59     73s] (I)       Read net information..
[03/18 22:44:59     73s] [NR-eGR] Read numTotalNets=15477  numIgnoredNets=0
[03/18 22:44:59     73s] (I)       Read testcase time = 0.010 seconds
[03/18 22:44:59     73s] 
[03/18 22:44:59     73s] (I)       early_global_route_priority property id does not exist.
[03/18 22:44:59     73s] (I)       Start initializing grid graph
[03/18 22:44:59     73s] (I)       End initializing grid graph
[03/18 22:44:59     73s] (I)       Model blockages into capacity
[03/18 22:44:59     73s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:44:59     73s] (I)       Started Modeling ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 1 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 2 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:44:59     73s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 3 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:44:59     73s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 4 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:44:59     73s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 5 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:44:59     73s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 6 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:44:59     73s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 7 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:44:59     73s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Modeling Layer 8 ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:44:59     73s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       -- layer congestion ratio --
[03/18 22:44:59     73s] (I)       Layer 1 : 0.100000
[03/18 22:44:59     73s] (I)       Layer 2 : 0.700000
[03/18 22:44:59     73s] (I)       Layer 3 : 0.700000
[03/18 22:44:59     73s] (I)       Layer 4 : 0.700000
[03/18 22:44:59     73s] (I)       Layer 5 : 0.700000
[03/18 22:44:59     73s] (I)       Layer 6 : 0.700000
[03/18 22:44:59     73s] (I)       Layer 7 : 0.700000
[03/18 22:44:59     73s] (I)       Layer 8 : 0.700000
[03/18 22:44:59     73s] (I)       ----------------------------
[03/18 22:44:59     73s] (I)       Number of ignored nets = 0
[03/18 22:44:59     73s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:44:59     73s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:44:59     73s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:44:59     73s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:44:59     73s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:44:59     73s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:44:59     73s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:44:59     73s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:44:59     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:44:59     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:44:59     73s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1456.4 MB
[03/18 22:44:59     73s] (I)       Ndr track 0 does not exist
[03/18 22:44:59     73s] (I)       Layer1  viaCost=300.00
[03/18 22:44:59     73s] (I)       Layer2  viaCost=100.00
[03/18 22:44:59     73s] (I)       Layer3  viaCost=100.00
[03/18 22:44:59     73s] (I)       Layer4  viaCost=100.00
[03/18 22:44:59     73s] (I)       Layer5  viaCost=100.00
[03/18 22:44:59     73s] (I)       Layer6  viaCost=200.00
[03/18 22:44:59     73s] (I)       Layer7  viaCost=100.00
[03/18 22:44:59     73s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:44:59     73s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:44:59     73s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:44:59     73s] (I)       Site width          :   400  (dbu)
[03/18 22:44:59     73s] (I)       Row height          :  3600  (dbu)
[03/18 22:44:59     73s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:44:59     73s] (I)       GCell width         : 25200  (dbu)
[03/18 22:44:59     73s] (I)       GCell height        : 25200  (dbu)
[03/18 22:44:59     73s] (I)       Grid                :    32    32     8
[03/18 22:44:59     73s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:44:59     73s] (I)       Vertical capacity   :     0 25200     0 25200     0 25200     0 25200
[03/18 22:44:59     73s] (I)       Horizontal capacity :     0     0 25200     0 25200     0 25200     0
[03/18 22:44:59     73s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:44:59     73s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:44:59     73s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:44:59     73s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:44:59     73s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:44:59     73s] (I)       Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75
[03/18 22:44:59     73s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:44:59     73s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:44:59     73s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:44:59     73s] (I)       --------------------------------------------------------
[03/18 22:44:59     73s] 
[03/18 22:44:59     73s] [NR-eGR] ============ Routing rule table ============
[03/18 22:44:59     73s] [NR-eGR] Rule id: 0  Nets: 15477 
[03/18 22:44:59     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:44:59     73s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:44:59     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:44:59     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:44:59     73s] [NR-eGR] ========================================
[03/18 22:44:59     73s] [NR-eGR] 
[03/18 22:44:59     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:44:59     73s] (I)       blocked tracks on layer2 : = 16251 / 63136 (25.74%)
[03/18 22:44:59     73s] (I)       blocked tracks on layer3 : = 15202 / 63072 (24.10%)
[03/18 22:44:59     73s] (I)       blocked tracks on layer4 : = 18215 / 63136 (28.85%)
[03/18 22:44:59     73s] (I)       blocked tracks on layer5 : = 0 / 63072 (0.00%)
[03/18 22:44:59     73s] (I)       blocked tracks on layer6 : = 0 / 63136 (0.00%)
[03/18 22:44:59     73s] (I)       blocked tracks on layer7 : = 0 / 15776 (0.00%)
[03/18 22:44:59     73s] (I)       blocked tracks on layer8 : = 0 / 15776 (0.00%)
[03/18 22:44:59     73s] (I)       After initializing earlyGlobalRoute syMemory usage = 1456.4 MB
[03/18 22:44:59     73s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       ============= Initialization =============
[03/18 22:44:59     73s] (I)       numLocalWires=47549  numGlobalNetBranches=13308  numLocalNetBranches=10510
[03/18 22:44:59     73s] (I)       totalPins=51201  totalGlobalPin=18267 (35.68%)
[03/18 22:44:59     73s] (I)       Started Build MST ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Generate topology with single threads
[03/18 22:44:59     73s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       total 2D Cap : 316686 = (136826 H, 179860 V)
[03/18 22:44:59     73s] (I)       ============  Phase 1a Route ============
[03/18 22:44:59     73s] (I)       Started Phase 1a ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:44:59     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:44:59     73s] (I)       Usage: 16208 = (7567 H, 8641 V) = (5.53% H, 4.80% V) = (9.534e+04um H, 1.089e+05um V)
[03/18 22:44:59     73s] (I)       
[03/18 22:44:59     73s] (I)       ============  Phase 1b Route ============
[03/18 22:44:59     73s] (I)       Usage: 16208 = (7567 H, 8641 V) = (5.53% H, 4.80% V) = (9.534e+04um H, 1.089e+05um V)
[03/18 22:44:59     73s] (I)       
[03/18 22:44:59     73s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:44:59     73s] 
[03/18 22:44:59     73s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:44:59     73s] Finished Early Global Route rough congestion estimation: mem = 1456.4M
[03/18 22:44:59     73s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.101, MEM:1456.4M
[03/18 22:44:59     73s] earlyGlobalRoute rough estimation gcell size 7 row height
[03/18 22:44:59     73s] OPERPROF: Starting CDPad at level 1, MEM:1456.4M
[03/18 22:44:59     73s] CDPadU 0.573 -> 0.574. R=0.503, N=13676, GS=12.600
[03/18 22:44:59     73s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.059, MEM:1456.4M
[03/18 22:44:59     73s] OPERPROF: Starting npMain at level 1, MEM:1456.4M
[03/18 22:45:00     73s] OPERPROF:   Starting npPlace at level 2, MEM:1456.4M
[03/18 22:45:00     74s] OPERPROF:   Finished npPlace at level 2, CPU:0.150, REAL:0.148, MEM:1456.4M
[03/18 22:45:00     74s] OPERPROF: Finished npMain at level 1, CPU:0.350, REAL:0.353, MEM:1456.4M
[03/18 22:45:00     74s] Global placement CDP skipped at cutLevel 9.
[03/18 22:45:00     74s] Iteration  9: Total net bbox = 1.675e+05 (7.79e+04 8.96e+04)
[03/18 22:45:00     74s]               Est.  stn bbox = 2.124e+05 (9.69e+04 1.16e+05)
[03/18 22:45:00     74s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 1456.4M
[03/18 22:45:00     74s] Iteration 10: Total net bbox = 1.675e+05 (7.79e+04 8.96e+04)
[03/18 22:45:00     74s]               Est.  stn bbox = 2.124e+05 (9.69e+04 1.16e+05)
[03/18 22:45:00     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1456.4M
[03/18 22:45:00     74s] OPERPROF: Starting npMain at level 1, MEM:1456.4M
[03/18 22:45:00     74s] OPERPROF:   Starting npPlace at level 2, MEM:1456.4M
[03/18 22:45:18     92s] Iteration 11: Total net bbox = 1.741e+05 (8.02e+04 9.40e+04)
[03/18 22:45:18     92s]               Est.  stn bbox = 2.183e+05 (9.94e+04 1.19e+05)
[03/18 22:45:18     92s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 1462.2M
[03/18 22:45:18     92s] OPERPROF:   Finished npPlace at level 2, CPU:18.610, REAL:18.564, MEM:1462.2M
[03/18 22:45:19     92s] OPERPROF: Finished npMain at level 1, CPU:18.800, REAL:18.761, MEM:1462.2M
[03/18 22:45:19     92s] Iteration 12: Total net bbox = 1.830e+05 (8.86e+04 9.43e+04)
[03/18 22:45:19     92s]               Est.  stn bbox = 2.270e+05 (1.08e+05 1.19e+05)
[03/18 22:45:19     92s]               cpu = 0:00:18.8 real = 0:00:19.0 mem = 1462.2M
[03/18 22:45:19     92s] Iteration 13: Total net bbox = 1.830e+05 (8.86e+04 9.43e+04)
[03/18 22:45:19     92s]               Est.  stn bbox = 2.270e+05 (1.08e+05 1.19e+05)
[03/18 22:45:19     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.2M
[03/18 22:45:19     92s] [adp] clock
[03/18 22:45:19     92s] [adp] weight, nr nets, wire length
[03/18 22:45:19     92s] [adp]      0        1  682.758500
[03/18 22:45:19     92s] [adp] data
[03/18 22:45:19     92s] [adp] weight, nr nets, wire length
[03/18 22:45:19     92s] [adp]      0    15476  182277.239000
[03/18 22:45:19     92s] [adp] 0.000000|0.000000|0.000000
[03/18 22:45:19     92s] Iteration 14: Total net bbox = 1.830e+05 (8.86e+04 9.43e+04)
[03/18 22:45:19     92s]               Est.  stn bbox = 2.270e+05 (1.08e+05 1.19e+05)
[03/18 22:45:19     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.2M
[03/18 22:45:19     92s] Clear WL Bound Manager after Global Placement... 
[03/18 22:45:19     92s] Finished Global Placement (cpu=0:00:44.1, real=0:00:45.0, mem=1462.2M)
[03/18 22:45:19     92s] 0 delay mode for cte disabled.
[03/18 22:45:19     92s] SKP cleared!
[03/18 22:45:19     92s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/18 22:45:19     92s] net ignore based on current view = 0
[03/18 22:45:19     92s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1462.2M
[03/18 22:45:19     92s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1460.6M
[03/18 22:45:19     92s] Solver runtime cpu: 0:00:32.7 real: 0:00:32.7
[03/18 22:45:19     92s] Core Placement runtime cpu: 0:00:43.6 real: 0:00:44.0
[03/18 22:45:19     92s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1460.6M
[03/18 22:45:19     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1460.6M
[03/18 22:45:19     92s] z: 2, totalTracks: 1
[03/18 22:45:19     92s] z: 4, totalTracks: 1
[03/18 22:45:19     92s] z: 6, totalTracks: 1
[03/18 22:45:19     92s] z: 8, totalTracks: 1
[03/18 22:45:19     92s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:19     93s] All LLGs are deleted
[03/18 22:45:19     93s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1460.6M
[03/18 22:45:19     93s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1460.6M
[03/18 22:45:19     93s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1460.6M
[03/18 22:45:19     93s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1460.6M
[03/18 22:45:19     93s] Core basic site is core
[03/18 22:45:19     93s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:45:19     93s] SiteArray: use 1,703,936 bytes
[03/18 22:45:19     93s] SiteArray: current memory after site array memory allocation 1462.2M
[03/18 22:45:19     93s] SiteArray: FP blocked sites are writable
[03/18 22:45:19     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:45:19     93s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1462.2M
[03/18 22:45:19     93s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:45:19     93s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.020, MEM:1462.2M
[03/18 22:45:19     93s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.100, REAL:0.096, MEM:1462.2M
[03/18 22:45:19     93s] OPERPROF:       Starting CMU at level 4, MEM:1462.2M
[03/18 22:45:19     93s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1462.2M
[03/18 22:45:19     93s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.103, MEM:1462.2M
[03/18 22:45:19     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1462.2MB).
[03/18 22:45:19     93s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.127, MEM:1462.2M
[03/18 22:45:19     93s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.127, MEM:1462.2M
[03/18 22:45:19     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.1
[03/18 22:45:19     93s] OPERPROF: Starting RefinePlace at level 1, MEM:1462.2M
[03/18 22:45:19     93s] *** Starting refinePlace (0:01:33 mem=1462.2M) ***
[03/18 22:45:19     93s] Total net bbox length = 1.830e+05 (8.863e+04 9.433e+04) (ext = 9.633e+03)
[03/18 22:45:19     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:45:19     93s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1462.2M
[03/18 22:45:19     93s] Starting refinePlace ...
[03/18 22:45:19     93s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:45:19     93s]    Spread Effort: high, standalone mode, useDDP on.
[03/18 22:45:19     93s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1462.2MB) @(0:01:33 - 0:01:33).
[03/18 22:45:19     93s] Move report: preRPlace moves 13676 insts, mean move: 0.70 um, max move: 6.94 um
[03/18 22:45:19     93s] 	Max move on inst (U11931): (130.30, 179.76) --> (134.20, 182.80)
[03/18 22:45:19     93s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:45:19     93s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:45:19     93s] Placement tweakage begins.
[03/18 22:45:19     93s] wire length = 2.479e+05
[03/18 22:45:21     95s] wire length = 2.342e+05
[03/18 22:45:21     95s] Placement tweakage ends.
[03/18 22:45:21     95s] Move report: tweak moves 3584 insts, mean move: 3.25 um, max move: 16.00 um
[03/18 22:45:21     95s] 	Max move on inst (core_instance_psum_mem_instance_Q_reg_19_): (149.00, 29.80) --> (150.60, 44.20)
[03/18 22:45:21     95s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:02.0, mem=1462.2MB) @(0:01:33 - 0:01:35).
[03/18 22:45:21     95s] 
[03/18 22:45:21     95s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:45:21     95s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:45:21     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1462.2MB) @(0:01:35 - 0:01:36).
[03/18 22:45:21     95s] Move report: Detail placement moves 13676 insts, mean move: 1.39 um, max move: 16.56 um
[03/18 22:45:21     95s] 	Max move on inst (core_instance_psum_mem_instance_Q_reg_19_): (149.02, 29.22) --> (150.60, 44.20)
[03/18 22:45:21     95s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1462.2MB
[03/18 22:45:21     95s] Statistics of distance of Instance movement in refine placement:
[03/18 22:45:21     95s]   maximum (X+Y) =        16.56 um
[03/18 22:45:21     95s]   inst (core_instance_psum_mem_instance_Q_reg_19_) with max move: (149.019, 29.22) -> (150.6, 44.2)
[03/18 22:45:21     95s]   mean    (X+Y) =         1.39 um
[03/18 22:45:21     95s] Summary Report:
[03/18 22:45:21     95s] Instances move: 13676 (out of 13676 movable)
[03/18 22:45:21     95s] Instances flipped: 0
[03/18 22:45:21     95s] Mean displacement: 1.39 um
[03/18 22:45:21     95s] Max displacement: 16.56 um (Instance: core_instance_psum_mem_instance_Q_reg_19_) (149.019, 29.22) -> (150.6, 44.2)
[03/18 22:45:21     95s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/18 22:45:21     95s] Total instances moved : 13676
[03/18 22:45:21     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.520, REAL:2.486, MEM:1462.2M
[03/18 22:45:21     95s] Total net bbox length = 1.718e+05 (7.659e+04 9.517e+04) (ext = 9.464e+03)
[03/18 22:45:21     95s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1462.2MB
[03/18 22:45:21     95s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=1462.2MB) @(0:01:33 - 0:01:36).
[03/18 22:45:21     95s] *** Finished refinePlace (0:01:36 mem=1462.2M) ***
[03/18 22:45:21     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.1
[03/18 22:45:21     95s] OPERPROF: Finished RefinePlace at level 1, CPU:2.550, REAL:2.519, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:1460.6M
[03/18 22:45:21     95s] All LLGs are deleted
[03/18 22:45:21     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1460.6M
[03/18 22:45:21     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1460.6M
[03/18 22:45:21     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.017, MEM:1460.6M
[03/18 22:45:21     95s] *** Finished Initial Placement (cpu=0:00:47.1, real=0:00:48.0, mem=1460.6M) ***
[03/18 22:45:21     95s] z: 2, totalTracks: 1
[03/18 22:45:21     95s] z: 4, totalTracks: 1
[03/18 22:45:21     95s] z: 6, totalTracks: 1
[03/18 22:45:21     95s] z: 8, totalTracks: 1
[03/18 22:45:21     95s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:21     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1460.6M
[03/18 22:45:21     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1460.6M
[03/18 22:45:21     95s] Core basic site is core
[03/18 22:45:21     95s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:45:21     95s] SiteArray: use 1,703,936 bytes
[03/18 22:45:21     95s] SiteArray: current memory after site array memory allocation 1462.2M
[03/18 22:45:21     95s] SiteArray: FP blocked sites are writable
[03/18 22:45:21     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:45:21     95s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1462.2M
[03/18 22:45:21     95s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:45:21     95s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.020, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.104, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.009, MEM:1462.2M
[03/18 22:45:21     95s] default core: bins with density > 0.750 = 41.72 % ( 184 / 441 )
[03/18 22:45:21     95s] Density distribution unevenness ratio = 32.723%
[03/18 22:45:21     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1462.2M
[03/18 22:45:21     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1460.6M
[03/18 22:45:21     95s] All LLGs are deleted
[03/18 22:45:21     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1460.6M
[03/18 22:45:21     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1460.6M
[03/18 22:45:21     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1460.6M
[03/18 22:45:21     95s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/18 22:45:22     95s] 
[03/18 22:45:22     95s] *** Start incrementalPlace ***
[03/18 22:45:22     95s] User Input Parameters:
[03/18 22:45:22     95s] - Congestion Driven    : On
[03/18 22:45:22     95s] - Timing Driven        : On
[03/18 22:45:22     95s] - Area-Violation Based : On
[03/18 22:45:22     95s] - Start Rollback Level : -5
[03/18 22:45:22     95s] - Legalized            : On
[03/18 22:45:22     95s] - Window Based         : Off
[03/18 22:45:22     95s] - eDen incr mode       : Off
[03/18 22:45:22     95s] - Small incr mode      : Off
[03/18 22:45:22     95s] 
[03/18 22:45:22     95s] Init WL Bound for IncrIp in placeDesign ... 
[03/18 22:45:22     95s] No Views given, use default active views for adaptive view pruning
[03/18 22:45:22     95s] SKP will enable view:
[03/18 22:45:22     95s]   WC_VIEW
[03/18 22:45:22     95s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1460.6M
[03/18 22:45:22     95s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1460.6M
[03/18 22:45:22     95s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1460.6M
[03/18 22:45:22     95s] Starting Early Global Route congestion estimation: mem = 1460.6M
[03/18 22:45:22     95s] (I)       Started Loading and Dumping File ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Reading DB...
[03/18 22:45:22     95s] (I)       Read data from FE... (mem=1460.6M)
[03/18 22:45:22     95s] (I)       Read nodes and places... (mem=1460.6M)
[03/18 22:45:22     95s] (I)       Done Read nodes and places (cpu=0.010s, mem=1460.6M)
[03/18 22:45:22     95s] (I)       Read nets... (mem=1460.6M)
[03/18 22:45:22     95s] (I)       Done Read nets (cpu=0.040s, mem=1460.6M)
[03/18 22:45:22     95s] (I)       Done Read data from FE (cpu=0.050s, mem=1460.6M)
[03/18 22:45:22     95s] (I)       before initializing RouteDB syMemory usage = 1460.6 MB
[03/18 22:45:22     95s] (I)       Honor MSV route constraint: false
[03/18 22:45:22     95s] (I)       Maximum routing layer  : 127
[03/18 22:45:22     95s] (I)       Minimum routing layer  : 2
[03/18 22:45:22     95s] (I)       Supply scale factor H  : 1.00
[03/18 22:45:22     95s] (I)       Supply scale factor V  : 1.00
[03/18 22:45:22     95s] (I)       Tracks used by clock wire: 0
[03/18 22:45:22     95s] (I)       Reverse direction      : 
[03/18 22:45:22     95s] (I)       Honor partition pin guides: true
[03/18 22:45:22     95s] (I)       Route selected nets only: false
[03/18 22:45:22     95s] (I)       Route secondary PG pins: false
[03/18 22:45:22     95s] (I)       Second PG max fanout   : 2147483647
[03/18 22:45:22     95s] (I)       Apply function for special wires: true
[03/18 22:45:22     95s] (I)       Layer by layer blockage reading: true
[03/18 22:45:22     95s] (I)       Offset calculation fix : true
[03/18 22:45:22     95s] (I)       Route stripe layer range: 
[03/18 22:45:22     95s] (I)       Honor partition fences : 
[03/18 22:45:22     95s] (I)       Honor partition pin    : 
[03/18 22:45:22     95s] (I)       Honor partition fences with feedthrough: 
[03/18 22:45:22     95s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:45:22     95s] (I)       Use row-based GCell size
[03/18 22:45:22     95s] (I)       Use row-based GCell align
[03/18 22:45:22     95s] (I)       GCell unit size   : 3600
[03/18 22:45:22     95s] (I)       GCell multiplier  : 1
[03/18 22:45:22     95s] (I)       GCell row height  : 3600
[03/18 22:45:22     95s] (I)       Actual row height : 3600
[03/18 22:45:22     95s] (I)       GCell align ref   : 20000 20000
[03/18 22:45:22     95s] [NR-eGR] Track table information for default rule: 
[03/18 22:45:22     95s] [NR-eGR] M1 has no routable track
[03/18 22:45:22     95s] [NR-eGR] M2 has single uniform track structure
[03/18 22:45:22     95s] [NR-eGR] M3 has single uniform track structure
[03/18 22:45:22     95s] [NR-eGR] M4 has single uniform track structure
[03/18 22:45:22     95s] [NR-eGR] M5 has single uniform track structure
[03/18 22:45:22     95s] [NR-eGR] M6 has single uniform track structure
[03/18 22:45:22     95s] [NR-eGR] M7 has single uniform track structure
[03/18 22:45:22     95s] [NR-eGR] M8 has single uniform track structure
[03/18 22:45:22     95s] (I)       ===========================================================================
[03/18 22:45:22     95s] (I)       == Report All Rule Vias ==
[03/18 22:45:22     95s] (I)       ===========================================================================
[03/18 22:45:22     95s] (I)        Via Rule : (Default)
[03/18 22:45:22     95s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:45:22     95s] (I)       ---------------------------------------------------------------------------
[03/18 22:45:22     95s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:45:22     95s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:45:22     95s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:45:22     95s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:45:22     95s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:45:22     95s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:45:22     95s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:45:22     95s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:45:22     95s] (I)       ===========================================================================
[03/18 22:45:22     95s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] [NR-eGR] Read 20172 PG shapes
[03/18 22:45:22     95s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:45:22     95s] [NR-eGR] #Instance Blockages : 0
[03/18 22:45:22     95s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:45:22     95s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:45:22     95s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:45:22     95s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:45:22     95s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:45:22     95s] (I)       readDataFromPlaceDB
[03/18 22:45:22     95s] (I)       Read net information..
[03/18 22:45:22     95s] [NR-eGR] Read numTotalNets=15477  numIgnoredNets=0
[03/18 22:45:22     95s] (I)       Read testcase time = 0.000 seconds
[03/18 22:45:22     95s] 
[03/18 22:45:22     95s] (I)       early_global_route_priority property id does not exist.
[03/18 22:45:22     95s] (I)       Start initializing grid graph
[03/18 22:45:22     95s] (I)       End initializing grid graph
[03/18 22:45:22     95s] (I)       Model blockages into capacity
[03/18 22:45:22     95s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:45:22     95s] (I)       Started Modeling ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Started Modeling Layer 1 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Started Modeling Layer 2 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:45:22     95s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Started Modeling Layer 3 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:45:22     95s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Started Modeling Layer 4 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:45:22     95s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Started Modeling Layer 5 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:45:22     95s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     95s] (I)       Started Modeling Layer 6 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:45:22     96s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Started Modeling Layer 7 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:45:22     96s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Started Modeling Layer 8 ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:45:22     96s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       -- layer congestion ratio --
[03/18 22:45:22     96s] (I)       Layer 1 : 0.100000
[03/18 22:45:22     96s] (I)       Layer 2 : 0.700000
[03/18 22:45:22     96s] (I)       Layer 3 : 0.700000
[03/18 22:45:22     96s] (I)       Layer 4 : 0.700000
[03/18 22:45:22     96s] (I)       Layer 5 : 0.700000
[03/18 22:45:22     96s] (I)       Layer 6 : 0.700000
[03/18 22:45:22     96s] (I)       Layer 7 : 0.700000
[03/18 22:45:22     96s] (I)       Layer 8 : 0.700000
[03/18 22:45:22     96s] (I)       ----------------------------
[03/18 22:45:22     96s] (I)       Number of ignored nets = 0
[03/18 22:45:22     96s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:45:22     96s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:45:22     96s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:45:22     96s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:45:22     96s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:45:22     96s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:45:22     96s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:45:22     96s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:45:22     96s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:45:22     96s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:45:22     96s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1460.6 MB
[03/18 22:45:22     96s] (I)       Ndr track 0 does not exist
[03/18 22:45:22     96s] (I)       Layer1  viaCost=300.00
[03/18 22:45:22     96s] (I)       Layer2  viaCost=100.00
[03/18 22:45:22     96s] (I)       Layer3  viaCost=100.00
[03/18 22:45:22     96s] (I)       Layer4  viaCost=100.00
[03/18 22:45:22     96s] (I)       Layer5  viaCost=100.00
[03/18 22:45:22     96s] (I)       Layer6  viaCost=200.00
[03/18 22:45:22     96s] (I)       Layer7  viaCost=100.00
[03/18 22:45:22     96s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:45:22     96s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:45:22     96s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:45:22     96s] (I)       Site width          :   400  (dbu)
[03/18 22:45:22     96s] (I)       Row height          :  3600  (dbu)
[03/18 22:45:22     96s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:45:22     96s] (I)       GCell width         :  3600  (dbu)
[03/18 22:45:22     96s] (I)       GCell height        :  3600  (dbu)
[03/18 22:45:22     96s] (I)       Grid                :   219   219     8
[03/18 22:45:22     96s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:45:22     96s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:45:22     96s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:45:22     96s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:45:22     96s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:45:22     96s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:45:22     96s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:45:22     96s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:45:22     96s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:45:22     96s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:45:22     96s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:45:22     96s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:45:22     96s] (I)       --------------------------------------------------------
[03/18 22:45:22     96s] 
[03/18 22:45:22     96s] [NR-eGR] ============ Routing rule table ============
[03/18 22:45:22     96s] [NR-eGR] Rule id: 0  Nets: 15477 
[03/18 22:45:22     96s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:45:22     96s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:45:22     96s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:45:22     96s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:45:22     96s] [NR-eGR] ========================================
[03/18 22:45:22     96s] [NR-eGR] 
[03/18 22:45:22     96s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:45:22     96s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:45:22     96s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:45:22     96s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:45:22     96s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:45:22     96s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:45:22     96s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:45:22     96s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:45:22     96s] (I)       After initializing earlyGlobalRoute syMemory usage = 1460.6 MB
[03/18 22:45:22     96s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Started Global Routing ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       ============= Initialization =============
[03/18 22:45:22     96s] (I)       totalPins=51201  totalGlobalPin=49885 (97.43%)
[03/18 22:45:22     96s] (I)       Started Build MST ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Generate topology with single threads
[03/18 22:45:22     96s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:45:22     96s] [NR-eGR] Layer group 1: route 15477 net(s) in layer range [2, 8]
[03/18 22:45:22     96s] (I)       ============  Phase 1a Route ============
[03/18 22:45:22     96s] (I)       Started Phase 1a ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Usage: 125225 = (57785 H, 67440 V) = (6.12% H, 5.54% V) = (1.040e+05um H, 1.214e+05um V)
[03/18 22:45:22     96s] (I)       
[03/18 22:45:22     96s] (I)       ============  Phase 1b Route ============
[03/18 22:45:22     96s] (I)       Usage: 125225 = (57785 H, 67440 V) = (6.12% H, 5.54% V) = (1.040e+05um H, 1.214e+05um V)
[03/18 22:45:22     96s] (I)       
[03/18 22:45:22     96s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.254050e+05um
[03/18 22:45:22     96s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 22:45:22     96s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:45:22     96s] (I)       ============  Phase 1c Route ============
[03/18 22:45:22     96s] (I)       Usage: 125225 = (57785 H, 67440 V) = (6.12% H, 5.54% V) = (1.040e+05um H, 1.214e+05um V)
[03/18 22:45:22     96s] (I)       
[03/18 22:45:22     96s] (I)       ============  Phase 1d Route ============
[03/18 22:45:22     96s] (I)       Usage: 125225 = (57785 H, 67440 V) = (6.12% H, 5.54% V) = (1.040e+05um H, 1.214e+05um V)
[03/18 22:45:22     96s] (I)       
[03/18 22:45:22     96s] (I)       ============  Phase 1e Route ============
[03/18 22:45:22     96s] (I)       Started Phase 1e ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Usage: 125225 = (57785 H, 67440 V) = (6.12% H, 5.54% V) = (1.040e+05um H, 1.214e+05um V)
[03/18 22:45:22     96s] (I)       
[03/18 22:45:22     96s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.254050e+05um
[03/18 22:45:22     96s] [NR-eGR] 
[03/18 22:45:22     96s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Running layer assignment with 1 threads
[03/18 22:45:22     96s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       ============  Phase 1l Route ============
[03/18 22:45:22     96s] (I)       
[03/18 22:45:22     96s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:45:22     96s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:45:22     96s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:45:22     96s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:45:22     96s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:45:22     96s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:22     96s] [NR-eGR]      M2  (2)        49( 0.10%)         6( 0.01%)   ( 0.12%) 
[03/18 22:45:22     96s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:22     96s] [NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/18 22:45:22     96s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:22     96s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:22     96s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:22     96s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:22     96s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:45:22     96s] [NR-eGR] Total               54( 0.02%)         6( 0.00%)   ( 0.02%) 
[03/18 22:45:22     96s] [NR-eGR] 
[03/18 22:45:22     96s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:45:22     96s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:45:22     96s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:45:22     96s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 1460.6M
[03/18 22:45:22     96s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.260, REAL:0.267, MEM:1460.6M
[03/18 22:45:22     96s] OPERPROF: Starting HotSpotCal at level 1, MEM:1460.6M
[03/18 22:45:22     96s] [hotspot] +------------+---------------+---------------+
[03/18 22:45:22     96s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:45:22     96s] [hotspot] +------------+---------------+---------------+
[03/18 22:45:22     96s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:45:22     96s] [hotspot] +------------+---------------+---------------+
[03/18 22:45:22     96s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:45:22     96s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:45:22     96s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1460.6M
[03/18 22:45:22     96s] Skipped repairing congestion.
[03/18 22:45:22     96s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1460.6M
[03/18 22:45:22     96s] Starting Early Global Route wiring: mem = 1460.6M
[03/18 22:45:22     96s] (I)       ============= track Assignment ============
[03/18 22:45:22     96s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Started Greedy Track Assignment ( Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:45:22     96s] (I)       Running track assignment with 1 threads
[03/18 22:45:22     96s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] (I)       Run Multi-thread track assignment
[03/18 22:45:22     96s] (I)       Finished Greedy Track Assignment ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 1460.61 MB )
[03/18 22:45:22     96s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:45:22     96s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51006
[03/18 22:45:22     96s] [NR-eGR]     M2  (2V) length: 1.056032e+05um, number of vias: 78606
[03/18 22:45:22     96s] [NR-eGR]     M3  (3H) length: 1.057493e+05um, number of vias: 2364
[03/18 22:45:22     96s] [NR-eGR]     M4  (4V) length: 1.951721e+04um, number of vias: 362
[03/18 22:45:22     96s] [NR-eGR]     M5  (5H) length: 3.272400e+03um, number of vias: 184
[03/18 22:45:22     96s] [NR-eGR]     M6  (6V) length: 1.674800e+03um, number of vias: 2
[03/18 22:45:22     96s] [NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[03/18 22:45:22     96s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:45:22     96s] [NR-eGR] Total length: 2.358173e+05um, number of vias: 132524
[03/18 22:45:22     96s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:45:22     96s] [NR-eGR] Total eGR-routed clock nets wire length: 1.489310e+04um 
[03/18 22:45:22     96s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:45:22     96s] Early Global Route wiring runtime: 0.35 seconds, mem = 1394.6M
[03/18 22:45:22     96s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.340, REAL:0.347, MEM:1394.6M
[03/18 22:45:22     96s] Tdgp not successfully inited but do clear!
[03/18 22:45:22     96s] 0 delay mode for cte disabled.
[03/18 22:45:22     96s] SKP cleared!
[03/18 22:45:22     96s] 
[03/18 22:45:22     96s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:00.0)***
[03/18 22:45:22     96s] Tdgp not successfully inited but do clear!
[03/18 22:45:22     96s] 0 delay mode for cte disabled.
[03/18 22:45:22     96s] SKP cleared!
[03/18 22:45:22     96s] **placeDesign ... cpu = 0: 0:51, real = 0: 0:52, mem = 1390.6M **
[03/18 22:45:22     96s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 22:45:22     96s] VSMManager cleared!
[03/18 22:45:22     96s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1028.3M, totSessionCpu=0:01:37 **
[03/18 22:45:22     96s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 22:45:22     96s] GigaOpt running with 1 threads.
[03/18 22:45:22     96s] Info: 1 threads available for lower-level modules during optimization.
[03/18 22:45:22     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1390.6M
[03/18 22:45:22     96s] z: 2, totalTracks: 1
[03/18 22:45:22     96s] z: 4, totalTracks: 1
[03/18 22:45:22     96s] z: 6, totalTracks: 1
[03/18 22:45:22     96s] z: 8, totalTracks: 1
[03/18 22:45:22     96s] #spOpts: N=65 minPadR=1.1 
[03/18 22:45:22     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1390.6M
[03/18 22:45:22     96s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1390.6M
[03/18 22:45:22     96s] Core basic site is core
[03/18 22:45:23     96s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:45:23     96s] SiteArray: use 1,703,936 bytes
[03/18 22:45:23     96s] SiteArray: current memory after site array memory allocation 1392.2M
[03/18 22:45:23     96s] SiteArray: FP blocked sites are writable
[03/18 22:45:23     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:45:23     96s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1392.2M
[03/18 22:45:23     96s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:45:23     96s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1392.2M
[03/18 22:45:23     96s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.101, MEM:1392.2M
[03/18 22:45:23     96s] OPERPROF:     Starting CMU at level 3, MEM:1392.2M
[03/18 22:45:23     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1392.2M
[03/18 22:45:23     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1392.2M
[03/18 22:45:23     96s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1392.2MB).
[03/18 22:45:23     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:1392.2M
[03/18 22:45:23     96s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:45:23     96s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 22:45:23     96s] 	Cell FILL1_LL, site bcore.
[03/18 22:45:23     96s] 	Cell FILL_NW_HH, site bcore.
[03/18 22:45:23     96s] 	Cell FILL_NW_LL, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHCD1, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHCD2, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHCD4, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHCD8, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHD1, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHD2, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHD4, site bcore.
[03/18 22:45:23     96s] 	Cell LVLLHD8, site bcore.
[03/18 22:45:23     96s] .
[03/18 22:45:23     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1392.2M
[03/18 22:45:23     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:1392.2M
[03/18 22:45:23     97s] LayerId::1 widthSet size::4
[03/18 22:45:23     97s] LayerId::2 widthSet size::4
[03/18 22:45:23     97s] LayerId::3 widthSet size::4
[03/18 22:45:23     97s] LayerId::4 widthSet size::4
[03/18 22:45:23     97s] LayerId::5 widthSet size::4
[03/18 22:45:23     97s] LayerId::6 widthSet size::4
[03/18 22:45:23     97s] LayerId::7 widthSet size::4
[03/18 22:45:23     97s] LayerId::8 widthSet size::4
[03/18 22:45:23     97s] Updating RC grid for preRoute extraction ...
[03/18 22:45:23     97s] Initializing multi-corner capacitance tables ... 
[03/18 22:45:23     97s] Initializing multi-corner resistance tables ...
[03/18 22:45:23     97s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.103745 ; aWlH: 0.000000 ; Pmax: 0.813200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:45:23     97s] 
[03/18 22:45:23     97s] Creating Lib Analyzer ...
[03/18 22:45:23     97s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:45:23     97s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:45:23     97s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:45:23     97s] 
[03/18 22:45:24     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=1416.3M
[03/18 22:45:24     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=1416.3M
[03/18 22:45:24     98s] Creating Lib Analyzer, finished. 
[03/18 22:45:24     98s] #optDebug: fT-S <1 2 3 1 0>
[03/18 22:45:24     98s] Initializing cpe interface
[03/18 22:45:26    100s] Processing average sequential pin duty cycle 
[03/18 22:45:29    103s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1122.1M, totSessionCpu=0:01:43 **
[03/18 22:45:29    103s] *** optDesign -preCTS ***
[03/18 22:45:29    103s] DRC Margin: user margin 0.0; extra margin 0.2
[03/18 22:45:29    103s] Setup Target Slack: user slack 0; extra slack 0.0
[03/18 22:45:29    103s] Hold Target Slack: user slack 0
[03/18 22:45:29    103s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 22:45:29    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1456.9M
[03/18 22:45:29    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.077, MEM:1456.9M
[03/18 22:45:29    103s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1456.9M
[03/18 22:45:29    103s] All LLGs are deleted
[03/18 22:45:29    103s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1456.9M
[03/18 22:45:29    103s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1455.3M
[03/18 22:45:29    103s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1455.3M
[03/18 22:45:29    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=1455.3M
[03/18 22:45:29    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=1455.3M
[03/18 22:45:29    103s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1455.27 MB )
[03/18 22:45:29    103s] (I)       Started Loading and Dumping File ( Curr Mem: 1455.27 MB )
[03/18 22:45:29    103s] (I)       Reading DB...
[03/18 22:45:29    103s] (I)       Read data from FE... (mem=1455.3M)
[03/18 22:45:29    103s] (I)       Read nodes and places... (mem=1455.3M)
[03/18 22:45:29    103s] (I)       Number of ignored instance 0
[03/18 22:45:29    103s] (I)       Number of inbound cells 0
[03/18 22:45:29    103s] (I)       numMoveCells=13676, numMacros=0  numPads=205  numMultiRowHeightInsts=0
[03/18 22:45:29    103s] (I)       cell height: 3600, count: 13676
[03/18 22:45:29    103s] (I)       Done Read nodes and places (cpu=0.010s, mem=1457.4M)
[03/18 22:45:29    103s] (I)       Read nets... (mem=1457.4M)
[03/18 22:45:29    103s] (I)       numNets=15477  ignoredNets=0
[03/18 22:45:29    103s] (I)       Done Read nets (cpu=0.040s, mem=1459.4M)
[03/18 22:45:29    103s] (I)       Read rows... (mem=1459.4M)
[03/18 22:45:29    103s] (I)       Done Read rows (cpu=0.000s, mem=1459.4M)
[03/18 22:45:29    103s] (I)       Identified Clock instances: Flop 4472, Clock buffer/inverter 0, Gate 0, Logic 0
[03/18 22:45:29    103s] (I)       Read module constraints... (mem=1459.4M)
[03/18 22:45:29    103s] (I)       Done Read module constraints (cpu=0.000s, mem=1459.4M)
[03/18 22:45:29    103s] (I)       Done Read data from FE (cpu=0.060s, mem=1459.4M)
[03/18 22:45:29    103s] (I)       before initializing RouteDB syMemory usage = 1459.4 MB
[03/18 22:45:29    103s] (I)       Honor MSV route constraint: false
[03/18 22:45:29    103s] (I)       Maximum routing layer  : 127
[03/18 22:45:29    103s] (I)       Minimum routing layer  : 2
[03/18 22:45:29    103s] (I)       Supply scale factor H  : 1.00
[03/18 22:45:29    103s] (I)       Supply scale factor V  : 1.00
[03/18 22:45:29    103s] (I)       Tracks used by clock wire: 0
[03/18 22:45:29    103s] (I)       Reverse direction      : 
[03/18 22:45:29    103s] (I)       Honor partition pin guides: true
[03/18 22:45:29    103s] (I)       Route selected nets only: false
[03/18 22:45:29    103s] (I)       Route secondary PG pins: false
[03/18 22:45:29    103s] (I)       Second PG max fanout   : 2147483647
[03/18 22:45:29    103s] (I)       Buffering-aware routing: true
[03/18 22:45:29    103s] (I)       Spread congestion away from blockages: true
[03/18 22:45:29    103s] (I)       Overflow penalty cost  : 10
[03/18 22:45:29    103s] (I)       punchThroughDistance   : 5581.20
[03/18 22:45:29    103s] (I)       source-to-sink ratio   : 0.30
[03/18 22:45:29    103s] (I)       Apply function for special wires: true
[03/18 22:45:29    103s] (I)       Layer by layer blockage reading: true
[03/18 22:45:29    103s] (I)       Offset calculation fix : true
[03/18 22:45:29    103s] (I)       Route stripe layer range: 
[03/18 22:45:29    103s] (I)       Honor partition fences : 
[03/18 22:45:29    103s] (I)       Honor partition pin    : 
[03/18 22:45:29    103s] (I)       Honor partition fences with feedthrough: 
[03/18 22:45:29    103s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:45:29    103s] (I)       Use row-based GCell size
[03/18 22:45:29    103s] (I)       Use row-based GCell align
[03/18 22:45:29    103s] (I)       GCell unit size   : 3600
[03/18 22:45:29    103s] (I)       GCell multiplier  : 1
[03/18 22:45:29    103s] (I)       GCell row height  : 3600
[03/18 22:45:29    103s] (I)       Actual row height : 3600
[03/18 22:45:29    103s] (I)       GCell align ref   : 20000 20000
[03/18 22:45:29    103s] [NR-eGR] Track table information for default rule: 
[03/18 22:45:29    103s] [NR-eGR] M1 has no routable track
[03/18 22:45:29    103s] [NR-eGR] M2 has single uniform track structure
[03/18 22:45:29    103s] [NR-eGR] M3 has single uniform track structure
[03/18 22:45:29    103s] [NR-eGR] M4 has single uniform track structure
[03/18 22:45:29    103s] [NR-eGR] M5 has single uniform track structure
[03/18 22:45:29    103s] [NR-eGR] M6 has single uniform track structure
[03/18 22:45:29    103s] [NR-eGR] M7 has single uniform track structure
[03/18 22:45:29    103s] [NR-eGR] M8 has single uniform track structure
[03/18 22:45:29    103s] (I)       ===========================================================================
[03/18 22:45:29    103s] (I)       == Report All Rule Vias ==
[03/18 22:45:29    103s] (I)       ===========================================================================
[03/18 22:45:29    103s] (I)        Via Rule : (Default)
[03/18 22:45:29    103s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:45:29    103s] (I)       ---------------------------------------------------------------------------
[03/18 22:45:29    103s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:45:29    103s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:45:29    103s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:45:29    103s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:45:29    103s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:45:29    103s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:45:29    103s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:45:29    103s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:45:29    103s] (I)       ===========================================================================
[03/18 22:45:29    103s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1459.39 MB )
[03/18 22:45:29    103s] [NR-eGR] Read 20172 PG shapes
[03/18 22:45:29    103s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1459.39 MB )
[03/18 22:45:29    103s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:45:29    103s] [NR-eGR] #Instance Blockages : 0
[03/18 22:45:29    103s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:45:29    103s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:45:29    103s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:45:29    103s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:45:29    103s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:45:29    103s] (I)       readDataFromPlaceDB
[03/18 22:45:29    103s] (I)       Read net information..
[03/18 22:45:29    103s] [NR-eGR] Read numTotalNets=15477  numIgnoredNets=0
[03/18 22:45:29    103s] (I)       Read testcase time = 0.010 seconds
[03/18 22:45:29    103s] 
[03/18 22:45:29    103s] (I)       early_global_route_priority property id does not exist.
[03/18 22:45:29    103s] (I)       Start initializing grid graph
[03/18 22:45:29    103s] (I)       End initializing grid graph
[03/18 22:45:29    103s] (I)       Model blockages into capacity
[03/18 22:45:29    103s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:45:29    103s] (I)       Started Modeling ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 1 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 2 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:45:29    103s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 3 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:45:29    103s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 4 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:45:29    103s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 5 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:45:29    103s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 6 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:45:29    103s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 7 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:45:29    103s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Started Modeling Layer 8 ( Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:45:29    103s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1462.82 MB )
[03/18 22:45:29    103s] (I)       -- layer congestion ratio --
[03/18 22:45:29    103s] (I)       Layer 1 : 0.100000
[03/18 22:45:29    103s] (I)       Layer 2 : 0.700000
[03/18 22:45:29    103s] (I)       Layer 3 : 0.700000
[03/18 22:45:29    103s] (I)       Layer 4 : 0.700000
[03/18 22:45:29    103s] (I)       Layer 5 : 0.700000
[03/18 22:45:29    103s] (I)       Layer 6 : 0.700000
[03/18 22:45:29    103s] (I)       Layer 7 : 0.700000
[03/18 22:45:29    103s] (I)       Layer 8 : 0.700000
[03/18 22:45:29    103s] (I)       ----------------------------
[03/18 22:45:29    103s] (I)       Number of ignored nets = 0
[03/18 22:45:29    103s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:45:29    103s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:45:29    103s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:45:29    103s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:45:29    103s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:45:29    103s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:45:29    103s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:45:29    103s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:45:29    103s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:45:29    103s] (I)       Constructing bin map
[03/18 22:45:29    103s] (I)       Initialize bin information with width=7200 height=7200
[03/18 22:45:29    103s] (I)       Done constructing bin map
[03/18 22:45:29    103s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:45:29    103s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1462.8 MB
[03/18 22:45:29    103s] (I)       Ndr track 0 does not exist
[03/18 22:45:29    103s] (I)       Layer1  viaCost=300.00
[03/18 22:45:29    103s] (I)       Layer2  viaCost=100.00
[03/18 22:45:29    103s] (I)       Layer3  viaCost=100.00
[03/18 22:45:29    103s] (I)       Layer4  viaCost=100.00
[03/18 22:45:29    103s] (I)       Layer5  viaCost=100.00
[03/18 22:45:29    103s] (I)       Layer6  viaCost=200.00
[03/18 22:45:29    103s] (I)       Layer7  viaCost=100.00
[03/18 22:45:29    103s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:45:29    103s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:45:29    103s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:45:29    103s] (I)       Site width          :   400  (dbu)
[03/18 22:45:29    103s] (I)       Row height          :  3600  (dbu)
[03/18 22:45:29    103s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:45:29    103s] (I)       GCell width         :  3600  (dbu)
[03/18 22:45:29    103s] (I)       GCell height        :  3600  (dbu)
[03/18 22:45:29    103s] (I)       Grid                :   219   219     8
[03/18 22:45:29    103s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:45:29    103s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:45:29    103s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:45:29    103s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:45:29    103s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:45:29    103s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:45:29    103s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:45:29    103s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:45:29    103s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:45:29    103s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:45:29    103s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:45:29    103s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:45:29    103s] (I)       --------------------------------------------------------
[03/18 22:45:29    103s] 
[03/18 22:45:29    103s] [NR-eGR] ============ Routing rule table ============
[03/18 22:45:29    103s] [NR-eGR] Rule id: 0  Nets: 15477 
[03/18 22:45:29    103s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:45:29    103s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:45:29    103s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:45:29    103s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:45:29    103s] [NR-eGR] ========================================
[03/18 22:45:29    103s] [NR-eGR] 
[03/18 22:45:29    103s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:45:29    103s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:45:29    103s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:45:29    103s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:45:29    103s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:45:29    103s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:45:29    103s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:45:29    103s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:45:29    103s] (I)       After initializing earlyGlobalRoute syMemory usage = 1464.7 MB
[03/18 22:45:29    103s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Started Global Routing ( Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       ============= Initialization =============
[03/18 22:45:29    103s] (I)       totalPins=51201  totalGlobalPin=49885 (97.43%)
[03/18 22:45:29    103s] (I)       Started Build MST ( Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Generate topology with single threads
[03/18 22:45:29    103s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:45:29    103s] (I)       #blocked areas for congestion spreading : 0
[03/18 22:45:29    103s] [NR-eGR] Layer group 1: route 15477 net(s) in layer range [2, 8]
[03/18 22:45:29    103s] (I)       ============  Phase 1a Route ============
[03/18 22:45:29    103s] (I)       Started Phase 1a ( Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Usage: 127411 = (58765 H, 68646 V) = (6.22% H, 5.64% V) = (1.058e+05um H, 1.236e+05um V)
[03/18 22:45:29    103s] (I)       
[03/18 22:45:29    103s] (I)       ============  Phase 1b Route ============
[03/18 22:45:29    103s] (I)       Usage: 127411 = (58765 H, 68646 V) = (6.22% H, 5.64% V) = (1.058e+05um H, 1.236e+05um V)
[03/18 22:45:29    103s] (I)       
[03/18 22:45:29    103s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.293398e+05um
[03/18 22:45:29    103s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:45:29    103s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:45:29    103s] (I)       ============  Phase 1c Route ============
[03/18 22:45:29    103s] (I)       Usage: 127411 = (58765 H, 68646 V) = (6.22% H, 5.64% V) = (1.058e+05um H, 1.236e+05um V)
[03/18 22:45:29    103s] (I)       
[03/18 22:45:29    103s] (I)       ============  Phase 1d Route ============
[03/18 22:45:29    103s] (I)       Usage: 127411 = (58765 H, 68646 V) = (6.22% H, 5.64% V) = (1.058e+05um H, 1.236e+05um V)
[03/18 22:45:29    103s] (I)       
[03/18 22:45:29    103s] (I)       ============  Phase 1e Route ============
[03/18 22:45:29    103s] (I)       Started Phase 1e ( Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Usage: 127411 = (58765 H, 68646 V) = (6.22% H, 5.64% V) = (1.058e+05um H, 1.236e+05um V)
[03/18 22:45:29    103s] (I)       
[03/18 22:45:29    103s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.293398e+05um
[03/18 22:45:29    103s] [NR-eGR] 
[03/18 22:45:29    103s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Running layer assignment with 1 threads
[03/18 22:45:29    103s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       ============  Phase 1l Route ============
[03/18 22:45:29    103s] (I)       
[03/18 22:45:29    103s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:45:29    103s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:45:29    103s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:45:29    103s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:45:29    103s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:45:29    103s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:29    103s] [NR-eGR]      M2  (2)        52( 0.11%)         8( 0.02%)   ( 0.13%) 
[03/18 22:45:29    103s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:29    103s] [NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/18 22:45:29    103s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:29    103s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:29    103s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:29    103s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:45:29    103s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:45:29    103s] [NR-eGR] Total               57( 0.02%)         8( 0.00%)   ( 0.02%) 
[03/18 22:45:29    103s] [NR-eGR] 
[03/18 22:45:29    103s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:45:29    103s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:45:29    103s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:45:29    103s] (I)       ============= track Assignment ============
[03/18 22:45:29    103s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Started Greedy Track Assignment ( Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:45:29    103s] (I)       Running track assignment with 1 threads
[03/18 22:45:29    103s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:29    103s] (I)       Run Multi-thread track assignment
[03/18 22:45:30    103s] (I)       Finished Greedy Track Assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1464.74 MB )
[03/18 22:45:30    104s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:45:30    104s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51006
[03/18 22:45:30    104s] [NR-eGR]     M2  (2V) length: 1.072855e+05um, number of vias: 78883
[03/18 22:45:30    104s] [NR-eGR]     M3  (3H) length: 1.071482e+05um, number of vias: 2422
[03/18 22:45:30    104s] [NR-eGR]     M4  (4V) length: 2.007910e+04um, number of vias: 406
[03/18 22:45:30    104s] [NR-eGR]     M5  (5H) length: 3.537000e+03um, number of vias: 162
[03/18 22:45:30    104s] [NR-eGR]     M6  (6V) length: 1.660800e+03um, number of vias: 2
[03/18 22:45:30    104s] [NR-eGR]     M7  (7H) length: 2.000000e-01um, number of vias: 0
[03/18 22:45:30    104s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:45:30    104s] [NR-eGR] Total length: 2.397108e+05um, number of vias: 132881
[03/18 22:45:30    104s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:45:30    104s] [NR-eGR] Total eGR-routed clock nets wire length: 1.568970e+04um 
[03/18 22:45:30    104s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:45:30    104s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.63 sec, Curr Mem: 1465.74 MB )
[03/18 22:45:30    104s] Extraction called for design 'fullchip' of instances=13676 and nets=15497 using extraction engine 'preRoute' .
[03/18 22:45:30    104s] PreRoute RC Extraction called for design fullchip.
[03/18 22:45:30    104s] RC Extraction called in multi-corner(2) mode.
[03/18 22:45:30    104s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:45:30    104s] RCMode: PreRoute
[03/18 22:45:30    104s]       RC Corner Indexes            0       1   
[03/18 22:45:30    104s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:45:30    104s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:45:30    104s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:45:30    104s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:45:30    104s] Shrink Factor                : 1.00000
[03/18 22:45:30    104s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:45:30    104s] Using capacitance table file ...
[03/18 22:45:30    104s] LayerId::1 widthSet size::4
[03/18 22:45:30    104s] LayerId::2 widthSet size::4
[03/18 22:45:30    104s] LayerId::3 widthSet size::4
[03/18 22:45:30    104s] LayerId::4 widthSet size::4
[03/18 22:45:30    104s] LayerId::5 widthSet size::4
[03/18 22:45:30    104s] LayerId::6 widthSet size::4
[03/18 22:45:30    104s] LayerId::7 widthSet size::4
[03/18 22:45:30    104s] LayerId::8 widthSet size::4
[03/18 22:45:30    104s] Updating RC grid for preRoute extraction ...
[03/18 22:45:30    104s] Initializing multi-corner capacitance tables ... 
[03/18 22:45:30    104s] Initializing multi-corner resistance tables ...
[03/18 22:45:30    104s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.105448 ; aWlH: 0.000000 ; Pmax: 0.813300 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:45:30    104s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1459.742M)
[03/18 22:45:30    104s] ** Profile ** Start :  cpu=0:00:00.0, mem=1459.7M
[03/18 22:45:30    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1459.7M
[03/18 22:45:30    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1459.7M
[03/18 22:45:30    104s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1461.4M
[03/18 22:45:30    104s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.020, MEM:1461.4M
[03/18 22:45:30    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.097, MEM:1461.4M
[03/18 22:45:30    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:1461.4M
[03/18 22:45:30    104s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1461.4M
[03/18 22:45:30    104s] Starting delay calculation for Setup views
[03/18 22:45:30    104s] #################################################################################
[03/18 22:45:30    104s] # Design Stage: PreRoute
[03/18 22:45:30    104s] # Design Name: fullchip
[03/18 22:45:30    104s] # Design Mode: 65nm
[03/18 22:45:30    104s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:45:30    104s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:45:30    104s] # Signoff Settings: SI Off 
[03/18 22:45:30    104s] #################################################################################
[03/18 22:45:31    105s] Calculate delays in BcWc mode...
[03/18 22:45:31    105s] Topological Sorting (REAL = 0:00:00.0, MEM = 1477.0M, InitMEM = 1474.9M)
[03/18 22:45:31    105s] Start delay calculation (fullDC) (1 T). (MEM=1477.04)
[03/18 22:45:31    105s] End AAE Lib Interpolated Model. (MEM=1488.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:45:34    108s] Total number of fetched objects 15477
[03/18 22:45:34    108s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:45:34    108s] End delay calculation. (MEM=1544.25 CPU=0:00:02.2 REAL=0:00:02.0)
[03/18 22:45:34    108s] End delay calculation (fullDC). (MEM=1544.25 CPU=0:00:03.1 REAL=0:00:03.0)
[03/18 22:45:34    108s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1544.2M) ***
[03/18 22:45:34    108s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:01:49 mem=1544.2M)
[03/18 22:45:34    108s] ** Profile ** Overall slacks :  cpu=0:00:04.2, mem=1544.2M
[03/18 22:45:35    109s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1544.2M
[03/18 22:45:35    109s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.167  |
|           TNS (ns):| -4675.2 |
|    Violating Paths:|  4925   |
|          All Paths:|  8495   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    188 (188)     |   -0.275   |    188 (188)     |
|   max_tran     |    548 (7113)    |   -7.756   |    548 (7133)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.921%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1544.2M
[03/18 22:45:35    109s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1174.6M, totSessionCpu=0:01:49 **
[03/18 22:45:35    109s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/18 22:45:35    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:45:35    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1503.2M
[03/18 22:45:35    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.2M
[03/18 22:45:35    109s] z: 2, totalTracks: 1
[03/18 22:45:35    109s] z: 4, totalTracks: 1
[03/18 22:45:35    109s] z: 6, totalTracks: 1
[03/18 22:45:35    109s] z: 8, totalTracks: 1
[03/18 22:45:35    109s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:35    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF:     Starting CMU at level 3, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.076, MEM:1503.2M
[03/18 22:45:35    109s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1503.2MB).
[03/18 22:45:35    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.100, MEM:1503.2M
[03/18 22:45:35    109s] TotalInstCnt at PhyDesignMc Initialization: 13,676
[03/18 22:45:35    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1503.2M
[03/18 22:45:35    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.029, MEM:1503.2M
[03/18 22:45:35    109s] TotalInstCnt at PhyDesignMc Destruction: 13,676
[03/18 22:45:35    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:45:35    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1503.2M
[03/18 22:45:35    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.2M
[03/18 22:45:35    109s] z: 2, totalTracks: 1
[03/18 22:45:35    109s] z: 4, totalTracks: 1
[03/18 22:45:35    109s] z: 6, totalTracks: 1
[03/18 22:45:35    109s] z: 8, totalTracks: 1
[03/18 22:45:35    109s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:35    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF:     Starting CMU at level 3, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1503.2M
[03/18 22:45:35    109s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1503.2MB).
[03/18 22:45:35    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.099, MEM:1503.2M
[03/18 22:45:35    109s] TotalInstCnt at PhyDesignMc Initialization: 13,676
[03/18 22:45:35    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1503.2M
[03/18 22:45:35    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1503.2M
[03/18 22:45:35    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1503.2M
[03/18 22:45:35    109s] TotalInstCnt at PhyDesignMc Destruction: 13,676
[03/18 22:45:35    109s] *** Starting optimizing excluded clock nets MEM= 1503.2M) ***
[03/18 22:45:35    109s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1503.2M) ***
[03/18 22:45:35    109s] FDS started ...
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] Begin Power Analysis
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s]              0V	    VSS
[03/18 22:45:35    109s]            0.9V	    VDD
[03/18 22:45:35    109s] Begin Processing Timing Library for Power Calculation
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] Begin Processing Timing Library for Power Calculation
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1180.43MB/2651.16MB/1189.40MB)
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:45:35    109s] 
[03/18 22:45:35    109s] clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1180.45MB/2651.16MB/1189.40MB)
[03/18 22:45:36    109s] 
[03/18 22:45:36    109s] Begin Processing User Attributes
[03/18 22:45:36    109s] 
[03/18 22:45:36    109s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1180.45MB/2651.16MB/1189.40MB)
[03/18 22:45:36    109s] 
[03/18 22:45:36    109s] Begin Processing Signal Activity
[03/18 22:45:36    109s] 
[03/18 22:45:36    110s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1180.73MB/2651.16MB/1189.40MB)
[03/18 22:45:36    110s] 
[03/18 22:45:36    110s] Begin Power Computation
[03/18 22:45:36    110s] 
[03/18 22:45:36    110s]       ----------------------------------------------------------
[03/18 22:45:36    110s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:45:36    110s]       # of cell(s) missing power table: 1
[03/18 22:45:36    110s]       # of cell(s) missing leakage table: 0
[03/18 22:45:36    110s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:45:36    110s]       ----------------------------------------------------------
[03/18 22:45:36    110s] CellName                                  Missing Table(s)
[03/18 22:45:36    110s] TIEL                                      internal power, 
[03/18 22:45:36    110s] 
[03/18 22:45:36    110s] 
[03/18 22:45:38    112s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1181.07MB/2651.16MB/1189.40MB)
[03/18 22:45:38    112s] 
[03/18 22:45:38    112s] Begin Processing User Attributes
[03/18 22:45:38    112s] 
[03/18 22:45:38    112s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1181.08MB/2651.16MB/1189.40MB)
[03/18 22:45:38    112s] 
[03/18 22:45:38    112s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1181.14MB/2651.16MB/1189.40MB)
[03/18 22:45:38    112s] 
[03/18 22:45:38    112s] *



[03/18 22:45:38    112s] Total Power
[03/18 22:45:38    112s] -----------------------------------------------------------------------------------------
[03/18 22:45:38    112s] Total Internal Power:       35.87988614 	   86.3302%
[03/18 22:45:38    112s] Total Switching Power:       5.18717751 	   12.4808%
[03/18 22:45:38    112s] Total Leakage Power:         0.49416268 	    1.1890%
[03/18 22:45:38    112s] Total Power:                41.56122639
[03/18 22:45:38    112s] -----------------------------------------------------------------------------------------
[03/18 22:45:38    112s] Processing average sequential pin duty cycle 
[03/18 22:45:39    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:45:39    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=1508.0M
[03/18 22:45:39    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1508.0M
[03/18 22:45:39    112s] z: 2, totalTracks: 1
[03/18 22:45:39    112s] z: 4, totalTracks: 1
[03/18 22:45:39    112s] z: 6, totalTracks: 1
[03/18 22:45:39    112s] z: 8, totalTracks: 1
[03/18 22:45:39    112s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:39    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1508.0M
[03/18 22:45:39    113s] OPERPROF:     Starting CMU at level 3, MEM:1508.0M
[03/18 22:45:39    113s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1508.0M
[03/18 22:45:39    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.077, MEM:1508.0M
[03/18 22:45:39    113s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1508.0MB).
[03/18 22:45:39    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.104, MEM:1508.0M
[03/18 22:45:39    113s] TotalInstCnt at PhyDesignMc Initialization: 13,676
[03/18 22:45:39    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=1508.0M
[03/18 22:45:39    113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1508.0M
[03/18 22:45:39    113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1508.0M
[03/18 22:45:39    113s] Finished cut-off ROI computation ...
[03/18 22:45:40    114s] Completed resizing move eval ...
[03/18 22:45:40    114s] Committed moves ...
[03/18 22:45:40    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1509.0M
[03/18 22:45:40    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:1509.0M
[03/18 22:45:40    114s] TotalInstCnt at PhyDesignMc Destruction: 13,676
[03/18 22:45:40    114s] 
[03/18 22:45:40    114s]  0 instances changed cell type
[03/18 22:45:40    114s] 
[03/18 22:45:40    114s]                        UpSize    DownSize   SameSize   Total
[03/18 22:45:40    114s]                        ------    --------   --------   -----
[03/18 22:45:40    114s]     Sequential            0          0          0          0
[03/18 22:45:40    114s]  Combinational            0          0          0          0
[03/18 22:45:40    114s] 
[03/18 22:45:40    114s]  0 instances resized during new FDS.
[03/18 22:45:40    114s] 
[03/18 22:45:40    114s] Number of insts committed for which the initial cell was dont use = 0
[03/18 22:45:40    114s] 
[03/18 22:45:40    114s] *** FDS finished (cpu=0:00:04.9 real=0:00:05.0 mem=1509.0M) ***
[03/18 22:45:40    114s] 
[03/18 22:45:40    114s] The useful skew maximum allowed delay is: 0.24
[03/18 22:45:40    114s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:45:40    114s] optDesignOneStep: Power Flow
[03/18 22:45:40    114s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:45:40    114s] Deleting Lib Analyzer.
[03/18 22:45:40    114s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:45:40    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=1509.0M
[03/18 22:45:40    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=1509.0M
[03/18 22:45:40    114s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/18 22:45:40    114s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:54.8/0:03:19.1 (0.6), mem = 1509.0M
[03/18 22:45:40    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.1
[03/18 22:45:41    114s] (I,S,L,T): WC_VIEW: 35.8064, 5.18718, 0.496198, 41.4898
[03/18 22:45:41    114s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:45:41    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:55 mem=1517.0M
[03/18 22:45:41    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:1517.0M
[03/18 22:45:41    114s] z: 2, totalTracks: 1
[03/18 22:45:41    114s] z: 4, totalTracks: 1
[03/18 22:45:41    114s] z: 6, totalTracks: 1
[03/18 22:45:41    114s] z: 8, totalTracks: 1
[03/18 22:45:41    114s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:41    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1517.0M
[03/18 22:45:41    115s] OPERPROF:     Starting CMU at level 3, MEM:1517.0M
[03/18 22:45:41    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1517.0M
[03/18 22:45:41    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1517.0M
[03/18 22:45:41    115s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1517.0MB).
[03/18 22:45:41    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:1517.0M
[03/18 22:45:41    115s] TotalInstCnt at PhyDesignMc Initialization: 13,676
[03/18 22:45:41    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=1517.0M
[03/18 22:45:41    115s] ### Creating TopoMgr, started
[03/18 22:45:41    115s] ### Creating TopoMgr, finished
[03/18 22:45:41    115s] 
[03/18 22:45:41    115s] Footprint cell information for calculating maxBufDist
[03/18 22:45:41    115s] *info: There are 18 candidate Buffer cells
[03/18 22:45:41    115s] *info: There are 18 candidate Inverter cells
[03/18 22:45:41    115s] 
[03/18 22:45:41    115s] ### Creating RouteCongInterface, started
[03/18 22:45:41    115s] 
[03/18 22:45:41    115s] Creating Lib Analyzer ...
[03/18 22:45:41    115s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:45:41    115s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:45:41    115s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:45:41    115s] 
[03/18 22:45:42    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=1631.1M
[03/18 22:45:42    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=1631.1M
[03/18 22:45:42    116s] Creating Lib Analyzer, finished. 
[03/18 22:45:42    116s] 
[03/18 22:45:42    116s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:45:42    116s] 
[03/18 22:45:42    116s] #optDebug: {0, 1.200}
[03/18 22:45:42    116s] ### Creating RouteCongInterface, finished
[03/18 22:45:44    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1650.1M
[03/18 22:45:44    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1650.1M
[03/18 22:45:44    117s] 
[03/18 22:45:44    117s] Netlist preparation processing... 
[03/18 22:45:44    117s] 
[03/18 22:45:44    117s] Constant propagation run...
[03/18 22:45:44    118s] CPU of constant propagation run : 0:00:00.0 (mem :1650.1M)
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] Dangling output instance removal run...
[03/18 22:45:44    118s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1650.1M)
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] Dont care observability instance removal run...
[03/18 22:45:44    118s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1650.1M)
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] Removed instances... 
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] Replaced instances... 
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] Removed 0 instance
[03/18 22:45:44    118s] 	CPU for removing db instances : 0:00:00.0 (mem :1650.1M)
[03/18 22:45:44    118s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1650.1M)
[03/18 22:45:44    118s] CPU of: netlist preparation :0:00:00.0 (mem :1650.1M)
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] Mark undriven nets with IPOIgnored run...
[03/18 22:45:44    118s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1650.1M)
[03/18 22:45:44    118s] *info: Marking 0 isolation instances dont touch
[03/18 22:45:44    118s] *info: Marking 0 level shifter instances dont touch
[03/18 22:45:44    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1631.1M
[03/18 22:45:44    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.029, MEM:1631.1M
[03/18 22:45:44    118s] TotalInstCnt at PhyDesignMc Destruction: 13,676
[03/18 22:45:44    118s] (I,S,L,T): WC_VIEW: 35.8064, 5.18718, 0.496198, 41.4898
[03/18 22:45:44    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.1
[03/18 22:45:44    118s] *** AreaOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:01:58.1/0:03:22.4 (0.6), mem = 1631.1M
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] =============================================================================================
[03/18 22:45:44    118s]  Step TAT Report for SimplifyNetlist #1
[03/18 22:45:44    118s] =============================================================================================
[03/18 22:45:44    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:45:44    118s] ---------------------------------------------------------------------------------------------
[03/18 22:45:44    118s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  28.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:45:44    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.2
[03/18 22:45:44    118s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:45:44    118s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:45:44    118s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  14.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:45:44    118s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:45:44    118s] [ MISC                   ]          0:00:01.7  (  50.5 % )     0:00:01.7 /  0:00:01.7    1.0
[03/18 22:45:44    118s] ---------------------------------------------------------------------------------------------
[03/18 22:45:44    118s]  SimplifyNetlist #1 TOTAL           0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[03/18 22:45:44    118s] ---------------------------------------------------------------------------------------------
[03/18 22:45:44    118s] 
[03/18 22:45:44    118s] skipped the cell partition in DRV
[03/18 22:45:44    118s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 22:45:44    118s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:45:44    118s] optDesignOneStep: Power Flow
[03/18 22:45:44    118s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:45:44    118s] Deleting Lib Analyzer.
[03/18 22:45:44    118s] Begin: GigaOpt high fanout net optimization
[03/18 22:45:44    118s] GigaOpt HFN: use maxLocalDensity 1.2
[03/18 22:45:44    118s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/18 22:45:44    118s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:45:44    118s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:58.6/0:03:22.9 (0.6), mem = 1567.1M
[03/18 22:45:44    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.2
[03/18 22:45:44    118s] (I,S,L,T): WC_VIEW: 35.8064, 5.18718, 0.496198, 41.4898
[03/18 22:45:44    118s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:45:44    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=1567.1M
[03/18 22:45:44    118s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:45:44    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:1567.1M
[03/18 22:45:44    118s] z: 2, totalTracks: 1
[03/18 22:45:44    118s] z: 4, totalTracks: 1
[03/18 22:45:44    118s] z: 6, totalTracks: 1
[03/18 22:45:44    118s] z: 8, totalTracks: 1
[03/18 22:45:44    118s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:44    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1567.1M
[03/18 22:45:44    118s] OPERPROF:     Starting CMU at level 3, MEM:1567.1M
[03/18 22:45:44    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1567.1M
[03/18 22:45:44    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1567.1M
[03/18 22:45:44    118s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1567.1MB).
[03/18 22:45:44    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:1567.1M
[03/18 22:45:45    118s] TotalInstCnt at PhyDesignMc Initialization: 13,676
[03/18 22:45:45    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=1567.1M
[03/18 22:45:45    118s] ### Creating RouteCongInterface, started
[03/18 22:45:45    118s] 
[03/18 22:45:45    118s] Creating Lib Analyzer ...
[03/18 22:45:45    119s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:45:45    119s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:45:45    119s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:45:45    119s] 
[03/18 22:45:46    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=1567.1M
[03/18 22:45:46    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=1567.1M
[03/18 22:45:46    119s] Creating Lib Analyzer, finished. 
[03/18 22:45:46    119s] 
[03/18 22:45:46    119s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:45:46    119s] 
[03/18 22:45:46    119s] #optDebug: {0, 1.200}
[03/18 22:45:46    119s] ### Creating RouteCongInterface, finished
[03/18 22:45:48    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:45:48    122s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1586.1M
[03/18 22:45:48    122s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1586.1M
[03/18 22:45:48    122s] +----------+---------+--------+---------+------------+--------+
[03/18 22:45:48    122s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/18 22:45:48    122s] +----------+---------+--------+---------+------------+--------+
[03/18 22:45:48    122s] |    49.92%|        -|  -5.167|-4675.221|   0:00:00.0| 1586.1M|
[03/18 22:45:48    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:45:49    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:45:49    122s] |    49.95%|       17|  -5.167|-4629.531|   0:00:01.0| 1639.3M|
[03/18 22:45:49    122s] +----------+---------+--------+---------+------------+--------+
[03/18 22:45:49    122s] 
[03/18 22:45:49    122s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1639.3M) ***
[03/18 22:45:49    122s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:45:49    122s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:45:49    122s] **** End NDR-Layer Usage Statistics ****
[03/18 22:45:49    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1620.2M
[03/18 22:45:49    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.031, MEM:1620.2M
[03/18 22:45:49    122s] TotalInstCnt at PhyDesignMc Destruction: 13,693
[03/18 22:45:49    122s] (I,S,L,T): WC_VIEW: 35.7934, 5.19676, 0.496808, 41.487
[03/18 22:45:49    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.2
[03/18 22:45:49    122s] *** DrvOpt [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:02:03.0/0:03:27.3 (0.6), mem = 1620.2M
[03/18 22:45:49    122s] 
[03/18 22:45:49    122s] =============================================================================================
[03/18 22:45:49    122s]  Step TAT Report for DrvOpt #1
[03/18 22:45:49    122s] =============================================================================================
[03/18 22:45:49    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:45:49    122s] ---------------------------------------------------------------------------------------------
[03/18 22:45:49    122s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:45:49    122s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  22.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:45:49    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:45:49    122s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:45:49    122s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:45:49    122s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:45:49    122s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:45:49    122s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:45:49    122s] [ OptEval                ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/18 22:45:49    122s] [ OptCommit              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/18 22:45:49    122s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:45:49    122s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:45:49    122s] [ IncrDelayCalc          ]      8   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:45:49    122s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:45:49    122s] [ MISC                   ]          0:00:02.8  (  62.8 % )     0:00:02.8 /  0:00:02.8    1.0
[03/18 22:45:49    122s] ---------------------------------------------------------------------------------------------
[03/18 22:45:49    122s]  DrvOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[03/18 22:45:49    122s] ---------------------------------------------------------------------------------------------
[03/18 22:45:49    122s] 
[03/18 22:45:49    123s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/18 22:45:49    123s] End: GigaOpt high fanout net optimization
[03/18 22:45:49    123s] Begin: GigaOpt DRV Optimization
[03/18 22:45:49    123s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/18 22:45:49    123s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:45:49    123s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.0/0:03:27.4 (0.6), mem = 1620.2M
[03/18 22:45:49    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.3
[03/18 22:45:49    123s] (I,S,L,T): WC_VIEW: 35.7934, 5.19676, 0.496808, 41.487
[03/18 22:45:49    123s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:45:49    123s] ### Creating PhyDesignMc. totSessionCpu=0:02:03 mem=1620.2M
[03/18 22:45:49    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:1620.2M
[03/18 22:45:49    123s] z: 2, totalTracks: 1
[03/18 22:45:49    123s] z: 4, totalTracks: 1
[03/18 22:45:49    123s] z: 6, totalTracks: 1
[03/18 22:45:49    123s] z: 8, totalTracks: 1
[03/18 22:45:49    123s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:49    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1620.2M
[03/18 22:45:49    123s] OPERPROF:     Starting CMU at level 3, MEM:1620.2M
[03/18 22:45:49    123s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1620.2M
[03/18 22:45:49    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.083, MEM:1620.2M
[03/18 22:45:49    123s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1620.2MB).
[03/18 22:45:49    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.104, MEM:1620.2M
[03/18 22:45:49    123s] TotalInstCnt at PhyDesignMc Initialization: 13,693
[03/18 22:45:49    123s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=1620.2M
[03/18 22:45:49    123s] ### Creating RouteCongInterface, started
[03/18 22:45:49    123s] 
[03/18 22:45:49    123s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:45:49    123s] 
[03/18 22:45:49    123s] #optDebug: {0, 1.200}
[03/18 22:45:49    123s] ### Creating RouteCongInterface, finished
[03/18 22:45:51    125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1639.3M
[03/18 22:45:51    125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1639.3M
[03/18 22:45:52    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:45:52    126s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/18 22:45:52    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:45:52    126s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 22:45:52    126s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:45:52    126s] Info: violation cost 21002.457031 (cap = 236.915512, tran = 20765.533203, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:45:52    126s] |   750|  8198|    -7.90|   265|   265|    -0.28|     0|     0|     0|     0|    -5.17| -4629.53|       0|       0|       0|  49.95|          |         |
[03/18 22:45:54    128s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:45:54    128s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|  -477.53|      93|       0|     248|  50.16| 0:00:02.0|  1658.4M|
[03/18 22:45:54    128s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:45:54    128s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.58|  -477.53|       0|       0|       0|  50.16| 0:00:00.0|  1658.4M|
[03/18 22:45:54    128s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:45:54    128s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:45:54    128s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:45:54    128s] **** End NDR-Layer Usage Statistics ****
[03/18 22:45:54    128s] 
[03/18 22:45:54    128s] *** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1658.4M) ***
[03/18 22:45:54    128s] 
[03/18 22:45:54    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1639.3M
[03/18 22:45:55    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1639.3M
[03/18 22:45:55    128s] TotalInstCnt at PhyDesignMc Destruction: 13,786
[03/18 22:45:55    129s] (I,S,L,T): WC_VIEW: 35.5786, 5.22193, 0.500883, 41.3014
[03/18 22:45:55    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.3
[03/18 22:45:55    129s] *** DrvOpt [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:02:09.0/0:03:33.3 (0.6), mem = 1639.3M
[03/18 22:45:55    129s] 
[03/18 22:45:55    129s] =============================================================================================
[03/18 22:45:55    129s]  Step TAT Report for DrvOpt #2
[03/18 22:45:55    129s] =============================================================================================
[03/18 22:45:55    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:45:55    129s] ---------------------------------------------------------------------------------------------
[03/18 22:45:55    129s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:45:55    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.5
[03/18 22:45:55    129s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:45:55    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[03/18 22:45:55    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:45:55    129s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[03/18 22:45:55    129s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:45:55    129s] [ OptEval                ]      3   0:00:01.3  (  21.4 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:45:55    129s] [ OptCommit              ]      3   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:45:55    129s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:45:55    129s] [ PostCommitDelayUpdate  ]      3   0:00:00.2  (   2.9 % )     0:00:00.9 /  0:00:00.9    1.0
[03/18 22:45:55    129s] [ IncrDelayCalc          ]     16   0:00:00.7  (  11.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:45:55    129s] [ DrvFindVioNets         ]      3   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:45:55    129s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:45:55    129s] [ MISC                   ]          0:00:02.8  (  46.9 % )     0:00:02.8 /  0:00:02.8    1.0
[03/18 22:45:55    129s] ---------------------------------------------------------------------------------------------
[03/18 22:45:55    129s]  DrvOpt #2 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[03/18 22:45:55    129s] ---------------------------------------------------------------------------------------------
[03/18 22:45:55    129s] 
[03/18 22:45:55    129s] End: GigaOpt DRV Optimization
[03/18 22:45:55    129s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/18 22:45:55    129s] Leakage Power Opt: resetting the buf/inv selection
[03/18 22:45:55    129s] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1260.7M, totSessionCpu=0:02:09 **
[03/18 22:45:55    129s] 
[03/18 22:45:55    129s] Active setup views:
[03/18 22:45:55    129s]  WC_VIEW
[03/18 22:45:55    129s]   Dominating endpoints: 0
[03/18 22:45:55    129s]   Dominating TNS: -0.000
[03/18 22:45:55    129s] 
[03/18 22:45:55    129s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 22:45:55    129s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:45:55    129s] optDesignOneStep: Power Flow
[03/18 22:45:55    129s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:45:55    129s] Deleting Lib Analyzer.
[03/18 22:45:55    129s] Begin: GigaOpt Global Optimization
[03/18 22:45:55    129s] *info: use new DP (enabled)
[03/18 22:45:55    129s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/18 22:45:55    129s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:45:55    129s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:09.3/0:03:33.6 (0.6), mem = 1590.3M
[03/18 22:45:55    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.4
[03/18 22:45:55    129s] (I,S,L,T): WC_VIEW: 35.5786, 5.22193, 0.500883, 41.3014
[03/18 22:45:55    129s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:45:55    129s] ### Creating PhyDesignMc. totSessionCpu=0:02:09 mem=1590.3M
[03/18 22:45:55    129s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:45:55    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:1590.3M
[03/18 22:45:55    129s] z: 2, totalTracks: 1
[03/18 22:45:55    129s] z: 4, totalTracks: 1
[03/18 22:45:55    129s] z: 6, totalTracks: 1
[03/18 22:45:55    129s] z: 8, totalTracks: 1
[03/18 22:45:55    129s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:45:55    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1590.3M
[03/18 22:45:55    129s] OPERPROF:     Starting CMU at level 3, MEM:1590.3M
[03/18 22:45:55    129s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1590.3M
[03/18 22:45:55    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1590.3M
[03/18 22:45:55    129s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1590.3MB).
[03/18 22:45:55    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.104, MEM:1590.3M
[03/18 22:45:55    129s] TotalInstCnt at PhyDesignMc Initialization: 13,786
[03/18 22:45:55    129s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=1590.3M
[03/18 22:45:55    129s] ### Creating RouteCongInterface, started
[03/18 22:45:55    129s] 
[03/18 22:45:55    129s] Creating Lib Analyzer ...
[03/18 22:45:55    129s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:45:55    129s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:45:55    129s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:45:55    129s] 
[03/18 22:45:56    130s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=1590.3M
[03/18 22:45:56    130s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=1590.3M
[03/18 22:45:56    130s] Creating Lib Analyzer, finished. 
[03/18 22:45:56    130s] 
[03/18 22:45:56    130s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:45:56    130s] 
[03/18 22:45:56    130s] #optDebug: {0, 1.200}
[03/18 22:45:56    130s] ### Creating RouteCongInterface, finished
[03/18 22:46:02    136s] *info: 1 clock net excluded
[03/18 22:46:02    136s] *info: 2 special nets excluded.
[03/18 22:46:02    136s] *info: 10 no-driver nets excluded.
[03/18 22:46:04    137s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1609.4M
[03/18 22:46:04    137s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1609.4M
[03/18 22:46:04    138s] ** GigaOpt Global Opt WNS Slack -0.578  TNS Slack -477.529 
[03/18 22:46:04    138s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:46:04    138s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:46:04    138s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:46:04    138s] |  -0.578|-477.529|    50.16%|   0:00:00.0| 1627.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory4_reg_94_/E  |
[03/18 22:46:12    146s] |  -0.498|-173.895|    50.51%|   0:00:08.0| 1701.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:46:12    146s] |        |        |          |            |        |          |         | q2_reg_6_/D                                        |
[03/18 22:46:14    148s] |  -0.498|-141.989|    50.53%|   0:00:02.0| 1720.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:46:14    148s] |        |        |          |            |        |          |         | q2_reg_6_/D                                        |
[03/18 22:46:14    148s] |  -0.498|-141.989|    50.53%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:46:14    148s] |        |        |          |            |        |          |         | q2_reg_6_/D                                        |
[03/18 22:46:18    152s] |  -0.191| -49.203|    50.62%|   0:00:04.0| 1720.9M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:46:18    152s] |        |        |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:46:19    153s] |  -0.178| -44.934|    50.66%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:20    154s] |  -0.178| -41.484|    50.68%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:20    154s] |  -0.178| -41.484|    50.68%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:22    156s] |  -0.122| -21.211|    50.80%|   0:00:02.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:23    156s] |  -0.122| -19.522|    50.81%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:23    157s] |  -0.122| -19.522|    50.81%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:23    157s] |  -0.122| -19.522|    50.81%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:24    158s] |  -0.122| -14.013|    50.87%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:25    159s] |  -0.122| -13.647|    50.87%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:25    159s] |  -0.122| -13.647|    50.87%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:25    159s] |  -0.122| -13.647|    50.87%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:26    160s] |  -0.122| -12.499|    50.89%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:26    160s] |  -0.122| -12.499|    50.89%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:26    160s] |  -0.122| -12.499|    50.89%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:26    160s] |  -0.122| -12.499|    50.89%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:27    161s] |  -0.115| -11.790|    50.91%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:27    161s] |  -0.115| -11.790|    50.91%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:27    161s] |  -0.115| -11.790|    50.91%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:27    161s] |  -0.115| -11.790|    50.91%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:28    162s] |  -0.093| -11.680|    50.92%|   0:00:01.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:28    162s] |  -0.093| -11.680|    50.92%|   0:00:00.0| 1720.9M|   WC_VIEW|  default| core_instance_sum_out_reg_13_/D                    |
[03/18 22:46:28    162s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:46:28    162s] 
[03/18 22:46:28    162s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:24.5 real=0:00:24.0 mem=1720.9M) ***
[03/18 22:46:28    162s] 
[03/18 22:46:28    162s] *** Finish pre-CTS Setup Fixing (cpu=0:00:24.5 real=0:00:24.0 mem=1720.9M) ***
[03/18 22:46:28    162s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:46:28    162s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:46:28    162s] **** End NDR-Layer Usage Statistics ****
[03/18 22:46:28    162s] ** GigaOpt Global Opt End WNS Slack -0.093  TNS Slack -11.680 
[03/18 22:46:28    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1685.9M
[03/18 22:46:28    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1685.9M
[03/18 22:46:28    162s] TotalInstCnt at PhyDesignMc Destruction: 14,001
[03/18 22:46:28    162s] (I,S,L,T): WC_VIEW: 36.0683, 5.40685, 0.529132, 42.0043
[03/18 22:46:28    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.4
[03/18 22:46:28    162s] *** SetupOpt [finish] : cpu/real = 0:00:33.6/0:00:33.6 (1.0), totSession cpu/real = 0:02:42.9/0:04:07.2 (0.7), mem = 1685.9M
[03/18 22:46:28    162s] 
[03/18 22:46:28    162s] =============================================================================================
[03/18 22:46:28    162s]  Step TAT Report for GlobalOpt #1
[03/18 22:46:28    162s] =============================================================================================
[03/18 22:46:28    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:46:28    162s] ---------------------------------------------------------------------------------------------
[03/18 22:46:28    162s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:46:28    162s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:46:28    162s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:46:28    162s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:46:28    162s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:46:28    162s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:46:28    162s] [ TransformInit          ]      1   0:00:07.3  (  21.7 % )     0:00:07.3 /  0:00:07.3    1.0
[03/18 22:46:28    162s] [ OptSingleIteration     ]     25   0:00:00.1  (   0.3 % )     0:00:24.4 /  0:00:24.4    1.0
[03/18 22:46:28    162s] [ OptGetWeight           ]     25   0:00:02.7  (   8.0 % )     0:00:02.7 /  0:00:02.7    1.0
[03/18 22:46:28    162s] [ OptEval                ]     25   0:00:10.5  (  31.4 % )     0:00:10.5 /  0:00:10.5    1.0
[03/18 22:46:28    162s] [ OptCommit              ]     25   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:46:28    162s] [ IncrTimingUpdate       ]     12   0:00:01.0  (   2.9 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:46:28    162s] [ PostCommitDelayUpdate  ]     25   0:00:00.5  (   1.6 % )     0:00:03.5 /  0:00:03.5    1.0
[03/18 22:46:28    162s] [ IncrDelayCalc          ]     86   0:00:03.0  (   8.9 % )     0:00:03.0 /  0:00:02.9    1.0
[03/18 22:46:28    162s] [ SetupOptGetWorkingSet  ]     25   0:00:02.4  (   7.2 % )     0:00:02.4 /  0:00:02.4    1.0
[03/18 22:46:28    162s] [ SetupOptGetActiveNode  ]     25   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:46:28    162s] [ SetupOptSlackGraph     ]     25   0:00:03.4  (  10.0 % )     0:00:03.4 /  0:00:03.3    1.0
[03/18 22:46:28    162s] [ MISC                   ]          0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:46:28    162s] ---------------------------------------------------------------------------------------------
[03/18 22:46:28    162s]  GlobalOpt #1 TOTAL                 0:00:33.6  ( 100.0 % )     0:00:33.6 /  0:00:33.6    1.0
[03/18 22:46:28    162s] ---------------------------------------------------------------------------------------------
[03/18 22:46:28    162s] 
[03/18 22:46:28    162s] End: GigaOpt Global Optimization
[03/18 22:46:28    162s] Leakage Power Opt: resetting the buf/inv selection
[03/18 22:46:28    162s] *** Timing NOT met, worst failing slack is -0.093
[03/18 22:46:28    162s] *** Check timing (0:00:00.0)
[03/18 22:46:28    162s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:46:28    162s] optDesignOneStep: Power Flow
[03/18 22:46:28    162s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:46:28    162s] Deleting Lib Analyzer.
[03/18 22:46:29    162s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/18 22:46:29    162s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:46:29    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1619.9M
[03/18 22:46:29    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1619.9M
[03/18 22:46:29    162s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/18 22:46:29    162s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1619.9M
[03/18 22:46:29    163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1619.9M
[03/18 22:46:29    163s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:46:29    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=1638.9M
[03/18 22:46:29    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1638.9M
[03/18 22:46:29    163s] z: 2, totalTracks: 1
[03/18 22:46:29    163s] z: 4, totalTracks: 1
[03/18 22:46:29    163s] z: 6, totalTracks: 1
[03/18 22:46:29    163s] z: 8, totalTracks: 1
[03/18 22:46:29    163s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:46:29    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1638.9M
[03/18 22:46:29    163s] OPERPROF:     Starting CMU at level 3, MEM:1638.9M
[03/18 22:46:29    163s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1638.9M
[03/18 22:46:29    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:1638.9M
[03/18 22:46:29    163s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1638.9MB).
[03/18 22:46:29    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.100, MEM:1638.9M
[03/18 22:46:29    163s] TotalInstCnt at PhyDesignMc Initialization: 14,001
[03/18 22:46:29    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=1638.9M
[03/18 22:46:29    163s] Begin: Area Reclaim Optimization
[03/18 22:46:29    163s] 
[03/18 22:46:29    163s] Creating Lib Analyzer ...
[03/18 22:46:29    163s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:46:29    163s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:46:29    163s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:46:29    163s] 
[03/18 22:46:30    164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=1656.9M
[03/18 22:46:30    164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=1656.9M
[03/18 22:46:30    164s] Creating Lib Analyzer, finished. 
[03/18 22:46:30    164s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:44.4/0:04:08.7 (0.7), mem = 1656.9M
[03/18 22:46:30    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.5
[03/18 22:46:30    164s] (I,S,L,T): WC_VIEW: 36.0683, 5.40685, 0.529132, 42.0043
[03/18 22:46:30    164s] ### Creating RouteCongInterface, started
[03/18 22:46:30    164s] 
[03/18 22:46:30    164s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:46:30    164s] 
[03/18 22:46:30    164s] #optDebug: {0, 1.200}
[03/18 22:46:30    164s] ### Creating RouteCongInterface, finished
[03/18 22:46:31    165s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1656.9M
[03/18 22:46:31    165s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1656.9M
[03/18 22:46:31    165s] Reclaim Optimization WNS Slack -0.093  TNS Slack -11.680 Density 50.92
[03/18 22:46:31    165s] +----------+---------+--------+--------+------------+--------+
[03/18 22:46:31    165s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 22:46:31    165s] +----------+---------+--------+--------+------------+--------+
[03/18 22:46:31    165s] |    50.92%|        -|  -0.093| -11.680|   0:00:00.0| 1656.9M|
[03/18 22:46:33    167s] |    50.92%|       14|  -0.093| -11.595|   0:00:02.0| 1696.6M|
[03/18 22:46:33    167s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:46:33    167s] |    50.92%|        0|  -0.093| -11.595|   0:00:00.0| 1696.6M|
[03/18 22:46:34    168s] |    50.91%|        1|  -0.093| -11.595|   0:00:01.0| 1696.6M|
[03/18 22:46:36    170s] |    50.70%|      257|  -0.093| -11.398|   0:00:02.0| 1696.6M|
[03/18 22:46:37    171s] |    50.67%|       80|  -0.093| -11.398|   0:00:01.0| 1696.6M|
[03/18 22:46:37    171s] |    50.67%|        1|  -0.093| -11.398|   0:00:00.0| 1696.6M|
[03/18 22:46:37    171s] |    50.67%|        0|  -0.093| -11.398|   0:00:00.0| 1696.6M|
[03/18 22:46:37    171s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:46:37    171s] |    50.67%|        0|  -0.093| -11.398|   0:00:00.0| 1696.6M|
[03/18 22:46:37    171s] +----------+---------+--------+--------+------------+--------+
[03/18 22:46:37    171s] Reclaim Optimization End WNS Slack -0.093  TNS Slack -11.398 Density 50.67
[03/18 22:46:37    171s] 
[03/18 22:46:37    171s] ** Summary: Restruct = 14 Buffer Deletion = 1 Declone = 0 Resize = 336 **
[03/18 22:46:37    171s] --------------------------------------------------------------
[03/18 22:46:37    171s] |                                   | Total     | Sequential |
[03/18 22:46:37    171s] --------------------------------------------------------------
[03/18 22:46:37    171s] | Num insts resized                 |     255  |      18    |
[03/18 22:46:37    171s] | Num insts undone                  |       2  |       0    |
[03/18 22:46:37    171s] | Num insts Downsized               |     255  |      18    |
[03/18 22:46:37    171s] | Num insts Samesized               |       0  |       0    |
[03/18 22:46:37    171s] | Num insts Upsized                 |       0  |       0    |
[03/18 22:46:37    171s] | Num multiple commits+uncommits    |      81  |       -    |
[03/18 22:46:37    171s] --------------------------------------------------------------
[03/18 22:46:37    171s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:46:37    171s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:46:37    171s] **** End NDR-Layer Usage Statistics ****
[03/18 22:46:37    171s] End: Core Area Reclaim Optimization (cpu = 0:00:08.3) (real = 0:00:08.0) **
[03/18 22:46:37    171s] (I,S,L,T): WC_VIEW: 36.011, 5.36244, 0.522864, 41.8963
[03/18 22:46:37    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.5
[03/18 22:46:37    171s] *** AreaOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:02:51.7/0:04:16.0 (0.7), mem = 1696.6M
[03/18 22:46:37    171s] 
[03/18 22:46:37    171s] =============================================================================================
[03/18 22:46:37    171s]  Step TAT Report for AreaOpt #1
[03/18 22:46:37    171s] =============================================================================================
[03/18 22:46:37    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:46:37    171s] ---------------------------------------------------------------------------------------------
[03/18 22:46:37    171s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:46:37    171s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  13.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:46:37    171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:46:37    171s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[03/18 22:46:37    171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:46:37    171s] [ OptSingleIteration     ]      8   0:00:00.2  (   2.8 % )     0:00:05.6 /  0:00:05.6    1.0
[03/18 22:46:37    171s] [ OptGetWeight           ]    112   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.1
[03/18 22:46:37    171s] [ OptEval                ]    112   0:00:03.3  (  39.5 % )     0:00:03.3 /  0:00:03.4    1.0
[03/18 22:46:37    171s] [ OptCommit              ]    112   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:46:37    171s] [ IncrTimingUpdate       ]     25   0:00:00.5  (   6.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:46:37    171s] [ PostCommitDelayUpdate  ]    114   0:00:00.3  (   4.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 22:46:37    171s] [ IncrDelayCalc          ]     98   0:00:01.1  (  12.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:46:37    171s] [ MISC                   ]          0:00:01.6  (  18.6 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 22:46:37    171s] ---------------------------------------------------------------------------------------------
[03/18 22:46:37    171s]  AreaOpt #1 TOTAL                   0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[03/18 22:46:37    171s] ---------------------------------------------------------------------------------------------
[03/18 22:46:37    171s] 
[03/18 22:46:37    171s] Executing incremental physical updates
[03/18 22:46:37    171s] Executing incremental physical updates
[03/18 22:46:37    171s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1661.5M
[03/18 22:46:37    171s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1661.5M
[03/18 22:46:37    171s] TotalInstCnt at PhyDesignMc Destruction: 13,986
[03/18 22:46:37    171s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:08, mem=1623.52M, totSessionCpu=0:02:52).
[03/18 22:46:38    171s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1623.5M
[03/18 22:46:38    172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.079, MEM:1623.5M
[03/18 22:46:38    172s] 
[03/18 22:46:38    172s] *** Start incrementalPlace ***
[03/18 22:46:38    172s] User Input Parameters:
[03/18 22:46:38    172s] - Congestion Driven    : On
[03/18 22:46:38    172s] - Timing Driven        : On
[03/18 22:46:38    172s] - Area-Violation Based : On
[03/18 22:46:38    172s] - Start Rollback Level : -5
[03/18 22:46:38    172s] - Legalized            : On
[03/18 22:46:38    172s] - Window Based         : Off
[03/18 22:46:38    172s] - eDen incr mode       : Off
[03/18 22:46:38    172s] - Small incr mode      : Off
[03/18 22:46:38    172s] 
[03/18 22:46:38    172s] no activity file in design. spp won't run.
[03/18 22:46:38    172s] Effort level <high> specified for reg2reg path_group
[03/18 22:46:38    172s] Collecting buffer chain nets ...
[03/18 22:46:38    172s] No Views given, use default active views for adaptive view pruning
[03/18 22:46:38    172s] SKP will enable view:
[03/18 22:46:38    172s]   WC_VIEW
[03/18 22:46:38    172s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1625.5M
[03/18 22:46:38    172s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1625.5M
[03/18 22:46:38    172s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1625.5M
[03/18 22:46:38    172s] Starting Early Global Route congestion estimation: mem = 1625.5M
[03/18 22:46:38    172s] (I)       Started Loading and Dumping File ( Curr Mem: 1625.52 MB )
[03/18 22:46:38    172s] (I)       Reading DB...
[03/18 22:46:38    172s] (I)       Read data from FE... (mem=1625.5M)
[03/18 22:46:38    172s] (I)       Read nodes and places... (mem=1625.5M)
[03/18 22:46:38    172s] (I)       Done Read nodes and places (cpu=0.010s, mem=1627.6M)
[03/18 22:46:38    172s] (I)       Read nets... (mem=1627.6M)
[03/18 22:46:38    172s] (I)       Done Read nets (cpu=0.050s, mem=1629.6M)
[03/18 22:46:38    172s] (I)       Done Read data from FE (cpu=0.060s, mem=1629.6M)
[03/18 22:46:38    172s] (I)       before initializing RouteDB syMemory usage = 1629.6 MB
[03/18 22:46:38    172s] (I)       Honor MSV route constraint: false
[03/18 22:46:38    172s] (I)       Maximum routing layer  : 127
[03/18 22:46:38    172s] (I)       Minimum routing layer  : 2
[03/18 22:46:38    172s] (I)       Supply scale factor H  : 1.00
[03/18 22:46:38    172s] (I)       Supply scale factor V  : 1.00
[03/18 22:46:38    172s] (I)       Tracks used by clock wire: 0
[03/18 22:46:38    172s] (I)       Reverse direction      : 
[03/18 22:46:38    172s] (I)       Honor partition pin guides: true
[03/18 22:46:38    172s] (I)       Route selected nets only: false
[03/18 22:46:38    172s] (I)       Route secondary PG pins: false
[03/18 22:46:38    172s] (I)       Second PG max fanout   : 2147483647
[03/18 22:46:38    172s] (I)       Apply function for special wires: true
[03/18 22:46:38    172s] (I)       Layer by layer blockage reading: true
[03/18 22:46:38    172s] (I)       Offset calculation fix : true
[03/18 22:46:38    172s] (I)       Route stripe layer range: 
[03/18 22:46:38    172s] (I)       Honor partition fences : 
[03/18 22:46:38    172s] (I)       Honor partition pin    : 
[03/18 22:46:38    172s] (I)       Honor partition fences with feedthrough: 
[03/18 22:46:38    172s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:46:38    172s] (I)       Use row-based GCell size
[03/18 22:46:38    172s] (I)       Use row-based GCell align
[03/18 22:46:38    172s] (I)       GCell unit size   : 3600
[03/18 22:46:38    172s] (I)       GCell multiplier  : 1
[03/18 22:46:38    172s] (I)       GCell row height  : 3600
[03/18 22:46:38    172s] (I)       Actual row height : 3600
[03/18 22:46:38    172s] (I)       GCell align ref   : 20000 20000
[03/18 22:46:38    172s] [NR-eGR] Track table information for default rule: 
[03/18 22:46:38    172s] [NR-eGR] M1 has no routable track
[03/18 22:46:38    172s] [NR-eGR] M2 has single uniform track structure
[03/18 22:46:38    172s] [NR-eGR] M3 has single uniform track structure
[03/18 22:46:38    172s] [NR-eGR] M4 has single uniform track structure
[03/18 22:46:38    172s] [NR-eGR] M5 has single uniform track structure
[03/18 22:46:38    172s] [NR-eGR] M6 has single uniform track structure
[03/18 22:46:38    172s] [NR-eGR] M7 has single uniform track structure
[03/18 22:46:38    172s] [NR-eGR] M8 has single uniform track structure
[03/18 22:46:38    172s] (I)       ===========================================================================
[03/18 22:46:38    172s] (I)       == Report All Rule Vias ==
[03/18 22:46:38    172s] (I)       ===========================================================================
[03/18 22:46:38    172s] (I)        Via Rule : (Default)
[03/18 22:46:38    172s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:46:38    172s] (I)       ---------------------------------------------------------------------------
[03/18 22:46:38    172s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:46:38    172s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:46:38    172s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:46:38    172s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:46:38    172s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:46:38    172s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:46:38    172s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:46:38    172s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:46:38    172s] (I)       ===========================================================================
[03/18 22:46:38    172s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1629.64 MB )
[03/18 22:46:38    172s] [NR-eGR] Read 20172 PG shapes
[03/18 22:46:38    172s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1629.64 MB )
[03/18 22:46:38    172s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:46:38    172s] [NR-eGR] #Instance Blockages : 0
[03/18 22:46:38    172s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:46:38    172s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:46:38    172s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:46:38    172s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:46:38    172s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:46:38    172s] (I)       readDataFromPlaceDB
[03/18 22:46:38    172s] (I)       Read net information..
[03/18 22:46:38    172s] [NR-eGR] Read numTotalNets=15787  numIgnoredNets=0
[03/18 22:46:38    172s] (I)       Read testcase time = 0.000 seconds
[03/18 22:46:38    172s] 
[03/18 22:46:38    172s] (I)       early_global_route_priority property id does not exist.
[03/18 22:46:38    172s] (I)       Start initializing grid graph
[03/18 22:46:38    172s] (I)       End initializing grid graph
[03/18 22:46:38    172s] (I)       Model blockages into capacity
[03/18 22:46:38    172s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:46:38    172s] (I)       Started Modeling ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 1 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 2 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:46:38    172s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 3 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:46:38    172s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 4 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:46:38    172s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 5 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:46:38    172s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 6 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:46:38    172s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 7 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:46:38    172s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Started Modeling Layer 8 ( Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:46:38    172s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1633.14 MB )
[03/18 22:46:38    172s] (I)       -- layer congestion ratio --
[03/18 22:46:38    172s] (I)       Layer 1 : 0.100000
[03/18 22:46:38    172s] (I)       Layer 2 : 0.700000
[03/18 22:46:38    172s] (I)       Layer 3 : 0.700000
[03/18 22:46:38    172s] (I)       Layer 4 : 0.700000
[03/18 22:46:38    172s] (I)       Layer 5 : 0.700000
[03/18 22:46:38    172s] (I)       Layer 6 : 0.700000
[03/18 22:46:38    172s] (I)       Layer 7 : 0.700000
[03/18 22:46:38    172s] (I)       Layer 8 : 0.700000
[03/18 22:46:38    172s] (I)       ----------------------------
[03/18 22:46:38    172s] (I)       Number of ignored nets = 0
[03/18 22:46:38    172s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:46:38    172s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:46:38    172s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:46:38    172s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:46:38    172s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:46:38    172s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:46:38    172s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:46:38    172s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:46:38    172s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:46:38    172s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:46:38    172s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1633.1 MB
[03/18 22:46:38    172s] (I)       Ndr track 0 does not exist
[03/18 22:46:38    172s] (I)       Layer1  viaCost=300.00
[03/18 22:46:38    172s] (I)       Layer2  viaCost=100.00
[03/18 22:46:38    172s] (I)       Layer3  viaCost=100.00
[03/18 22:46:38    172s] (I)       Layer4  viaCost=100.00
[03/18 22:46:38    172s] (I)       Layer5  viaCost=100.00
[03/18 22:46:38    172s] (I)       Layer6  viaCost=200.00
[03/18 22:46:38    172s] (I)       Layer7  viaCost=100.00
[03/18 22:46:38    172s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:46:38    172s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:46:38    172s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:46:38    172s] (I)       Site width          :   400  (dbu)
[03/18 22:46:38    172s] (I)       Row height          :  3600  (dbu)
[03/18 22:46:38    172s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:46:38    172s] (I)       GCell width         :  3600  (dbu)
[03/18 22:46:38    172s] (I)       GCell height        :  3600  (dbu)
[03/18 22:46:38    172s] (I)       Grid                :   219   219     8
[03/18 22:46:38    172s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:46:38    172s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:46:38    172s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:46:38    172s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:46:38    172s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:46:38    172s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:46:38    172s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:46:38    172s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:46:38    172s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:46:38    172s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:46:38    172s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:46:38    172s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:46:38    172s] (I)       --------------------------------------------------------
[03/18 22:46:38    172s] 
[03/18 22:46:38    172s] [NR-eGR] ============ Routing rule table ============
[03/18 22:46:38    172s] [NR-eGR] Rule id: 0  Nets: 15787 
[03/18 22:46:38    172s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:46:38    172s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:46:38    172s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:46:38    172s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:46:38    172s] [NR-eGR] ========================================
[03/18 22:46:38    172s] [NR-eGR] 
[03/18 22:46:38    172s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:46:38    172s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:46:38    172s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:46:38    172s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:46:38    172s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:46:38    172s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:46:38    172s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:46:38    172s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:46:38    172s] (I)       After initializing earlyGlobalRoute syMemory usage = 1635.1 MB
[03/18 22:46:38    172s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       Started Global Routing ( Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       ============= Initialization =============
[03/18 22:46:38    172s] (I)       totalPins=51821  totalGlobalPin=49712 (95.93%)
[03/18 22:46:38    172s] (I)       Started Build MST ( Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       Generate topology with single threads
[03/18 22:46:38    172s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:46:38    172s] [NR-eGR] Layer group 1: route 15787 net(s) in layer range [2, 8]
[03/18 22:46:38    172s] (I)       ============  Phase 1a Route ============
[03/18 22:46:38    172s] (I)       Started Phase 1a ( Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       Usage: 125380 = (57779 H, 67601 V) = (6.12% H, 5.55% V) = (1.040e+05um H, 1.217e+05um V)
[03/18 22:46:38    172s] (I)       
[03/18 22:46:38    172s] (I)       ============  Phase 1b Route ============
[03/18 22:46:38    172s] (I)       Usage: 125380 = (57779 H, 67601 V) = (6.12% H, 5.55% V) = (1.040e+05um H, 1.217e+05um V)
[03/18 22:46:38    172s] (I)       
[03/18 22:46:38    172s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.256840e+05um
[03/18 22:46:38    172s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 22:46:38    172s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:46:38    172s] (I)       ============  Phase 1c Route ============
[03/18 22:46:38    172s] (I)       Usage: 125380 = (57779 H, 67601 V) = (6.12% H, 5.55% V) = (1.040e+05um H, 1.217e+05um V)
[03/18 22:46:38    172s] (I)       
[03/18 22:46:38    172s] (I)       ============  Phase 1d Route ============
[03/18 22:46:38    172s] (I)       Usage: 125380 = (57779 H, 67601 V) = (6.12% H, 5.55% V) = (1.040e+05um H, 1.217e+05um V)
[03/18 22:46:38    172s] (I)       
[03/18 22:46:38    172s] (I)       ============  Phase 1e Route ============
[03/18 22:46:38    172s] (I)       Started Phase 1e ( Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       Usage: 125380 = (57779 H, 67601 V) = (6.12% H, 5.55% V) = (1.040e+05um H, 1.217e+05um V)
[03/18 22:46:38    172s] (I)       
[03/18 22:46:38    172s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.256840e+05um
[03/18 22:46:38    172s] [NR-eGR] 
[03/18 22:46:38    172s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       Running layer assignment with 1 threads
[03/18 22:46:38    172s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       ============  Phase 1l Route ============
[03/18 22:46:38    172s] (I)       
[03/18 22:46:38    172s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:46:38    172s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:46:38    172s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:46:38    172s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:46:38    172s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:46:38    172s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:46:38    172s] [NR-eGR]      M2  (2)        48( 0.10%)         4( 0.01%)   ( 0.11%) 
[03/18 22:46:38    172s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:46:38    172s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/18 22:46:38    172s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:46:38    172s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:46:38    172s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:46:38    172s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:46:38    172s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:46:38    172s] [NR-eGR] Total               52( 0.02%)         4( 0.00%)   ( 0.02%) 
[03/18 22:46:38    172s] [NR-eGR] 
[03/18 22:46:38    172s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1635.07 MB )
[03/18 22:46:38    172s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:46:38    172s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:46:38    172s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:46:38    172s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1635.1M
[03/18 22:46:38    172s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.290, REAL:0.284, MEM:1635.1M
[03/18 22:46:38    172s] OPERPROF: Starting HotSpotCal at level 1, MEM:1635.1M
[03/18 22:46:38    172s] [hotspot] +------------+---------------+---------------+
[03/18 22:46:38    172s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:46:38    172s] [hotspot] +------------+---------------+---------------+
[03/18 22:46:38    172s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:46:38    172s] [hotspot] +------------+---------------+---------------+
[03/18 22:46:38    172s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:46:38    172s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:46:38    172s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1635.1M
[03/18 22:46:38    172s] 
[03/18 22:46:38    172s] === incrementalPlace Internal Loop 1 ===
[03/18 22:46:38    172s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/18 22:46:38    172s] OPERPROF: Starting IPInitSPData at level 1, MEM:1635.1M
[03/18 22:46:38    172s] z: 2, totalTracks: 1
[03/18 22:46:38    172s] z: 4, totalTracks: 1
[03/18 22:46:38    172s] z: 6, totalTracks: 1
[03/18 22:46:38    172s] z: 8, totalTracks: 1
[03/18 22:46:38    172s] #spOpts: N=65 minPadR=1.1 
[03/18 22:46:38    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1635.1M
[03/18 22:46:39    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:1635.1M
[03/18 22:46:39    172s] OPERPROF:   Starting post-place ADS at level 2, MEM:1635.1M
[03/18 22:46:39    172s] ADSU 0.507 -> 0.507. GS 14.400
[03/18 22:46:39    172s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.033, MEM:1635.1M
[03/18 22:46:39    172s] OPERPROF:   Starting spMPad at level 2, MEM:1635.1M
[03/18 22:46:39    172s] OPERPROF:     Starting spContextMPad at level 3, MEM:1635.1M
[03/18 22:46:39    172s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1635.1M
[03/18 22:46:39    172s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.007, MEM:1635.1M
[03/18 22:46:39    172s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1635.1M
[03/18 22:46:39    172s] no activity file in design. spp won't run.
[03/18 22:46:39    172s] [spp] 0
[03/18 22:46:39    172s] [adp] 0:1:1:3
[03/18 22:46:39    172s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.004, MEM:1635.1M
[03/18 22:46:39    172s] SP #FI/SF FL/PI 0/0 13986/0
[03/18 22:46:39    172s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.190, REAL:0.192, MEM:1635.1M
[03/18 22:46:39    172s] PP off. flexM 0
[03/18 22:46:39    173s] OPERPROF: Starting CDPad at level 1, MEM:1635.1M
[03/18 22:46:39    173s] 3DP is on.
[03/18 22:46:39    173s] 3DP OF M2 0.002, M4 0.000. Diff 0
[03/18 22:46:39    173s] design sh 0.040.
[03/18 22:46:39    173s] design sh 0.040.
[03/18 22:46:39    173s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/18 22:46:39    173s] design sh 0.040.
[03/18 22:46:39    173s] CDPadU 0.596 -> 0.566. R=0.507, N=13986, GS=1.800
[03/18 22:46:39    173s] OPERPROF: Finished CDPad at level 1, CPU:0.250, REAL:0.260, MEM:1635.1M
[03/18 22:46:39    173s] OPERPROF: Starting InitSKP at level 1, MEM:1635.1M
[03/18 22:46:39    173s] no activity file in design. spp won't run.
[03/18 22:46:39    173s] no activity file in design. spp won't run.
[03/18 22:46:41    175s] *** Finished SKP initialization (cpu=0:00:01.9, real=0:00:02.0)***
[03/18 22:46:41    175s] OPERPROF: Finished InitSKP at level 1, CPU:1.890, REAL:1.887, MEM:1654.3M
[03/18 22:46:41    175s] NP #FI/FS/SF FL/PI: 0/0/0 13986/0
[03/18 22:46:41    175s] no activity file in design. spp won't run.
[03/18 22:46:41    175s] 
[03/18 22:46:41    175s] AB Est...
[03/18 22:46:41    175s] OPERPROF: Starting npPlace at level 1, MEM:1657.3M
[03/18 22:46:41    175s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.081, MEM:1719.2M
[03/18 22:46:41    175s] Iteration  4: Skipped, with CDP Off
[03/18 22:46:41    175s] 
[03/18 22:46:41    175s] AB Est...
[03/18 22:46:41    175s] OPERPROF: Starting npPlace at level 1, MEM:1719.2M
[03/18 22:46:41    175s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.061, MEM:1719.2M
[03/18 22:46:41    175s] Iteration  5: Skipped, with CDP Off
[03/18 22:46:41    175s] 
[03/18 22:46:41    175s] AB Est...
[03/18 22:46:41    175s] OPERPROF: Starting npPlace at level 1, MEM:1719.2M
[03/18 22:46:41    175s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.065, MEM:1719.2M
[03/18 22:46:41    175s] Iteration  6: Skipped, with CDP Off
[03/18 22:46:41    175s] OPERPROF: Starting npPlace at level 1, MEM:1719.2M
[03/18 22:46:41    175s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/18 22:46:41    175s] No instances found in the vector
[03/18 22:46:41    175s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1719.2M, DRC: 0)
[03/18 22:46:41    175s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:46:45    179s] Iteration  7: Total net bbox = 1.533e+05 (6.78e+04 8.55e+04)
[03/18 22:46:45    179s]               Est.  stn bbox = 1.976e+05 (8.65e+04 1.11e+05)
[03/18 22:46:45    179s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 1716.7M
[03/18 22:46:45    179s] OPERPROF: Finished npPlace at level 1, CPU:3.490, REAL:3.461, MEM:1716.7M
[03/18 22:46:45    179s] no activity file in design. spp won't run.
[03/18 22:46:45    179s] NP #FI/FS/SF FL/PI: 0/0/0 13986/0
[03/18 22:46:45    179s] no activity file in design. spp won't run.
[03/18 22:46:45    179s] OPERPROF: Starting npPlace at level 1, MEM:1716.7M
[03/18 22:46:45    179s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/18 22:46:45    179s] No instances found in the vector
[03/18 22:46:45    179s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1716.7M, DRC: 0)
[03/18 22:46:45    179s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:46:51    185s] Iteration  8: Total net bbox = 1.698e+05 (7.61e+04 9.37e+04)
[03/18 22:46:51    185s]               Est.  stn bbox = 2.168e+05 (9.62e+04 1.21e+05)
[03/18 22:46:51    185s]               cpu = 0:00:06.6 real = 0:00:06.0 mem = 1706.7M
[03/18 22:46:51    185s] OPERPROF: Finished npPlace at level 1, CPU:6.610, REAL:6.521, MEM:1706.7M
[03/18 22:46:51    185s] no activity file in design. spp won't run.
[03/18 22:46:51    185s] NP #FI/FS/SF FL/PI: 0/0/0 13986/0
[03/18 22:46:52    186s] no activity file in design. spp won't run.
[03/18 22:46:52    186s] OPERPROF: Starting npPlace at level 1, MEM:1706.7M
[03/18 22:46:52    186s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:46:52    186s] No instances found in the vector
[03/18 22:46:52    186s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1706.7M, DRC: 0)
[03/18 22:46:52    186s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:47:05    199s] Iteration  9: Total net bbox = 1.767e+05 (8.05e+04 9.62e+04)
[03/18 22:47:05    199s]               Est.  stn bbox = 2.234e+05 (1.01e+05 1.23e+05)
[03/18 22:47:05    199s]               cpu = 0:00:12.8 real = 0:00:13.0 mem = 1707.8M
[03/18 22:47:05    199s] OPERPROF: Finished npPlace at level 1, CPU:12.880, REAL:12.923, MEM:1707.8M
[03/18 22:47:05    199s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1707.8M
[03/18 22:47:05    199s] Starting Early Global Route rough congestion estimation: mem = 1707.8M
[03/18 22:47:05    199s] (I)       Started Loading and Dumping File ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Reading DB...
[03/18 22:47:05    199s] (I)       Read data from FE... (mem=1707.8M)
[03/18 22:47:05    199s] (I)       Read nodes and places... (mem=1707.8M)
[03/18 22:47:05    199s] (I)       Done Read nodes and places (cpu=0.020s, mem=1707.8M)
[03/18 22:47:05    199s] (I)       Read nets... (mem=1707.8M)
[03/18 22:47:05    199s] (I)       Done Read nets (cpu=0.040s, mem=1707.8M)
[03/18 22:47:05    199s] (I)       Done Read data from FE (cpu=0.060s, mem=1707.8M)
[03/18 22:47:05    199s] (I)       before initializing RouteDB syMemory usage = 1707.8 MB
[03/18 22:47:05    199s] (I)       Print mode             : 2
[03/18 22:47:05    199s] (I)       Stop if highly congested: false
[03/18 22:47:05    199s] (I)       Honor MSV route constraint: false
[03/18 22:47:05    199s] (I)       Maximum routing layer  : 127
[03/18 22:47:05    199s] (I)       Minimum routing layer  : 2
[03/18 22:47:05    199s] (I)       Supply scale factor H  : 1.00
[03/18 22:47:05    199s] (I)       Supply scale factor V  : 1.00
[03/18 22:47:05    199s] (I)       Tracks used by clock wire: 0
[03/18 22:47:05    199s] (I)       Reverse direction      : 
[03/18 22:47:05    199s] (I)       Honor partition pin guides: true
[03/18 22:47:05    199s] (I)       Route selected nets only: false
[03/18 22:47:05    199s] (I)       Route secondary PG pins: false
[03/18 22:47:05    199s] (I)       Second PG max fanout   : 2147483647
[03/18 22:47:05    199s] (I)       Assign partition pins  : false
[03/18 22:47:05    199s] (I)       Support large GCell    : true
[03/18 22:47:05    199s] (I)       Number of rows per GCell: 2
[03/18 22:47:05    199s] (I)       Max num rows per GCell : 32
[03/18 22:47:05    199s] (I)       Apply function for special wires: true
[03/18 22:47:05    199s] (I)       Layer by layer blockage reading: true
[03/18 22:47:05    199s] (I)       Offset calculation fix : true
[03/18 22:47:05    199s] (I)       Route stripe layer range: 
[03/18 22:47:05    199s] (I)       Honor partition fences : 
[03/18 22:47:05    199s] (I)       Honor partition pin    : 
[03/18 22:47:05    199s] (I)       Honor partition fences with feedthrough: 
[03/18 22:47:05    199s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:47:05    199s] (I)       Use row-based GCell size
[03/18 22:47:05    199s] (I)       Use row-based GCell align
[03/18 22:47:05    199s] (I)       GCell unit size   : 3600
[03/18 22:47:05    199s] (I)       GCell multiplier  : 2
[03/18 22:47:05    199s] (I)       GCell row height  : 3600
[03/18 22:47:05    199s] (I)       Actual row height : 3600
[03/18 22:47:05    199s] (I)       GCell align ref   : 20000 20000
[03/18 22:47:05    199s] [NR-eGR] Track table information for default rule: 
[03/18 22:47:05    199s] [NR-eGR] M1 has no routable track
[03/18 22:47:05    199s] [NR-eGR] M2 has single uniform track structure
[03/18 22:47:05    199s] [NR-eGR] M3 has single uniform track structure
[03/18 22:47:05    199s] [NR-eGR] M4 has single uniform track structure
[03/18 22:47:05    199s] [NR-eGR] M5 has single uniform track structure
[03/18 22:47:05    199s] [NR-eGR] M6 has single uniform track structure
[03/18 22:47:05    199s] [NR-eGR] M7 has single uniform track structure
[03/18 22:47:05    199s] [NR-eGR] M8 has single uniform track structure
[03/18 22:47:05    199s] (I)       ===========================================================================
[03/18 22:47:05    199s] (I)       == Report All Rule Vias ==
[03/18 22:47:05    199s] (I)       ===========================================================================
[03/18 22:47:05    199s] (I)        Via Rule : (Default)
[03/18 22:47:05    199s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:47:05    199s] (I)       ---------------------------------------------------------------------------
[03/18 22:47:05    199s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:47:05    199s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:47:05    199s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:47:05    199s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:47:05    199s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:47:05    199s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:47:05    199s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:47:05    199s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:47:05    199s] (I)       ===========================================================================
[03/18 22:47:05    199s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] [NR-eGR] Read 20172 PG shapes
[03/18 22:47:05    199s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:47:05    199s] [NR-eGR] #Instance Blockages : 0
[03/18 22:47:05    199s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:47:05    199s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:47:05    199s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:47:05    199s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:47:05    199s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:47:05    199s] (I)       readDataFromPlaceDB
[03/18 22:47:05    199s] (I)       Read net information..
[03/18 22:47:05    199s] [NR-eGR] Read numTotalNets=15787  numIgnoredNets=0
[03/18 22:47:05    199s] (I)       Read testcase time = 0.010 seconds
[03/18 22:47:05    199s] 
[03/18 22:47:05    199s] (I)       early_global_route_priority property id does not exist.
[03/18 22:47:05    199s] (I)       Start initializing grid graph
[03/18 22:47:05    199s] (I)       End initializing grid graph
[03/18 22:47:05    199s] (I)       Model blockages into capacity
[03/18 22:47:05    199s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:47:05    199s] (I)       Started Modeling ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 1 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 2 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:47:05    199s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 3 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:47:05    199s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 4 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:47:05    199s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 5 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:47:05    199s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 6 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:47:05    199s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 7 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:47:05    199s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Modeling Layer 8 ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:47:05    199s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       -- layer congestion ratio --
[03/18 22:47:05    199s] (I)       Layer 1 : 0.100000
[03/18 22:47:05    199s] (I)       Layer 2 : 0.700000
[03/18 22:47:05    199s] (I)       Layer 3 : 0.700000
[03/18 22:47:05    199s] (I)       Layer 4 : 0.700000
[03/18 22:47:05    199s] (I)       Layer 5 : 0.700000
[03/18 22:47:05    199s] (I)       Layer 6 : 0.700000
[03/18 22:47:05    199s] (I)       Layer 7 : 0.700000
[03/18 22:47:05    199s] (I)       Layer 8 : 0.700000
[03/18 22:47:05    199s] (I)       ----------------------------
[03/18 22:47:05    199s] (I)       Number of ignored nets = 0
[03/18 22:47:05    199s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:47:05    199s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:47:05    199s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:47:05    199s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:47:05    199s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:47:05    199s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:47:05    199s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:47:05    199s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:47:05    199s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:47:05    199s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:47:05    199s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1707.8 MB
[03/18 22:47:05    199s] (I)       Ndr track 0 does not exist
[03/18 22:47:05    199s] (I)       Layer1  viaCost=300.00
[03/18 22:47:05    199s] (I)       Layer2  viaCost=100.00
[03/18 22:47:05    199s] (I)       Layer3  viaCost=100.00
[03/18 22:47:05    199s] (I)       Layer4  viaCost=100.00
[03/18 22:47:05    199s] (I)       Layer5  viaCost=100.00
[03/18 22:47:05    199s] (I)       Layer6  viaCost=200.00
[03/18 22:47:05    199s] (I)       Layer7  viaCost=100.00
[03/18 22:47:05    199s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:47:05    199s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:47:05    199s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:47:05    199s] (I)       Site width          :   400  (dbu)
[03/18 22:47:05    199s] (I)       Row height          :  3600  (dbu)
[03/18 22:47:05    199s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:47:05    199s] (I)       GCell width         :  7200  (dbu)
[03/18 22:47:05    199s] (I)       GCell height        :  7200  (dbu)
[03/18 22:47:05    199s] (I)       Grid                :   110   110     8
[03/18 22:47:05    199s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:47:05    199s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/18 22:47:05    199s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/18 22:47:05    199s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:47:05    199s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:47:05    199s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:47:05    199s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:47:05    199s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:47:05    199s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/18 22:47:05    199s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:47:05    199s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:47:05    199s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:47:05    199s] (I)       --------------------------------------------------------
[03/18 22:47:05    199s] 
[03/18 22:47:05    199s] [NR-eGR] ============ Routing rule table ============
[03/18 22:47:05    199s] [NR-eGR] Rule id: 0  Nets: 15787 
[03/18 22:47:05    199s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:47:05    199s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:47:05    199s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:47:05    199s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:47:05    199s] [NR-eGR] ========================================
[03/18 22:47:05    199s] [NR-eGR] 
[03/18 22:47:05    199s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:47:05    199s] (I)       blocked tracks on layer2 : = 54811 / 217030 (25.26%)
[03/18 22:47:05    199s] (I)       blocked tracks on layer3 : = 21565 / 216810 (9.95%)
[03/18 22:47:05    199s] (I)       blocked tracks on layer4 : = 62737 / 217030 (28.91%)
[03/18 22:47:05    199s] (I)       blocked tracks on layer5 : = 0 / 216810 (0.00%)
[03/18 22:47:05    199s] (I)       blocked tracks on layer6 : = 0 / 217030 (0.00%)
[03/18 22:47:05    199s] (I)       blocked tracks on layer7 : = 0 / 54230 (0.00%)
[03/18 22:47:05    199s] (I)       blocked tracks on layer8 : = 0 / 54230 (0.00%)
[03/18 22:47:05    199s] (I)       After initializing earlyGlobalRoute syMemory usage = 1707.8 MB
[03/18 22:47:05    199s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       ============= Initialization =============
[03/18 22:47:05    199s] (I)       numLocalWires=14499  numGlobalNetBranches=4268  numLocalNetBranches=3023
[03/18 22:47:05    199s] (I)       totalPins=51821  totalGlobalPin=41707 (80.48%)
[03/18 22:47:05    199s] (I)       Started Build MST ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Generate topology with single threads
[03/18 22:47:05    199s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       total 2D Cap : 1086998 = (470967 H, 616031 V)
[03/18 22:47:05    199s] (I)       ============  Phase 1a Route ============
[03/18 22:47:05    199s] (I)       Started Phase 1a ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:47:05    199s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.85 MB )
[03/18 22:47:05    199s] (I)       Usage: 64787 = (31249 H, 33538 V) = (6.64% H, 5.44% V) = (1.125e+05um H, 1.207e+05um V)
[03/18 22:47:05    199s] (I)       
[03/18 22:47:05    199s] (I)       ============  Phase 1b Route ============
[03/18 22:47:05    199s] (I)       Usage: 64787 = (31249 H, 33538 V) = (6.64% H, 5.44% V) = (1.125e+05um H, 1.207e+05um V)
[03/18 22:47:05    199s] (I)       
[03/18 22:47:05    199s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:47:05    199s] 
[03/18 22:47:05    199s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:47:05    199s] Finished Early Global Route rough congestion estimation: mem = 1707.8M
[03/18 22:47:05    199s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.141, MEM:1707.8M
[03/18 22:47:05    199s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/18 22:47:05    199s] OPERPROF: Starting CDPad at level 1, MEM:1707.8M
[03/18 22:47:05    199s] CDPadU 0.566 -> 0.567. R=0.506, N=13986, GS=3.600
[03/18 22:47:05    199s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.100, MEM:1707.8M
[03/18 22:47:05    199s] no activity file in design. spp won't run.
[03/18 22:47:05    199s] NP #FI/FS/SF FL/PI: 0/0/0 13986/0
[03/18 22:47:05    199s] no activity file in design. spp won't run.
[03/18 22:47:05    199s] OPERPROF: Starting npPlace at level 1, MEM:1707.8M
[03/18 22:47:05    199s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:47:05    199s] No instances found in the vector
[03/18 22:47:05    199s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1707.8M, DRC: 0)
[03/18 22:47:05    199s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:47:06    199s] OPERPROF: Finished npPlace at level 1, CPU:0.490, REAL:0.495, MEM:1707.8M
[03/18 22:47:06    200s] no activity file in design. spp won't run.
[03/18 22:47:06    200s] NP #FI/FS/SF FL/PI: 0/0/0 13986/0
[03/18 22:47:06    200s] no activity file in design. spp won't run.
[03/18 22:47:06    200s] OPERPROF: Starting npPlace at level 1, MEM:1707.8M
[03/18 22:47:06    200s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/18 22:47:06    200s] No instances found in the vector
[03/18 22:47:06    200s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1707.8M, DRC: 0)
[03/18 22:47:06    200s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:47:09    203s] Iteration 10: Total net bbox = 1.847e+05 (8.44e+04 1.00e+05)
[03/18 22:47:09    203s]               Est.  stn bbox = 2.308e+05 (1.04e+05 1.27e+05)
[03/18 22:47:09    203s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1709.8M
[03/18 22:47:09    203s] OPERPROF: Finished npPlace at level 1, CPU:3.280, REAL:3.291, MEM:1709.8M
[03/18 22:47:09    203s] no activity file in design. spp won't run.
[03/18 22:47:09    203s] NP #FI/FS/SF FL/PI: 0/0/0 13986/0
[03/18 22:47:09    203s] no activity file in design. spp won't run.
[03/18 22:47:09    203s] OPERPROF: Starting npPlace at level 1, MEM:1709.8M
[03/18 22:47:09    203s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/18 22:47:09    203s] No instances found in the vector
[03/18 22:47:09    203s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1709.8M, DRC: 0)
[03/18 22:47:09    203s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:47:12    206s] Iteration 11: Total net bbox = 1.840e+05 (8.33e+04 1.01e+05)
[03/18 22:47:12    206s]               Est.  stn bbox = 2.298e+05 (1.03e+05 1.27e+05)
[03/18 22:47:12    206s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 1711.8M
[03/18 22:47:12    206s] OPERPROF: Finished npPlace at level 1, CPU:2.970, REAL:2.973, MEM:1711.8M
[03/18 22:47:12    206s] Move report: Timing Driven Placement moves 13986 insts, mean move: 10.56 um, max move: 205.23 um
[03/18 22:47:12    206s] 	Max move on inst (FE_OFC135_n11444): (12.20, 161.20) --> (107.11, 50.88)
[03/18 22:47:12    206s] no activity file in design. spp won't run.
[03/18 22:47:12    206s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.006, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1710.2M
[03/18 22:47:12    206s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.021, MEM:1710.2M
[03/18 22:47:12    206s] 
[03/18 22:47:12    206s] Finished Incremental Placement (cpu=0:00:34.0, real=0:00:34.0, mem=1710.2M)
[03/18 22:47:12    206s] CongRepair sets shifter mode to gplace
[03/18 22:47:12    206s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1710.2M
[03/18 22:47:12    206s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1710.2M
[03/18 22:47:12    206s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1710.2M
[03/18 22:47:12    206s] z: 2, totalTracks: 1
[03/18 22:47:12    206s] z: 4, totalTracks: 1
[03/18 22:47:12    206s] z: 6, totalTracks: 1
[03/18 22:47:12    206s] z: 8, totalTracks: 1
[03/18 22:47:12    206s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:47:12    206s] All LLGs are deleted
[03/18 22:47:12    206s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1710.2M
[03/18 22:47:12    206s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1710.2M
[03/18 22:47:12    206s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1710.2M
[03/18 22:47:12    206s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1710.2M
[03/18 22:47:12    206s] Core basic site is core
[03/18 22:47:12    206s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:47:12    206s] SiteArray: use 1,703,936 bytes
[03/18 22:47:12    206s] SiteArray: current memory after site array memory allocation 1711.8M
[03/18 22:47:12    206s] SiteArray: FP blocked sites are writable
[03/18 22:47:12    206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:47:12    206s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1711.8M
[03/18 22:47:12    206s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:47:12    206s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.020, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.100, REAL:0.098, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:         Starting CMU at level 5, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.105, MEM:1711.8M
[03/18 22:47:12    206s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1711.8MB).
[03/18 22:47:12    206s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.124, MEM:1711.8M
[03/18 22:47:12    206s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.124, MEM:1711.8M
[03/18 22:47:12    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.2
[03/18 22:47:12    206s] OPERPROF:   Starting RefinePlace at level 2, MEM:1711.8M
[03/18 22:47:12    206s] *** Starting refinePlace (0:03:27 mem=1711.8M) ***
[03/18 22:47:12    206s] Total net bbox length = 1.913e+05 (9.042e+04 1.009e+05) (ext = 9.331e+03)
[03/18 22:47:12    206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:47:12    206s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1711.8M
[03/18 22:47:12    206s] Starting refinePlace ...
[03/18 22:47:12    206s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:47:12    206s]    Spread Effort: high, pre-route mode, useDDP on.
[03/18 22:47:13    207s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1711.8MB) @(0:03:27 - 0:03:27).
[03/18 22:47:13    207s] Move report: preRPlace moves 13986 insts, mean move: 0.60 um, max move: 4.69 um
[03/18 22:47:13    207s] 	Max move on inst (DP_OP_1001J1_128_4583_U94): (278.18, 198.14) --> (278.40, 202.60)
[03/18 22:47:13    207s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:47:13    207s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:47:13    207s] Placement tweakage begins.
[03/18 22:47:13    207s] wire length = 2.492e+05
[03/18 22:47:14    208s] wire length = 2.374e+05
[03/18 22:47:14    208s] Placement tweakage ends.
[03/18 22:47:14    208s] Move report: tweak moves 2501 insts, mean move: 2.44 um, max move: 40.60 um
[03/18 22:47:14    208s] 	Max move on inst (FE_OFC135_n11444): (106.80, 51.40) --> (66.20, 51.40)
[03/18 22:47:14    208s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1711.8MB) @(0:03:27 - 0:03:28).
[03/18 22:47:14    208s] 
[03/18 22:47:14    208s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:47:14    208s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:47:14    208s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1711.8MB) @(0:03:28 - 0:03:29).
[03/18 22:47:14    208s] Move report: Detail placement moves 13986 insts, mean move: 1.00 um, max move: 41.43 um
[03/18 22:47:14    208s] 	Max move on inst (FE_OFC135_n11444): (107.11, 50.88) --> (66.20, 51.40)
[03/18 22:47:14    208s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1711.8MB
[03/18 22:47:14    208s] Statistics of distance of Instance movement in refine placement:
[03/18 22:47:14    208s]   maximum (X+Y) =        41.43 um
[03/18 22:47:14    208s]   inst (FE_OFC135_n11444) with max move: (107.112, 50.88) -> (66.2, 51.4)
[03/18 22:47:14    208s]   mean    (X+Y) =         1.00 um
[03/18 22:47:14    208s] Summary Report:
[03/18 22:47:14    208s] Instances move: 13986 (out of 13986 movable)
[03/18 22:47:14    208s] Instances flipped: 0
[03/18 22:47:14    208s] Mean displacement: 1.00 um
[03/18 22:47:14    208s] Max displacement: 41.43 um (Instance: FE_OFC135_n11444) (107.112, 50.88) -> (66.2, 51.4)
[03/18 22:47:14    208s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
[03/18 22:47:14    208s] Total instances moved : 13986
[03/18 22:47:14    208s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.050, REAL:2.057, MEM:1711.8M
[03/18 22:47:15    208s] Total net bbox length = 1.803e+05 (7.849e+04 1.018e+05) (ext = 9.154e+03)
[03/18 22:47:15    208s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1711.8MB
[03/18 22:47:15    208s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=1711.8MB) @(0:03:27 - 0:03:29).
[03/18 22:47:15    208s] *** Finished refinePlace (0:03:29 mem=1711.8M) ***
[03/18 22:47:15    208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.2
[03/18 22:47:15    208s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.090, REAL:2.092, MEM:1711.8M
[03/18 22:47:15    208s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1711.8M
[03/18 22:47:15    208s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.032, MEM:1711.8M
[03/18 22:47:15    208s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.250, REAL:2.248, MEM:1711.8M
[03/18 22:47:15    208s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1711.8M
[03/18 22:47:15    208s] Starting Early Global Route congestion estimation: mem = 1711.8M
[03/18 22:47:15    208s] (I)       Started Loading and Dumping File ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    208s] (I)       Reading DB...
[03/18 22:47:15    209s] (I)       Read data from FE... (mem=1711.8M)
[03/18 22:47:15    209s] (I)       Read nodes and places... (mem=1711.8M)
[03/18 22:47:15    209s] (I)       Done Read nodes and places (cpu=0.010s, mem=1711.8M)
[03/18 22:47:15    209s] (I)       Read nets... (mem=1711.8M)
[03/18 22:47:15    209s] (I)       Done Read nets (cpu=0.040s, mem=1711.8M)
[03/18 22:47:15    209s] (I)       Done Read data from FE (cpu=0.050s, mem=1711.8M)
[03/18 22:47:15    209s] (I)       before initializing RouteDB syMemory usage = 1711.8 MB
[03/18 22:47:15    209s] (I)       Honor MSV route constraint: false
[03/18 22:47:15    209s] (I)       Maximum routing layer  : 127
[03/18 22:47:15    209s] (I)       Minimum routing layer  : 2
[03/18 22:47:15    209s] (I)       Supply scale factor H  : 1.00
[03/18 22:47:15    209s] (I)       Supply scale factor V  : 1.00
[03/18 22:47:15    209s] (I)       Tracks used by clock wire: 0
[03/18 22:47:15    209s] (I)       Reverse direction      : 
[03/18 22:47:15    209s] (I)       Honor partition pin guides: true
[03/18 22:47:15    209s] (I)       Route selected nets only: false
[03/18 22:47:15    209s] (I)       Route secondary PG pins: false
[03/18 22:47:15    209s] (I)       Second PG max fanout   : 2147483647
[03/18 22:47:15    209s] (I)       Apply function for special wires: true
[03/18 22:47:15    209s] (I)       Layer by layer blockage reading: true
[03/18 22:47:15    209s] (I)       Offset calculation fix : true
[03/18 22:47:15    209s] (I)       Route stripe layer range: 
[03/18 22:47:15    209s] (I)       Honor partition fences : 
[03/18 22:47:15    209s] (I)       Honor partition pin    : 
[03/18 22:47:15    209s] (I)       Honor partition fences with feedthrough: 
[03/18 22:47:15    209s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:47:15    209s] (I)       Use row-based GCell size
[03/18 22:47:15    209s] (I)       Use row-based GCell align
[03/18 22:47:15    209s] (I)       GCell unit size   : 3600
[03/18 22:47:15    209s] (I)       GCell multiplier  : 1
[03/18 22:47:15    209s] (I)       GCell row height  : 3600
[03/18 22:47:15    209s] (I)       Actual row height : 3600
[03/18 22:47:15    209s] (I)       GCell align ref   : 20000 20000
[03/18 22:47:15    209s] [NR-eGR] Track table information for default rule: 
[03/18 22:47:15    209s] [NR-eGR] M1 has no routable track
[03/18 22:47:15    209s] [NR-eGR] M2 has single uniform track structure
[03/18 22:47:15    209s] [NR-eGR] M3 has single uniform track structure
[03/18 22:47:15    209s] [NR-eGR] M4 has single uniform track structure
[03/18 22:47:15    209s] [NR-eGR] M5 has single uniform track structure
[03/18 22:47:15    209s] [NR-eGR] M6 has single uniform track structure
[03/18 22:47:15    209s] [NR-eGR] M7 has single uniform track structure
[03/18 22:47:15    209s] [NR-eGR] M8 has single uniform track structure
[03/18 22:47:15    209s] (I)       ===========================================================================
[03/18 22:47:15    209s] (I)       == Report All Rule Vias ==
[03/18 22:47:15    209s] (I)       ===========================================================================
[03/18 22:47:15    209s] (I)        Via Rule : (Default)
[03/18 22:47:15    209s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:47:15    209s] (I)       ---------------------------------------------------------------------------
[03/18 22:47:15    209s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:47:15    209s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:47:15    209s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:47:15    209s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:47:15    209s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:47:15    209s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:47:15    209s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:47:15    209s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:47:15    209s] (I)       ===========================================================================
[03/18 22:47:15    209s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] [NR-eGR] Read 20172 PG shapes
[03/18 22:47:15    209s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:47:15    209s] [NR-eGR] #Instance Blockages : 0
[03/18 22:47:15    209s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:47:15    209s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:47:15    209s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:47:15    209s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:47:15    209s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:47:15    209s] (I)       readDataFromPlaceDB
[03/18 22:47:15    209s] (I)       Read net information..
[03/18 22:47:15    209s] [NR-eGR] Read numTotalNets=15787  numIgnoredNets=0
[03/18 22:47:15    209s] (I)       Read testcase time = 0.010 seconds
[03/18 22:47:15    209s] 
[03/18 22:47:15    209s] (I)       early_global_route_priority property id does not exist.
[03/18 22:47:15    209s] (I)       Start initializing grid graph
[03/18 22:47:15    209s] (I)       End initializing grid graph
[03/18 22:47:15    209s] (I)       Model blockages into capacity
[03/18 22:47:15    209s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:47:15    209s] (I)       Started Modeling ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 1 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 2 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:47:15    209s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 3 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:47:15    209s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 4 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:47:15    209s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 5 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:47:15    209s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 6 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:47:15    209s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 7 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:47:15    209s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Modeling Layer 8 ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:47:15    209s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       -- layer congestion ratio --
[03/18 22:47:15    209s] (I)       Layer 1 : 0.100000
[03/18 22:47:15    209s] (I)       Layer 2 : 0.700000
[03/18 22:47:15    209s] (I)       Layer 3 : 0.700000
[03/18 22:47:15    209s] (I)       Layer 4 : 0.700000
[03/18 22:47:15    209s] (I)       Layer 5 : 0.700000
[03/18 22:47:15    209s] (I)       Layer 6 : 0.700000
[03/18 22:47:15    209s] (I)       Layer 7 : 0.700000
[03/18 22:47:15    209s] (I)       Layer 8 : 0.700000
[03/18 22:47:15    209s] (I)       ----------------------------
[03/18 22:47:15    209s] (I)       Number of ignored nets = 0
[03/18 22:47:15    209s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:47:15    209s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:47:15    209s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:47:15    209s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:47:15    209s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:47:15    209s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:47:15    209s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:47:15    209s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:47:15    209s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:47:15    209s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:47:15    209s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1711.8 MB
[03/18 22:47:15    209s] (I)       Ndr track 0 does not exist
[03/18 22:47:15    209s] (I)       Layer1  viaCost=300.00
[03/18 22:47:15    209s] (I)       Layer2  viaCost=100.00
[03/18 22:47:15    209s] (I)       Layer3  viaCost=100.00
[03/18 22:47:15    209s] (I)       Layer4  viaCost=100.00
[03/18 22:47:15    209s] (I)       Layer5  viaCost=100.00
[03/18 22:47:15    209s] (I)       Layer6  viaCost=200.00
[03/18 22:47:15    209s] (I)       Layer7  viaCost=100.00
[03/18 22:47:15    209s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:47:15    209s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:47:15    209s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:47:15    209s] (I)       Site width          :   400  (dbu)
[03/18 22:47:15    209s] (I)       Row height          :  3600  (dbu)
[03/18 22:47:15    209s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:47:15    209s] (I)       GCell width         :  3600  (dbu)
[03/18 22:47:15    209s] (I)       GCell height        :  3600  (dbu)
[03/18 22:47:15    209s] (I)       Grid                :   219   219     8
[03/18 22:47:15    209s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:47:15    209s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:47:15    209s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:47:15    209s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:47:15    209s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:47:15    209s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:47:15    209s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:47:15    209s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:47:15    209s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:47:15    209s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:47:15    209s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:47:15    209s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:47:15    209s] (I)       --------------------------------------------------------
[03/18 22:47:15    209s] 
[03/18 22:47:15    209s] [NR-eGR] ============ Routing rule table ============
[03/18 22:47:15    209s] [NR-eGR] Rule id: 0  Nets: 15787 
[03/18 22:47:15    209s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:47:15    209s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:47:15    209s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:47:15    209s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:47:15    209s] [NR-eGR] ========================================
[03/18 22:47:15    209s] [NR-eGR] 
[03/18 22:47:15    209s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:47:15    209s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:47:15    209s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:47:15    209s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:47:15    209s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:47:15    209s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:47:15    209s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:47:15    209s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:47:15    209s] (I)       After initializing earlyGlobalRoute syMemory usage = 1711.8 MB
[03/18 22:47:15    209s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Global Routing ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       ============= Initialization =============
[03/18 22:47:15    209s] (I)       totalPins=51821  totalGlobalPin=50659 (97.76%)
[03/18 22:47:15    209s] (I)       Started Build MST ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Generate topology with single threads
[03/18 22:47:15    209s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:47:15    209s] [NR-eGR] Layer group 1: route 15787 net(s) in layer range [2, 8]
[03/18 22:47:15    209s] (I)       ============  Phase 1a Route ============
[03/18 22:47:15    209s] (I)       Started Phase 1a ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Usage: 127462 = (57361 H, 70101 V) = (6.08% H, 5.76% V) = (1.032e+05um H, 1.262e+05um V)
[03/18 22:47:15    209s] (I)       
[03/18 22:47:15    209s] (I)       ============  Phase 1b Route ============
[03/18 22:47:15    209s] (I)       Usage: 127462 = (57361 H, 70101 V) = (6.08% H, 5.76% V) = (1.032e+05um H, 1.262e+05um V)
[03/18 22:47:15    209s] (I)       
[03/18 22:47:15    209s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.294316e+05um
[03/18 22:47:15    209s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:47:15    209s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:47:15    209s] (I)       ============  Phase 1c Route ============
[03/18 22:47:15    209s] (I)       Usage: 127462 = (57361 H, 70101 V) = (6.08% H, 5.76% V) = (1.032e+05um H, 1.262e+05um V)
[03/18 22:47:15    209s] (I)       
[03/18 22:47:15    209s] (I)       ============  Phase 1d Route ============
[03/18 22:47:15    209s] (I)       Usage: 127462 = (57361 H, 70101 V) = (6.08% H, 5.76% V) = (1.032e+05um H, 1.262e+05um V)
[03/18 22:47:15    209s] (I)       
[03/18 22:47:15    209s] (I)       ============  Phase 1e Route ============
[03/18 22:47:15    209s] (I)       Started Phase 1e ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Usage: 127462 = (57361 H, 70101 V) = (6.08% H, 5.76% V) = (1.032e+05um H, 1.262e+05um V)
[03/18 22:47:15    209s] (I)       
[03/18 22:47:15    209s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.294316e+05um
[03/18 22:47:15    209s] [NR-eGR] 
[03/18 22:47:15    209s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Running layer assignment with 1 threads
[03/18 22:47:15    209s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       ============  Phase 1l Route ============
[03/18 22:47:15    209s] (I)       
[03/18 22:47:15    209s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:47:15    209s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:47:15    209s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:47:15    209s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:47:15    209s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:47:15    209s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:47:15    209s] [NR-eGR]      M2  (2)        33( 0.07%)         3( 0.01%)   ( 0.08%) 
[03/18 22:47:15    209s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:47:15    209s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/18 22:47:15    209s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:47:15    209s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:47:15    209s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:47:15    209s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:47:15    209s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:47:15    209s] [NR-eGR] Total               36( 0.01%)         3( 0.00%)   ( 0.01%) 
[03/18 22:47:15    209s] [NR-eGR] 
[03/18 22:47:15    209s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:47:15    209s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:47:15    209s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:47:15    209s] Early Global Route congestion estimation runtime: 0.29 seconds, mem = 1711.8M
[03/18 22:47:15    209s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.300, REAL:0.295, MEM:1711.8M
[03/18 22:47:15    209s] OPERPROF: Starting HotSpotCal at level 1, MEM:1711.8M
[03/18 22:47:15    209s] [hotspot] +------------+---------------+---------------+
[03/18 22:47:15    209s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:47:15    209s] [hotspot] +------------+---------------+---------------+
[03/18 22:47:15    209s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:47:15    209s] [hotspot] +------------+---------------+---------------+
[03/18 22:47:15    209s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:47:15    209s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:47:15    209s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1711.8M
[03/18 22:47:15    209s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1711.8M
[03/18 22:47:15    209s] Starting Early Global Route wiring: mem = 1711.8M
[03/18 22:47:15    209s] (I)       ============= track Assignment ============
[03/18 22:47:15    209s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Started Greedy Track Assignment ( Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:47:15    209s] (I)       Running track assignment with 1 threads
[03/18 22:47:15    209s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] (I)       Run Multi-thread track assignment
[03/18 22:47:15    209s] (I)       Finished Greedy Track Assignment ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1711.85 MB )
[03/18 22:47:15    209s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:47:15    209s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51626
[03/18 22:47:15    209s] [NR-eGR]     M2  (2V) length: 1.109311e+05um, number of vias: 79057
[03/18 22:47:15    209s] [NR-eGR]     M3  (3H) length: 1.051314e+05um, number of vias: 2132
[03/18 22:47:15    209s] [NR-eGR]     M4  (4V) length: 1.822390e+04um, number of vias: 388
[03/18 22:47:15    209s] [NR-eGR]     M5  (5H) length: 3.219600e+03um, number of vias: 203
[03/18 22:47:15    209s] [NR-eGR]     M6  (6V) length: 1.938400e+03um, number of vias: 0
[03/18 22:47:15    209s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:47:15    209s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:47:15    209s] [NR-eGR] Total length: 2.394444e+05um, number of vias: 133406
[03/18 22:47:15    209s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:47:15    209s] [NR-eGR] Total eGR-routed clock nets wire length: 1.492250e+04um 
[03/18 22:47:15    209s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:47:15    209s] Early Global Route wiring runtime: 0.37 seconds, mem = 1691.8M
[03/18 22:47:15    209s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.370, REAL:0.370, MEM:1691.8M
[03/18 22:47:15    209s] 0 delay mode for cte disabled.
[03/18 22:47:15    209s] SKP cleared!
[03/18 22:47:15    209s] 
[03/18 22:47:15    209s] *** Finished incrementalPlace (cpu=0:00:37.6, real=0:00:37.0)***
[03/18 22:47:15    209s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1691.8M
[03/18 22:47:15    209s] All LLGs are deleted
[03/18 22:47:15    209s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1691.8M
[03/18 22:47:15    209s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:1690.2M
[03/18 22:47:15    209s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.005, MEM:1690.2M
[03/18 22:47:15    209s] Start to check current routing status for nets...
[03/18 22:47:15    209s] All nets are already routed correctly.
[03/18 22:47:15    209s] End to check current routing status for nets (mem=1690.2M)
[03/18 22:47:15    209s] Extraction called for design 'fullchip' of instances=13986 and nets=15807 using extraction engine 'preRoute' .
[03/18 22:47:15    209s] PreRoute RC Extraction called for design fullchip.
[03/18 22:47:15    209s] RC Extraction called in multi-corner(2) mode.
[03/18 22:47:15    209s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:47:15    209s] RCMode: PreRoute
[03/18 22:47:15    209s]       RC Corner Indexes            0       1   
[03/18 22:47:15    209s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:47:15    209s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:47:15    209s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:47:15    209s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:47:15    209s] Shrink Factor                : 1.00000
[03/18 22:47:15    209s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:47:15    209s] Using capacitance table file ...
[03/18 22:47:15    209s] LayerId::1 widthSet size::4
[03/18 22:47:15    209s] LayerId::2 widthSet size::4
[03/18 22:47:15    209s] LayerId::3 widthSet size::4
[03/18 22:47:15    209s] LayerId::4 widthSet size::4
[03/18 22:47:15    209s] LayerId::5 widthSet size::4
[03/18 22:47:15    209s] LayerId::6 widthSet size::4
[03/18 22:47:15    209s] LayerId::7 widthSet size::4
[03/18 22:47:15    209s] LayerId::8 widthSet size::4
[03/18 22:47:15    209s] Updating RC grid for preRoute extraction ...
[03/18 22:47:15    209s] Initializing multi-corner capacitance tables ... 
[03/18 22:47:16    210s] Initializing multi-corner resistance tables ...
[03/18 22:47:16    210s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.097651 ; aWlH: 0.000000 ; Pmax: 0.812700 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:47:16    210s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1690.223M)
[03/18 22:47:16    210s] Compute RC Scale Done ...
[03/18 22:47:16    210s] **optDesign ... cpu = 0:01:54, real = 0:01:54, mem = 1237.1M, totSessionCpu=0:03:31 **
[03/18 22:47:16    210s] skipped the cell partition in DRV
[03/18 22:47:16    210s] #################################################################################
[03/18 22:47:16    210s] # Design Stage: PreRoute
[03/18 22:47:16    210s] # Design Name: fullchip
[03/18 22:47:16    210s] # Design Mode: 65nm
[03/18 22:47:16    210s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:47:16    210s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:47:16    210s] # Signoff Settings: SI Off 
[03/18 22:47:16    210s] #################################################################################
[03/18 22:47:17    211s] Calculate delays in BcWc mode...
[03/18 22:47:17    211s] Topological Sorting (REAL = 0:00:00.0, MEM = 1642.4M, InitMEM = 1640.2M)
[03/18 22:47:17    211s] Start delay calculation (fullDC) (1 T). (MEM=1642.39)
[03/18 22:47:17    211s] End AAE Lib Interpolated Model. (MEM=1653.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:47:20    214s] Total number of fetched objects 15787
[03/18 22:47:20    214s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:47:20    214s] End delay calculation. (MEM=1699.61 CPU=0:00:02.3 REAL=0:00:02.0)
[03/18 22:47:20    214s] End delay calculation (fullDC). (MEM=1699.61 CPU=0:00:03.2 REAL=0:00:03.0)
[03/18 22:47:20    214s] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1699.6M) ***
[03/18 22:47:21    215s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 22:47:21    215s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:47:21    215s] optDesignOneStep: Power Flow
[03/18 22:47:21    215s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:47:21    215s] Deleting Lib Analyzer.
[03/18 22:47:21    215s] Begin: GigaOpt DRV Optimization
[03/18 22:47:21    215s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/18 22:47:21    215s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:47:21    215s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:35.7/0:04:59.9 (0.7), mem = 1699.6M
[03/18 22:47:21    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.6
[03/18 22:47:21    215s] (I,S,L,T): WC_VIEW: 36.0116, 5.36743, 0.522864, 41.9019
[03/18 22:47:21    215s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:47:21    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=1699.6M
[03/18 22:47:21    215s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:47:21    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:1699.6M
[03/18 22:47:21    215s] z: 2, totalTracks: 1
[03/18 22:47:21    215s] z: 4, totalTracks: 1
[03/18 22:47:21    215s] z: 6, totalTracks: 1
[03/18 22:47:21    215s] z: 8, totalTracks: 1
[03/18 22:47:21    215s] #spOpts: N=65 minPadR=1.1 
[03/18 22:47:21    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1699.6M
[03/18 22:47:21    215s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1699.6M
[03/18 22:47:21    215s] Core basic site is core
[03/18 22:47:21    215s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:47:21    215s] SiteArray: use 1,703,936 bytes
[03/18 22:47:21    215s] SiteArray: current memory after site array memory allocation 1701.2M
[03/18 22:47:21    215s] SiteArray: FP blocked sites are writable
[03/18 22:47:21    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:47:21    215s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1701.2M
[03/18 22:47:21    215s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:47:21    215s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1701.2M
[03/18 22:47:21    215s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.097, MEM:1701.2M
[03/18 22:47:21    215s] OPERPROF:     Starting CMU at level 3, MEM:1701.2M
[03/18 22:47:21    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1701.2M
[03/18 22:47:21    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:1701.2M
[03/18 22:47:21    215s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1701.2MB).
[03/18 22:47:21    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.125, MEM:1701.2M
[03/18 22:47:22    216s] TotalInstCnt at PhyDesignMc Initialization: 13,986
[03/18 22:47:22    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=1701.2M
[03/18 22:47:22    216s] ### Creating RouteCongInterface, started
[03/18 22:47:22    216s] 
[03/18 22:47:22    216s] Creating Lib Analyzer ...
[03/18 22:47:22    216s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:47:22    216s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:47:22    216s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:47:22    216s] 
[03/18 22:47:23    217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=1701.2M
[03/18 22:47:23    217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=1701.2M
[03/18 22:47:23    217s] Creating Lib Analyzer, finished. 
[03/18 22:47:23    217s] 
[03/18 22:47:23    217s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:47:23    217s] 
[03/18 22:47:23    217s] #optDebug: {0, 1.200}
[03/18 22:47:23    217s] ### Creating RouteCongInterface, finished
[03/18 22:47:23    217s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=1701.2M
[03/18 22:47:23    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=1701.2M
[03/18 22:47:26    220s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1720.3M
[03/18 22:47:26    220s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1720.3M
[03/18 22:47:26    220s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:47:26    220s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/18 22:47:26    220s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:47:26    220s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 22:47:26    220s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:47:26    220s] Info: violation cost 0.027370 (cap = 0.000000, tran = 0.027370, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:47:26    220s] |     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|   -27.89|       0|       0|       0|  50.67|          |         |
[03/18 22:47:26    220s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:47:26    220s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|   -25.12|       0|       0|       1|  50.67| 0:00:00.0|  1720.3M|
[03/18 22:47:26    220s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:47:26    220s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|   -25.12|       0|       0|       0|  50.67| 0:00:00.0|  1720.3M|
[03/18 22:47:26    220s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:47:26    220s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:47:26    220s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:47:26    220s] **** End NDR-Layer Usage Statistics ****
[03/18 22:47:26    220s] 
[03/18 22:47:26    220s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1720.3M) ***
[03/18 22:47:26    220s] 
[03/18 22:47:26    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1701.2M
[03/18 22:47:26    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:1701.2M
[03/18 22:47:26    220s] TotalInstCnt at PhyDesignMc Destruction: 13,986
[03/18 22:47:26    220s] (I,S,L,T): WC_VIEW: 36.0116, 5.36743, 0.522877, 41.9019
[03/18 22:47:26    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.6
[03/18 22:47:26    220s] *** DrvOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:03:40.7/0:05:04.9 (0.7), mem = 1701.2M
[03/18 22:47:26    220s] 
[03/18 22:47:26    220s] =============================================================================================
[03/18 22:47:26    220s]  Step TAT Report for DrvOpt #3
[03/18 22:47:26    220s] =============================================================================================
[03/18 22:47:26    220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:47:26    220s] ---------------------------------------------------------------------------------------------
[03/18 22:47:26    220s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:47:26    220s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  23.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:47:26    220s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:26    220s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:47:26    220s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:47:26    220s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:26    220s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:47:26    220s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:26    220s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[03/18 22:47:26    220s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:26    220s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:26    220s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:26    220s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:26    220s] [ DrvFindVioNets         ]      3   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:47:26    220s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:47:26    220s] [ MISC                   ]          0:00:03.3  (  64.9 % )     0:00:03.3 /  0:00:03.3    1.0
[03/18 22:47:26    220s] ---------------------------------------------------------------------------------------------
[03/18 22:47:26    220s]  DrvOpt #3 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[03/18 22:47:26    220s] ---------------------------------------------------------------------------------------------
[03/18 22:47:26    220s] 
[03/18 22:47:26    220s] End: GigaOpt DRV Optimization
[03/18 22:47:26    220s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/18 22:47:26    220s] Leakage Power Opt: resetting the buf/inv selection
[03/18 22:47:26    220s] **optDesign ... cpu = 0:02:04, real = 0:02:04, mem = 1284.1M, totSessionCpu=0:03:41 **
[03/18 22:47:26    220s] *** Timing NOT met, worst failing slack is -0.134
[03/18 22:47:26    220s] *** Check timing (0:00:00.0)
[03/18 22:47:26    220s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:47:26    220s] optDesignOneStep: Power Flow
[03/18 22:47:26    220s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:47:26    220s] Deleting Lib Analyzer.
[03/18 22:47:26    220s] Begin: GigaOpt Optimization in TNS mode
[03/18 22:47:27    221s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/18 22:47:27    221s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:47:27    221s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:41.9/0:05:06.1 (0.7), mem = 1652.2M
[03/18 22:47:27    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.7
[03/18 22:47:28    222s] (I,S,L,T): WC_VIEW: 36.0116, 5.36743, 0.522877, 41.9019
[03/18 22:47:28    222s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:47:28    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=1652.2M
[03/18 22:47:28    222s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:47:28    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:1652.2M
[03/18 22:47:28    222s] z: 2, totalTracks: 1
[03/18 22:47:28    222s] z: 4, totalTracks: 1
[03/18 22:47:28    222s] z: 6, totalTracks: 1
[03/18 22:47:28    222s] z: 8, totalTracks: 1
[03/18 22:47:28    222s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:47:28    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1652.2M
[03/18 22:47:28    222s] OPERPROF:     Starting CMU at level 3, MEM:1652.2M
[03/18 22:47:28    222s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1652.2M
[03/18 22:47:28    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1652.2M
[03/18 22:47:28    222s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1652.2MB).
[03/18 22:47:28    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1652.2M
[03/18 22:47:28    222s] TotalInstCnt at PhyDesignMc Initialization: 13,986
[03/18 22:47:28    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=1652.2M
[03/18 22:47:28    222s] ### Creating RouteCongInterface, started
[03/18 22:47:28    222s] 
[03/18 22:47:28    222s] Creating Lib Analyzer ...
[03/18 22:47:28    222s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:47:28    222s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:47:28    222s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:47:28    222s] 
[03/18 22:47:29    223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=1652.2M
[03/18 22:47:29    223s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=1652.2M
[03/18 22:47:29    223s] Creating Lib Analyzer, finished. 
[03/18 22:47:29    223s] 
[03/18 22:47:29    223s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:47:29    223s] 
[03/18 22:47:29    223s] #optDebug: {0, 1.200}
[03/18 22:47:29    223s] ### Creating RouteCongInterface, finished
[03/18 22:47:29    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=1652.2M
[03/18 22:47:29    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=1652.2M
[03/18 22:47:34    228s] *info: 1 clock net excluded
[03/18 22:47:34    228s] *info: 2 special nets excluded.
[03/18 22:47:34    228s] *info: 10 no-driver nets excluded.
[03/18 22:47:36    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9826.1
[03/18 22:47:36    230s] PathGroup :  reg2reg  TargetSlack : 0 
[03/18 22:47:37    231s] ** GigaOpt Optimizer WNS Slack -0.134 TNS Slack -25.119 Density 50.67
[03/18 22:47:37    231s] Optimizer TNS Opt
[03/18 22:47:37    231s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.080| -1.880|
|reg2reg   |-0.134|-23.239|
|HEPG      |-0.134|-23.239|
|All Paths |-0.134|-25.119|
+----------+------+-------+

[03/18 22:47:37    231s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1671.3M
[03/18 22:47:37    231s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1671.3M
[03/18 22:47:37    231s] Active Path Group: reg2reg  
[03/18 22:47:37    231s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:47:37    231s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:47:37    231s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:47:37    231s] |  -0.134|   -0.134| -23.239|  -25.119|    50.67%|   0:00:00.0| 1687.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:37    231s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:37    231s] |  -0.113|   -0.113| -22.684|  -24.564|    50.67%|   0:00:00.0| 1725.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:37    231s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:40    234s] |  -0.111|   -0.111| -22.664|  -24.544|    50.67%|   0:00:03.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:40    234s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:40    234s] |  -0.093|   -0.093| -22.581|  -24.462|    50.67%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:40    234s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:47:41    235s] |  -0.080|   -0.080| -20.995|  -22.875|    50.68%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:41    235s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/18 22:47:45    239s] |  -0.080|   -0.080| -18.201|  -20.081|    50.69%|   0:00:04.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:45    239s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/18 22:47:47    241s] |  -0.073|   -0.080| -17.018|  -18.899|    50.70%|   0:00:02.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:47    241s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:48    242s] |  -0.062|   -0.080| -16.551|  -18.431|    50.70%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:48    242s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:49    243s] |  -0.062|   -0.080| -14.084|  -15.965|    50.71%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:49    243s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:49    243s] |  -0.062|   -0.080| -12.880|  -14.760|    50.72%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:49    243s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:50    244s] |  -0.062|   -0.080| -12.668|  -14.548|    50.72%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:50    244s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:50    244s] |  -0.062|   -0.080| -12.596|  -14.476|    50.73%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:50    244s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:50    244s] |  -0.062|   -0.080| -10.712|  -12.593|    50.74%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:50    244s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:47:51    245s] |  -0.062|   -0.080| -10.661|  -12.541|    50.74%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:51    245s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:47:51    245s] |  -0.062|   -0.080| -10.182|  -12.062|    50.75%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:51    245s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:47:51    245s] |  -0.062|   -0.080| -10.063|  -11.944|    50.75%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:51    245s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:47:51    245s] |  -0.062|   -0.080| -10.063|  -11.943|    50.76%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:47:51    245s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:47:52    246s] |  -0.062|   -0.080|  -9.393|  -11.292|    50.77%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:47:52    246s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:47:52    246s] |  -0.062|   -0.080|  -9.294|  -11.193|    50.78%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:47:52    246s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:47:52    246s] |  -0.062|   -0.080|  -9.283|  -11.182|    50.78%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:47:52    246s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:47:52    246s] |  -0.062|   -0.080|  -9.212|  -11.111|    50.78%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:47:52    246s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:47:52    246s] |  -0.062|   -0.080|  -9.150|  -11.048|    50.78%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:47:52    246s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:47:52    246s] |  -0.062|   -0.080|  -9.061|  -10.960|    50.78%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:47:52    246s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:47:55    249s] |  -0.062|   -0.080|  -8.145|  -10.044|    50.79%|   0:00:03.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:55    249s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:47:55    249s] |  -0.062|   -0.080|  -7.862|   -9.769|    50.79%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:55    249s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:47:57    252s] |  -0.062|   -0.080|  -7.366|   -9.273|    50.88%|   0:00:02.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:57    252s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:47:58    252s] |  -0.062|   -0.080|  -7.320|   -9.227|    50.88%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:58    252s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:47:58    252s] |  -0.062|   -0.080|  -7.183|   -9.090|    50.88%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:58    252s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:47:58    252s] |  -0.062|   -0.080|  -7.146|   -9.053|    50.88%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:58    252s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:47:58    252s] |  -0.062|   -0.080|  -7.107|   -9.014|    50.89%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:47:58    252s] |        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:47:58    252s] |  -0.062|   -0.080|  -7.045|   -8.952|    50.90%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:47:58    252s] |        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:47:58    252s] |  -0.062|   -0.080|  -7.029|   -8.936|    50.90%|   0:00:00.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:47:58    252s] |        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:47:59    253s] |  -0.062|   -0.080|  -7.029|   -8.935|    50.90%|   0:00:01.0| 1733.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:47:59    253s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:47:59    253s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] *** Finish Core Optimize Step (cpu=0:00:22.2 real=0:00:22.0 mem=1733.5M) ***
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] *** Finished Optimize Step Cumulative (cpu=0:00:22.2 real=0:00:22.0 mem=1733.5M) ***
[03/18 22:47:59    253s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.080|-1.907|
|reg2reg   |-0.062|-7.029|
|HEPG      |-0.062|-7.029|
|All Paths |-0.080|-8.935|
+----------+------+------+

[03/18 22:47:59    253s] ** GigaOpt Optimizer WNS Slack -0.080 TNS Slack -8.935 Density 50.90
[03/18 22:47:59    253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9826.1
[03/18 22:47:59    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9826.1
[03/18 22:47:59    253s] ** GigaOpt Optimizer WNS Slack -0.080 TNS Slack -8.935 Density 50.90
[03/18 22:47:59    253s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.080|-1.907|
|reg2reg   |-0.062|-7.029|
|HEPG      |-0.062|-7.029|
|All Paths |-0.080|-8.935|
+----------+------+------+

[03/18 22:47:59    253s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:47:59    253s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:47:59    253s] **** End NDR-Layer Usage Statistics ****
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] *** Finish pre-CTS Setup Fixing (cpu=0:00:22.6 real=0:00:23.0 mem=1733.5M) ***
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9826.1
[03/18 22:47:59    253s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1698.4M
[03/18 22:47:59    253s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:1698.4M
[03/18 22:47:59    253s] TotalInstCnt at PhyDesignMc Destruction: 14,068
[03/18 22:47:59    253s] (I,S,L,T): WC_VIEW: 36.1235, 5.46247, 0.527723, 42.1137
[03/18 22:47:59    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.7
[03/18 22:47:59    253s] *** SetupOpt [finish] : cpu/real = 0:00:31.7/0:00:31.7 (1.0), totSession cpu/real = 0:04:13.6/0:05:37.8 (0.8), mem = 1698.4M
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] =============================================================================================
[03/18 22:47:59    253s]  Step TAT Report for TnsOpt #1
[03/18 22:47:59    253s] =============================================================================================
[03/18 22:47:59    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:47:59    253s] ---------------------------------------------------------------------------------------------
[03/18 22:47:59    253s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:59    253s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:47:59    253s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   3.8 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:47:59    253s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:59    253s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:47:59    253s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:47:59    253s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:59    253s] [ TransformInit          ]      1   0:00:07.4  (  23.5 % )     0:00:07.4 /  0:00:07.4    1.0
[03/18 22:47:59    253s] [ OptSingleIteration     ]     57   0:00:00.1  (   0.4 % )     0:00:21.7 /  0:00:21.7    1.0
[03/18 22:47:59    253s] [ OptGetWeight           ]     57   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.5    1.1
[03/18 22:47:59    253s] [ OptEval                ]     57   0:00:17.7  (  55.8 % )     0:00:17.7 /  0:00:17.8    1.0
[03/18 22:47:59    253s] [ OptCommit              ]     57   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:47:59    253s] [ IncrTimingUpdate       ]     43   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:47:59    253s] [ PostCommitDelayUpdate  ]     57   0:00:00.3  (   1.1 % )     0:00:01.2 /  0:00:01.1    1.0
[03/18 22:47:59    253s] [ IncrDelayCalc          ]    149   0:00:00.8  (   2.6 % )     0:00:00.8 /  0:00:00.8    0.9
[03/18 22:47:59    253s] [ SetupOptGetWorkingSet  ]    127   0:00:00.7  (   2.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:47:59    253s] [ SetupOptGetActiveNode  ]    127   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:47:59    253s] [ SetupOptSlackGraph     ]     57   0:00:00.9  (   2.7 % )     0:00:00.9 /  0:00:00.8    0.9
[03/18 22:47:59    253s] [ MISC                   ]          0:00:00.9  (   3.0 % )     0:00:00.9 /  0:00:01.0    1.0
[03/18 22:47:59    253s] ---------------------------------------------------------------------------------------------
[03/18 22:47:59    253s]  TnsOpt #1 TOTAL                    0:00:31.7  ( 100.0 % )     0:00:31.7 /  0:00:31.7    1.0
[03/18 22:47:59    253s] ---------------------------------------------------------------------------------------------
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] End: GigaOpt Optimization in TNS mode
[03/18 22:47:59    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1658.4M
[03/18 22:47:59    253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.082, MEM:1658.4M
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] *** Start incrementalPlace ***
[03/18 22:47:59    253s] User Input Parameters:
[03/18 22:47:59    253s] - Congestion Driven    : On
[03/18 22:47:59    253s] - Timing Driven        : On
[03/18 22:47:59    253s] - Area-Violation Based : On
[03/18 22:47:59    253s] - Start Rollback Level : -5
[03/18 22:47:59    253s] - Legalized            : On
[03/18 22:47:59    253s] - Window Based         : Off
[03/18 22:47:59    253s] - eDen incr mode       : Off
[03/18 22:47:59    253s] - Small incr mode      : Off
[03/18 22:47:59    253s] 
[03/18 22:47:59    253s] no activity file in design. spp won't run.
[03/18 22:48:00    254s] Collecting buffer chain nets ...
[03/18 22:48:00    254s] No Views given, use default active views for adaptive view pruning
[03/18 22:48:00    254s] SKP will enable view:
[03/18 22:48:00    254s]   WC_VIEW
[03/18 22:48:00    254s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1658.4M
[03/18 22:48:00    254s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1658.4M
[03/18 22:48:00    254s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1658.4M
[03/18 22:48:00    254s] Starting Early Global Route congestion estimation: mem = 1658.4M
[03/18 22:48:00    254s] (I)       Started Loading and Dumping File ( Curr Mem: 1658.39 MB )
[03/18 22:48:00    254s] (I)       Reading DB...
[03/18 22:48:00    254s] (I)       Read data from FE... (mem=1658.4M)
[03/18 22:48:00    254s] (I)       Read nodes and places... (mem=1658.4M)
[03/18 22:48:00    254s] (I)       Done Read nodes and places (cpu=0.010s, mem=1660.5M)
[03/18 22:48:00    254s] (I)       Read nets... (mem=1660.5M)
[03/18 22:48:00    254s] (I)       Done Read nets (cpu=0.050s, mem=1662.5M)
[03/18 22:48:00    254s] (I)       Done Read data from FE (cpu=0.060s, mem=1662.5M)
[03/18 22:48:00    254s] (I)       before initializing RouteDB syMemory usage = 1662.5 MB
[03/18 22:48:00    254s] (I)       Honor MSV route constraint: false
[03/18 22:48:00    254s] (I)       Maximum routing layer  : 127
[03/18 22:48:00    254s] (I)       Minimum routing layer  : 2
[03/18 22:48:00    254s] (I)       Supply scale factor H  : 1.00
[03/18 22:48:00    254s] (I)       Supply scale factor V  : 1.00
[03/18 22:48:00    254s] (I)       Tracks used by clock wire: 0
[03/18 22:48:00    254s] (I)       Reverse direction      : 
[03/18 22:48:00    254s] (I)       Honor partition pin guides: true
[03/18 22:48:00    254s] (I)       Route selected nets only: false
[03/18 22:48:00    254s] (I)       Route secondary PG pins: false
[03/18 22:48:00    254s] (I)       Second PG max fanout   : 2147483647
[03/18 22:48:00    254s] (I)       Apply function for special wires: true
[03/18 22:48:00    254s] (I)       Layer by layer blockage reading: true
[03/18 22:48:00    254s] (I)       Offset calculation fix : true
[03/18 22:48:00    254s] (I)       Route stripe layer range: 
[03/18 22:48:00    254s] (I)       Honor partition fences : 
[03/18 22:48:00    254s] (I)       Honor partition pin    : 
[03/18 22:48:00    254s] (I)       Honor partition fences with feedthrough: 
[03/18 22:48:00    254s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:48:00    254s] (I)       Use row-based GCell size
[03/18 22:48:00    254s] (I)       Use row-based GCell align
[03/18 22:48:00    254s] (I)       GCell unit size   : 3600
[03/18 22:48:00    254s] (I)       GCell multiplier  : 1
[03/18 22:48:00    254s] (I)       GCell row height  : 3600
[03/18 22:48:00    254s] (I)       Actual row height : 3600
[03/18 22:48:00    254s] (I)       GCell align ref   : 20000 20000
[03/18 22:48:00    254s] [NR-eGR] Track table information for default rule: 
[03/18 22:48:00    254s] [NR-eGR] M1 has no routable track
[03/18 22:48:00    254s] [NR-eGR] M2 has single uniform track structure
[03/18 22:48:00    254s] [NR-eGR] M3 has single uniform track structure
[03/18 22:48:00    254s] [NR-eGR] M4 has single uniform track structure
[03/18 22:48:00    254s] [NR-eGR] M5 has single uniform track structure
[03/18 22:48:00    254s] [NR-eGR] M6 has single uniform track structure
[03/18 22:48:00    254s] [NR-eGR] M7 has single uniform track structure
[03/18 22:48:00    254s] [NR-eGR] M8 has single uniform track structure
[03/18 22:48:00    254s] (I)       ===========================================================================
[03/18 22:48:00    254s] (I)       == Report All Rule Vias ==
[03/18 22:48:00    254s] (I)       ===========================================================================
[03/18 22:48:00    254s] (I)        Via Rule : (Default)
[03/18 22:48:00    254s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:48:00    254s] (I)       ---------------------------------------------------------------------------
[03/18 22:48:00    254s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:48:00    254s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:48:00    254s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:48:00    254s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:48:00    254s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:48:00    254s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:48:00    254s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:48:00    254s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:48:00    254s] (I)       ===========================================================================
[03/18 22:48:00    254s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1662.51 MB )
[03/18 22:48:00    254s] [NR-eGR] Read 20172 PG shapes
[03/18 22:48:00    254s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1662.51 MB )
[03/18 22:48:00    254s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:48:00    254s] [NR-eGR] #Instance Blockages : 0
[03/18 22:48:00    254s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:48:00    254s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:48:00    254s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:48:00    254s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:48:00    254s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:48:00    254s] (I)       readDataFromPlaceDB
[03/18 22:48:00    254s] (I)       Read net information..
[03/18 22:48:00    254s] [NR-eGR] Read numTotalNets=15864  numIgnoredNets=0
[03/18 22:48:00    254s] (I)       Read testcase time = 0.000 seconds
[03/18 22:48:00    254s] 
[03/18 22:48:00    254s] (I)       early_global_route_priority property id does not exist.
[03/18 22:48:00    254s] (I)       Start initializing grid graph
[03/18 22:48:00    254s] (I)       End initializing grid graph
[03/18 22:48:00    254s] (I)       Model blockages into capacity
[03/18 22:48:00    254s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:48:00    254s] (I)       Started Modeling ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 1 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 2 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:48:00    254s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 3 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:48:00    254s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 4 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:48:00    254s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 5 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:48:00    254s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 6 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:48:00    254s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 7 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:48:00    254s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Modeling Layer 8 ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:48:00    254s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       -- layer congestion ratio --
[03/18 22:48:00    254s] (I)       Layer 1 : 0.100000
[03/18 22:48:00    254s] (I)       Layer 2 : 0.700000
[03/18 22:48:00    254s] (I)       Layer 3 : 0.700000
[03/18 22:48:00    254s] (I)       Layer 4 : 0.700000
[03/18 22:48:00    254s] (I)       Layer 5 : 0.700000
[03/18 22:48:00    254s] (I)       Layer 6 : 0.700000
[03/18 22:48:00    254s] (I)       Layer 7 : 0.700000
[03/18 22:48:00    254s] (I)       Layer 8 : 0.700000
[03/18 22:48:00    254s] (I)       ----------------------------
[03/18 22:48:00    254s] (I)       Number of ignored nets = 0
[03/18 22:48:00    254s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:48:00    254s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:48:00    254s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:48:00    254s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:48:00    254s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:48:00    254s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:48:00    254s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:48:00    254s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:48:00    254s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:48:00    254s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:48:00    254s] (I)       WARNING: There are 37 pins inside gCell located around position 94.60 172.00. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/18 22:48:00    254s] (I)       WARNING: There are 34 pins inside gCell located around position 96.40 172.00. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/18 22:48:00    254s] (I)       WARNING: There are 62 pins inside gCell located around position 289.00 195.40. This will make Early Global Router work slower, please verify if those pins are correctly placed.
[03/18 22:48:00    254s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1666.0 MB
[03/18 22:48:00    254s] (I)       Ndr track 0 does not exist
[03/18 22:48:00    254s] (I)       Layer1  viaCost=300.00
[03/18 22:48:00    254s] (I)       Layer2  viaCost=100.00
[03/18 22:48:00    254s] (I)       Layer3  viaCost=100.00
[03/18 22:48:00    254s] (I)       Layer4  viaCost=100.00
[03/18 22:48:00    254s] (I)       Layer5  viaCost=100.00
[03/18 22:48:00    254s] (I)       Layer6  viaCost=200.00
[03/18 22:48:00    254s] (I)       Layer7  viaCost=100.00
[03/18 22:48:00    254s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:48:00    254s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:48:00    254s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:48:00    254s] (I)       Site width          :   400  (dbu)
[03/18 22:48:00    254s] (I)       Row height          :  3600  (dbu)
[03/18 22:48:00    254s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:48:00    254s] (I)       GCell width         :  3600  (dbu)
[03/18 22:48:00    254s] (I)       GCell height        :  3600  (dbu)
[03/18 22:48:00    254s] (I)       Grid                :   219   219     8
[03/18 22:48:00    254s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:48:00    254s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:48:00    254s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:48:00    254s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:48:00    254s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:48:00    254s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:48:00    254s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:48:00    254s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:48:00    254s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:48:00    254s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:48:00    254s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:48:00    254s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:48:00    254s] (I)       --------------------------------------------------------
[03/18 22:48:00    254s] 
[03/18 22:48:00    254s] [NR-eGR] ============ Routing rule table ============
[03/18 22:48:00    254s] [NR-eGR] Rule id: 0  Nets: 15864 
[03/18 22:48:00    254s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:48:00    254s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:48:00    254s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:48:00    254s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:48:00    254s] [NR-eGR] ========================================
[03/18 22:48:00    254s] [NR-eGR] 
[03/18 22:48:00    254s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:48:00    254s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:48:00    254s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:48:00    254s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:48:00    254s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:48:00    254s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:48:00    254s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:48:00    254s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:48:00    254s] (I)       After initializing earlyGlobalRoute syMemory usage = 1666.0 MB
[03/18 22:48:00    254s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Global Routing ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       ============= Initialization =============
[03/18 22:48:00    254s] (I)       totalPins=52043  totalGlobalPin=50764 (97.54%)
[03/18 22:48:00    254s] (I)       Started Build MST ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Generate topology with single threads
[03/18 22:48:00    254s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:48:00    254s] [NR-eGR] Layer group 1: route 15864 net(s) in layer range [2, 8]
[03/18 22:48:00    254s] (I)       ============  Phase 1a Route ============
[03/18 22:48:00    254s] (I)       Started Phase 1a ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:48:00    254s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Usage: 127724 = (57525 H, 70199 V) = (6.09% H, 5.77% V) = (1.035e+05um H, 1.264e+05um V)
[03/18 22:48:00    254s] (I)       
[03/18 22:48:00    254s] (I)       ============  Phase 1b Route ============
[03/18 22:48:00    254s] (I)       Started Phase 1b ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Usage: 127724 = (57525 H, 70199 V) = (6.09% H, 5.77% V) = (1.035e+05um H, 1.264e+05um V)
[03/18 22:48:00    254s] (I)       
[03/18 22:48:00    254s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.299032e+05um
[03/18 22:48:00    254s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 22:48:00    254s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:48:00    254s] (I)       ============  Phase 1c Route ============
[03/18 22:48:00    254s] (I)       Started Phase 1c ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Level2 Grid: 44 x 44
[03/18 22:48:00    254s] (I)       Started Two Level Routing ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Usage: 127724 = (57525 H, 70199 V) = (6.09% H, 5.77% V) = (1.035e+05um H, 1.264e+05um V)
[03/18 22:48:00    254s] (I)       
[03/18 22:48:00    254s] (I)       ============  Phase 1d Route ============
[03/18 22:48:00    254s] (I)       Started Phase 1d ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Usage: 127726 = (57527 H, 70199 V) = (6.09% H, 5.77% V) = (1.035e+05um H, 1.264e+05um V)
[03/18 22:48:00    254s] (I)       
[03/18 22:48:00    254s] (I)       ============  Phase 1e Route ============
[03/18 22:48:00    254s] (I)       Started Phase 1e ( Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Usage: 127726 = (57527 H, 70199 V) = (6.09% H, 5.77% V) = (1.035e+05um H, 1.264e+05um V)
[03/18 22:48:00    254s] (I)       
[03/18 22:48:00    254s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.299068e+05um
[03/18 22:48:00    254s] [NR-eGR] 
[03/18 22:48:00    254s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       Running layer assignment with 1 threads
[03/18 22:48:00    254s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       ============  Phase 1l Route ============
[03/18 22:48:00    254s] (I)       
[03/18 22:48:00    254s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:48:00    254s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/18 22:48:00    254s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/18 22:48:00    254s] [NR-eGR]       Layer             (1-11)           (12-22)           (23-33)           (34-44)    OverCon 
[03/18 22:48:00    254s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/18 22:48:00    254s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:00    254s] [NR-eGR]      M2  (2)        40( 0.09%)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.09%) 
[03/18 22:48:00    254s] [NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:00    254s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/18 22:48:00    254s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:00    254s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:00    254s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:00    254s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:00    254s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/18 22:48:00    254s] [NR-eGR] Total               45( 0.01%)         2( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[03/18 22:48:00    254s] [NR-eGR] 
[03/18 22:48:00    254s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1666.03 MB )
[03/18 22:48:00    254s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:48:00    254s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/18 22:48:00    254s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.03% V
[03/18 22:48:00    254s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1666.0M
[03/18 22:48:00    254s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.310, REAL:0.307, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF: Starting HotSpotCal at level 1, MEM:1666.0M
[03/18 22:48:00    254s] [hotspot] +------------+---------------+---------------+
[03/18 22:48:00    254s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:48:00    254s] [hotspot] +------------+---------------+---------------+
[03/18 22:48:00    254s] [hotspot] | normalized |          0.44 |          0.44 |
[03/18 22:48:00    254s] [hotspot] +------------+---------------+---------------+
[03/18 22:48:00    254s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[03/18 22:48:00    254s] [hotspot] max/total 0.44/0.44, big hotspot (>10) total 0.00
[03/18 22:48:00    254s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[03/18 22:48:00    254s] [hotspot] +-----+-------------------------------------+---------------+
[03/18 22:48:00    254s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/18 22:48:00    254s] [hotspot] +-----+-------------------------------------+---------------+
[03/18 22:48:00    254s] [hotspot] |  1  |   281.80   188.20   296.20   202.60 |        0.44   |
[03/18 22:48:00    254s] [hotspot] +-----+-------------------------------------+---------------+
[03/18 22:48:00    254s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1666.0M
[03/18 22:48:00    254s] 
[03/18 22:48:00    254s] === incrementalPlace Internal Loop 1 ===
[03/18 22:48:00    254s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/18 22:48:00    254s] OPERPROF: Starting IPInitSPData at level 1, MEM:1666.0M
[03/18 22:48:00    254s] z: 2, totalTracks: 1
[03/18 22:48:00    254s] z: 4, totalTracks: 1
[03/18 22:48:00    254s] z: 6, totalTracks: 1
[03/18 22:48:00    254s] z: 8, totalTracks: 1
[03/18 22:48:00    254s] #spOpts: N=65 minPadR=1.1 
[03/18 22:48:00    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF:   Starting post-place ADS at level 2, MEM:1666.0M
[03/18 22:48:00    254s] ADSU 0.509 -> 0.509. GS 14.400
[03/18 22:48:00    254s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.034, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF:   Starting spMPad at level 2, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF:     Starting spContextMPad at level 3, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.007, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1666.0M
[03/18 22:48:00    254s] no activity file in design. spp won't run.
[03/18 22:48:00    254s] [spp] 0
[03/18 22:48:00    254s] [adp] 0:1:1:3
[03/18 22:48:00    254s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.005, MEM:1666.0M
[03/18 22:48:00    254s] SP #FI/SF FL/PI 0/0 14068/0
[03/18 22:48:00    254s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.200, REAL:0.194, MEM:1666.0M
[03/18 22:48:00    254s] PP off. flexM 0
[03/18 22:48:00    254s] OPERPROF: Starting CDPad at level 1, MEM:1666.0M
[03/18 22:48:00    254s] 3DP is on.
[03/18 22:48:00    254s] 3DP OF M2 0.003, M4 0.000. Diff 0
[03/18 22:48:00    254s] design sh 0.039.
[03/18 22:48:00    254s] design sh 0.039.
[03/18 22:48:00    254s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/18 22:48:00    254s] design sh 0.039.
[03/18 22:48:00    254s] CDPadU 0.597 -> 0.569. R=0.509, N=14068, GS=1.800
[03/18 22:48:00    254s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.268, MEM:1666.0M
[03/18 22:48:00    254s] OPERPROF: Starting InitSKP at level 1, MEM:1666.0M
[03/18 22:48:00    254s] no activity file in design. spp won't run.
[03/18 22:48:01    255s] no activity file in design. spp won't run.
[03/18 22:48:03    257s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:03.0)***
[03/18 22:48:03    257s] OPERPROF: Finished InitSKP at level 1, CPU:2.300, REAL:2.303, MEM:1676.8M
[03/18 22:48:03    257s] NP #FI/FS/SF FL/PI: 0/0/0 14068/0
[03/18 22:48:03    257s] no activity file in design. spp won't run.
[03/18 22:48:03    257s] 
[03/18 22:48:03    257s] AB Est...
[03/18 22:48:03    257s] OPERPROF: Starting npPlace at level 1, MEM:1676.8M
[03/18 22:48:03    257s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.075, MEM:1725.8M
[03/18 22:48:03    257s] Iteration  4: Skipped, with CDP Off
[03/18 22:48:03    257s] 
[03/18 22:48:03    257s] AB Est...
[03/18 22:48:03    257s] OPERPROF: Starting npPlace at level 1, MEM:1725.8M
[03/18 22:48:03    257s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.063, MEM:1725.8M
[03/18 22:48:03    257s] Iteration  5: Skipped, with CDP Off
[03/18 22:48:03    257s] 
[03/18 22:48:03    257s] AB Est...
[03/18 22:48:03    257s] OPERPROF: Starting npPlace at level 1, MEM:1725.8M
[03/18 22:48:03    257s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.066, MEM:1725.8M
[03/18 22:48:03    257s] Iteration  6: Skipped, with CDP Off
[03/18 22:48:03    257s] OPERPROF: Starting npPlace at level 1, MEM:1725.8M
[03/18 22:48:03    257s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/18 22:48:03    257s] No instances found in the vector
[03/18 22:48:03    257s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1725.8M, DRC: 0)
[03/18 22:48:03    257s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:48:06    260s] Iteration  7: Total net bbox = 1.525e+05 (6.73e+04 8.52e+04)
[03/18 22:48:06    260s]               Est.  stn bbox = 1.964e+05 (8.58e+04 1.11e+05)
[03/18 22:48:06    260s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1731.8M
[03/18 22:48:06    260s] OPERPROF: Finished npPlace at level 1, CPU:2.880, REAL:2.871, MEM:1731.8M
[03/18 22:48:06    260s] no activity file in design. spp won't run.
[03/18 22:48:06    260s] NP #FI/FS/SF FL/PI: 0/0/0 14068/0
[03/18 22:48:06    260s] no activity file in design. spp won't run.
[03/18 22:48:06    260s] OPERPROF: Starting npPlace at level 1, MEM:1731.8M
[03/18 22:48:06    260s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/18 22:48:06    260s] No instances found in the vector
[03/18 22:48:06    260s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1731.8M, DRC: 0)
[03/18 22:48:06    260s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:48:13    267s] Iteration  8: Total net bbox = 1.703e+05 (7.66e+04 9.38e+04)
[03/18 22:48:13    267s]               Est.  stn bbox = 2.173e+05 (9.68e+04 1.21e+05)
[03/18 22:48:13    267s]               cpu = 0:00:06.3 real = 0:00:07.0 mem = 1718.8M
[03/18 22:48:13    267s] OPERPROF: Finished npPlace at level 1, CPU:6.370, REAL:6.340, MEM:1718.8M
[03/18 22:48:13    267s] no activity file in design. spp won't run.
[03/18 22:48:13    267s] NP #FI/FS/SF FL/PI: 0/0/0 14068/0
[03/18 22:48:13    267s] no activity file in design. spp won't run.
[03/18 22:48:13    267s] OPERPROF: Starting npPlace at level 1, MEM:1718.8M
[03/18 22:48:13    267s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:48:13    267s] No instances found in the vector
[03/18 22:48:13    267s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1718.8M, DRC: 0)
[03/18 22:48:13    267s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:48:25    279s] Iteration  9: Total net bbox = 1.758e+05 (8.01e+04 9.57e+04)
[03/18 22:48:25    279s]               Est.  stn bbox = 2.224e+05 (1.00e+05 1.22e+05)
[03/18 22:48:25    279s]               cpu = 0:00:12.0 real = 0:00:12.0 mem = 1718.8M
[03/18 22:48:25    279s] OPERPROF: Finished npPlace at level 1, CPU:12.080, REAL:11.999, MEM:1718.8M
[03/18 22:48:25    279s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1718.8M
[03/18 22:48:25    279s] Starting Early Global Route rough congestion estimation: mem = 1718.8M
[03/18 22:48:25    279s] (I)       Started Loading and Dumping File ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Reading DB...
[03/18 22:48:25    279s] (I)       Read data from FE... (mem=1718.8M)
[03/18 22:48:25    279s] (I)       Read nodes and places... (mem=1718.8M)
[03/18 22:48:25    279s] (I)       Done Read nodes and places (cpu=0.020s, mem=1718.8M)
[03/18 22:48:25    279s] (I)       Read nets... (mem=1718.8M)
[03/18 22:48:25    279s] (I)       Done Read nets (cpu=0.040s, mem=1718.8M)
[03/18 22:48:25    279s] (I)       Done Read data from FE (cpu=0.060s, mem=1718.8M)
[03/18 22:48:25    279s] (I)       before initializing RouteDB syMemory usage = 1718.8 MB
[03/18 22:48:25    279s] (I)       Print mode             : 2
[03/18 22:48:25    279s] (I)       Stop if highly congested: false
[03/18 22:48:25    279s] (I)       Honor MSV route constraint: false
[03/18 22:48:25    279s] (I)       Maximum routing layer  : 127
[03/18 22:48:25    279s] (I)       Minimum routing layer  : 2
[03/18 22:48:25    279s] (I)       Supply scale factor H  : 1.00
[03/18 22:48:25    279s] (I)       Supply scale factor V  : 1.00
[03/18 22:48:25    279s] (I)       Tracks used by clock wire: 0
[03/18 22:48:25    279s] (I)       Reverse direction      : 
[03/18 22:48:25    279s] (I)       Honor partition pin guides: true
[03/18 22:48:25    279s] (I)       Route selected nets only: false
[03/18 22:48:25    279s] (I)       Route secondary PG pins: false
[03/18 22:48:25    279s] (I)       Second PG max fanout   : 2147483647
[03/18 22:48:25    279s] (I)       Assign partition pins  : false
[03/18 22:48:25    279s] (I)       Support large GCell    : true
[03/18 22:48:25    279s] (I)       Number of rows per GCell: 2
[03/18 22:48:25    279s] (I)       Max num rows per GCell : 32
[03/18 22:48:25    279s] (I)       Apply function for special wires: true
[03/18 22:48:25    279s] (I)       Layer by layer blockage reading: true
[03/18 22:48:25    279s] (I)       Offset calculation fix : true
[03/18 22:48:25    279s] (I)       Route stripe layer range: 
[03/18 22:48:25    279s] (I)       Honor partition fences : 
[03/18 22:48:25    279s] (I)       Honor partition pin    : 
[03/18 22:48:25    279s] (I)       Honor partition fences with feedthrough: 
[03/18 22:48:25    279s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:48:25    279s] (I)       Use row-based GCell size
[03/18 22:48:25    279s] (I)       Use row-based GCell align
[03/18 22:48:25    279s] (I)       GCell unit size   : 3600
[03/18 22:48:25    279s] (I)       GCell multiplier  : 2
[03/18 22:48:25    279s] (I)       GCell row height  : 3600
[03/18 22:48:25    279s] (I)       Actual row height : 3600
[03/18 22:48:25    279s] (I)       GCell align ref   : 20000 20000
[03/18 22:48:25    279s] [NR-eGR] Track table information for default rule: 
[03/18 22:48:25    279s] [NR-eGR] M1 has no routable track
[03/18 22:48:25    279s] [NR-eGR] M2 has single uniform track structure
[03/18 22:48:25    279s] [NR-eGR] M3 has single uniform track structure
[03/18 22:48:25    279s] [NR-eGR] M4 has single uniform track structure
[03/18 22:48:25    279s] [NR-eGR] M5 has single uniform track structure
[03/18 22:48:25    279s] [NR-eGR] M6 has single uniform track structure
[03/18 22:48:25    279s] [NR-eGR] M7 has single uniform track structure
[03/18 22:48:25    279s] [NR-eGR] M8 has single uniform track structure
[03/18 22:48:25    279s] (I)       ===========================================================================
[03/18 22:48:25    279s] (I)       == Report All Rule Vias ==
[03/18 22:48:25    279s] (I)       ===========================================================================
[03/18 22:48:25    279s] (I)        Via Rule : (Default)
[03/18 22:48:25    279s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:48:25    279s] (I)       ---------------------------------------------------------------------------
[03/18 22:48:25    279s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:48:25    279s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:48:25    279s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:48:25    279s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:48:25    279s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:48:25    279s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:48:25    279s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:48:25    279s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:48:25    279s] (I)       ===========================================================================
[03/18 22:48:25    279s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] [NR-eGR] Read 20172 PG shapes
[03/18 22:48:25    279s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:48:25    279s] [NR-eGR] #Instance Blockages : 0
[03/18 22:48:25    279s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:48:25    279s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:48:25    279s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:48:25    279s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:48:25    279s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:48:25    279s] (I)       readDataFromPlaceDB
[03/18 22:48:25    279s] (I)       Read net information..
[03/18 22:48:25    279s] [NR-eGR] Read numTotalNets=15864  numIgnoredNets=0
[03/18 22:48:25    279s] (I)       Read testcase time = 0.010 seconds
[03/18 22:48:25    279s] 
[03/18 22:48:25    279s] (I)       early_global_route_priority property id does not exist.
[03/18 22:48:25    279s] (I)       Start initializing grid graph
[03/18 22:48:25    279s] (I)       End initializing grid graph
[03/18 22:48:25    279s] (I)       Model blockages into capacity
[03/18 22:48:25    279s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:48:25    279s] (I)       Started Modeling ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 1 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 2 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:48:25    279s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 3 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:48:25    279s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 4 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:48:25    279s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 5 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:48:25    279s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 6 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:48:25    279s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 7 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:48:25    279s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Modeling Layer 8 ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:48:25    279s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       -- layer congestion ratio --
[03/18 22:48:25    279s] (I)       Layer 1 : 0.100000
[03/18 22:48:25    279s] (I)       Layer 2 : 0.700000
[03/18 22:48:25    279s] (I)       Layer 3 : 0.700000
[03/18 22:48:25    279s] (I)       Layer 4 : 0.700000
[03/18 22:48:25    279s] (I)       Layer 5 : 0.700000
[03/18 22:48:25    279s] (I)       Layer 6 : 0.700000
[03/18 22:48:25    279s] (I)       Layer 7 : 0.700000
[03/18 22:48:25    279s] (I)       Layer 8 : 0.700000
[03/18 22:48:25    279s] (I)       ----------------------------
[03/18 22:48:25    279s] (I)       Number of ignored nets = 0
[03/18 22:48:25    279s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:48:25    279s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:48:25    279s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:48:25    279s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:48:25    279s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:48:25    279s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:48:25    279s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:48:25    279s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:48:25    279s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:48:25    279s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:48:25    279s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1718.8 MB
[03/18 22:48:25    279s] (I)       Ndr track 0 does not exist
[03/18 22:48:25    279s] (I)       Layer1  viaCost=300.00
[03/18 22:48:25    279s] (I)       Layer2  viaCost=100.00
[03/18 22:48:25    279s] (I)       Layer3  viaCost=100.00
[03/18 22:48:25    279s] (I)       Layer4  viaCost=100.00
[03/18 22:48:25    279s] (I)       Layer5  viaCost=100.00
[03/18 22:48:25    279s] (I)       Layer6  viaCost=200.00
[03/18 22:48:25    279s] (I)       Layer7  viaCost=100.00
[03/18 22:48:25    279s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:48:25    279s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:48:25    279s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:48:25    279s] (I)       Site width          :   400  (dbu)
[03/18 22:48:25    279s] (I)       Row height          :  3600  (dbu)
[03/18 22:48:25    279s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:48:25    279s] (I)       GCell width         :  7200  (dbu)
[03/18 22:48:25    279s] (I)       GCell height        :  7200  (dbu)
[03/18 22:48:25    279s] (I)       Grid                :   110   110     8
[03/18 22:48:25    279s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:48:25    279s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/18 22:48:25    279s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/18 22:48:25    279s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:48:25    279s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:48:25    279s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:48:25    279s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:48:25    279s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:48:25    279s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/18 22:48:25    279s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:48:25    279s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:48:25    279s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:48:25    279s] (I)       --------------------------------------------------------
[03/18 22:48:25    279s] 
[03/18 22:48:25    279s] [NR-eGR] ============ Routing rule table ============
[03/18 22:48:25    279s] [NR-eGR] Rule id: 0  Nets: 15864 
[03/18 22:48:25    279s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:48:25    279s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:48:25    279s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:48:25    279s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:48:25    279s] [NR-eGR] ========================================
[03/18 22:48:25    279s] [NR-eGR] 
[03/18 22:48:25    279s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:48:25    279s] (I)       blocked tracks on layer2 : = 54811 / 217030 (25.26%)
[03/18 22:48:25    279s] (I)       blocked tracks on layer3 : = 21565 / 216810 (9.95%)
[03/18 22:48:25    279s] (I)       blocked tracks on layer4 : = 62737 / 217030 (28.91%)
[03/18 22:48:25    279s] (I)       blocked tracks on layer5 : = 0 / 216810 (0.00%)
[03/18 22:48:25    279s] (I)       blocked tracks on layer6 : = 0 / 217030 (0.00%)
[03/18 22:48:25    279s] (I)       blocked tracks on layer7 : = 0 / 54230 (0.00%)
[03/18 22:48:25    279s] (I)       blocked tracks on layer8 : = 0 / 54230 (0.00%)
[03/18 22:48:25    279s] (I)       After initializing earlyGlobalRoute syMemory usage = 1718.8 MB
[03/18 22:48:25    279s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       ============= Initialization =============
[03/18 22:48:25    279s] (I)       numLocalWires=15031  numGlobalNetBranches=4412  numLocalNetBranches=3140
[03/18 22:48:25    279s] (I)       totalPins=52043  totalGlobalPin=41550 (79.84%)
[03/18 22:48:25    279s] (I)       Started Build MST ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Generate topology with single threads
[03/18 22:48:25    279s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       total 2D Cap : 1086998 = (470967 H, 616031 V)
[03/18 22:48:25    279s] (I)       ============  Phase 1a Route ============
[03/18 22:48:25    279s] (I)       Started Phase 1a ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:48:25    279s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1718.82 MB )
[03/18 22:48:25    279s] (I)       Usage: 64430 = (31136 H, 33294 V) = (6.61% H, 5.40% V) = (1.121e+05um H, 1.199e+05um V)
[03/18 22:48:25    279s] (I)       
[03/18 22:48:25    279s] (I)       ============  Phase 1b Route ============
[03/18 22:48:25    279s] (I)       Usage: 64430 = (31136 H, 33294 V) = (6.61% H, 5.40% V) = (1.121e+05um H, 1.199e+05um V)
[03/18 22:48:25    279s] (I)       
[03/18 22:48:25    279s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:48:25    279s] 
[03/18 22:48:25    279s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:48:25    279s] Finished Early Global Route rough congestion estimation: mem = 1718.8M
[03/18 22:48:25    279s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.142, MEM:1718.8M
[03/18 22:48:25    279s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/18 22:48:25    279s] OPERPROF: Starting CDPad at level 1, MEM:1718.8M
[03/18 22:48:25    279s] CDPadU 0.569 -> 0.570. R=0.509, N=14068, GS=3.600
[03/18 22:48:25    279s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.109, MEM:1718.8M
[03/18 22:48:25    279s] no activity file in design. spp won't run.
[03/18 22:48:25    279s] NP #FI/FS/SF FL/PI: 0/0/0 14068/0
[03/18 22:48:25    279s] no activity file in design. spp won't run.
[03/18 22:48:25    279s] OPERPROF: Starting npPlace at level 1, MEM:1718.8M
[03/18 22:48:25    279s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:48:25    279s] No instances found in the vector
[03/18 22:48:25    279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1718.8M, DRC: 0)
[03/18 22:48:25    279s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:48:26    280s] OPERPROF: Finished npPlace at level 1, CPU:1.030, REAL:1.032, MEM:1716.8M
[03/18 22:48:26    281s] no activity file in design. spp won't run.
[03/18 22:48:26    281s] NP #FI/FS/SF FL/PI: 0/0/0 14068/0
[03/18 22:48:26    281s] no activity file in design. spp won't run.
[03/18 22:48:27    281s] OPERPROF: Starting npPlace at level 1, MEM:1716.8M
[03/18 22:48:27    281s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/18 22:48:27    281s] No instances found in the vector
[03/18 22:48:27    281s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1716.8M, DRC: 0)
[03/18 22:48:27    281s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:48:30    284s] Iteration 10: Total net bbox = 1.856e+05 (8.49e+04 1.01e+05)
[03/18 22:48:30    284s]               Est.  stn bbox = 2.319e+05 (1.05e+05 1.27e+05)
[03/18 22:48:30    284s]               cpu = 0:00:03.6 real = 0:00:03.0 mem = 1716.8M
[03/18 22:48:30    284s] OPERPROF: Finished npPlace at level 1, CPU:3.670, REAL:3.653, MEM:1716.8M
[03/18 22:48:30    284s] no activity file in design. spp won't run.
[03/18 22:48:30    284s] NP #FI/FS/SF FL/PI: 0/0/0 14068/0
[03/18 22:48:30    284s] no activity file in design. spp won't run.
[03/18 22:48:30    285s] OPERPROF: Starting npPlace at level 1, MEM:1716.8M
[03/18 22:48:30    285s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/18 22:48:30    285s] No instances found in the vector
[03/18 22:48:30    285s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1716.8M, DRC: 0)
[03/18 22:48:30    285s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:48:34    288s] Iteration 11: Total net bbox = 1.867e+05 (8.54e+04 1.01e+05)
[03/18 22:48:34    288s]               Est.  stn bbox = 2.327e+05 (1.05e+05 1.27e+05)
[03/18 22:48:34    288s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 1719.0M
[03/18 22:48:34    288s] OPERPROF: Finished npPlace at level 1, CPU:3.660, REAL:3.661, MEM:1719.0M
[03/18 22:48:34    288s] Move report: Timing Driven Placement moves 14068 insts, mean move: 6.36 um, max move: 55.90 um
[03/18 22:48:34    288s] 	Max move on inst (FE_RC_105_0): (105.80, 224.20) --> (116.50, 178.99)
[03/18 22:48:34    288s] no activity file in design. spp won't run.
[03/18 22:48:34    288s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.006, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1717.4M
[03/18 22:48:34    288s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.020, MEM:1717.4M
[03/18 22:48:34    288s] 
[03/18 22:48:34    288s] Finished Incremental Placement (cpu=0:00:34.4, real=0:00:34.0, mem=1717.4M)
[03/18 22:48:34    288s] CongRepair sets shifter mode to gplace
[03/18 22:48:34    288s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1717.4M
[03/18 22:48:34    288s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1717.4M
[03/18 22:48:34    288s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1717.4M
[03/18 22:48:34    288s] z: 2, totalTracks: 1
[03/18 22:48:34    288s] z: 4, totalTracks: 1
[03/18 22:48:34    288s] z: 6, totalTracks: 1
[03/18 22:48:34    288s] z: 8, totalTracks: 1
[03/18 22:48:34    288s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:48:34    288s] All LLGs are deleted
[03/18 22:48:34    288s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1717.4M
[03/18 22:48:34    288s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1717.4M
[03/18 22:48:34    288s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1717.4M
[03/18 22:48:34    288s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1717.4M
[03/18 22:48:34    288s] Core basic site is core
[03/18 22:48:34    288s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:48:34    288s] SiteArray: use 1,703,936 bytes
[03/18 22:48:34    288s] SiteArray: current memory after site array memory allocation 1719.0M
[03/18 22:48:34    288s] SiteArray: FP blocked sites are writable
[03/18 22:48:34    288s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:48:34    288s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1719.0M
[03/18 22:48:34    288s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:48:34    288s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.020, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.100, REAL:0.100, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:         Starting CMU at level 5, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.107, MEM:1719.0M
[03/18 22:48:34    288s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1719.0MB).
[03/18 22:48:34    288s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.128, MEM:1719.0M
[03/18 22:48:34    288s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.128, MEM:1719.0M
[03/18 22:48:34    288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.3
[03/18 22:48:34    288s] OPERPROF:   Starting RefinePlace at level 2, MEM:1719.0M
[03/18 22:48:34    288s] *** Starting refinePlace (0:04:49 mem=1719.0M) ***
[03/18 22:48:34    288s] Total net bbox length = 1.933e+05 (9.180e+04 1.015e+05) (ext = 9.319e+03)
[03/18 22:48:34    288s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:48:34    288s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1719.0M
[03/18 22:48:34    288s] Starting refinePlace ...
[03/18 22:48:34    289s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:48:34    289s]    Spread Effort: high, pre-route mode, useDDP on.
[03/18 22:48:35    289s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1719.0MB) @(0:04:49 - 0:04:49).
[03/18 22:48:35    289s] Move report: preRPlace moves 14068 insts, mean move: 0.60 um, max move: 4.90 um
[03/18 22:48:35    289s] 	Max move on inst (U11943): (289.12, 198.03) --> (291.40, 195.40)
[03/18 22:48:35    289s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:48:35    289s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:48:35    289s] Placement tweakage begins.
[03/18 22:48:35    289s] wire length = 2.517e+05
[03/18 22:48:36    290s] wire length = 2.391e+05
[03/18 22:48:36    290s] Placement tweakage ends.
[03/18 22:48:36    290s] Move report: tweak moves 2454 insts, mean move: 2.46 um, max move: 24.20 um
[03/18 22:48:36    290s] 	Max move on inst (FE_OFC240_core_instance_mac_array_instance_q_temp_481): (313.20, 148.60) --> (337.40, 148.60)
[03/18 22:48:36    290s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1719.0MB) @(0:04:49 - 0:04:51).
[03/18 22:48:36    290s] 
[03/18 22:48:36    290s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:48:36    291s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:48:36    291s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1719.0MB) @(0:04:51 - 0:04:51).
[03/18 22:48:36    291s] Move report: Detail placement moves 14068 insts, mean move: 0.99 um, max move: 24.29 um
[03/18 22:48:36    291s] 	Max move on inst (FE_OFC240_core_instance_mac_array_instance_q_temp_481): (313.31, 148.40) --> (337.40, 148.60)
[03/18 22:48:36    291s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1719.0MB
[03/18 22:48:36    291s] Statistics of distance of Instance movement in refine placement:
[03/18 22:48:36    291s]   maximum (X+Y) =        24.29 um
[03/18 22:48:36    291s]   inst (FE_OFC240_core_instance_mac_array_instance_q_temp_481) with max move: (313.308, 148.4) -> (337.4, 148.6)
[03/18 22:48:36    291s]   mean    (X+Y) =         0.99 um
[03/18 22:48:36    291s] Summary Report:
[03/18 22:48:36    291s] Instances move: 14068 (out of 14068 movable)
[03/18 22:48:36    291s] Instances flipped: 0
[03/18 22:48:36    291s] Mean displacement: 0.99 um
[03/18 22:48:36    291s] Max displacement: 24.29 um (Instance: FE_OFC240_core_instance_mac_array_instance_q_temp_481) (313.308, 148.4) -> (337.4, 148.6)
[03/18 22:48:36    291s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/18 22:48:36    291s] Total instances moved : 14068
[03/18 22:48:36    291s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.100, REAL:2.101, MEM:1719.0M
[03/18 22:48:36    291s] Total net bbox length = 1.818e+05 (7.935e+04 1.024e+05) (ext = 9.151e+03)
[03/18 22:48:36    291s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1719.0MB
[03/18 22:48:36    291s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=1719.0MB) @(0:04:49 - 0:04:51).
[03/18 22:48:36    291s] *** Finished refinePlace (0:04:51 mem=1719.0M) ***
[03/18 22:48:36    291s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.3
[03/18 22:48:36    291s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.130, REAL:2.138, MEM:1719.0M
[03/18 22:48:36    291s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1719.0M
[03/18 22:48:36    291s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.034, MEM:1719.0M
[03/18 22:48:36    291s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.290, REAL:2.300, MEM:1719.0M
[03/18 22:48:36    291s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1719.0M
[03/18 22:48:36    291s] Starting Early Global Route congestion estimation: mem = 1719.0M
[03/18 22:48:36    291s] (I)       Started Loading and Dumping File ( Curr Mem: 1719.00 MB )
[03/18 22:48:36    291s] (I)       Reading DB...
[03/18 22:48:36    291s] (I)       Read data from FE... (mem=1719.0M)
[03/18 22:48:36    291s] (I)       Read nodes and places... (mem=1719.0M)
[03/18 22:48:36    291s] (I)       Done Read nodes and places (cpu=0.010s, mem=1719.0M)
[03/18 22:48:36    291s] (I)       Read nets... (mem=1719.0M)
[03/18 22:48:37    291s] (I)       Done Read nets (cpu=0.040s, mem=1719.0M)
[03/18 22:48:37    291s] (I)       Done Read data from FE (cpu=0.050s, mem=1719.0M)
[03/18 22:48:37    291s] (I)       before initializing RouteDB syMemory usage = 1719.0 MB
[03/18 22:48:37    291s] (I)       Honor MSV route constraint: false
[03/18 22:48:37    291s] (I)       Maximum routing layer  : 127
[03/18 22:48:37    291s] (I)       Minimum routing layer  : 2
[03/18 22:48:37    291s] (I)       Supply scale factor H  : 1.00
[03/18 22:48:37    291s] (I)       Supply scale factor V  : 1.00
[03/18 22:48:37    291s] (I)       Tracks used by clock wire: 0
[03/18 22:48:37    291s] (I)       Reverse direction      : 
[03/18 22:48:37    291s] (I)       Honor partition pin guides: true
[03/18 22:48:37    291s] (I)       Route selected nets only: false
[03/18 22:48:37    291s] (I)       Route secondary PG pins: false
[03/18 22:48:37    291s] (I)       Second PG max fanout   : 2147483647
[03/18 22:48:37    291s] (I)       Apply function for special wires: true
[03/18 22:48:37    291s] (I)       Layer by layer blockage reading: true
[03/18 22:48:37    291s] (I)       Offset calculation fix : true
[03/18 22:48:37    291s] (I)       Route stripe layer range: 
[03/18 22:48:37    291s] (I)       Honor partition fences : 
[03/18 22:48:37    291s] (I)       Honor partition pin    : 
[03/18 22:48:37    291s] (I)       Honor partition fences with feedthrough: 
[03/18 22:48:37    291s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:48:37    291s] (I)       Use row-based GCell size
[03/18 22:48:37    291s] (I)       Use row-based GCell align
[03/18 22:48:37    291s] (I)       GCell unit size   : 3600
[03/18 22:48:37    291s] (I)       GCell multiplier  : 1
[03/18 22:48:37    291s] (I)       GCell row height  : 3600
[03/18 22:48:37    291s] (I)       Actual row height : 3600
[03/18 22:48:37    291s] (I)       GCell align ref   : 20000 20000
[03/18 22:48:37    291s] [NR-eGR] Track table information for default rule: 
[03/18 22:48:37    291s] [NR-eGR] M1 has no routable track
[03/18 22:48:37    291s] [NR-eGR] M2 has single uniform track structure
[03/18 22:48:37    291s] [NR-eGR] M3 has single uniform track structure
[03/18 22:48:37    291s] [NR-eGR] M4 has single uniform track structure
[03/18 22:48:37    291s] [NR-eGR] M5 has single uniform track structure
[03/18 22:48:37    291s] [NR-eGR] M6 has single uniform track structure
[03/18 22:48:37    291s] [NR-eGR] M7 has single uniform track structure
[03/18 22:48:37    291s] [NR-eGR] M8 has single uniform track structure
[03/18 22:48:37    291s] (I)       ===========================================================================
[03/18 22:48:37    291s] (I)       == Report All Rule Vias ==
[03/18 22:48:37    291s] (I)       ===========================================================================
[03/18 22:48:37    291s] (I)        Via Rule : (Default)
[03/18 22:48:37    291s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:48:37    291s] (I)       ---------------------------------------------------------------------------
[03/18 22:48:37    291s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:48:37    291s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:48:37    291s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:48:37    291s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:48:37    291s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:48:37    291s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:48:37    291s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:48:37    291s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:48:37    291s] (I)       ===========================================================================
[03/18 22:48:37    291s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] [NR-eGR] Read 20172 PG shapes
[03/18 22:48:37    291s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:48:37    291s] [NR-eGR] #Instance Blockages : 0
[03/18 22:48:37    291s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:48:37    291s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:48:37    291s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:48:37    291s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:48:37    291s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:48:37    291s] (I)       readDataFromPlaceDB
[03/18 22:48:37    291s] (I)       Read net information..
[03/18 22:48:37    291s] [NR-eGR] Read numTotalNets=15864  numIgnoredNets=0
[03/18 22:48:37    291s] (I)       Read testcase time = 0.010 seconds
[03/18 22:48:37    291s] 
[03/18 22:48:37    291s] (I)       early_global_route_priority property id does not exist.
[03/18 22:48:37    291s] (I)       Start initializing grid graph
[03/18 22:48:37    291s] (I)       End initializing grid graph
[03/18 22:48:37    291s] (I)       Model blockages into capacity
[03/18 22:48:37    291s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:48:37    291s] (I)       Started Modeling ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 1 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 2 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:48:37    291s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 3 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:48:37    291s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 4 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:48:37    291s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 5 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:48:37    291s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 6 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:48:37    291s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 7 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:48:37    291s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Modeling Layer 8 ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:48:37    291s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       -- layer congestion ratio --
[03/18 22:48:37    291s] (I)       Layer 1 : 0.100000
[03/18 22:48:37    291s] (I)       Layer 2 : 0.700000
[03/18 22:48:37    291s] (I)       Layer 3 : 0.700000
[03/18 22:48:37    291s] (I)       Layer 4 : 0.700000
[03/18 22:48:37    291s] (I)       Layer 5 : 0.700000
[03/18 22:48:37    291s] (I)       Layer 6 : 0.700000
[03/18 22:48:37    291s] (I)       Layer 7 : 0.700000
[03/18 22:48:37    291s] (I)       Layer 8 : 0.700000
[03/18 22:48:37    291s] (I)       ----------------------------
[03/18 22:48:37    291s] (I)       Number of ignored nets = 0
[03/18 22:48:37    291s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:48:37    291s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:48:37    291s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:48:37    291s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:48:37    291s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:48:37    291s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:48:37    291s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:48:37    291s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:48:37    291s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:48:37    291s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:48:37    291s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1719.0 MB
[03/18 22:48:37    291s] (I)       Ndr track 0 does not exist
[03/18 22:48:37    291s] (I)       Layer1  viaCost=300.00
[03/18 22:48:37    291s] (I)       Layer2  viaCost=100.00
[03/18 22:48:37    291s] (I)       Layer3  viaCost=100.00
[03/18 22:48:37    291s] (I)       Layer4  viaCost=100.00
[03/18 22:48:37    291s] (I)       Layer5  viaCost=100.00
[03/18 22:48:37    291s] (I)       Layer6  viaCost=200.00
[03/18 22:48:37    291s] (I)       Layer7  viaCost=100.00
[03/18 22:48:37    291s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:48:37    291s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:48:37    291s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:48:37    291s] (I)       Site width          :   400  (dbu)
[03/18 22:48:37    291s] (I)       Row height          :  3600  (dbu)
[03/18 22:48:37    291s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:48:37    291s] (I)       GCell width         :  3600  (dbu)
[03/18 22:48:37    291s] (I)       GCell height        :  3600  (dbu)
[03/18 22:48:37    291s] (I)       Grid                :   219   219     8
[03/18 22:48:37    291s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:48:37    291s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:48:37    291s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:48:37    291s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:48:37    291s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:48:37    291s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:48:37    291s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:48:37    291s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:48:37    291s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:48:37    291s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:48:37    291s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:48:37    291s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:48:37    291s] (I)       --------------------------------------------------------
[03/18 22:48:37    291s] 
[03/18 22:48:37    291s] [NR-eGR] ============ Routing rule table ============
[03/18 22:48:37    291s] [NR-eGR] Rule id: 0  Nets: 15864 
[03/18 22:48:37    291s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:48:37    291s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:48:37    291s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:48:37    291s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:48:37    291s] [NR-eGR] ========================================
[03/18 22:48:37    291s] [NR-eGR] 
[03/18 22:48:37    291s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:48:37    291s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:48:37    291s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:48:37    291s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:48:37    291s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:48:37    291s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:48:37    291s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:48:37    291s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:48:37    291s] (I)       After initializing earlyGlobalRoute syMemory usage = 1719.0 MB
[03/18 22:48:37    291s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Global Routing ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       ============= Initialization =============
[03/18 22:48:37    291s] (I)       totalPins=52043  totalGlobalPin=50932 (97.87%)
[03/18 22:48:37    291s] (I)       Started Build MST ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Generate topology with single threads
[03/18 22:48:37    291s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:48:37    291s] [NR-eGR] Layer group 1: route 15864 net(s) in layer range [2, 8]
[03/18 22:48:37    291s] (I)       ============  Phase 1a Route ============
[03/18 22:48:37    291s] (I)       Started Phase 1a ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Usage: 128146 = (57609 H, 70537 V) = (6.10% H, 5.79% V) = (1.037e+05um H, 1.270e+05um V)
[03/18 22:48:37    291s] (I)       
[03/18 22:48:37    291s] (I)       ============  Phase 1b Route ============
[03/18 22:48:37    291s] (I)       Usage: 128146 = (57609 H, 70537 V) = (6.10% H, 5.79% V) = (1.037e+05um H, 1.270e+05um V)
[03/18 22:48:37    291s] (I)       
[03/18 22:48:37    291s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.306628e+05um
[03/18 22:48:37    291s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 22:48:37    291s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:48:37    291s] (I)       ============  Phase 1c Route ============
[03/18 22:48:37    291s] (I)       Usage: 128146 = (57609 H, 70537 V) = (6.10% H, 5.79% V) = (1.037e+05um H, 1.270e+05um V)
[03/18 22:48:37    291s] (I)       
[03/18 22:48:37    291s] (I)       ============  Phase 1d Route ============
[03/18 22:48:37    291s] (I)       Usage: 128146 = (57609 H, 70537 V) = (6.10% H, 5.79% V) = (1.037e+05um H, 1.270e+05um V)
[03/18 22:48:37    291s] (I)       
[03/18 22:48:37    291s] (I)       ============  Phase 1e Route ============
[03/18 22:48:37    291s] (I)       Started Phase 1e ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Usage: 128146 = (57609 H, 70537 V) = (6.10% H, 5.79% V) = (1.037e+05um H, 1.270e+05um V)
[03/18 22:48:37    291s] (I)       
[03/18 22:48:37    291s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.306628e+05um
[03/18 22:48:37    291s] [NR-eGR] 
[03/18 22:48:37    291s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Running layer assignment with 1 threads
[03/18 22:48:37    291s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       ============  Phase 1l Route ============
[03/18 22:48:37    291s] (I)       
[03/18 22:48:37    291s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:48:37    291s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:48:37    291s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:48:37    291s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:48:37    291s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:48:37    291s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:37    291s] [NR-eGR]      M2  (2)        41( 0.09%)         2( 0.00%)   ( 0.09%) 
[03/18 22:48:37    291s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:37    291s] [NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/18 22:48:37    291s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:37    291s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:37    291s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:37    291s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:48:37    291s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:48:37    291s] [NR-eGR] Total               44( 0.01%)         2( 0.00%)   ( 0.01%) 
[03/18 22:48:37    291s] [NR-eGR] 
[03/18 22:48:37    291s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:48:37    291s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:48:37    291s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:48:37    291s] Early Global Route congestion estimation runtime: 0.29 seconds, mem = 1719.0M
[03/18 22:48:37    291s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.300, REAL:0.292, MEM:1719.0M
[03/18 22:48:37    291s] OPERPROF: Starting HotSpotCal at level 1, MEM:1719.0M
[03/18 22:48:37    291s] [hotspot] +------------+---------------+---------------+
[03/18 22:48:37    291s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:48:37    291s] [hotspot] +------------+---------------+---------------+
[03/18 22:48:37    291s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:48:37    291s] [hotspot] +------------+---------------+---------------+
[03/18 22:48:37    291s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:48:37    291s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:48:37    291s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1719.0M
[03/18 22:48:37    291s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1719.0M
[03/18 22:48:37    291s] Starting Early Global Route wiring: mem = 1719.0M
[03/18 22:48:37    291s] (I)       ============= track Assignment ============
[03/18 22:48:37    291s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Started Greedy Track Assignment ( Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:48:37    291s] (I)       Running track assignment with 1 threads
[03/18 22:48:37    291s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] (I)       Run Multi-thread track assignment
[03/18 22:48:37    291s] (I)       Finished Greedy Track Assignment ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1719.00 MB )
[03/18 22:48:37    291s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:48:37    291s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51848
[03/18 22:48:37    291s] [NR-eGR]     M2  (2V) length: 1.123671e+05um, number of vias: 80265
[03/18 22:48:37    291s] [NR-eGR]     M3  (3H) length: 1.059068e+05um, number of vias: 2113
[03/18 22:48:37    291s] [NR-eGR]     M4  (4V) length: 1.769369e+04um, number of vias: 348
[03/18 22:48:37    291s] [NR-eGR]     M5  (5H) length: 3.028400e+03um, number of vias: 212
[03/18 22:48:37    291s] [NR-eGR]     M6  (6V) length: 1.844400e+03um, number of vias: 0
[03/18 22:48:37    291s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:48:37    291s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:48:37    291s] [NR-eGR] Total length: 2.408404e+05um, number of vias: 134786
[03/18 22:48:37    291s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:48:37    291s] [NR-eGR] Total eGR-routed clock nets wire length: 1.512270e+04um 
[03/18 22:48:37    291s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:48:37    291s] Early Global Route wiring runtime: 0.38 seconds, mem = 1704.0M
[03/18 22:48:37    291s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.380, REAL:0.383, MEM:1704.0M
[03/18 22:48:37    291s] 0 delay mode for cte disabled.
[03/18 22:48:37    291s] SKP cleared!
[03/18 22:48:37    291s] 
[03/18 22:48:37    291s] *** Finished incrementalPlace (cpu=0:00:37.8, real=0:00:38.0)***
[03/18 22:48:37    291s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1704.0M
[03/18 22:48:37    291s] All LLGs are deleted
[03/18 22:48:37    291s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1704.0M
[03/18 22:48:37    291s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:1702.4M
[03/18 22:48:37    291s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1702.4M
[03/18 22:48:37    291s] Start to check current routing status for nets...
[03/18 22:48:37    291s] All nets are already routed correctly.
[03/18 22:48:37    291s] End to check current routing status for nets (mem=1702.4M)
[03/18 22:48:37    291s] Extraction called for design 'fullchip' of instances=14068 and nets=15884 using extraction engine 'preRoute' .
[03/18 22:48:37    291s] PreRoute RC Extraction called for design fullchip.
[03/18 22:48:37    291s] RC Extraction called in multi-corner(2) mode.
[03/18 22:48:37    291s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:48:37    291s] RCMode: PreRoute
[03/18 22:48:37    291s]       RC Corner Indexes            0       1   
[03/18 22:48:37    291s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:48:37    291s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:48:37    291s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:48:37    291s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:48:37    291s] Shrink Factor                : 1.00000
[03/18 22:48:37    291s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:48:37    291s] Using capacitance table file ...
[03/18 22:48:37    292s] LayerId::1 widthSet size::4
[03/18 22:48:37    292s] LayerId::2 widthSet size::4
[03/18 22:48:37    292s] LayerId::3 widthSet size::4
[03/18 22:48:37    292s] LayerId::4 widthSet size::4
[03/18 22:48:37    292s] LayerId::5 widthSet size::4
[03/18 22:48:37    292s] LayerId::6 widthSet size::4
[03/18 22:48:37    292s] LayerId::7 widthSet size::4
[03/18 22:48:37    292s] LayerId::8 widthSet size::4
[03/18 22:48:37    292s] Updating RC grid for preRoute extraction ...
[03/18 22:48:37    292s] Initializing multi-corner capacitance tables ... 
[03/18 22:48:38    292s] Initializing multi-corner resistance tables ...
[03/18 22:48:38    292s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.093699 ; aWlH: 0.000000 ; Pmax: 0.812400 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:48:38    292s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1702.379M)
[03/18 22:48:38    292s] Compute RC Scale Done ...
[03/18 22:48:38    292s] **optDesign ... cpu = 0:03:16, real = 0:03:16, mem = 1250.9M, totSessionCpu=0:04:53 **
[03/18 22:48:38    292s] #################################################################################
[03/18 22:48:38    292s] # Design Stage: PreRoute
[03/18 22:48:38    292s] # Design Name: fullchip
[03/18 22:48:38    292s] # Design Mode: 65nm
[03/18 22:48:38    292s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:48:38    292s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:48:38    292s] # Signoff Settings: SI Off 
[03/18 22:48:38    292s] #################################################################################
[03/18 22:48:39    293s] Calculate delays in BcWc mode...
[03/18 22:48:39    293s] Topological Sorting (REAL = 0:00:00.0, MEM = 1659.6M, InitMEM = 1657.4M)
[03/18 22:48:39    293s] Start delay calculation (fullDC) (1 T). (MEM=1659.56)
[03/18 22:48:39    293s] End AAE Lib Interpolated Model. (MEM=1671.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:48:42    296s] Total number of fetched objects 15864
[03/18 22:48:42    296s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:48:42    296s] End delay calculation. (MEM=1716.77 CPU=0:00:02.4 REAL=0:00:02.0)
[03/18 22:48:42    296s] End delay calculation (fullDC). (MEM=1716.77 CPU=0:00:03.4 REAL=0:00:03.0)
[03/18 22:48:42    296s] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1716.8M) ***
[03/18 22:48:43    297s] skipped the cell partition in DRV
[03/18 22:48:44    298s] *** Timing NOT met, worst failing slack is -0.129
[03/18 22:48:44    298s] *** Check timing (0:00:00.0)
[03/18 22:48:44    298s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:48:44    298s] optDesignOneStep: Power Flow
[03/18 22:48:44    298s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:48:44    298s] Deleting Lib Analyzer.
[03/18 22:48:44    298s] Begin: GigaOpt Optimization in WNS mode
[03/18 22:48:44    298s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/18 22:48:44    298s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:48:44    298s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:58.3/0:06:22.4 (0.8), mem = 1716.8M
[03/18 22:48:44    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.8
[03/18 22:48:44    298s] (I,S,L,T): WC_VIEW: 36.1248, 5.4786, 0.527723, 42.1312
[03/18 22:48:44    298s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:48:44    298s] ### Creating PhyDesignMc. totSessionCpu=0:04:58 mem=1716.8M
[03/18 22:48:44    298s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:48:44    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:1716.8M
[03/18 22:48:44    298s] z: 2, totalTracks: 1
[03/18 22:48:44    298s] z: 4, totalTracks: 1
[03/18 22:48:44    298s] z: 6, totalTracks: 1
[03/18 22:48:44    298s] z: 8, totalTracks: 1
[03/18 22:48:44    298s] #spOpts: N=65 minPadR=1.1 
[03/18 22:48:44    298s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1716.8M
[03/18 22:48:44    298s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1716.8M
[03/18 22:48:44    298s] Core basic site is core
[03/18 22:48:44    298s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:48:44    298s] SiteArray: use 1,703,936 bytes
[03/18 22:48:44    298s] SiteArray: current memory after site array memory allocation 1718.4M
[03/18 22:48:44    298s] SiteArray: FP blocked sites are writable
[03/18 22:48:44    298s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:48:44    298s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1718.4M
[03/18 22:48:44    298s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:48:44    298s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.021, MEM:1718.4M
[03/18 22:48:44    298s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:1718.4M
[03/18 22:48:44    298s] OPERPROF:     Starting CMU at level 3, MEM:1718.4M
[03/18 22:48:44    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1718.4M
[03/18 22:48:44    298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1718.4M
[03/18 22:48:44    298s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1718.4MB).
[03/18 22:48:44    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.130, MEM:1718.4M
[03/18 22:48:44    298s] TotalInstCnt at PhyDesignMc Initialization: 14,068
[03/18 22:48:44    298s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:59 mem=1718.4M
[03/18 22:48:44    298s] ### Creating RouteCongInterface, started
[03/18 22:48:44    298s] 
[03/18 22:48:44    298s] Creating Lib Analyzer ...
[03/18 22:48:44    298s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:48:44    298s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:48:44    298s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:48:44    298s] 
[03/18 22:48:45    299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:00 mem=1718.4M
[03/18 22:48:45    299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:00 mem=1718.4M
[03/18 22:48:45    299s] Creating Lib Analyzer, finished. 
[03/18 22:48:45    299s] 
[03/18 22:48:45    299s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:48:45    299s] 
[03/18 22:48:45    299s] #optDebug: {0, 1.200}
[03/18 22:48:45    299s] ### Creating RouteCongInterface, finished
[03/18 22:48:45    299s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=1718.4M
[03/18 22:48:45    299s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=1718.4M
[03/18 22:48:51    305s] *info: 1 clock net excluded
[03/18 22:48:51    305s] *info: 2 special nets excluded.
[03/18 22:48:51    305s] *info: 10 no-driver nets excluded.
[03/18 22:48:53    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9826.2
[03/18 22:48:53    307s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/18 22:48:53    307s] ** GigaOpt Optimizer WNS Slack -0.129 TNS Slack -14.114 Density 50.90
[03/18 22:48:53    307s] Optimizer WNS Pass 0
[03/18 22:48:53    307s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.129| -1.302|
|reg2reg   |-0.075|-12.811|
|HEPG      |-0.075|-12.811|
|All Paths |-0.129|-14.114|
+----------+------+-------+

[03/18 22:48:53    307s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1737.5M
[03/18 22:48:53    307s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1737.5M
[03/18 22:48:53    308s] Active Path Group: reg2reg  
[03/18 22:48:53    308s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:48:53    308s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:48:53    308s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:48:53    308s] |  -0.075|   -0.129| -12.811|  -14.114|    50.90%|   0:00:00.0| 1753.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:48:53    308s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:48:56    310s] |  -0.060|   -0.129| -11.047|  -12.349|    50.90%|   0:00:03.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:48:56    310s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:00    315s] |  -0.055|   -0.129| -10.102|  -11.405|    50.91%|   0:00:04.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:49:00    315s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:49:00    315s] |  -0.047|   -0.129|  -9.706|  -11.009|    50.91%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:49:00    315s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:49:08    323s] |  -0.045|   -0.129|  -9.092|  -10.395|    50.91%|   0:00:08.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:08    323s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:14    328s] |  -0.042|   -0.129|  -8.333|   -9.635|    50.91%|   0:00:06.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:49:14    328s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:49:19    334s] |  -0.040|   -0.129|  -7.482|   -8.785|    50.91%|   0:00:05.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:49:19    334s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:49:25    339s] |  -0.040|   -0.129|  -7.226|   -8.529|    50.91%|   0:00:06.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:49:25    339s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:49:25    339s] |  -0.035|   -0.129|  -7.051|   -8.354|    50.91%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:49:25    339s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:28    342s] |  -0.031|   -0.129|  -5.202|   -6.504|    50.92%|   0:00:03.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:49:28    342s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:49:42    356s] |  -0.028|   -0.129|  -4.794|   -6.097|    50.92%|   0:00:14.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:49:42    356s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:49:48    362s] |  -0.028|   -0.129|  -4.716|   -6.019|    50.92%|   0:00:06.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:49:48    362s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:49:48    362s] |  -0.023|   -0.129|  -4.700|   -6.003|    50.92%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:48    362s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:49    363s] |  -0.022|   -0.129|  -3.155|   -4.458|    50.93%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:49:49    363s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:49    363s] |  -0.019|   -0.129|  -2.281|   -3.583|    50.93%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:49    363s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:49    363s] |  -0.019|   -0.129|  -1.922|   -3.225|    50.93%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:49    363s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:49:49    364s] |  -0.019|   -0.129|  -1.737|   -3.039|    50.93%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:49    364s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:49:49    364s] |  -0.012|   -0.129|  -1.551|   -2.853|    50.93%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:49:49    364s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:49:50    365s] |  -0.007|   -0.129|  -0.750|   -2.052|    50.94%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:49:50    365s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:49:52    367s] |  -0.007|   -0.129|  -0.344|   -1.646|    50.94%|   0:00:02.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:52    367s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:53    367s] |  -0.007|   -0.129|  -0.307|   -1.610|    50.94%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:53    367s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:49:53    367s] |  -0.005|   -0.129|  -0.084|   -1.386|    50.96%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:53    367s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:49:54    368s] |  -0.005|   -0.129|  -0.067|   -1.370|    50.96%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:49:54    368s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:49:56    370s] |  -0.001|   -0.129|  -0.009|   -1.311|    50.96%|   0:00:02.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:49:56    370s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:49:57    371s] |   0.002|   -0.129|   0.000|   -1.310|    50.97%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:49:57    371s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:49:58    373s] |   0.004|   -0.129|   0.000|   -1.321|    50.98%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:49:58    373s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:49:59    374s] |   0.006|   -0.129|   0.000|   -1.321|    50.99%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:49:59    374s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:50:00    374s] |   0.007|   -0.129|   0.000|   -1.321|    51.00%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:50:00    374s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/18 22:50:00    374s] |   0.008|   -0.129|   0.000|   -1.321|    51.00%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:50:00    374s] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/18 22:50:01    375s] |   0.009|   -0.129|   0.000|   -1.321|    51.01%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:50:01    375s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/18 22:50:03    378s] |   0.011|   -0.129|   0.000|   -1.321|    51.02%|   0:00:02.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:50:03    378s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/18 22:50:06    380s] |   0.013|   -0.129|   0.000|   -1.321|    51.03%|   0:00:03.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:50:06    380s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:50:07    381s] |   0.015|   -0.129|   0.000|   -1.321|    51.03%|   0:00:01.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:50:07    381s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:50:07    381s] |   0.015|   -0.129|   0.000|   -1.321|    51.03%|   0:00:00.0| 1761.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:50:07    381s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:50:07    381s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:50:07    381s] 
[03/18 22:50:07    381s] *** Finish Core Optimize Step (cpu=0:01:13 real=0:01:14 mem=1761.5M) ***
[03/18 22:50:07    381s] Active Path Group: default 
[03/18 22:50:07    381s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:50:07    381s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:50:07    381s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:50:07    381s] |  -0.129|   -0.129|  -1.321|   -1.321|    51.03%|   0:00:00.0| 1761.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_77_/D        |
[03/18 22:50:07    381s] |  -0.050|   -0.050|  -0.360|   -0.360|    51.03%|   0:00:00.0| 1761.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_91_/D        |
[03/18 22:50:07    381s] |  -0.015|   -0.015|  -0.267|   -0.267|    51.03%|   0:00:00.0| 1761.5M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:50:07    381s] |        |         |        |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/18 22:50:07    381s] |  -0.005|   -0.005|  -0.005|   -0.005|    51.04%|   0:00:00.0| 1761.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_93_/D        |
[03/18 22:50:07    381s] |   0.007|    0.007|   0.000|    0.000|    51.04%|   0:00:00.0| 1780.6M|   WC_VIEW|  default| core_instance_nmem_instance_Q_reg_56_/D            |
[03/18 22:50:07    381s] |   0.015|    0.015|   0.000|    0.000|    51.04%|   0:00:00.0| 1780.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_35_/D        |
[03/18 22:50:07    382s] |   0.015|    0.015|   0.000|    0.000|    51.04%|   0:00:00.0| 1780.6M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_35_/D        |
[03/18 22:50:07    382s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:50:07    382s] 
[03/18 22:50:07    382s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1780.6M) ***
[03/18 22:50:07    382s] 
[03/18 22:50:07    382s] *** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:01:14 mem=1780.6M) ***
[03/18 22:50:07    382s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[03/18 22:50:07    382s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 51.04
[03/18 22:50:07    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9826.2
[03/18 22:50:07    382s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1780.6M
[03/18 22:50:07    382s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.043, MEM:1780.6M
[03/18 22:50:07    382s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1780.6M
[03/18 22:50:07    382s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1780.6M
[03/18 22:50:07    382s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:       Starting CMU at level 4, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.086, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.107, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.107, MEM:1780.6M
[03/18 22:50:08    382s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.4
[03/18 22:50:08    382s] OPERPROF: Starting RefinePlace at level 1, MEM:1780.6M
[03/18 22:50:08    382s] *** Starting refinePlace (0:06:22 mem=1780.6M) ***
[03/18 22:50:08    382s] Total net bbox length = 1.839e+05 (8.019e+04 1.037e+05) (ext = 9.164e+03)
[03/18 22:50:08    382s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:50:08    382s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:1780.6M
[03/18 22:50:08    382s] default core: bins with density > 0.750 = 20.86 % ( 92 / 441 )
[03/18 22:50:08    382s] Density distribution unevenness ratio = 29.173%
[03/18 22:50:08    382s] RPlace IncrNP: Rollback Lev = -3
[03/18 22:50:08    382s] RPlace: Density =1.171111, incremental np is triggered.
[03/18 22:50:08    382s] OPERPROF:     Starting spMPad at level 3, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:       Starting spContextMPad at level 4, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1780.6M
[03/18 22:50:08    382s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.003, MEM:1780.6M
[03/18 22:50:08    382s] nrCritNet: 1.92% ( 305 / 15880 ) cutoffSlk: -0.8ps stdDelay: 14.5ps
[03/18 22:50:08    382s] OPERPROF:     Starting npMain at level 3, MEM:1780.6M
[03/18 22:50:08    382s] incrNP th 1.000, 0.100
[03/18 22:50:08    382s] limitMaxMove 0, priorityInstMaxMove -1
[03/18 22:50:08    382s] SP #FI/SF FL/PI 0/12567 0/0
[03/18 22:50:08    382s] OPERPROF:       Starting npPlace at level 4, MEM:1780.6M
[03/18 22:50:08    382s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:50:08    382s] No instances found in the vector
[03/18 22:50:08    382s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1780.6M, DRC: 0)
[03/18 22:50:08    382s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:50:08    383s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/18 22:50:08    383s] No instances found in the vector
[03/18 22:50:08    383s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1780.6M, DRC: 0)
[03/18 22:50:08    383s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:50:09    383s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/18 22:50:09    383s] No instances found in the vector
[03/18 22:50:09    383s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1780.6M, DRC: 0)
[03/18 22:50:09    383s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:50:09    384s] OPERPROF:       Finished npPlace at level 4, CPU:1.620, REAL:1.624, MEM:1780.6M
[03/18 22:50:10    384s] OPERPROF:     Finished npMain at level 3, CPU:1.830, REAL:1.833, MEM:1780.6M
[03/18 22:50:10    384s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1780.6M
[03/18 22:50:10    384s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.008, MEM:1780.6M
[03/18 22:50:10    384s] default core: bins with density > 0.750 = 22.90 % ( 101 / 441 )
[03/18 22:50:10    384s] Density distribution unevenness ratio = 29.173%
[03/18 22:50:10    384s] RPlace postIncrNP: Density = 1.171111 -> 0.967778.
[03/18 22:50:10    384s] RPlace postIncrNP Info: Density distribution changes:
[03/18 22:50:10    384s] [1.10+      ] :	 1 (0.23%) -> 0 (0.00%)
[03/18 22:50:10    384s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:50:10    384s] [1.00 - 1.05] :	 2 (0.45%) -> 0 (0.00%)
[03/18 22:50:10    384s] [0.95 - 1.00] :	 2 (0.45%) -> 2 (0.45%)
[03/18 22:50:10    384s] [0.90 - 0.95] :	 2 (0.45%) -> 1 (0.23%)
[03/18 22:50:10    384s] [0.85 - 0.90] :	 3 (0.68%) -> 2 (0.45%)
[03/18 22:50:10    384s] [0.80 - 0.85] :	 12 (2.72%) -> 17 (3.85%)
[03/18 22:50:10    384s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.9, real=0:00:02.0, mem=1780.6MB) @(0:06:22 - 0:06:24).
[03/18 22:50:10    384s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:1.950, REAL:1.960, MEM:1780.6M
[03/18 22:50:10    384s] Move report: incrNP moves 1473 insts, mean move: 3.43 um, max move: 33.40 um
[03/18 22:50:10    384s] 	Max move on inst (core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_): (293.60, 218.80) --> (298.20, 190.00)
[03/18 22:50:10    384s] Move report: Timing Driven Placement moves 1473 insts, mean move: 3.43 um, max move: 33.40 um
[03/18 22:50:10    384s] 	Max move on inst (core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_): (293.60, 218.80) --> (298.20, 190.00)
[03/18 22:50:10    384s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1780.6MB
[03/18 22:50:10    384s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1780.6M
[03/18 22:50:10    384s] Starting refinePlace ...
[03/18 22:50:10    384s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:50:10    384s]    Spread Effort: high, pre-route mode, useDDP on.
[03/18 22:50:10    384s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1780.6MB) @(0:06:24 - 0:06:24).
[03/18 22:50:10    384s] Move report: preRPlace moves 979 insts, mean move: 0.96 um, max move: 7.20 um
[03/18 22:50:10    384s] 	Max move on inst (DP_OP_1003J1_130_4583_U102): (372.20, 103.60) --> (366.80, 105.40)
[03/18 22:50:10    384s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:50:10    384s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:50:10    384s] Placement tweakage begins.
[03/18 22:50:10    384s] wire length = 2.435e+05
[03/18 22:50:11    385s] wire length = 2.400e+05
[03/18 22:50:11    385s] Placement tweakage ends.
[03/18 22:50:11    385s] Move report: tweak moves 833 insts, mean move: 2.10 um, max move: 9.80 um
[03/18 22:50:11    385s] 	Max move on inst (core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_): (198.40, 188.20) --> (208.20, 188.20)
[03/18 22:50:11    385s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1780.6MB) @(0:06:25 - 0:06:25).
[03/18 22:50:11    385s] 
[03/18 22:50:11    385s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:50:11    385s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:50:11    385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1780.6MB) @(0:06:25 - 0:06:26).
[03/18 22:50:11    385s] Move report: Detail placement moves 1554 insts, mean move: 1.60 um, max move: 8.80 um
[03/18 22:50:11    385s] 	Max move on inst (U4633): (375.20, 103.60) --> (382.20, 105.40)
[03/18 22:50:11    385s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1780.6MB
[03/18 22:50:11    385s] Statistics of distance of Instance movement in refine placement:
[03/18 22:50:11    385s]   maximum (X+Y) =        33.40 um
[03/18 22:50:11    385s]   inst (core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_) with max move: (293.6, 218.8) -> (298.2, 190)
[03/18 22:50:11    385s]   mean    (X+Y) =         2.90 um
[03/18 22:50:11    385s] Total instances flipped for legalization: 209
[03/18 22:50:11    385s] Summary Report:
[03/18 22:50:11    385s] Instances move: 2359 (out of 14084 movable)
[03/18 22:50:11    385s] Instances flipped: 209
[03/18 22:50:11    385s] Mean displacement: 2.90 um
[03/18 22:50:11    385s] Max displacement: 33.40 um (Instance: core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_) (293.6, 218.8) -> (298.2, 190)
[03/18 22:50:11    385s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/18 22:50:11    385s] Total instances moved : 2359
[03/18 22:50:11    385s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.680, REAL:1.672, MEM:1780.6M
[03/18 22:50:11    385s] Total net bbox length = 1.829e+05 (7.932e+04 1.036e+05) (ext = 9.171e+03)
[03/18 22:50:11    385s] Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1780.6MB
[03/18 22:50:11    385s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:03.0, mem=1780.6MB) @(0:06:22 - 0:06:26).
[03/18 22:50:11    385s] *** Finished refinePlace (0:06:26 mem=1780.6M) ***
[03/18 22:50:11    385s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.4
[03/18 22:50:11    385s] OPERPROF: Finished RefinePlace at level 1, CPU:3.680, REAL:3.683, MEM:1780.6M
[03/18 22:50:11    385s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1780.6M
[03/18 22:50:11    386s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:1780.6M
[03/18 22:50:11    386s] Finished re-routing un-routed nets (0:00:00.0 1780.6M)
[03/18 22:50:11    386s] 
[03/18 22:50:11    386s] OPERPROF: Starting DPlace-Init at level 1, MEM:1780.6M
[03/18 22:50:12    386s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1780.6M
[03/18 22:50:12    386s] OPERPROF:     Starting CMU at level 3, MEM:1780.6M
[03/18 22:50:12    386s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1780.6M
[03/18 22:50:12    386s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1780.6M
[03/18 22:50:12    386s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.104, MEM:1780.6M
[03/18 22:50:12    386s] 
[03/18 22:50:12    386s] Density : 0.5104
[03/18 22:50:12    386s] Max route overflow : 0.0000
[03/18 22:50:12    386s] 
[03/18 22:50:12    386s] 
[03/18 22:50:12    386s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=1780.6M) ***
[03/18 22:50:12    386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9826.2
[03/18 22:50:12    386s] ** GigaOpt Optimizer WNS Slack 0.005 TNS Slack 0.000 Density 51.04
[03/18 22:50:12    386s] Skipped Place ECO bump recovery (WNS opt)
[03/18 22:50:12    386s] Optimizer WNS Pass 1
[03/18 22:50:12    386s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.005|0.000|
|HEPG      |0.005|0.000|
|All Paths |0.005|0.000|
+----------+-----+-----+

[03/18 22:50:12    386s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1780.6M
[03/18 22:50:12    386s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1780.6M
[03/18 22:50:12    386s] Active Path Group: reg2reg  
[03/18 22:50:12    386s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:50:12    386s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:50:12    386s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:50:12    386s] |   0.005|    0.005|   0.000|    0.000|    51.04%|   0:00:00.0| 1780.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:50:12    386s] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/18 22:50:20    395s] |   0.010|    0.010|   0.000|    0.000|    51.04%|   0:00:08.0| 1780.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:50:20    395s] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/18 22:50:33    407s] |   0.010|    0.010|   0.000|    0.000|    51.04%|   0:00:13.0| 1780.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:50:33    407s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:50:38    413s] |   0.013|    0.013|   0.000|    0.000|    51.04%|   0:00:05.0| 1780.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:50:38    413s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:51:03    437s] |   0.016|    0.015|   0.000|    0.000|    51.04%|   0:00:25.0| 1780.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:51:03    437s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:51:03    437s] |   0.016|    0.015|   0.000|    0.000|    51.04%|   0:00:00.0| 1780.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:51:03    437s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:51:03    437s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:51:03    437s] 
[03/18 22:51:03    437s] *** Finish Core Optimize Step (cpu=0:00:51.2 real=0:00:51.0 mem=1780.6M) ***
[03/18 22:51:03    437s] 
[03/18 22:51:03    437s] *** Finished Optimize Step Cumulative (cpu=0:00:51.2 real=0:00:51.0 mem=1780.6M) ***
[03/18 22:51:03    437s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.016|0.000|
|HEPG      |0.016|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[03/18 22:51:03    437s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 51.04
[03/18 22:51:03    437s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9826.3
[03/18 22:51:03    437s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1780.6M
[03/18 22:51:03    437s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:1780.6M
[03/18 22:51:03    437s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1780.6M
[03/18 22:51:03    437s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:       Starting CMU at level 4, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.086, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.107, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.107, MEM:1780.6M
[03/18 22:51:03    438s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.5
[03/18 22:51:03    438s] OPERPROF: Starting RefinePlace at level 1, MEM:1780.6M
[03/18 22:51:03    438s] *** Starting refinePlace (0:07:18 mem=1780.6M) ***
[03/18 22:51:03    438s] Total net bbox length = 1.830e+05 (7.940e+04 1.036e+05) (ext = 9.171e+03)
[03/18 22:51:03    438s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:51:03    438s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.009, MEM:1780.6M
[03/18 22:51:03    438s] default core: bins with density > 0.750 = 22.90 % ( 101 / 441 )
[03/18 22:51:03    438s] Density distribution unevenness ratio = 29.182%
[03/18 22:51:03    438s] RPlace IncrNP Skipped
[03/18 22:51:03    438s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1780.6MB) @(0:07:18 - 0:07:18).
[03/18 22:51:03    438s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.012, MEM:1780.6M
[03/18 22:51:03    438s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1780.6M
[03/18 22:51:03    438s] Starting refinePlace ...
[03/18 22:51:03    438s]   Spread Effort: high, pre-route mode, useDDP on.
[03/18 22:51:03    438s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1780.6MB) @(0:07:18 - 0:07:18).
[03/18 22:51:03    438s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:51:03    438s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:51:03    438s] 
[03/18 22:51:03    438s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:51:04    438s] Move report: legalization moves 86 insts, mean move: 2.15 um, max move: 8.00 um
[03/18 22:51:04    438s] 	Max move on inst (core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_0_): (341.80, 164.80) --> (342.60, 172.00)
[03/18 22:51:04    438s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1780.6MB) @(0:07:18 - 0:07:19).
[03/18 22:51:04    438s] Move report: Detail placement moves 86 insts, mean move: 2.15 um, max move: 8.00 um
[03/18 22:51:04    438s] 	Max move on inst (core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_0_): (341.80, 164.80) --> (342.60, 172.00)
[03/18 22:51:04    438s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1780.6MB
[03/18 22:51:04    438s] Statistics of distance of Instance movement in refine placement:
[03/18 22:51:04    438s]   maximum (X+Y) =         8.00 um
[03/18 22:51:04    438s]   inst (core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_0_) with max move: (341.8, 164.8) -> (342.6, 172)
[03/18 22:51:04    438s]   mean    (X+Y) =         2.15 um
[03/18 22:51:04    438s] Summary Report:
[03/18 22:51:04    438s] Instances move: 86 (out of 14090 movable)
[03/18 22:51:04    438s] Instances flipped: 0
[03/18 22:51:04    438s] Mean displacement: 2.15 um
[03/18 22:51:04    438s] Max displacement: 8.00 um (Instance: core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_0_) (341.8, 164.8) -> (342.6, 172)
[03/18 22:51:04    438s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/18 22:51:04    438s] Total instances moved : 86
[03/18 22:51:04    438s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.450, MEM:1780.6M
[03/18 22:51:04    438s] Total net bbox length = 1.832e+05 (7.952e+04 1.037e+05) (ext = 9.171e+03)
[03/18 22:51:04    438s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1780.6MB
[03/18 22:51:04    438s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1780.6MB) @(0:07:18 - 0:07:19).
[03/18 22:51:04    438s] *** Finished refinePlace (0:07:19 mem=1780.6M) ***
[03/18 22:51:04    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.5
[03/18 22:51:04    438s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.509, MEM:1780.6M
[03/18 22:51:04    438s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1780.6M
[03/18 22:51:04    438s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1780.6M
[03/18 22:51:04    438s] Finished re-routing un-routed nets (0:00:00.0 1780.6M)
[03/18 22:51:04    438s] 
[03/18 22:51:04    438s] OPERPROF: Starting DPlace-Init at level 1, MEM:1780.6M
[03/18 22:51:04    438s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1780.6M
[03/18 22:51:04    438s] OPERPROF:     Starting CMU at level 3, MEM:1780.6M
[03/18 22:51:04    438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1780.6M
[03/18 22:51:04    438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.088, MEM:1780.6M
[03/18 22:51:04    438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1780.6M
[03/18 22:51:04    438s] 
[03/18 22:51:04    438s] Density : 0.5104
[03/18 22:51:04    438s] Max route overflow : 0.0000
[03/18 22:51:04    438s] 
[03/18 22:51:04    438s] 
[03/18 22:51:04    438s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1780.6M) ***
[03/18 22:51:04    438s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9826.3
[03/18 22:51:04    439s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 51.04
[03/18 22:51:04    439s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.015|0.000|
|reg2reg   |0.016|0.000|
|HEPG      |0.016|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[03/18 22:51:04    439s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:51:04    439s] Layer 7 has 7 constrained nets 
[03/18 22:51:04    439s] **** End NDR-Layer Usage Statistics ****
[03/18 22:51:04    439s] 
[03/18 22:51:04    439s] *** Finish pre-CTS Setup Fixing (cpu=0:02:11 real=0:02:11 mem=1780.6M) ***
[03/18 22:51:04    439s] 
[03/18 22:51:04    439s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9826.2
[03/18 22:51:04    439s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1745.5M
[03/18 22:51:04    439s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:1745.5M
[03/18 22:51:04    439s] TotalInstCnt at PhyDesignMc Destruction: 14,090
[03/18 22:51:04    439s] (I,S,L,T): WC_VIEW: 36.2228, 5.56484, 0.532395, 42.32
[03/18 22:51:04    439s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.8
[03/18 22:51:04    439s] *** SetupOpt [finish] : cpu/real = 0:02:20.9/0:02:20.8 (1.0), totSession cpu/real = 0:07:19.2/0:08:43.2 (0.8), mem = 1745.5M
[03/18 22:51:04    439s] 
[03/18 22:51:04    439s] =============================================================================================
[03/18 22:51:04    439s]  Step TAT Report for WnsOpt #1
[03/18 22:51:04    439s] =============================================================================================
[03/18 22:51:04    439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:51:04    439s] ---------------------------------------------------------------------------------------------
[03/18 22:51:04    439s] [ RefinePlace            ]      2   0:00:05.3  (   3.8 % )     0:00:05.5 /  0:00:05.4    1.0
[03/18 22:51:04    439s] [ SlackTraversorInit     ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:51:04    439s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:51:04    439s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.4
[03/18 22:51:04    439s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:51:04    439s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:51:04    439s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:04    439s] [ TransformInit          ]      1   0:00:07.9  (   5.6 % )     0:00:07.9 /  0:00:07.9    1.0
[03/18 22:51:04    439s] [ OptSingleIteration     ]     74   0:00:00.2  (   0.1 % )     0:02:04.5 /  0:02:04.6    1.0
[03/18 22:51:04    439s] [ OptGetWeight           ]     74   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:51:04    439s] [ OptEval                ]     74   0:01:57.4  (  83.3 % )     0:01:57.4 /  0:01:57.5    1.0
[03/18 22:51:04    439s] [ OptCommit              ]     74   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:51:04    439s] [ IncrTimingUpdate       ]     71   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.3    1.0
[03/18 22:51:04    439s] [ PostCommitDelayUpdate  ]     76   0:00:00.7  (   0.5 % )     0:00:02.6 /  0:00:02.6    1.0
[03/18 22:51:04    439s] [ IncrDelayCalc          ]    296   0:00:01.9  (   1.3 % )     0:00:01.9 /  0:00:01.8    1.0
[03/18 22:51:04    439s] [ SetupOptGetWorkingSet  ]    136   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[03/18 22:51:04    439s] [ SetupOptGetActiveNode  ]    136   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/18 22:51:04    439s] [ SetupOptSlackGraph     ]     73   0:00:01.3  (   0.9 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:51:04    439s] [ MISC                   ]          0:00:01.3  (   0.9 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:51:04    439s] ---------------------------------------------------------------------------------------------
[03/18 22:51:04    439s]  WnsOpt #1 TOTAL                    0:02:20.8  ( 100.0 % )     0:02:20.8 /  0:02:20.9    1.0
[03/18 22:51:04    439s] ---------------------------------------------------------------------------------------------
[03/18 22:51:04    439s] 
[03/18 22:51:04    439s] End: GigaOpt Optimization in WNS mode
[03/18 22:51:05    439s] *** Timing Is met
[03/18 22:51:05    439s] *** Check timing (0:00:00.0)
[03/18 22:51:05    439s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/18 22:51:05    439s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:51:05    439s] ### Creating LA Mngr. totSessionCpu=0:07:19 mem=1683.5M
[03/18 22:51:05    439s] ### Creating LA Mngr, finished. totSessionCpu=0:07:19 mem=1683.5M
[03/18 22:51:05    439s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:51:05    439s] ### Creating PhyDesignMc. totSessionCpu=0:07:19 mem=1702.6M
[03/18 22:51:05    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:1702.6M
[03/18 22:51:05    439s] z: 2, totalTracks: 1
[03/18 22:51:05    439s] z: 4, totalTracks: 1
[03/18 22:51:05    439s] z: 6, totalTracks: 1
[03/18 22:51:05    439s] z: 8, totalTracks: 1
[03/18 22:51:05    439s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:51:05    439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1702.6M
[03/18 22:51:05    439s] OPERPROF:     Starting CMU at level 3, MEM:1702.6M
[03/18 22:51:05    439s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1702.6M
[03/18 22:51:05    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1702.6M
[03/18 22:51:05    439s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1702.6MB).
[03/18 22:51:05    439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.107, MEM:1702.6M
[03/18 22:51:05    439s] TotalInstCnt at PhyDesignMc Initialization: 14,090
[03/18 22:51:05    439s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:20 mem=1702.6M
[03/18 22:51:05    439s] Begin: Area Reclaim Optimization
[03/18 22:51:05    439s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:19.6/0:08:43.6 (0.8), mem = 1702.6M
[03/18 22:51:05    439s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.9
[03/18 22:51:05    439s] (I,S,L,T): WC_VIEW: 36.2228, 5.56484, 0.532395, 42.32
[03/18 22:51:05    439s] ### Creating RouteCongInterface, started
[03/18 22:51:05    439s] 
[03/18 22:51:05    439s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:51:05    439s] 
[03/18 22:51:05    439s] #optDebug: {0, 1.200}
[03/18 22:51:05    439s] ### Creating RouteCongInterface, finished
[03/18 22:51:05    439s] ### Creating LA Mngr. totSessionCpu=0:07:20 mem=1702.6M
[03/18 22:51:05    439s] ### Creating LA Mngr, finished. totSessionCpu=0:07:20 mem=1702.6M
[03/18 22:51:06    440s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1702.6M
[03/18 22:51:06    440s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1702.6M
[03/18 22:51:06    440s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 51.04
[03/18 22:51:06    440s] +----------+---------+--------+--------+------------+--------+
[03/18 22:51:06    440s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 22:51:06    440s] +----------+---------+--------+--------+------------+--------+
[03/18 22:51:06    440s] |    51.04%|        -|   0.000|   0.000|   0:00:00.0| 1702.6M|
[03/18 22:51:06    440s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:51:06    441s] |    51.04%|        6|   0.000|   0.000|   0:00:00.0| 1740.7M|
[03/18 22:51:07    441s] |    51.03%|       12|   0.000|   0.000|   0:00:01.0| 1740.7M|
[03/18 22:51:10    444s] |    50.77%|      349|   0.000|   0.000|   0:00:03.0| 1740.7M|
[03/18 22:51:11    445s] |    50.75%|       56|   0.000|   0.000|   0:00:01.0| 1740.7M|
[03/18 22:51:11    445s] |    50.75%|        3|   0.000|   0.000|   0:00:00.0| 1740.7M|
[03/18 22:51:11    445s] |    50.75%|        0|   0.000|   0.000|   0:00:00.0| 1740.7M|
[03/18 22:51:11    445s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:51:11    445s] |    50.75%|        0|   0.000|   0.000|   0:00:00.0| 1740.7M|
[03/18 22:51:11    445s] +----------+---------+--------+--------+------------+--------+
[03/18 22:51:11    445s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.75
[03/18 22:51:11    445s] 
[03/18 22:51:11    445s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 9 Resize = 408 **
[03/18 22:51:11    445s] --------------------------------------------------------------
[03/18 22:51:11    445s] |                                   | Total     | Sequential |
[03/18 22:51:11    445s] --------------------------------------------------------------
[03/18 22:51:11    445s] | Num insts resized                 |     356  |     173    |
[03/18 22:51:11    445s] | Num insts undone                  |       0  |       0    |
[03/18 22:51:11    445s] | Num insts Downsized               |     356  |     173    |
[03/18 22:51:11    445s] | Num insts Samesized               |       0  |       0    |
[03/18 22:51:11    445s] | Num insts Upsized                 |       0  |       0    |
[03/18 22:51:11    445s] | Num multiple commits+uncommits    |      52  |       -    |
[03/18 22:51:11    445s] --------------------------------------------------------------
[03/18 22:51:11    445s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:51:11    445s] Layer 7 has 1 constrained nets 
[03/18 22:51:11    445s] **** End NDR-Layer Usage Statistics ****
[03/18 22:51:11    445s] End: Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:06.0) **
[03/18 22:51:11    445s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:       Starting CMU at level 4, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.083, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.104, MEM:1756.7M
[03/18 22:51:11    445s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.104, MEM:1756.7M
[03/18 22:51:11    445s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.6
[03/18 22:51:11    445s] OPERPROF: Starting RefinePlace at level 1, MEM:1756.7M
[03/18 22:51:11    445s] *** Starting refinePlace (0:07:26 mem=1756.7M) ***
[03/18 22:51:11    445s] Total net bbox length = 1.833e+05 (7.959e+04 1.037e+05) (ext = 9.172e+03)
[03/18 22:51:11    445s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:51:11    446s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1756.7M
[03/18 22:51:11    446s] Starting refinePlace ...
[03/18 22:51:11    446s] 
[03/18 22:51:11    446s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:51:12    446s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:51:12    446s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1756.7MB) @(0:07:26 - 0:07:26).
[03/18 22:51:12    446s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:51:12    446s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1756.7MB
[03/18 22:51:12    446s] Statistics of distance of Instance movement in refine placement:
[03/18 22:51:12    446s]   maximum (X+Y) =         0.00 um
[03/18 22:51:12    446s]   mean    (X+Y) =         0.00 um
[03/18 22:51:12    446s] Summary Report:
[03/18 22:51:12    446s] Instances move: 0 (out of 14077 movable)
[03/18 22:51:12    446s] Instances flipped: 0
[03/18 22:51:12    446s] Mean displacement: 0.00 um
[03/18 22:51:12    446s] Max displacement: 0.00 um 
[03/18 22:51:12    446s] Total instances moved : 0
[03/18 22:51:12    446s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.351, MEM:1756.7M
[03/18 22:51:12    446s] Total net bbox length = 1.833e+05 (7.959e+04 1.037e+05) (ext = 9.172e+03)
[03/18 22:51:12    446s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1756.7MB
[03/18 22:51:12    446s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1756.7MB) @(0:07:26 - 0:07:26).
[03/18 22:51:12    446s] *** Finished refinePlace (0:07:26 mem=1756.7M) ***
[03/18 22:51:12    446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.6
[03/18 22:51:12    446s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.389, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:1756.7M
[03/18 22:51:12    446s] Finished re-routing un-routed nets (0:00:00.0 1756.7M)
[03/18 22:51:12    446s] 
[03/18 22:51:12    446s] OPERPROF: Starting DPlace-Init at level 1, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF:     Starting CMU at level 3, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1756.7M
[03/18 22:51:12    446s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:1756.7M
[03/18 22:51:12    446s] 
[03/18 22:51:12    446s] Density : 0.5075
[03/18 22:51:12    446s] Max route overflow : 0.0000
[03/18 22:51:12    446s] 
[03/18 22:51:12    446s] 
[03/18 22:51:12    446s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1756.7M) ***
[03/18 22:51:12    446s] (I,S,L,T): WC_VIEW: 35.9679, 5.53056, 0.522043, 42.0205
[03/18 22:51:12    446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.9
[03/18 22:51:12    446s] *** AreaOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:07:26.8/0:08:50.7 (0.8), mem = 1756.7M
[03/18 22:51:12    446s] 
[03/18 22:51:12    446s] =============================================================================================
[03/18 22:51:12    446s]  Step TAT Report for AreaOpt #2
[03/18 22:51:12    446s] =============================================================================================
[03/18 22:51:12    446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:51:12    446s] ---------------------------------------------------------------------------------------------
[03/18 22:51:12    446s] [ RefinePlace            ]      1   0:00:01.0  (  13.4 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:51:12    446s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:51:12    446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:12    446s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:51:12    446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:12    446s] [ OptSingleIteration     ]      7   0:00:00.2  (   2.5 % )     0:00:04.5 /  0:00:04.5    1.0
[03/18 22:51:12    446s] [ OptGetWeight           ]    103   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:51:12    446s] [ OptEval                ]    103   0:00:02.4  (  34.1 % )     0:00:02.4 /  0:00:02.5    1.0
[03/18 22:51:12    446s] [ OptCommit              ]    103   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:51:12    446s] [ IncrTimingUpdate       ]     40   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.6    1.0
[03/18 22:51:12    446s] [ PostCommitDelayUpdate  ]    104   0:00:00.2  (   3.4 % )     0:00:01.1 /  0:00:01.0    1.0
[03/18 22:51:12    446s] [ IncrDelayCalc          ]    144   0:00:00.8  (  11.4 % )     0:00:00.8 /  0:00:00.8    0.9
[03/18 22:51:12    446s] [ MISC                   ]          0:00:01.6  (  21.8 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 22:51:12    446s] ---------------------------------------------------------------------------------------------
[03/18 22:51:12    446s]  AreaOpt #2 TOTAL                   0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.2    1.0
[03/18 22:51:12    446s] ---------------------------------------------------------------------------------------------
[03/18 22:51:12    446s] 
[03/18 22:51:12    446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1721.6M
[03/18 22:51:12    446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:1721.6M
[03/18 22:51:12    446s] TotalInstCnt at PhyDesignMc Destruction: 14,077
[03/18 22:51:12    446s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1683.63M, totSessionCpu=0:07:27).
[03/18 22:51:12    447s] GigaOpt: WNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 0.145) 1
[03/18 22:51:12    447s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[03/18 22:51:12    447s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 72.5) 1
[03/18 22:51:12    447s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[03/18 22:51:12    447s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 72.5) 1
[03/18 22:51:12    447s] Begin: GigaOpt postEco DRV Optimization
[03/18 22:51:12    447s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
[03/18 22:51:12    447s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:51:12    447s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:27.2/0:08:51.1 (0.8), mem = 1683.6M
[03/18 22:51:12    447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.10
[03/18 22:51:13    447s] (I,S,L,T): WC_VIEW: 35.9679, 5.53056, 0.522043, 42.0205
[03/18 22:51:13    447s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:51:13    447s] ### Creating PhyDesignMc. totSessionCpu=0:07:27 mem=1683.6M
[03/18 22:51:13    447s] OPERPROF: Starting DPlace-Init at level 1, MEM:1683.6M
[03/18 22:51:13    447s] z: 2, totalTracks: 1
[03/18 22:51:13    447s] z: 4, totalTracks: 1
[03/18 22:51:13    447s] z: 6, totalTracks: 1
[03/18 22:51:13    447s] z: 8, totalTracks: 1
[03/18 22:51:13    447s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:51:13    447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1683.6M
[03/18 22:51:13    447s] OPERPROF:     Starting CMU at level 3, MEM:1683.6M
[03/18 22:51:13    447s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1683.6M
[03/18 22:51:13    447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1683.6M
[03/18 22:51:13    447s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1683.6MB).
[03/18 22:51:13    447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:1683.6M
[03/18 22:51:13    447s] TotalInstCnt at PhyDesignMc Initialization: 14,077
[03/18 22:51:13    447s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:28 mem=1683.6M
[03/18 22:51:13    447s] ### Creating RouteCongInterface, started
[03/18 22:51:13    447s] 
[03/18 22:51:13    447s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:51:13    447s] 
[03/18 22:51:13    447s] #optDebug: {0, 1.200}
[03/18 22:51:13    447s] ### Creating RouteCongInterface, finished
[03/18 22:51:13    447s] ### Creating LA Mngr. totSessionCpu=0:07:28 mem=1683.6M
[03/18 22:51:13    447s] ### Creating LA Mngr, finished. totSessionCpu=0:07:28 mem=1683.6M
[03/18 22:51:15    450s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1702.7M
[03/18 22:51:15    450s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1702.7M
[03/18 22:51:15    450s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:51:15    450s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/18 22:51:15    450s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:51:15    450s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 22:51:15    450s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:51:16    450s] Info: violation cost 0.207231 (cap = 0.000000, tran = 0.207231, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:51:16    450s] |     1|    13|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  50.75|          |         |
[03/18 22:51:16    450s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:51:16    450s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       1|  50.75| 0:00:00.0|  1740.9M|
[03/18 22:51:16    450s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:51:16    450s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  50.75| 0:00:00.0|  1740.9M|
[03/18 22:51:16    450s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:51:16    450s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:51:16    450s] Layer 7 has 1 constrained nets 
[03/18 22:51:16    450s] **** End NDR-Layer Usage Statistics ****
[03/18 22:51:16    450s] 
[03/18 22:51:16    450s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1740.9M) ***
[03/18 22:51:16    450s] 
[03/18 22:51:16    450s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.042, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:       Starting CMU at level 4, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.090, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.112, MEM:1756.9M
[03/18 22:51:16    450s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.112, MEM:1756.9M
[03/18 22:51:16    450s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.7
[03/18 22:51:16    450s] OPERPROF: Starting RefinePlace at level 1, MEM:1756.9M
[03/18 22:51:16    450s] *** Starting refinePlace (0:07:31 mem=1756.9M) ***
[03/18 22:51:16    450s] Total net bbox length = 1.833e+05 (7.959e+04 1.037e+05) (ext = 9.172e+03)
[03/18 22:51:16    450s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:51:16    450s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1756.9M
[03/18 22:51:16    450s] Starting refinePlace ...
[03/18 22:51:16    450s] 
[03/18 22:51:16    450s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:51:16    451s] Move report: legalization moves 2 insts, mean move: 1.10 um, max move: 1.80 um
[03/18 22:51:16    451s] 	Max move on inst (U4873): (205.80, 110.80) --> (205.80, 112.60)
[03/18 22:51:16    451s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1759.9MB) @(0:07:31 - 0:07:31).
[03/18 22:51:16    451s] Move report: Detail placement moves 2 insts, mean move: 1.10 um, max move: 1.80 um
[03/18 22:51:16    451s] 	Max move on inst (U4873): (205.80, 110.80) --> (205.80, 112.60)
[03/18 22:51:16    451s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1759.9MB
[03/18 22:51:16    451s] Statistics of distance of Instance movement in refine placement:
[03/18 22:51:16    451s]   maximum (X+Y) =         1.80 um
[03/18 22:51:16    451s]   inst (U4873) with max move: (205.8, 110.8) -> (205.8, 112.6)
[03/18 22:51:16    451s]   mean    (X+Y) =         1.10 um
[03/18 22:51:16    451s] Summary Report:
[03/18 22:51:16    451s] Instances move: 2 (out of 14077 movable)
[03/18 22:51:16    451s] Instances flipped: 0
[03/18 22:51:16    451s] Mean displacement: 1.10 um
[03/18 22:51:16    451s] Max displacement: 1.80 um (Instance: U4873) (205.8, 110.8) -> (205.8, 112.6)
[03/18 22:51:16    451s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: NR3D0
[03/18 22:51:16    451s] Total instances moved : 2
[03/18 22:51:16    451s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.354, MEM:1759.9M
[03/18 22:51:16    451s] Total net bbox length = 1.833e+05 (7.959e+04 1.037e+05) (ext = 9.172e+03)
[03/18 22:51:16    451s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1759.9MB
[03/18 22:51:16    451s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1759.9MB) @(0:07:31 - 0:07:31).
[03/18 22:51:16    451s] *** Finished refinePlace (0:07:31 mem=1759.9M) ***
[03/18 22:51:16    451s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.7
[03/18 22:51:16    451s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.394, MEM:1759.9M
[03/18 22:51:16    451s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1759.9M
[03/18 22:51:16    451s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1759.9M
[03/18 22:51:16    451s] Finished re-routing un-routed nets (0:00:00.0 1759.9M)
[03/18 22:51:16    451s] 
[03/18 22:51:16    451s] OPERPROF: Starting DPlace-Init at level 1, MEM:1759.9M
[03/18 22:51:16    451s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1759.9M
[03/18 22:51:17    451s] OPERPROF:     Starting CMU at level 3, MEM:1759.9M
[03/18 22:51:17    451s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1759.9M
[03/18 22:51:17    451s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:1759.9M
[03/18 22:51:17    451s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1759.9M
[03/18 22:51:17    451s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1759.9M
[03/18 22:51:17    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.108, MEM:1759.9M
[03/18 22:51:17    451s] 
[03/18 22:51:17    451s] Density : 0.5075
[03/18 22:51:17    451s] Max route overflow : 0.0000
[03/18 22:51:17    451s] 
[03/18 22:51:17    451s] 
[03/18 22:51:17    451s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1759.9M) ***
[03/18 22:51:17    451s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1724.8M
[03/18 22:51:17    451s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:1724.8M
[03/18 22:51:17    451s] TotalInstCnt at PhyDesignMc Destruction: 14,077
[03/18 22:51:17    451s] (I,S,L,T): WC_VIEW: 35.9678, 5.53082, 0.522059, 42.0207
[03/18 22:51:17    451s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.10
[03/18 22:51:17    451s] *** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:07:31.5/0:08:55.5 (0.8), mem = 1724.8M
[03/18 22:51:17    451s] 
[03/18 22:51:17    451s] =============================================================================================
[03/18 22:51:17    451s]  Step TAT Report for DrvOpt #4
[03/18 22:51:17    451s] =============================================================================================
[03/18 22:51:17    451s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:51:17    451s] ---------------------------------------------------------------------------------------------
[03/18 22:51:17    451s] [ RefinePlace            ]      1   0:00:01.0  (  21.9 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:51:17    451s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:51:17    451s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:17    451s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:51:17    451s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:51:17    451s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:17    451s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:51:17    451s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:17    451s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:51:17    451s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:17    451s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:51:17    451s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:51:17    451s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/18 22:51:17    451s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:51:17    451s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:51:17    451s] [ MISC                   ]          0:00:02.8  (  64.3 % )     0:00:02.8 /  0:00:02.8    1.0
[03/18 22:51:17    451s] ---------------------------------------------------------------------------------------------
[03/18 22:51:17    451s]  DrvOpt #4 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[03/18 22:51:17    451s] ---------------------------------------------------------------------------------------------
[03/18 22:51:17    451s] 
[03/18 22:51:17    451s] End: GigaOpt postEco DRV Optimization
[03/18 22:51:17    452s]   Timing/DRV Snapshot: (REF)
[03/18 22:51:17    452s]      Weighted WNS: 0.000
[03/18 22:51:17    452s]       All  PG WNS: 0.000
[03/18 22:51:17    452s]       High PG WNS: 0.000
[03/18 22:51:17    452s]       All  PG TNS: 0.000
[03/18 22:51:17    452s]       High PG TNS: 0.000
[03/18 22:51:17    452s]          Tran DRV: 0
[03/18 22:51:17    452s]           Cap DRV: 0
[03/18 22:51:17    452s]        Fanout DRV: 0
[03/18 22:51:17    452s]            Glitch: 0
[03/18 22:51:17    452s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/18 22:51:17    452s] 
[03/18 22:51:17    452s] **optDesign ... cpu = 0:05:55, real = 0:05:55, mem = 1326.4M, totSessionCpu=0:07:32 **
[03/18 22:51:17    452s] **optDesign ... cpu = 0:05:55, real = 0:05:55, mem = 1324.4M, totSessionCpu=0:07:32 **
[03/18 22:51:17    452s] ** Profile ** Start :  cpu=0:00:00.0, mem=1683.8M
[03/18 22:51:17    452s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1683.8M
[03/18 22:51:18    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.079, MEM:1683.8M
[03/18 22:51:18    452s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1683.8M
[03/18 22:51:18    452s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1693.8M
[03/18 22:51:18    452s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1693.8M
[03/18 22:51:18    452s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.751%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1693.8M
[03/18 22:51:18    452s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/18 22:51:18    453s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:51:18    453s] ### Creating LA Mngr. totSessionCpu=0:07:33 mem=1693.8M
[03/18 22:51:18    453s] ### Creating LA Mngr, finished. totSessionCpu=0:07:33 mem=1693.8M
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Begin: Power Optimization
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Begin Power Analysis
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s]              0V	    VSS
[03/18 22:51:18    453s]            0.9V	    VDD
[03/18 22:51:18    453s] Begin Processing Timing Library for Power Calculation
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Begin Processing Timing Library for Power Calculation
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1324.71MB/2841.16MB/1388.35MB)
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1324.96MB/2841.16MB/1388.35MB)
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Begin Processing User Attributes
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1324.96MB/2841.16MB/1388.35MB)
[03/18 22:51:18    453s] 
[03/18 22:51:18    453s] Begin Processing Signal Activity
[03/18 22:51:18    453s] 
[03/18 22:51:19    453s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1325.10MB/2841.16MB/1388.35MB)
[03/18 22:51:19    453s] 
[03/18 22:51:19    453s] Begin Power Computation
[03/18 22:51:19    453s] 
[03/18 22:51:19    453s]       ----------------------------------------------------------
[03/18 22:51:19    453s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:51:19    453s]       # of cell(s) missing power table: 1
[03/18 22:51:19    453s]       # of cell(s) missing leakage table: 0
[03/18 22:51:19    453s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:51:19    453s]       ----------------------------------------------------------
[03/18 22:51:19    453s] CellName                                  Missing Table(s)
[03/18 22:51:19    453s] TIEL                                      internal power, 
[03/18 22:51:19    453s] 
[03/18 22:51:19    453s] 
[03/18 22:51:21    455s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1325.11MB/2841.16MB/1388.35MB)
[03/18 22:51:21    455s] 
[03/18 22:51:21    455s] Begin Processing User Attributes
[03/18 22:51:21    455s] 
[03/18 22:51:21    455s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1325.11MB/2841.16MB/1388.35MB)
[03/18 22:51:21    455s] 
[03/18 22:51:21    455s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1325.11MB/2841.16MB/1388.35MB)
[03/18 22:51:21    455s] 
[03/18 22:51:21    455s] *



[03/18 22:51:21    455s] Total Power
[03/18 22:51:21    455s] -----------------------------------------------------------------------------------------
[03/18 22:51:21    455s] Total Internal Power:       35.87175354 	   85.5269%
[03/18 22:51:21    455s] Total Switching Power:       5.54740065 	   13.2263%
[03/18 22:51:21    455s] Total Leakage Power:         0.52292298 	    1.2468%
[03/18 22:51:21    455s] Total Power:                41.94207725
[03/18 22:51:21    455s] -----------------------------------------------------------------------------------------
[03/18 22:51:21    456s] Processing average sequential pin duty cycle 
[03/18 22:51:21    456s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:51:21    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:36 mem=1712.9M
[03/18 22:51:21    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:1712.9M
[03/18 22:51:21    456s] z: 2, totalTracks: 1
[03/18 22:51:21    456s] z: 4, totalTracks: 1
[03/18 22:51:21    456s] z: 6, totalTracks: 1
[03/18 22:51:21    456s] z: 8, totalTracks: 1
[03/18 22:51:21    456s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:51:21    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1712.9M
[03/18 22:51:21    456s] OPERPROF:     Starting CMU at level 3, MEM:1712.9M
[03/18 22:51:21    456s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1712.9M
[03/18 22:51:21    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.076, MEM:1712.9M
[03/18 22:51:21    456s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1712.9MB).
[03/18 22:51:21    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.095, MEM:1712.9M
[03/18 22:51:22    456s] TotalInstCnt at PhyDesignMc Initialization: 14,077
[03/18 22:51:22    456s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:36 mem=1712.9M
[03/18 22:51:22    456s]   Timing Snapshot: (REF)
[03/18 22:51:22    456s]      Weighted WNS: 0.000
[03/18 22:51:22    456s]       All  PG WNS: 0.000
[03/18 22:51:22    456s]       High PG WNS: 0.000
[03/18 22:51:22    456s]       All  PG TNS: 0.000
[03/18 22:51:22    456s]       High PG TNS: 0.000
[03/18 22:51:22    456s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/18 22:51:22    456s] 
[03/18 22:51:23    457s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1728.9M
[03/18 22:51:23    457s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1728.9M
[03/18 22:51:28    462s] 
[03/18 22:51:28    462s] Phase 1 finished in (cpu = 0:00:04.6) (real = 0:00:05.0) **
[03/18 22:51:28    462s] 
[03/18 22:51:28    462s] =============================================================================================
[03/18 22:51:28    462s]  Step TAT Report for PowerOpt #1
[03/18 22:51:28    462s] =============================================================================================
[03/18 22:51:28    462s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:51:28    462s] ---------------------------------------------------------------------------------------------
[03/18 22:51:28    462s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:51:28    462s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[03/18 22:51:28    462s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[03/18 22:51:28    462s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:28    462s] [ BottleneckAnalyzerInit ]      1   0:00:01.9  (  31.0 % )     0:00:01.9 /  0:00:01.9    1.0
[03/18 22:51:28    462s] [ OptSingleIteration     ]      4   0:00:00.2  (   3.9 % )     0:00:02.6 /  0:00:02.6    1.0
[03/18 22:51:28    462s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:28    462s] [ OptEval                ]      5   0:00:01.4  (  22.3 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 22:51:28    462s] [ OptCommit              ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:51:28    462s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:51:28    462s] [ PostCommitDelayUpdate  ]      4   0:00:00.1  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:51:28    462s] [ IncrDelayCalc          ]     40   0:00:00.6  (   9.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:51:28    462s] [ DrvFindVioNets         ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:51:28    462s] [ MISC                   ]          0:00:01.4  (  22.3 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 22:51:28    462s] ---------------------------------------------------------------------------------------------
[03/18 22:51:28    462s]  PowerOpt #1 TOTAL                  0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[03/18 22:51:28    462s] ---------------------------------------------------------------------------------------------
[03/18 22:51:28    462s] 
[03/18 22:51:28    462s] Finished Timing Update in (cpu = 0:00:06.4) (real = 0:00:06.0) **
[03/18 22:51:28    462s] OPT: Doing preprocessing before recovery...
[03/18 22:51:29    463s]   Timing Snapshot: (TGT)
[03/18 22:51:29    463s]      Weighted WNS: -0.092
[03/18 22:51:29    463s]       All  PG WNS: -0.092
[03/18 22:51:29    463s]       High PG WNS: -0.092
[03/18 22:51:29    463s]       All  PG TNS: -23.292
[03/18 22:51:29    463s]       High PG TNS: -23.292
[03/18 22:51:29    463s]    Category Slack: { [L, -0.092] [H, -0.092] }
[03/18 22:51:29    463s] 
[03/18 22:51:29    463s] Checking setup slack degradation ...
[03/18 22:51:29    463s] 
[03/18 22:51:29    463s] Recovery Manager:
[03/18 22:51:29    463s]   Low  Effort WNS Jump: 0.092 (REF: 0.000, TGT: -0.092, Threshold: 0.010) - Trigger
[03/18 22:51:29    463s]   High Effort WNS Jump: 0.092 (REF: 0.000, TGT: -0.092, Threshold: 0.010) - Trigger
[03/18 22:51:29    463s]   Low  Effort TNS Jump: 23.292 (REF: 0.000, TGT: -23.292, Threshold: 10.000) - Trigger
[03/18 22:51:29    463s]   High Effort TNS Jump: 23.292 (REF: 0.000, TGT: -23.292, Threshold: 5.000) - Trigger
[03/18 22:51:29    463s] 
[03/18 22:51:29    463s] Begin: GigaOpt nonLegal postEco optimization
[03/18 22:51:29    463s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/18 22:51:37    471s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1775.9M
[03/18 22:51:37    471s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1775.9M
[03/18 22:51:43    477s]   Timing Snapshot: (TGT)
[03/18 22:51:43    477s]      Weighted WNS: -0.011
[03/18 22:51:43    477s]       All  PG WNS: -0.011
[03/18 22:51:43    477s]       High PG WNS: -0.011
[03/18 22:51:43    477s]       All  PG TNS: -0.490
[03/18 22:51:43    477s]       High PG TNS: -0.490
[03/18 22:51:43    477s]    Category Slack: { [L, -0.011] [H, -0.011] }
[03/18 22:51:43    477s] 
[03/18 22:51:43    477s] Checking setup slack degradation ...
[03/18 22:51:43    477s] 
[03/18 22:51:43    477s] Recovery Manager:
[03/18 22:51:43    477s]   Low  Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:51:43    477s]   High Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:51:43    477s]   Low  Effort TNS Jump: 0.490 (REF: 0.000, TGT: -0.490, Threshold: 10.000) - Skip
[03/18 22:51:43    477s]   High Effort TNS Jump: 0.490 (REF: 0.000, TGT: -0.490, Threshold: 5.000) - Skip
[03/18 22:51:43    477s] 
[03/18 22:51:43    477s] 
[03/18 22:51:43    477s] =============================================================================================
[03/18 22:51:43    477s]  Step TAT Report for WnsOpt #2
[03/18 22:51:43    477s] =============================================================================================
[03/18 22:51:43    477s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:51:43    477s] ---------------------------------------------------------------------------------------------
[03/18 22:51:43    477s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:51:43    477s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:43    477s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:51:43    477s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:43    477s] [ TransformInit          ]      1   0:00:07.3  (  51.5 % )     0:00:07.3 /  0:00:07.3    1.0
[03/18 22:51:43    477s] [ OptSingleIteration     ]     46   0:00:00.1  (   0.5 % )     0:00:06.0 /  0:00:06.0    1.0
[03/18 22:51:43    477s] [ OptGetWeight           ]     46   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.4    1.1
[03/18 22:51:43    477s] [ OptEval                ]     46   0:00:02.9  (  20.4 % )     0:00:02.9 /  0:00:02.8    1.0
[03/18 22:51:43    477s] [ OptCommit              ]     46   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.4
[03/18 22:51:43    477s] [ IncrTimingUpdate       ]     35   0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:00.6    1.1
[03/18 22:51:43    477s] [ PostCommitDelayUpdate  ]     46   0:00:00.4  (   2.8 % )     0:00:01.1 /  0:00:01.0    0.9
[03/18 22:51:43    477s] [ IncrDelayCalc          ]    145   0:00:00.7  (   4.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:51:43    477s] [ SetupOptGetWorkingSet  ]     44   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:51:43    477s] [ SetupOptGetActiveNode  ]     44   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:43    477s] [ SetupOptSlackGraph     ]     44   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.7    1.1
[03/18 22:51:43    477s] [ MISC                   ]          0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:51:43    477s] ---------------------------------------------------------------------------------------------
[03/18 22:51:43    477s]  WnsOpt #2 TOTAL                    0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:14.1    1.0
[03/18 22:51:43    477s] ---------------------------------------------------------------------------------------------
[03/18 22:51:43    477s] 
[03/18 22:51:43    477s] End: GigaOpt nonLegal postEco optimization
[03/18 22:51:43    477s] Begin: GigaOpt TNS non-legal recovery
[03/18 22:51:43    477s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/18 22:51:51    485s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1791.9M
[03/18 22:51:51    485s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1791.9M
[03/18 22:51:52    486s]   Timing Snapshot: (TGT)
[03/18 22:51:52    486s]      Weighted WNS: -0.011
[03/18 22:51:52    486s]       All  PG WNS: -0.011
[03/18 22:51:52    486s]       High PG WNS: -0.011
[03/18 22:51:52    486s]       All  PG TNS: -0.177
[03/18 22:51:52    486s]       High PG TNS: -0.177
[03/18 22:51:52    486s]    Category Slack: { [L, -0.011] [H, -0.011] }
[03/18 22:51:52    486s] 
[03/18 22:51:52    486s] Checking setup slack degradation ...
[03/18 22:51:52    486s] 
[03/18 22:51:52    486s] Recovery Manager:
[03/18 22:51:52    486s]   Low  Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:51:52    486s]   High Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:51:52    486s]   Low  Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 10.000) - Skip
[03/18 22:51:52    486s]   High Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 5.000) - Skip
[03/18 22:51:52    486s] 
[03/18 22:51:52    487s] 
[03/18 22:51:52    487s] =============================================================================================
[03/18 22:51:52    487s]  Step TAT Report for TnsOpt #2
[03/18 22:51:52    487s] =============================================================================================
[03/18 22:51:52    487s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:51:52    487s] ---------------------------------------------------------------------------------------------
[03/18 22:51:52    487s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:51:52    487s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:52    487s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[03/18 22:51:52    487s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:52    487s] [ TransformInit          ]      1   0:00:07.3  (  80.5 % )     0:00:07.3 /  0:00:07.3    1.0
[03/18 22:51:52    487s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:51:52    487s] [ OptGetWeight           ]      9   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:51:52    487s] [ OptEval                ]      9   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:51:52    487s] [ OptCommit              ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:51:52    487s] [ IncrTimingUpdate       ]     10   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:51:52    487s] [ PostCommitDelayUpdate  ]      9   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:51:52    487s] [ IncrDelayCalc          ]     20   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:51:52    487s] [ SetupOptGetWorkingSet  ]      9   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:51:52    487s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   16.4
[03/18 22:51:52    487s] [ SetupOptSlackGraph     ]      9   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.1
[03/18 22:51:52    487s] [ MISC                   ]          0:00:00.5  (   5.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:51:52    487s] ---------------------------------------------------------------------------------------------
[03/18 22:51:52    487s]  TnsOpt #2 TOTAL                    0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:09.0    1.0
[03/18 22:51:52    487s] ---------------------------------------------------------------------------------------------
[03/18 22:51:52    487s] 
[03/18 22:51:52    487s] End: GigaOpt TNS non-legal recovery
[03/18 22:51:52    487s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF:       Starting CMU at level 4, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.083, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.102, MEM:1782.4M
[03/18 22:51:52    487s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.102, MEM:1782.4M
[03/18 22:51:52    487s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.8
[03/18 22:51:52    487s] OPERPROF: Starting RefinePlace at level 1, MEM:1782.4M
[03/18 22:51:52    487s] *** Starting refinePlace (0:08:07 mem=1782.4M) ***
[03/18 22:51:52    487s] Total net bbox length = 1.833e+05 (7.962e+04 1.037e+05) (ext = 9.171e+03)
[03/18 22:51:52    487s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:51:52    487s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1782.4M
[03/18 22:51:52    487s] Starting refinePlace ...
[03/18 22:51:53    487s] 
[03/18 22:51:53    487s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:51:53    487s] Move report: legalization moves 14 insts, mean move: 0.84 um, max move: 3.20 um
[03/18 22:51:53    487s] 	Max move on inst (U4073): (243.00, 179.20) --> (241.60, 177.40)
[03/18 22:51:53    487s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1782.4MB) @(0:08:07 - 0:08:08).
[03/18 22:51:53    487s] Move report: Detail placement moves 14 insts, mean move: 0.84 um, max move: 3.20 um
[03/18 22:51:53    487s] 	Max move on inst (U4073): (243.00, 179.20) --> (241.60, 177.40)
[03/18 22:51:53    487s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1782.4MB
[03/18 22:51:53    487s] Statistics of distance of Instance movement in refine placement:
[03/18 22:51:53    487s]   maximum (X+Y) =         3.20 um
[03/18 22:51:53    487s]   inst (U4073) with max move: (243, 179.2) -> (241.6, 177.4)
[03/18 22:51:53    487s]   mean    (X+Y) =         0.84 um
[03/18 22:51:53    487s] Summary Report:
[03/18 22:51:53    487s] Instances move: 14 (out of 14077 movable)
[03/18 22:51:53    487s] Instances flipped: 0
[03/18 22:51:53    487s] Mean displacement: 0.84 um
[03/18 22:51:53    487s] Max displacement: 3.20 um (Instance: U4073) (243, 179.2) -> (241.6, 177.4)
[03/18 22:51:53    487s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/18 22:51:53    487s] Total instances moved : 14
[03/18 22:51:53    487s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.330, REAL:0.331, MEM:1782.4M
[03/18 22:51:53    487s] Total net bbox length = 1.833e+05 (7.963e+04 1.037e+05) (ext = 9.171e+03)
[03/18 22:51:53    487s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1782.4MB
[03/18 22:51:53    487s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1782.4MB) @(0:08:07 - 0:08:08).
[03/18 22:51:53    487s] *** Finished refinePlace (0:08:08 mem=1782.4M) ***
[03/18 22:51:53    487s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.8
[03/18 22:51:53    487s] OPERPROF: Finished RefinePlace at level 1, CPU:0.360, REAL:0.366, MEM:1782.4M
[03/18 22:51:53    487s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1782.4M
[03/18 22:51:53    487s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:1782.4M
[03/18 22:51:53    487s] Finished re-routing un-routed nets (0:00:00.0 1782.4M)
[03/18 22:51:53    487s] 
[03/18 22:51:53    487s] OPERPROF: Starting DPlace-Init at level 1, MEM:1782.4M
[03/18 22:51:53    487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1782.4M
[03/18 22:51:53    487s] OPERPROF:     Starting CMU at level 3, MEM:1782.4M
[03/18 22:51:53    487s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1782.4M
[03/18 22:51:53    487s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1782.4M
[03/18 22:51:53    487s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:1782.4M
[03/18 22:51:53    487s] 
[03/18 22:51:53    487s] Density : 0.5072
[03/18 22:51:53    487s] Max route overflow : 0.0000
[03/18 22:51:53    487s] 
[03/18 22:51:53    488s]   Timing Snapshot: (TGT)
[03/18 22:51:53    488s]      Weighted WNS: -0.011
[03/18 22:51:53    488s]       All  PG WNS: -0.011
[03/18 22:51:53    488s]       High PG WNS: -0.011
[03/18 22:51:53    488s]       All  PG TNS: -0.177
[03/18 22:51:53    488s]       High PG TNS: -0.177
[03/18 22:51:53    488s]    Category Slack: { [L, -0.011] [H, -0.011] }
[03/18 22:51:53    488s] 
[03/18 22:51:53    488s] Checking setup slack degradation ...
[03/18 22:51:53    488s] 
[03/18 22:51:53    488s] Recovery Manager:
[03/18 22:51:53    488s]   Low  Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:51:53    488s]   High Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:51:53    488s]   Low  Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 10.000) - Skip
[03/18 22:51:53    488s]   High Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 5.000) - Skip
[03/18 22:51:53    488s] 
[03/18 22:51:53    488s] Begin: GigaOpt postEco optimization
[03/18 22:51:53    488s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.98 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -postEcoForPowerRecovery  -useDynPwrCost 
[03/18 22:52:01    495s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1791.9M
[03/18 22:52:01    495s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1791.9M
[03/18 22:52:02    496s]   Timing Snapshot: (TGT)
[03/18 22:52:02    496s]      Weighted WNS: -0.011
[03/18 22:52:02    496s]       All  PG WNS: -0.011
[03/18 22:52:02    496s]       High PG WNS: -0.011
[03/18 22:52:02    496s]       All  PG TNS: -0.177
[03/18 22:52:02    496s]       High PG TNS: -0.177
[03/18 22:52:02    496s]    Category Slack: { [L, -0.011] [H, -0.011] }
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] Checking setup slack degradation ...
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] Recovery Manager:
[03/18 22:52:02    496s]   Low  Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:52:02    496s]   High Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:52:02    496s]   Low  Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 10.000) - Skip
[03/18 22:52:02    496s]   High Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 5.000) - Skip
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] =============================================================================================
[03/18 22:52:02    496s]  Step TAT Report for WnsOpt #3
[03/18 22:52:02    496s] =============================================================================================
[03/18 22:52:02    496s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:52:02    496s] ---------------------------------------------------------------------------------------------
[03/18 22:52:02    496s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:52:02    496s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.2
[03/18 22:52:02    496s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ TransformInit          ]      1   0:00:07.3  (  88.9 % )     0:00:07.3 /  0:00:07.3    1.0
[03/18 22:52:02    496s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:52:02    496s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/18 22:52:02    496s] [ OptEval                ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:52:02    496s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:02    496s] [ MISC                   ]          0:00:00.5  (   5.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:52:02    496s] ---------------------------------------------------------------------------------------------
[03/18 22:52:02    496s]  WnsOpt #3 TOTAL                    0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.2    1.0
[03/18 22:52:02    496s] ---------------------------------------------------------------------------------------------
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] End: GigaOpt postEco optimization
[03/18 22:52:02    496s]   Timing Snapshot: (TGT)
[03/18 22:52:02    496s]      Weighted WNS: -0.011
[03/18 22:52:02    496s]       All  PG WNS: -0.011
[03/18 22:52:02    496s]       High PG WNS: -0.011
[03/18 22:52:02    496s]       All  PG TNS: -0.177
[03/18 22:52:02    496s]       High PG TNS: -0.177
[03/18 22:52:02    496s]    Category Slack: { [L, -0.011] [H, -0.011] }
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] Checking setup slack degradation ...
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] Recovery Manager:
[03/18 22:52:02    496s]   Low  Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:52:02    496s]   High Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:52:02    496s]   Low  Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 10.000) - Skip
[03/18 22:52:02    496s]   High Effort TNS Jump: 0.177 (REF: 0.000, TGT: -0.177, Threshold: 5.000) - Skip
[03/18 22:52:02    496s] 
[03/18 22:52:02    496s] Trigger unconditional timing recovery
[03/18 22:52:02    496s] Begin: GigaOpt postEco optimization
[03/18 22:52:02    496s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 0.85 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow  -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -skipLowEffortCategoryOptimization -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/18 22:52:09    504s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1791.9M
[03/18 22:52:09    504s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1791.9M
[03/18 22:52:11    506s]   Timing Snapshot: (TGT)
[03/18 22:52:11    506s]      Weighted WNS: -0.011
[03/18 22:52:11    506s]       All  PG WNS: -0.011
[03/18 22:52:11    506s]       High PG WNS: -0.011
[03/18 22:52:11    506s]       All  PG TNS: -0.095
[03/18 22:52:11    506s]       High PG TNS: -0.095
[03/18 22:52:11    506s]    Category Slack: { [L, -0.011] [H, -0.011] }
[03/18 22:52:11    506s] 
[03/18 22:52:11    506s] Checking setup slack degradation ...
[03/18 22:52:11    506s] 
[03/18 22:52:11    506s] Recovery Manager:
[03/18 22:52:11    506s]   Low  Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:52:11    506s]   High Effort WNS Jump: 0.011 (REF: 0.000, TGT: -0.011, Threshold: 0.010) - Trigger
[03/18 22:52:11    506s]   Low  Effort TNS Jump: 0.095 (REF: 0.000, TGT: -0.095, Threshold: 10.000) - Skip
[03/18 22:52:11    506s]   High Effort TNS Jump: 0.095 (REF: 0.000, TGT: -0.095, Threshold: 5.000) - Skip
[03/18 22:52:11    506s] 
[03/18 22:52:11    506s] 
[03/18 22:52:11    506s] =============================================================================================
[03/18 22:52:11    506s]  Step TAT Report for WnsOpt #4
[03/18 22:52:11    506s] =============================================================================================
[03/18 22:52:11    506s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:52:11    506s] ---------------------------------------------------------------------------------------------
[03/18 22:52:11    506s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:52:11    506s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.8
[03/18 22:52:11    506s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:52:11    506s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:11    506s] [ TransformInit          ]      1   0:00:07.2  (  76.3 % )     0:00:07.2 /  0:00:07.2    1.0
[03/18 22:52:11    506s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:01.5    1.0
[03/18 22:52:11    506s] [ OptGetWeight           ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:52:11    506s] [ OptEval                ]      6   0:00:01.4  (  14.7 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 22:52:11    506s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/18 22:52:11    506s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/18 22:52:11    506s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[03/18 22:52:11    506s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/18 22:52:11    506s] [ SetupOptGetWorkingSet  ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:52:11    506s] [ SetupOptGetActiveNode  ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:11    506s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/18 22:52:11    506s] [ MISC                   ]          0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:52:11    506s] ---------------------------------------------------------------------------------------------
[03/18 22:52:11    506s]  WnsOpt #4 TOTAL                    0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:09.4    1.0
[03/18 22:52:11    506s] ---------------------------------------------------------------------------------------------
[03/18 22:52:11    506s] 
[03/18 22:52:11    506s] End: GigaOpt postEco optimization
[03/18 22:52:11    506s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1782.4M
[03/18 22:52:11    506s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:1782.4M
[03/18 22:52:11    506s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1782.4M
[03/18 22:52:11    506s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1782.4M
[03/18 22:52:11    506s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:       Starting CMU at level 4, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.084, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.104, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.105, MEM:1782.4M
[03/18 22:52:12    506s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.9
[03/18 22:52:12    506s] OPERPROF: Starting RefinePlace at level 1, MEM:1782.4M
[03/18 22:52:12    506s] *** Starting refinePlace (0:08:26 mem=1782.4M) ***
[03/18 22:52:12    506s] Total net bbox length = 1.833e+05 (7.963e+04 1.037e+05) (ext = 9.171e+03)
[03/18 22:52:12    506s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:12    506s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1782.4M
[03/18 22:52:12    506s] Starting refinePlace ...
[03/18 22:52:12    506s] 
[03/18 22:52:12    506s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:52:12    506s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:12    506s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1782.4MB) @(0:08:26 - 0:08:27).
[03/18 22:52:12    506s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:12    506s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1782.4MB
[03/18 22:52:12    506s] Statistics of distance of Instance movement in refine placement:
[03/18 22:52:12    506s]   maximum (X+Y) =         0.00 um
[03/18 22:52:12    506s]   mean    (X+Y) =         0.00 um
[03/18 22:52:12    506s] Summary Report:
[03/18 22:52:12    506s] Instances move: 0 (out of 14077 movable)
[03/18 22:52:12    506s] Instances flipped: 0
[03/18 22:52:12    506s] Mean displacement: 0.00 um
[03/18 22:52:12    506s] Max displacement: 0.00 um 
[03/18 22:52:12    506s] Total instances moved : 0
[03/18 22:52:12    506s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.351, MEM:1782.4M
[03/18 22:52:12    506s] Total net bbox length = 1.833e+05 (7.963e+04 1.037e+05) (ext = 9.171e+03)
[03/18 22:52:12    506s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1782.4MB
[03/18 22:52:12    506s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1782.4MB) @(0:08:26 - 0:08:27).
[03/18 22:52:12    506s] *** Finished refinePlace (0:08:27 mem=1782.4M) ***
[03/18 22:52:12    506s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.9
[03/18 22:52:12    506s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.390, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:1782.4M
[03/18 22:52:12    506s] Finished re-routing un-routed nets (0:00:00.0 1782.4M)
[03/18 22:52:12    506s] 
[03/18 22:52:12    506s] OPERPROF: Starting DPlace-Init at level 1, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:     Starting CMU at level 3, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1782.4M
[03/18 22:52:12    506s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:1782.4M
[03/18 22:52:12    507s] 
[03/18 22:52:12    507s] Density : 0.5072
[03/18 22:52:12    507s] Max route overflow : 0.0000
[03/18 22:52:12    507s] 
[03/18 22:52:12    507s] Begin: Core Power Optimization
[03/18 22:52:12    507s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:27.1/0:09:51.0 (0.9), mem = 1782.4M
[03/18 22:52:12    507s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.16
[03/18 22:52:12    507s] (I,S,L,T): WC_VIEW: 35.9849, 5.50781, 0.522643, 42.0154
[03/18 22:52:12    507s] ### Creating RouteCongInterface, started
[03/18 22:52:12    507s] 
[03/18 22:52:12    507s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:52:12    507s] 
[03/18 22:52:12    507s] #optDebug: {0, 1.200}
[03/18 22:52:12    507s] ### Creating RouteCongInterface, finished
[03/18 22:52:12    507s] ### Creating LA Mngr. totSessionCpu=0:08:27 mem=1782.4M
[03/18 22:52:12    507s] ### Creating LA Mngr, finished. totSessionCpu=0:08:27 mem=1782.4M
[03/18 22:52:13    508s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1782.4M
[03/18 22:52:13    508s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1782.4M
[03/18 22:52:14    508s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:52:14    508s] Reclaim Optimization WNS Slack -0.011  TNS Slack -0.095 Density 50.72
[03/18 22:52:14    508s] +----------+---------+--------+--------+------------+--------+
[03/18 22:52:14    508s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 22:52:14    508s] +----------+---------+--------+--------+------------+--------+
[03/18 22:52:14    508s] |    50.72%|        -|  -0.011|  -0.095|   0:00:00.0| 1782.4M|
[03/18 22:52:14    508s] Running power reclaim iteration with 18.62304 cutoff 
[03/18 22:52:14    508s] |    50.72%|        0|  -0.011|  -0.094|   0:00:00.0| 1782.4M|
[03/18 22:52:14    508s] Running power reclaim iteration with 18.62304 cutoff 
[03/18 22:52:22    516s] |    50.72%|      231|  -0.011|  -0.390|   0:00:08.0| 1820.5M|
[03/18 22:52:22    516s] Running power reclaim iteration with 18.62304 cutoff 
[03/18 22:52:25    520s] |    50.71%|        9|  -0.011|  -0.300|   0:00:03.0| 1820.5M|
[03/18 22:52:26    520s] |    50.71%|        2|  -0.011|  -0.300|   0:00:01.0| 1820.5M|
[03/18 22:52:26    520s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:52:26    520s] Running power reclaim iteration with 18.62304 cutoff 
[03/18 22:52:29    523s] |    50.71%|       50|  -0.008|  -0.244|   0:00:03.0| 1820.5M|
[03/18 22:52:29    523s] Running power reclaim iteration with 3.72461 cutoff 
[03/18 22:52:32    527s] |    50.71%|       19|  -0.008|  -0.244|   0:00:03.0| 1820.5M|
[03/18 22:52:32    527s]  *** Final WNS Slack -0.008  TNS Slack -0.244 
[03/18 22:52:32    527s] +----------+---------+--------+--------+------------+--------+
[03/18 22:52:32    527s] Reclaim Optimization End WNS Slack -0.008  TNS Slack -0.244 Density 50.71
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] ** Summary: Restruct = 11 Buffer Deletion = 0 Declone = 0 Resize = 69 **
[03/18 22:52:32    527s] --------------------------------------------------------------
[03/18 22:52:32    527s] |                                   | Total     | Sequential |
[03/18 22:52:32    527s] --------------------------------------------------------------
[03/18 22:52:32    527s] | Num insts resized                 |      67  |       0    |
[03/18 22:52:32    527s] | Num insts undone                  |       0  |       0    |
[03/18 22:52:32    527s] | Num insts Downsized               |       5  |       0    |
[03/18 22:52:32    527s] | Num insts Samesized               |      62  |       0    |
[03/18 22:52:32    527s] | Num insts Upsized                 |       0  |       0    |
[03/18 22:52:32    527s] | Num multiple commits+uncommits    |       2  |       -    |
[03/18 22:52:32    527s] --------------------------------------------------------------
[03/18 22:52:32    527s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:52:32    527s] Layer 7 has 1 constrained nets 
[03/18 22:52:32    527s] **** End NDR-Layer Usage Statistics ****
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] =======================================================================
[03/18 22:52:32    527s]                 Reasons for not reclaiming further
[03/18 22:52:32    527s] =======================================================================
[03/18 22:52:32    527s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] Resizing failure reasons
[03/18 22:52:32    527s] ------------------------------------------------
[03/18 22:52:32    527s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] Number of insts committed for which the initial cell was dont use = 0
[03/18 22:52:32    527s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/18 22:52:32    527s] End: Core Power Optimization (cpu = 0:00:20.1) (real = 0:00:20.0) **
[03/18 22:52:32    527s] (I,S,L,T): WC_VIEW: 35.9753, 5.48634, 0.522098, 41.9837
[03/18 22:52:32    527s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.16
[03/18 22:52:32    527s] *** PowerOpt [finish] : cpu/real = 0:00:20.2/0:00:20.1 (1.0), totSession cpu/real = 0:08:47.2/0:10:11.1 (0.9), mem = 1820.5M
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] =============================================================================================
[03/18 22:52:32    527s]  Step TAT Report for PowerOpt #2
[03/18 22:52:32    527s] =============================================================================================
[03/18 22:52:32    527s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:52:32    527s] ---------------------------------------------------------------------------------------------
[03/18 22:52:32    527s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:52:32    527s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:32    527s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[03/18 22:52:32    527s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:32    527s] [ BottleneckAnalyzerInit ]      2   0:00:04.0  (  19.8 % )     0:00:04.0 /  0:00:04.0    1.0
[03/18 22:52:32    527s] [ OptSingleIteration     ]     10   0:00:00.4  (   1.8 % )     0:00:14.3 /  0:00:14.3    1.0
[03/18 22:52:32    527s] [ OptGetWeight           ]    120   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[03/18 22:52:32    527s] [ OptEval                ]    120   0:00:12.2  (  60.7 % )     0:00:12.2 /  0:00:12.2    1.0
[03/18 22:52:32    527s] [ OptCommit              ]    120   0:00:00.9  (   4.4 % )     0:00:01.3 /  0:00:01.4    1.0
[03/18 22:52:32    527s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:52:32    527s] [ PostCommitDelayUpdate  ]    310   0:00:00.1  (   0.7 % )     0:00:00.6 /  0:00:00.5    0.9
[03/18 22:52:32    527s] [ IncrDelayCalc          ]    533   0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:00.4    0.8
[03/18 22:52:32    527s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:52:32    527s] [ MISC                   ]          0:00:01.6  (   7.9 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 22:52:32    527s] ---------------------------------------------------------------------------------------------
[03/18 22:52:32    527s]  PowerOpt #2 TOTAL                  0:00:20.1  ( 100.0 % )     0:00:20.1 /  0:00:20.2    1.0
[03/18 22:52:32    527s] ---------------------------------------------------------------------------------------------
[03/18 22:52:32    527s] 
[03/18 22:52:32    527s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF:       Starting CMU at level 4, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.080, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.100, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.100, MEM:1820.5M
[03/18 22:52:33    527s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.10
[03/18 22:52:33    527s] OPERPROF: Starting RefinePlace at level 1, MEM:1820.5M
[03/18 22:52:33    527s] *** Starting refinePlace (0:08:47 mem=1820.5M) ***
[03/18 22:52:33    527s] Total net bbox length = 1.837e+05 (7.985e+04 1.038e+05) (ext = 9.382e+03)
[03/18 22:52:33    527s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:33    527s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1820.5M
[03/18 22:52:33    527s] Starting refinePlace ...
[03/18 22:52:33    527s] 
[03/18 22:52:33    527s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:52:33    527s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:33    527s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1820.5MB) @(0:08:47 - 0:08:48).
[03/18 22:52:33    527s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:33    527s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1820.5MB
[03/18 22:52:33    527s] Statistics of distance of Instance movement in refine placement:
[03/18 22:52:33    527s]   maximum (X+Y) =         0.00 um
[03/18 22:52:33    527s]   mean    (X+Y) =         0.00 um
[03/18 22:52:33    527s] Summary Report:
[03/18 22:52:33    527s] Instances move: 0 (out of 14063 movable)
[03/18 22:52:33    527s] Instances flipped: 0
[03/18 22:52:33    527s] Mean displacement: 0.00 um
[03/18 22:52:33    527s] Max displacement: 0.00 um 
[03/18 22:52:33    527s] Total instances moved : 0
[03/18 22:52:33    527s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.355, MEM:1820.5M
[03/18 22:52:33    527s] Total net bbox length = 1.837e+05 (7.985e+04 1.038e+05) (ext = 9.382e+03)
[03/18 22:52:33    527s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1820.5MB
[03/18 22:52:33    527s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1820.5MB) @(0:08:47 - 0:08:48).
[03/18 22:52:33    527s] *** Finished refinePlace (0:08:48 mem=1820.5M) ***
[03/18 22:52:33    527s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.10
[03/18 22:52:33    527s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.390, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:1820.5M
[03/18 22:52:33    527s] Finished re-routing un-routed nets (0:00:00.0 1820.5M)
[03/18 22:52:33    527s] 
[03/18 22:52:33    527s] OPERPROF: Starting DPlace-Init at level 1, MEM:1820.5M
[03/18 22:52:33    527s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1820.5M
[03/18 22:52:33    528s] OPERPROF:     Starting CMU at level 3, MEM:1820.5M
[03/18 22:52:33    528s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1820.5M
[03/18 22:52:33    528s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:1820.5M
[03/18 22:52:33    528s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.105, MEM:1820.5M
[03/18 22:52:33    528s] 
[03/18 22:52:33    528s] Density : 0.5071
[03/18 22:52:33    528s] Max route overflow : 0.0000
[03/18 22:52:33    528s] 
[03/18 22:52:33    528s] 
[03/18 22:52:33    528s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1820.5M) ***
[03/18 22:52:34    528s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:52:34    528s]   Timing Snapshot: (TGT)
[03/18 22:52:34    528s]      Weighted WNS: -0.008
[03/18 22:52:34    528s]       All  PG WNS: -0.008
[03/18 22:52:34    528s]       High PG WNS: -0.008
[03/18 22:52:34    528s]       All  PG TNS: -0.244
[03/18 22:52:34    528s]       High PG TNS: -0.244
[03/18 22:52:34    528s]    Category Slack: { [L, -0.008] [H, -0.008] }
[03/18 22:52:34    528s] 
[03/18 22:52:34    528s] Checking setup slack degradation ...
[03/18 22:52:34    528s] 
[03/18 22:52:34    528s] Recovery Manager:
[03/18 22:52:34    528s]   Low  Effort WNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 0.010) - Skip
[03/18 22:52:34    528s]   High Effort WNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 0.010) - Skip
[03/18 22:52:34    528s]   Low  Effort TNS Jump: 0.244 (REF: 0.000, TGT: -0.244, Threshold: 10.000) - Skip
[03/18 22:52:34    528s]   High Effort TNS Jump: 0.244 (REF: 0.000, TGT: -0.244, Threshold: 5.000) - Skip
[03/18 22:52:34    528s] 
[03/18 22:52:34    528s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/18 22:52:34    528s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:52:34    528s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:48.8/0:10:12.7 (0.9), mem = 1820.5M
[03/18 22:52:34    528s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.17
[03/18 22:52:34    528s] (I,S,L,T): WC_VIEW: 35.9753, 5.48634, 0.522098, 41.9837
[03/18 22:52:34    528s] ### Creating RouteCongInterface, started
[03/18 22:52:34    529s] 
[03/18 22:52:34    529s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:52:34    529s] 
[03/18 22:52:34    529s] #optDebug: {0, 1.200}
[03/18 22:52:34    529s] ### Creating RouteCongInterface, finished
[03/18 22:52:34    529s] ### Creating LA Mngr. totSessionCpu=0:08:49 mem=1820.5M
[03/18 22:52:34    529s] ### Creating LA Mngr, finished. totSessionCpu=0:08:49 mem=1820.5M
[03/18 22:52:40    534s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:52:41    536s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1830.0M
[03/18 22:52:41    536s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1830.0M
[03/18 22:52:42    536s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:52:42    536s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:52:42    536s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:52:42    536s] |  -0.008|   -0.008|  -0.244|   -0.244|    50.71%|   0:00:00.0| 1830.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:52:42    536s] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[03/18 22:52:42    536s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:52:42    536s] 
[03/18 22:52:42    536s] *** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1849.1M) ***
[03/18 22:52:42    536s] 
[03/18 22:52:42    536s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1849.1M) ***
[03/18 22:52:42    536s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:52:42    536s] Layer 7 has 1 constrained nets 
[03/18 22:52:42    536s] **** End NDR-Layer Usage Statistics ****
[03/18 22:52:42    536s] (I,S,L,T): WC_VIEW: 35.9753, 5.48634, 0.522098, 41.9837
[03/18 22:52:42    536s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.17
[03/18 22:52:42    536s] *** SetupOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:08:56.8/0:10:20.7 (0.9), mem = 1839.6M
[03/18 22:52:42    536s] 
[03/18 22:52:42    536s] =============================================================================================
[03/18 22:52:42    536s]  Step TAT Report for HardenOpt #1
[03/18 22:52:42    536s] =============================================================================================
[03/18 22:52:42    536s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:52:42    536s] ---------------------------------------------------------------------------------------------
[03/18 22:52:42    536s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:52:42    536s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:42    536s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:52:42    536s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:42    536s] [ TransformInit          ]      1   0:00:07.2  (  89.8 % )     0:00:07.2 /  0:00:07.2    1.0
[03/18 22:52:42    536s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:52:42    536s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[03/18 22:52:42    536s] [ OptEval                ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:52:42    536s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:42    536s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:42    536s] [ SetupOptGetWorkingSet  ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:52:42    536s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:52:42    536s] [ MISC                   ]          0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:52:42    536s] ---------------------------------------------------------------------------------------------
[03/18 22:52:42    536s]  HardenOpt #1 TOTAL                 0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[03/18 22:52:42    536s] ---------------------------------------------------------------------------------------------
[03/18 22:52:42    536s] 
[03/18 22:52:42    536s] Executing incremental physical updates
[03/18 22:52:42    536s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1839.6M
[03/18 22:52:42    536s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.042, MEM:1839.6M
[03/18 22:52:42    536s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1839.6M
[03/18 22:52:42    536s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1839.6M
[03/18 22:52:42    536s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1839.6M
[03/18 22:52:42    537s] OPERPROF:       Starting CMU at level 4, MEM:1839.6M
[03/18 22:52:42    537s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1839.6M
[03/18 22:52:42    537s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.081, MEM:1839.6M
[03/18 22:52:42    537s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.100, MEM:1839.6M
[03/18 22:52:42    537s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.100, MEM:1839.6M
[03/18 22:52:42    537s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.11
[03/18 22:52:42    537s] OPERPROF: Starting RefinePlace at level 1, MEM:1839.6M
[03/18 22:52:42    537s] *** Starting refinePlace (0:08:57 mem=1839.6M) ***
[03/18 22:52:42    537s] Total net bbox length = 1.837e+05 (7.985e+04 1.038e+05) (ext = 9.382e+03)
[03/18 22:52:42    537s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:42    537s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1839.6M
[03/18 22:52:42    537s] Starting refinePlace ...
[03/18 22:52:42    537s] 
[03/18 22:52:42    537s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:52:43    537s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:43    537s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1839.6MB) @(0:08:57 - 0:08:57).
[03/18 22:52:43    537s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:52:43    537s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1839.6MB
[03/18 22:52:43    537s] Statistics of distance of Instance movement in refine placement:
[03/18 22:52:43    537s]   maximum (X+Y) =         0.00 um
[03/18 22:52:43    537s]   mean    (X+Y) =         0.00 um
[03/18 22:52:43    537s] Summary Report:
[03/18 22:52:43    537s] Instances move: 0 (out of 14063 movable)
[03/18 22:52:43    537s] Instances flipped: 0
[03/18 22:52:43    537s] Mean displacement: 0.00 um
[03/18 22:52:43    537s] Max displacement: 0.00 um 
[03/18 22:52:43    537s] Total instances moved : 0
[03/18 22:52:43    537s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.340, REAL:0.336, MEM:1839.6M
[03/18 22:52:43    537s] Total net bbox length = 1.837e+05 (7.985e+04 1.038e+05) (ext = 9.382e+03)
[03/18 22:52:43    537s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1839.6MB
[03/18 22:52:43    537s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1839.6MB) @(0:08:57 - 0:08:57).
[03/18 22:52:43    537s] *** Finished refinePlace (0:08:57 mem=1839.6M) ***
[03/18 22:52:43    537s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.11
[03/18 22:52:43    537s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.372, MEM:1839.6M
[03/18 22:52:43    537s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1839.6M
[03/18 22:52:43    537s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:1839.6M
[03/18 22:52:43    537s] Finished re-routing un-routed nets (0:00:00.0 1839.6M)
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] OPERPROF: Starting DPlace-Init at level 1, MEM:1839.6M
[03/18 22:52:43    537s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1839.6M
[03/18 22:52:43    537s] OPERPROF:     Starting CMU at level 3, MEM:1839.6M
[03/18 22:52:43    537s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1839.6M
[03/18 22:52:43    537s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:1839.6M
[03/18 22:52:43    537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.104, MEM:1839.6M
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Density : 0.5071
[03/18 22:52:43    537s] Max route overflow : 0.0000
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1839.6M) ***
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Begin Power Analysis
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s]              0V	    VSS
[03/18 22:52:43    537s]            0.9V	    VDD
[03/18 22:52:43    537s] Begin Processing Timing Library for Power Calculation
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Begin Processing Timing Library for Power Calculation
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1356.59MB/2987.54MB/1388.35MB)
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1356.59MB/2987.54MB/1388.35MB)
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Begin Processing User Attributes
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1356.59MB/2987.54MB/1388.35MB)
[03/18 22:52:43    537s] 
[03/18 22:52:43    537s] Begin Processing Signal Activity
[03/18 22:52:43    537s] 
[03/18 22:52:44    538s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1356.75MB/2987.54MB/1388.35MB)
[03/18 22:52:44    538s] 
[03/18 22:52:44    538s] Begin Power Computation
[03/18 22:52:44    538s] 
[03/18 22:52:44    538s]       ----------------------------------------------------------
[03/18 22:52:44    538s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:52:44    538s]       # of cell(s) missing power table: 1
[03/18 22:52:44    538s]       # of cell(s) missing leakage table: 0
[03/18 22:52:44    538s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:52:44    538s]       ----------------------------------------------------------
[03/18 22:52:44    538s] CellName                                  Missing Table(s)
[03/18 22:52:44    538s] TIEL                                      internal power, 
[03/18 22:52:44    538s] 
[03/18 22:52:44    538s] 
[03/18 22:52:46    540s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1356.75MB/2987.54MB/1388.35MB)
[03/18 22:52:46    540s] 
[03/18 22:52:46    540s] Begin Processing User Attributes
[03/18 22:52:46    540s] 
[03/18 22:52:46    540s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1356.75MB/2987.54MB/1388.35MB)
[03/18 22:52:46    540s] 
[03/18 22:52:46    540s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1356.75MB/2987.54MB/1388.35MB)
[03/18 22:52:46    540s] 
[03/18 22:52:46    540s] *



[03/18 22:52:46    540s] Total Power
[03/18 22:52:46    540s] -----------------------------------------------------------------------------------------
[03/18 22:52:46    540s] Total Internal Power:       35.85672460 	   85.6386%
[03/18 22:52:46    540s] Total Switching Power:       5.49023467 	   13.1126%
[03/18 22:52:46    540s] Total Leakage Power:         0.52284530 	    1.2487%
[03/18 22:52:46    540s] Total Power:                41.86980466
[03/18 22:52:46    540s] -----------------------------------------------------------------------------------------
[03/18 22:52:46    540s] Processing average sequential pin duty cycle 
[03/18 22:52:46    540s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1789.2M
[03/18 22:52:46    540s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:1789.2M
[03/18 22:52:46    540s] TotalInstCnt at PhyDesignMc Destruction: 14,063
[03/18 22:52:46    540s] ** Power Reclaim End WNS Slack -0.008  TNS Slack -0.244 
[03/18 22:52:46    540s] End: Power Optimization (cpu=0:01:24, real=0:01:24, mem=1686.24M, totSessionCpu=0:09:01).
[03/18 22:52:46    540s] **optDesign ... cpu = 0:07:24, real = 0:07:24, mem = 1322.8M, totSessionCpu=0:09:01 **
[03/18 22:52:46    541s] 
[03/18 22:52:46    541s] Active setup views:
[03/18 22:52:46    541s]  WC_VIEW
[03/18 22:52:46    541s]   Dominating endpoints: 0
[03/18 22:52:46    541s]   Dominating TNS: -0.000
[03/18 22:52:46    541s] 
[03/18 22:52:46    541s] Extraction called for design 'fullchip' of instances=14063 and nets=15879 using extraction engine 'preRoute' .
[03/18 22:52:46    541s] PreRoute RC Extraction called for design fullchip.
[03/18 22:52:46    541s] RC Extraction called in multi-corner(2) mode.
[03/18 22:52:46    541s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:52:46    541s] RCMode: PreRoute
[03/18 22:52:46    541s]       RC Corner Indexes            0       1   
[03/18 22:52:46    541s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:52:46    541s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:52:46    541s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:52:46    541s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:52:46    541s] Shrink Factor                : 1.00000
[03/18 22:52:46    541s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:52:46    541s] Using capacitance table file ...
[03/18 22:52:46    541s] RC Grid backup saved.
[03/18 22:52:46    541s] LayerId::1 widthSet size::4
[03/18 22:52:46    541s] LayerId::2 widthSet size::4
[03/18 22:52:46    541s] LayerId::3 widthSet size::4
[03/18 22:52:46    541s] LayerId::4 widthSet size::4
[03/18 22:52:46    541s] LayerId::5 widthSet size::4
[03/18 22:52:46    541s] LayerId::6 widthSet size::4
[03/18 22:52:46    541s] LayerId::7 widthSet size::4
[03/18 22:52:46    541s] LayerId::8 widthSet size::4
[03/18 22:52:46    541s] Skipped RC grid update for preRoute extraction.
[03/18 22:52:46    541s] Initializing multi-corner capacitance tables ... 
[03/18 22:52:47    541s] Initializing multi-corner resistance tables ...
[03/18 22:52:47    541s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.812400 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:52:47    541s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1670.723M)
[03/18 22:52:47    541s] Skewing Data Summary (End_of_FINAL)
[03/18 22:52:47    542s] --------------------------------------------------
[03/18 22:52:47    542s]  Total skewed count:0
[03/18 22:52:47    542s] --------------------------------------------------
[03/18 22:52:47    542s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1676.75 MB )
[03/18 22:52:47    542s] (I)       Started Loading and Dumping File ( Curr Mem: 1676.75 MB )
[03/18 22:52:47    542s] (I)       Reading DB...
[03/18 22:52:47    542s] (I)       Read data from FE... (mem=1676.7M)
[03/18 22:52:47    542s] (I)       Read nodes and places... (mem=1676.7M)
[03/18 22:52:47    542s] (I)       Done Read nodes and places (cpu=0.020s, mem=1678.9M)
[03/18 22:52:47    542s] (I)       Read nets... (mem=1678.9M)
[03/18 22:52:47    542s] (I)       Done Read nets (cpu=0.040s, mem=1680.9M)
[03/18 22:52:47    542s] (I)       Done Read data from FE (cpu=0.060s, mem=1680.9M)
[03/18 22:52:47    542s] (I)       before initializing RouteDB syMemory usage = 1680.9 MB
[03/18 22:52:47    542s] (I)       Build term to term wires: false
[03/18 22:52:47    542s] (I)       Honor MSV route constraint: false
[03/18 22:52:47    542s] (I)       Maximum routing layer  : 127
[03/18 22:52:47    542s] (I)       Minimum routing layer  : 2
[03/18 22:52:47    542s] (I)       Supply scale factor H  : 1.00
[03/18 22:52:47    542s] (I)       Supply scale factor V  : 1.00
[03/18 22:52:47    542s] (I)       Tracks used by clock wire: 0
[03/18 22:52:47    542s] (I)       Reverse direction      : 
[03/18 22:52:47    542s] (I)       Honor partition pin guides: true
[03/18 22:52:47    542s] (I)       Route selected nets only: false
[03/18 22:52:47    542s] (I)       Route secondary PG pins: false
[03/18 22:52:47    542s] (I)       Second PG max fanout   : 2147483647
[03/18 22:52:47    542s] (I)       Apply function for special wires: true
[03/18 22:52:47    542s] (I)       Layer by layer blockage reading: true
[03/18 22:52:47    542s] (I)       Offset calculation fix : true
[03/18 22:52:47    542s] (I)       Route stripe layer range: 
[03/18 22:52:47    542s] (I)       Honor partition fences : 
[03/18 22:52:47    542s] (I)       Honor partition pin    : 
[03/18 22:52:47    542s] (I)       Honor partition fences with feedthrough: 
[03/18 22:52:47    542s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:52:47    542s] (I)       Use row-based GCell size
[03/18 22:52:47    542s] (I)       Use row-based GCell align
[03/18 22:52:47    542s] (I)       GCell unit size   : 3600
[03/18 22:52:47    542s] (I)       GCell multiplier  : 1
[03/18 22:52:47    542s] (I)       GCell row height  : 3600
[03/18 22:52:47    542s] (I)       Actual row height : 3600
[03/18 22:52:47    542s] (I)       GCell align ref   : 20000 20000
[03/18 22:52:47    542s] [NR-eGR] Track table information for default rule: 
[03/18 22:52:47    542s] [NR-eGR] M1 has no routable track
[03/18 22:52:47    542s] [NR-eGR] M2 has single uniform track structure
[03/18 22:52:47    542s] [NR-eGR] M3 has single uniform track structure
[03/18 22:52:47    542s] [NR-eGR] M4 has single uniform track structure
[03/18 22:52:47    542s] [NR-eGR] M5 has single uniform track structure
[03/18 22:52:47    542s] [NR-eGR] M6 has single uniform track structure
[03/18 22:52:47    542s] [NR-eGR] M7 has single uniform track structure
[03/18 22:52:47    542s] [NR-eGR] M8 has single uniform track structure
[03/18 22:52:47    542s] (I)       ===========================================================================
[03/18 22:52:47    542s] (I)       == Report All Rule Vias ==
[03/18 22:52:47    542s] (I)       ===========================================================================
[03/18 22:52:47    542s] (I)        Via Rule : (Default)
[03/18 22:52:47    542s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:52:47    542s] (I)       ---------------------------------------------------------------------------
[03/18 22:52:47    542s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:52:47    542s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:52:47    542s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:52:47    542s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:52:47    542s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:52:47    542s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:52:47    542s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:52:47    542s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:52:47    542s] (I)       ===========================================================================
[03/18 22:52:47    542s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1680.87 MB )
[03/18 22:52:47    542s] [NR-eGR] Read 20172 PG shapes
[03/18 22:52:47    542s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1680.87 MB )
[03/18 22:52:47    542s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:52:47    542s] [NR-eGR] #Instance Blockages : 0
[03/18 22:52:47    542s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:52:47    542s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:52:47    542s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:52:47    542s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:52:47    542s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:52:47    542s] (I)       readDataFromPlaceDB
[03/18 22:52:47    542s] (I)       Read net information..
[03/18 22:52:47    542s] [NR-eGR] Read numTotalNets=15859  numIgnoredNets=0
[03/18 22:52:47    542s] (I)       Read testcase time = 0.010 seconds
[03/18 22:52:47    542s] 
[03/18 22:52:47    542s] (I)       early_global_route_priority property id does not exist.
[03/18 22:52:47    542s] (I)       Start initializing grid graph
[03/18 22:52:47    542s] (I)       End initializing grid graph
[03/18 22:52:47    542s] (I)       Model blockages into capacity
[03/18 22:52:47    542s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:52:47    542s] (I)       Started Modeling ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 1 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 2 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:52:47    542s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 3 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:52:47    542s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 4 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:52:47    542s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 5 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:52:47    542s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 6 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:52:47    542s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 7 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:52:47    542s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Started Modeling Layer 8 ( Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:52:47    542s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1684.39 MB )
[03/18 22:52:47    542s] (I)       -- layer congestion ratio --
[03/18 22:52:47    542s] (I)       Layer 1 : 0.100000
[03/18 22:52:47    542s] (I)       Layer 2 : 0.700000
[03/18 22:52:47    542s] (I)       Layer 3 : 0.700000
[03/18 22:52:47    542s] (I)       Layer 4 : 0.700000
[03/18 22:52:47    542s] (I)       Layer 5 : 0.700000
[03/18 22:52:47    542s] (I)       Layer 6 : 0.700000
[03/18 22:52:47    542s] (I)       Layer 7 : 0.700000
[03/18 22:52:47    542s] (I)       Layer 8 : 0.700000
[03/18 22:52:47    542s] (I)       ----------------------------
[03/18 22:52:47    542s] (I)       Number of ignored nets = 0
[03/18 22:52:47    542s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:52:47    542s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:52:47    542s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:52:47    542s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:52:47    542s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:52:47    542s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:52:47    542s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:52:47    542s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:52:47    542s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:52:47    542s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:52:47    542s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1684.4 MB
[03/18 22:52:47    542s] (I)       Ndr track 0 does not exist
[03/18 22:52:47    542s] (I)       Layer1  viaCost=300.00
[03/18 22:52:47    542s] (I)       Layer2  viaCost=100.00
[03/18 22:52:47    542s] (I)       Layer3  viaCost=100.00
[03/18 22:52:47    542s] (I)       Layer4  viaCost=100.00
[03/18 22:52:47    542s] (I)       Layer5  viaCost=100.00
[03/18 22:52:47    542s] (I)       Layer6  viaCost=200.00
[03/18 22:52:47    542s] (I)       Layer7  viaCost=100.00
[03/18 22:52:47    542s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:52:47    542s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:52:47    542s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:52:47    542s] (I)       Site width          :   400  (dbu)
[03/18 22:52:47    542s] (I)       Row height          :  3600  (dbu)
[03/18 22:52:47    542s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:52:47    542s] (I)       GCell width         :  3600  (dbu)
[03/18 22:52:47    542s] (I)       GCell height        :  3600  (dbu)
[03/18 22:52:47    542s] (I)       Grid                :   219   219     8
[03/18 22:52:47    542s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:52:47    542s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:52:47    542s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:52:47    542s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:52:47    542s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:52:47    542s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:52:47    542s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:52:47    542s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:52:47    542s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:52:47    542s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:52:47    542s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:52:47    542s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:52:47    542s] (I)       --------------------------------------------------------
[03/18 22:52:47    542s] 
[03/18 22:52:47    542s] [NR-eGR] ============ Routing rule table ============
[03/18 22:52:47    542s] [NR-eGR] Rule id: 0  Nets: 15859 
[03/18 22:52:47    542s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:52:47    542s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:52:47    542s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:52:47    542s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:52:47    542s] [NR-eGR] ========================================
[03/18 22:52:47    542s] [NR-eGR] 
[03/18 22:52:47    542s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:52:47    542s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:52:47    542s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:52:47    542s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:52:47    542s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:52:47    542s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:52:47    542s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:52:47    542s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:52:47    542s] (I)       After initializing earlyGlobalRoute syMemory usage = 1686.3 MB
[03/18 22:52:47    542s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       Started Global Routing ( Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       ============= Initialization =============
[03/18 22:52:47    542s] (I)       totalPins=52048  totalGlobalPin=50733 (97.47%)
[03/18 22:52:47    542s] (I)       Started Build MST ( Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       Generate topology with single threads
[03/18 22:52:47    542s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:52:47    542s] [NR-eGR] Layer group 1: route 15859 net(s) in layer range [2, 8]
[03/18 22:52:47    542s] (I)       ============  Phase 1a Route ============
[03/18 22:52:47    542s] (I)       Started Phase 1a ( Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:52:47    542s] (I)       
[03/18 22:52:47    542s] (I)       ============  Phase 1b Route ============
[03/18 22:52:47    542s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:52:47    542s] (I)       
[03/18 22:52:47    542s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325204e+05um
[03/18 22:52:47    542s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:52:47    542s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:52:47    542s] (I)       ============  Phase 1c Route ============
[03/18 22:52:47    542s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:52:47    542s] (I)       
[03/18 22:52:47    542s] (I)       ============  Phase 1d Route ============
[03/18 22:52:47    542s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:52:47    542s] (I)       
[03/18 22:52:47    542s] (I)       ============  Phase 1e Route ============
[03/18 22:52:47    542s] (I)       Started Phase 1e ( Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:52:47    542s] (I)       
[03/18 22:52:47    542s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325204e+05um
[03/18 22:52:47    542s] [NR-eGR] 
[03/18 22:52:47    542s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:47    542s] (I)       Running layer assignment with 1 threads
[03/18 22:52:48    542s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:48    542s] (I)       ============  Phase 1l Route ============
[03/18 22:52:48    542s] (I)       
[03/18 22:52:48    542s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:52:48    542s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:52:48    542s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:52:48    542s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:52:48    542s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:52:48    542s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:52:48    542s] [NR-eGR]      M2  (2)        43( 0.09%)         1( 0.00%)   ( 0.09%) 
[03/18 22:52:48    542s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:52:48    542s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/18 22:52:48    542s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:52:48    542s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:52:48    542s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:52:48    542s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:52:48    542s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:52:48    542s] [NR-eGR] Total               47( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/18 22:52:48    542s] [NR-eGR] 
[03/18 22:52:48    542s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:48    542s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:52:48    542s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:52:48    542s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:52:48    542s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.29 sec, Curr Mem: 1686.31 MB )
[03/18 22:52:48    542s] OPERPROF: Starting HotSpotCal at level 1, MEM:1686.3M
[03/18 22:52:48    542s] [hotspot] +------------+---------------+---------------+
[03/18 22:52:48    542s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:52:48    542s] [hotspot] +------------+---------------+---------------+
[03/18 22:52:48    542s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:52:48    542s] [hotspot] +------------+---------------+---------------+
[03/18 22:52:48    542s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:52:48    542s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:52:48    542s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1686.3M
[03/18 22:52:48    542s] <optDesign CMD> Restore Using all VT Cells
[03/18 22:52:48    542s] Starting delay calculation for Setup views
[03/18 22:52:48    542s] #################################################################################
[03/18 22:52:48    542s] # Design Stage: PreRoute
[03/18 22:52:48    542s] # Design Name: fullchip
[03/18 22:52:48    542s] # Design Mode: 65nm
[03/18 22:52:48    542s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:52:48    542s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:52:48    542s] # Signoff Settings: SI Off 
[03/18 22:52:48    542s] #################################################################################
[03/18 22:52:48    542s] Calculate delays in BcWc mode...
[03/18 22:52:48    542s] Topological Sorting (REAL = 0:00:00.0, MEM = 1676.3M, InitMEM = 1676.3M)
[03/18 22:52:48    542s] Start delay calculation (fullDC) (1 T). (MEM=1676.31)
[03/18 22:52:48    543s] End AAE Lib Interpolated Model. (MEM=1687.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:52:51    546s] Total number of fetched objects 15859
[03/18 22:52:51    546s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:52:51    546s] End delay calculation. (MEM=1735.52 CPU=0:00:02.4 REAL=0:00:02.0)
[03/18 22:52:51    546s] End delay calculation (fullDC). (MEM=1735.52 CPU=0:00:03.3 REAL=0:00:03.0)
[03/18 22:52:51    546s] *** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 1735.5M) ***
[03/18 22:52:52    546s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:09:07 mem=1735.5M)
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Begin Power Analysis
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s]              0V	    VSS
[03/18 22:52:52    546s]            0.9V	    VDD
[03/18 22:52:52    546s] Begin Processing Timing Library for Power Calculation
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Begin Processing Timing Library for Power Calculation
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1343.50MB/2883.47MB/1388.35MB)
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1343.50MB/2883.47MB/1388.35MB)
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Begin Processing User Attributes
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1343.50MB/2883.47MB/1388.35MB)
[03/18 22:52:52    546s] 
[03/18 22:52:52    546s] Begin Processing Signal Activity
[03/18 22:52:52    546s] 
[03/18 22:52:53    547s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1343.71MB/2883.47MB/1388.35MB)
[03/18 22:52:53    547s] 
[03/18 22:52:53    547s] Begin Power Computation
[03/18 22:52:53    547s] 
[03/18 22:52:53    547s]       ----------------------------------------------------------
[03/18 22:52:53    547s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:52:53    547s]       # of cell(s) missing power table: 1
[03/18 22:52:53    547s]       # of cell(s) missing leakage table: 0
[03/18 22:52:53    547s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:52:53    547s]       ----------------------------------------------------------
[03/18 22:52:53    547s] CellName                                  Missing Table(s)
[03/18 22:52:53    547s] TIEL                                      internal power, 
[03/18 22:52:53    547s] 
[03/18 22:52:53    547s] 
[03/18 22:52:54    549s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1343.71MB/2883.47MB/1388.35MB)
[03/18 22:52:54    549s] 
[03/18 22:52:54    549s] Begin Processing User Attributes
[03/18 22:52:54    549s] 
[03/18 22:52:54    549s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1343.71MB/2883.47MB/1388.35MB)
[03/18 22:52:54    549s] 
[03/18 22:52:54    549s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1343.71MB/2883.47MB/1388.35MB)
[03/18 22:52:54    549s] 
[03/18 22:52:54    549s] *



[03/18 22:52:54    549s] Total Power
[03/18 22:52:54    549s] -----------------------------------------------------------------------------------------
[03/18 22:52:54    549s] Total Internal Power:       35.85672778 	   85.6386%
[03/18 22:52:54    549s] Total Switching Power:       5.49023467 	   13.1126%
[03/18 22:52:54    549s] Total Leakage Power:         0.52284530 	    1.2487%
[03/18 22:52:54    549s] Total Power:                41.86980784
[03/18 22:52:54    549s] -----------------------------------------------------------------------------------------
[03/18 22:52:55    549s] Processing average sequential pin duty cycle 
[03/18 22:52:55    549s] **optDesign ... cpu = 0:07:33, real = 0:07:33, mem = 1317.9M, totSessionCpu=0:09:10 **
[03/18 22:52:55    549s] cleaningup cpe interface
[03/18 22:52:55    549s] Reported timing to dir ./timingReports
[03/18 22:52:55    549s] **optDesign ... cpu = 0:07:33, real = 0:07:33, mem = 1313.9M, totSessionCpu=0:09:10 **
[03/18 22:52:55    549s] ** Profile ** Start :  cpu=0:00:00.0, mem=1678.5M
[03/18 22:52:55    549s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1678.5M
[03/18 22:52:55    549s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.077, MEM:1678.5M
[03/18 22:52:55    549s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1678.5M
[03/18 22:52:55    550s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1688.5M
[03/18 22:52:55    550s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1680.5M
[03/18 22:52:57    550s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1678.5M
[03/18 22:52:57    550s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  | -0.008  |  0.005  |
|           TNS (ns):| -0.283  | -0.283  |  0.000  |
|    Violating Paths:|   51    |   51    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.708%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1678.5M
[03/18 22:52:57    550s] **optDesign ... cpu = 0:07:34, real = 0:07:35, mem = 1311.7M, totSessionCpu=0:09:11 **
[03/18 22:52:57    550s] *** Finished optDesign ***
[03/18 22:52:57    550s] cleaningup cpe interface
[03/18 22:52:57    550s] 
[03/18 22:52:57    550s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:50 real=  0:07:51)
[03/18 22:52:57    550s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/18 22:52:57    550s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:33.7 real=0:00:33.6)
[03/18 22:52:57    550s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:16.3 real=0:00:16.2)
[03/18 22:52:57    550s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:17 real=  0:01:17)
[03/18 22:52:57    550s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:31.8 real=0:00:31.7)
[03/18 22:52:57    550s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:02:21 real=  0:02:21)
[03/18 22:52:57    550s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:29 real=  0:01:29)
[03/18 22:52:57    550s] Info: pop threads available for lower-level modules during optimization.
[03/18 22:52:57    550s] Deleting Lib Analyzer.
[03/18 22:52:57    550s] clean pInstBBox. size 0
[03/18 22:52:57    551s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 22:52:57    551s] All LLGs are deleted
[03/18 22:52:57    551s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1678.5M
[03/18 22:52:57    551s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1676.9M
[03/18 22:52:57    551s] Deleting Cell Server ...
[03/18 22:52:57    551s] cleaningup cpe interface
[03/18 22:52:57    551s] #optDebug: fT-D <X 1 0 0 0>
[03/18 22:52:57    551s] VSMManager cleared!
[03/18 22:52:57    551s] **place_opt_design ... cpu = 0:08:26, real = 0:08:27, mem = 1615.9M **
[03/18 22:52:57    551s] *** Finished GigaPlace ***
[03/18 22:52:57    551s] 
[03/18 22:52:57    551s] *** Summary of all messages that are not suppressed in this session:
[03/18 22:52:57    551s] Severity  ID               Count  Summary                                  
[03/18 22:52:57    551s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/18 22:52:57    551s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/18 22:52:57    551s] *** Message Summary: 5 warning(s), 0 error(s)
[03/18 22:52:57    551s] 
[03/18 22:52:57    551s] 
[03/18 22:52:57    551s] =============================================================================================
[03/18 22:52:57    551s]  Final TAT Report for place_opt_design
[03/18 22:52:57    551s] =============================================================================================
[03/18 22:52:57    551s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:52:57    551s] ---------------------------------------------------------------------------------------------
[03/18 22:52:57    551s] [ WnsOpt                 ]      4   0:02:47.1  (  32.9 % )     0:02:52.6 /  0:02:52.7    1.0
[03/18 22:52:57    551s] [ TnsOpt                 ]      2   0:00:40.7  (   8.0 % )     0:00:40.7 /  0:00:40.7    1.0
[03/18 22:52:57    551s] [ HardenOpt              ]      1   0:00:08.0  (   1.6 % )     0:00:08.0 /  0:00:08.0    1.0
[03/18 22:52:57    551s] [ GlobalOpt              ]      1   0:00:33.6  (   6.6 % )     0:00:33.6 /  0:00:33.6    1.0
[03/18 22:52:57    551s] [ DrvOpt                 ]      4   0:00:19.0  (   3.7 % )     0:00:19.9 /  0:00:19.9    1.0
[03/18 22:52:57    551s] [ SimplifyNetlist        ]      1   0:00:03.4  (   0.7 % )     0:00:03.4 /  0:00:03.4    1.0
[03/18 22:52:57    551s] [ AreaOpt                ]      2   0:00:14.6  (   2.9 % )     0:00:15.6 /  0:00:15.6    1.0
[03/18 22:52:57    551s] [ PowerOpt               ]      2   0:00:26.4  (   5.2 % )     0:00:26.4 /  0:00:26.4    1.0
[03/18 22:52:57    551s] [ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:52:57    551s] [ IncrReplace            ]      2   0:01:17.3  (  15.2 % )     0:01:17.3 /  0:01:17.4    1.0
[03/18 22:52:57    551s] [ RefinePlace            ]      9   0:00:11.0  (   2.2 % )     0:00:11.0 /  0:00:11.0    1.0
[03/18 22:52:57    551s] [ TimingUpdate           ]      6   0:00:00.8  (   0.1 % )     0:00:08.1 /  0:00:08.2    1.0
[03/18 22:52:57    551s] [ FullDelayCalc          ]      2   0:00:07.4  (   1.5 % )     0:00:07.4 /  0:00:07.4    1.0
[03/18 22:52:57    551s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.1 % )     0:00:07.8 /  0:00:06.7    0.9
[03/18 22:52:57    551s] [ TimingReport           ]      3   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:52:57    551s] [ DrvReport              ]      3   0:00:02.5  (   0.5 % )     0:00:02.5 /  0:00:01.4    0.6
[03/18 22:52:57    551s] [ PowerReport            ]      3   0:00:09.3  (   1.8 % )     0:00:09.3 /  0:00:09.3    1.0
[03/18 22:52:57    551s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:52:57    551s] [ PropagateActivity      ]      1   0:00:02.1  (   0.4 % )     0:00:02.1 /  0:00:02.1    1.0
[03/18 22:52:57    551s] [ MISC                   ]          0:01:22.8  (  16.3 % )     0:01:22.8 /  0:01:22.0    1.0
[03/18 22:52:57    551s] ---------------------------------------------------------------------------------------------
[03/18 22:52:57    551s]  place_opt_design TOTAL             0:08:27.7  ( 100.0 % )     0:08:27.7 /  0:08:26.2    1.0
[03/18 22:52:57    551s] ---------------------------------------------------------------------------------------------
[03/18 22:52:57    551s] 
[03/18 22:52:57    551s] <CMD> saveDesign placement.enc
[03/18 22:52:57    551s] #% Begin save design ... (date=03/18 22:52:57, mem=1236.7M)
[03/18 22:52:57    551s] % Begin Save ccopt configuration ... (date=03/18 22:52:57, mem=1236.7M)
[03/18 22:52:57    551s] % End Save ccopt configuration ... (date=03/18 22:52:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.9M, current mem=1236.9M)
[03/18 22:52:57    551s] % Begin Save netlist data ... (date=03/18 22:52:57, mem=1236.9M)
[03/18 22:52:57    551s] Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
[03/18 22:52:58    551s] % End Save netlist data ... (date=03/18 22:52:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=1236.9M, current mem=1236.9M)
[03/18 22:52:58    551s] Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
[03/18 22:52:58    551s] % Begin Save AAE data ... (date=03/18 22:52:58, mem=1237.0M)
[03/18 22:52:58    551s] Saving AAE Data ...
[03/18 22:52:58    551s] % End Save AAE data ... (date=03/18 22:52:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.0M, current mem=1237.0M)
[03/18 22:52:58    551s] % Begin Save clock tree data ... (date=03/18 22:52:58, mem=1237.3M)
[03/18 22:52:58    551s] % End Save clock tree data ... (date=03/18 22:52:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.3M, current mem=1237.3M)
[03/18 22:52:58    551s] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/18 22:52:58    551s] Saving mode setting ...
[03/18 22:52:58    551s] Saving global file ...
[03/18 22:52:58    551s] % Begin Save floorplan data ... (date=03/18 22:52:58, mem=1237.5M)
[03/18 22:52:58    551s] Saving floorplan file ...
[03/18 22:52:59    551s] % End Save floorplan data ... (date=03/18 22:52:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=1237.5M, current mem=1237.5M)
[03/18 22:52:59    551s] Saving PG file placement.enc.dat.tmp/fullchip.pg.gz
[03/18 22:52:59    551s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1615.9M) ***
[03/18 22:52:59    551s] Saving Drc markers ...
[03/18 22:52:59    551s] ... No Drc file written since there is no markers found.
[03/18 22:52:59    551s] % Begin Save placement data ... (date=03/18 22:52:59, mem=1237.7M)
[03/18 22:52:59    551s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 22:52:59    551s] Save Adaptive View Pruing View Names to Binary file
[03/18 22:52:59    551s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1618.9M) ***
[03/18 22:52:59    551s] % End Save placement data ... (date=03/18 22:52:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.7M, current mem=1237.7M)
[03/18 22:52:59    551s] % Begin Save routing data ... (date=03/18 22:52:59, mem=1237.7M)
[03/18 22:52:59    551s] Saving route file ...
[03/18 22:52:59    551s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1615.9M) ***
[03/18 22:52:59    551s] % End Save routing data ... (date=03/18 22:52:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1238.0M, current mem=1238.0M)
[03/18 22:52:59    551s] Saving property file placement.enc.dat.tmp/fullchip.prop
[03/18 22:52:59    551s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1618.9M) ***
[03/18 22:52:59    551s] Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
[03/18 22:53:00    551s] % Begin Save power constraints data ... (date=03/18 22:53:00, mem=1238.0M)
[03/18 22:53:00    551s] % End Save power constraints data ... (date=03/18 22:53:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1238.0M, current mem=1238.0M)
[03/18 22:53:01    553s] Generated self-contained design placement.enc.dat.tmp
[03/18 22:53:01    553s] #% End save design ... (date=03/18 22:53:01, total cpu=0:00:02.3, real=0:00:04.0, peak res=1239.7M, current mem=1239.7M)
[03/18 22:53:01    553s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 22:53:01    553s] 
[03/18 22:53:39    559s] <CMD> set_ccopt_property -update_io_latency false
[03/18 22:53:39    559s] <CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
[03/18 22:53:39    559s] Creating clock tree spec for modes (timing configs): CON
[03/18 22:53:39    559s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/18 22:53:39    559s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 22:53:39    559s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 22:53:39    559s] Summary for sequential cells identification: 
[03/18 22:53:39    559s]   Identified SBFF number: 199
[03/18 22:53:39    559s]   Identified MBFF number: 0
[03/18 22:53:39    559s]   Identified SB Latch number: 0
[03/18 22:53:39    559s]   Identified MB Latch number: 0
[03/18 22:53:39    559s]   Not identified SBFF number: 0
[03/18 22:53:39    559s]   Not identified MBFF number: 0
[03/18 22:53:39    559s]   Not identified SB Latch number: 0
[03/18 22:53:39    559s]   Not identified MB Latch number: 0
[03/18 22:53:39    559s]   Number of sequential cells which are not FFs: 104
[03/18 22:53:39    559s]  Visiting view : WC_VIEW
[03/18 22:53:39    559s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 22:53:39    559s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 22:53:39    559s]  Visiting view : BC_VIEW
[03/18 22:53:39    559s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 22:53:39    559s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 22:53:39    559s]  Setting StdDelay to 14.50
[03/18 22:53:39    559s] Creating Cell Server, finished. 
[03/18 22:53:39    559s] 
[03/18 22:53:39    559s] Reset timing graph...
[03/18 22:53:39    559s] Ignoring AAE DB Resetting ...
[03/18 22:53:39    559s] Reset timing graph done.
[03/18 22:53:39    559s] Ignoring AAE DB Resetting ...
[03/18 22:53:40    560s] Analyzing clock structure...
[03/18 22:53:40    560s] Analyzing clock structure done.
[03/18 22:53:40    560s] Reset timing graph...
[03/18 22:53:40    560s] Ignoring AAE DB Resetting ...
[03/18 22:53:40    560s] Reset timing graph done.
[03/18 22:53:40    560s] Wrote: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
[03/18 22:53:40    560s] <CMD> ccopt_design
[03/18 22:53:40    560s] #% Begin ccopt_design (date=03/18 22:53:40, mem=1217.2M)
[03/18 22:53:40    560s] Setting ::DelayCal::PrerouteDcFastMode 0
[03/18 22:53:40    560s] Runtime...
[03/18 22:53:40    560s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/18 22:53:40    560s] (ccopt_design): create_ccopt_clock_tree_spec
[03/18 22:53:40    560s] Creating clock tree spec for modes (timing configs): CON
[03/18 22:53:40    560s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/18 22:53:40    560s] Reset timing graph...
[03/18 22:53:40    560s] Ignoring AAE DB Resetting ...
[03/18 22:53:40    560s] Reset timing graph done.
[03/18 22:53:41    560s] Ignoring AAE DB Resetting ...
[03/18 22:53:41    561s] Analyzing clock structure...
[03/18 22:53:41    561s] Analyzing clock structure done.
[03/18 22:53:41    561s] Reset timing graph...
[03/18 22:53:42    561s] Ignoring AAE DB Resetting ...
[03/18 22:53:42    561s] Reset timing graph done.
[03/18 22:53:42    561s] Extracting original clock gating for clk...
[03/18 22:53:42    561s]   clock_tree clk contains 4472 sinks and 0 clock gates.
[03/18 22:53:42    561s]   Extraction for clk complete.
[03/18 22:53:42    561s] Extracting original clock gating for clk done.
[03/18 22:53:42    561s] The skew group clk/CON was created. It contains 4472 sinks and 1 sources.
[03/18 22:53:42    561s] Checking clock tree convergence...
[03/18 22:53:42    561s] Checking clock tree convergence done.
[03/18 22:53:42    561s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/18 22:53:42    561s] Set place::cacheFPlanSiteMark to 1
[03/18 22:53:42    561s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/18 22:53:42    561s] Using CCOpt effort standard.
[03/18 22:53:42    561s] CCOpt::Phase::Initialization...
[03/18 22:53:42    561s] Check Prerequisites...
[03/18 22:53:42    561s] Leaving CCOpt scope - CheckPlace...
[03/18 22:53:42    561s] OPERPROF: Starting checkPlace at level 1, MEM:1638.7M
[03/18 22:53:42    561s] z: 2, totalTracks: 1
[03/18 22:53:42    561s] z: 4, totalTracks: 1
[03/18 22:53:42    561s] z: 6, totalTracks: 1
[03/18 22:53:42    561s] z: 8, totalTracks: 1
[03/18 22:53:42    561s] #spOpts: N=65 
[03/18 22:53:42    561s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1638.7M
[03/18 22:53:42    561s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1638.7M
[03/18 22:53:42    561s] Core basic site is core
[03/18 22:53:42    561s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:53:42    561s] SiteArray: use 1,703,936 bytes
[03/18 22:53:42    561s] SiteArray: current memory after site array memory allocation 1640.3M
[03/18 22:53:42    561s] SiteArray: FP blocked sites are writable
[03/18 22:53:42    561s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1640.3M
[03/18 22:53:42    561s] Begin checking placement ... (start mem=1638.7M, init mem=1640.3M)
[03/18 22:53:42    561s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.050, REAL:0.043, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.007, MEM:1640.3M
[03/18 22:53:42    561s] *info: Placed = 14063         
[03/18 22:53:42    561s] *info: Unplaced = 0           
[03/18 22:53:42    561s] Placement Density:50.71%(71118/140250)
[03/18 22:53:42    561s] Placement Density (including fixed std cells):50.71%(71118/140250)
[03/18 22:53:42    561s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1640.3M
[03/18 22:53:42    561s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1638.7M
[03/18 22:53:42    561s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1638.7M)
[03/18 22:53:42    561s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.121, MEM:1638.7M
[03/18 22:53:42    561s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:42    561s] Validating CTS configuration...
[03/18 22:53:42    561s] Checking module port directions...
[03/18 22:53:42    561s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:42    561s] Non-default CCOpt properties:
[03/18 22:53:42    561s] route_type is set for at least one key
[03/18 22:53:42    561s] update_io_latency: 0 (default: true)
[03/18 22:53:42    561s] Using cell based legalization.
[03/18 22:53:42    562s] OPERPROF: Starting DPlace-Init at level 1, MEM:1638.7M
[03/18 22:53:42    562s] z: 2, totalTracks: 1
[03/18 22:53:42    562s] z: 4, totalTracks: 1
[03/18 22:53:42    562s] z: 6, totalTracks: 1
[03/18 22:53:42    562s] z: 8, totalTracks: 1
[03/18 22:53:42    562s] #spOpts: N=65 
[03/18 22:53:42    562s] All LLGs are deleted
[03/18 22:53:42    562s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1638.7M
[03/18 22:53:42    562s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1638.7M
[03/18 22:53:42    562s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1638.7M
[03/18 22:53:42    562s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1638.7M
[03/18 22:53:42    562s] Core basic site is core
[03/18 22:53:42    562s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:53:42    562s] SiteArray: use 1,703,936 bytes
[03/18 22:53:42    562s] SiteArray: current memory after site array memory allocation 1640.3M
[03/18 22:53:42    562s] SiteArray: FP blocked sites are writable
[03/18 22:53:42    562s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:53:42    562s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1640.3M
[03/18 22:53:42    562s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:53:42    562s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1640.3M
[03/18 22:53:42    562s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.101, MEM:1640.3M
[03/18 22:53:42    562s] OPERPROF:     Starting CMU at level 3, MEM:1640.3M
[03/18 22:53:42    562s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1640.3M
[03/18 22:53:42    562s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:1640.3M
[03/18 22:53:42    562s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1640.3MB).
[03/18 22:53:42    562s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.131, MEM:1640.3M
[03/18 22:53:42    562s] (I)       Load db... (mem=1640.3M)
[03/18 22:53:42    562s] (I)       Read data from FE... (mem=1640.3M)
[03/18 22:53:42    562s] (I)       Read nodes and places... (mem=1640.3M)
[03/18 22:53:42    562s] (I)       Number of ignored instance 0
[03/18 22:53:42    562s] (I)       Number of inbound cells 0
[03/18 22:53:42    562s] (I)       numMoveCells=14063, numMacros=0  numPads=205  numMultiRowHeightInsts=0
[03/18 22:53:42    562s] (I)       cell height: 3600, count: 14063
[03/18 22:53:42    562s] (I)       Done Read nodes and places (cpu=0.010s, mem=1640.3M)
[03/18 22:53:42    562s] (I)       Read rows... (mem=1640.3M)
[03/18 22:53:42    562s] (I)       Done Read rows (cpu=0.000s, mem=1640.3M)
[03/18 22:53:42    562s] (I)       Done Read data from FE (cpu=0.010s, mem=1640.3M)
[03/18 22:53:42    562s] (I)       Done Load db (cpu=0.010s, mem=1640.3M)
[03/18 22:53:42    562s] (I)       Constructing placeable region... (mem=1640.3M)
[03/18 22:53:42    562s] (I)       Constructing bin map
[03/18 22:53:42    562s] (I)       Initialize bin information with width=36000 height=36000
[03/18 22:53:42    562s] (I)       Done constructing bin map
[03/18 22:53:42    562s] (I)       Removing 0 blocked bin with high fixed inst density
[03/18 22:53:42    562s] (I)       Compute region effective width... (mem=1640.3M)
[03/18 22:53:42    562s] (I)       Done Compute region effective width (cpu=0.000s, mem=1640.3M)
[03/18 22:53:42    562s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1640.3M)
[03/18 22:53:42    562s] Route type trimming info:
[03/18 22:53:42    562s]   No route type modifications were made.
[03/18 22:53:42    562s] Accumulated time to calculate placeable region: 0
[03/18 22:53:42    562s] (I)       Initializing Steiner engine. 
[03/18 22:53:42    562s] End AAE Lib Interpolated Model. (MEM=1640.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:53:42    562s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/18 22:53:42    562s] Original list had 9 cells:
[03/18 22:53:42    562s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:53:42    562s] Library trimming was not able to trim any cells:
[03/18 22:53:42    562s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:53:42    562s] Accumulated time to calculate placeable region: 0
[03/18 22:53:42    562s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/18 22:53:42    562s] Original list had 8 cells:
[03/18 22:53:42    562s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:53:42    562s] Library trimming was not able to trim any cells:
[03/18 22:53:42    562s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:53:42    562s] Accumulated time to calculate placeable region: 0
[03/18 22:53:43    563s] Clock tree balancer configuration for clock_tree clk:
[03/18 22:53:43    563s] Non-default CCOpt properties:
[03/18 22:53:43    563s]   route_type (leaf): default_route_type_leaf (default: default)
[03/18 22:53:43    563s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/18 22:53:43    563s]   route_type (top): default_route_type_nonleaf (default: default)
[03/18 22:53:43    563s] For power domain auto-default:
[03/18 22:53:43    563s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:53:43    563s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:53:43    563s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/18 22:53:43    563s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 140250.240um^2
[03/18 22:53:43    563s] Top Routing info:
[03/18 22:53:43    563s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:53:43    563s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/18 22:53:43    563s] Trunk Routing info:
[03/18 22:53:43    563s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:53:43    563s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:53:43    563s] Leaf Routing info:
[03/18 22:53:43    563s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:53:43    563s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:53:43    563s] For timing_corner WC:setup, late and power domain auto-default:
[03/18 22:53:43    563s]   Slew time target (leaf):    0.105ns
[03/18 22:53:43    563s]   Slew time target (trunk):   0.105ns
[03/18 22:53:43    563s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/18 22:53:43    563s]   Buffer unit delay: 0.057ns
[03/18 22:53:43    563s]   Buffer max distance: 562.449um
[03/18 22:53:43    563s] Fastest wire driving cells and distances:
[03/18 22:53:43    563s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/18 22:53:43    563s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/18 22:53:43    563s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] Logic Sizing Table:
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] ----------------------------------------------------------
[03/18 22:53:43    563s] Cell    Instance count    Source    Eligible library cells
[03/18 22:53:43    563s] ----------------------------------------------------------
[03/18 22:53:43    563s]   (empty table)
[03/18 22:53:43    563s] ----------------------------------------------------------
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] Clock tree balancer configuration for skew_group clk/CON:
[03/18 22:53:43    563s]   Sources:                     pin clk
[03/18 22:53:43    563s]   Total number of sinks:       4472
[03/18 22:53:43    563s]   Delay constrained sinks:     4472
[03/18 22:53:43    563s]   Non-leaf sinks:              0
[03/18 22:53:43    563s]   Ignore pins:                 0
[03/18 22:53:43    563s]  Timing corner WC:setup.late:
[03/18 22:53:43    563s]   Skew target:                 0.057ns
[03/18 22:53:43    563s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:53:43    563s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:53:43    563s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:53:43    563s] Primary reporting skew groups are:
[03/18 22:53:43    563s] skew_group clk/CON with 4472 clock sinks
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] Via Selection for Estimated Routes (rule default):
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] ----------------------------------------------------------------
[03/18 22:53:43    563s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/18 22:53:43    563s] Range                    (Ohm)    (fF)     (fs)     Only
[03/18 22:53:43    563s] ----------------------------------------------------------------
[03/18 22:53:43    563s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/18 22:53:43    563s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/18 22:53:43    563s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/18 22:53:43    563s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/18 22:53:43    563s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/18 22:53:43    563s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/18 22:53:43    563s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/18 22:53:43    563s] ----------------------------------------------------------------
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] No ideal or dont_touch nets found in the clock tree
[03/18 22:53:43    563s] No dont_touch hnets found in the clock tree
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] Filtering reasons for cell type: buffer
[03/18 22:53:43    563s] =======================================
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:43    563s] Clock trees    Power domain    Reason                         Library cells
[03/18 22:53:43    563s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:43    563s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/18 22:53:43    563s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] Filtering reasons for cell type: inverter
[03/18 22:53:43    563s] =========================================
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:43    563s] Clock trees    Power domain    Reason                         Library cells
[03/18 22:53:43    563s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:43    563s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/18 22:53:43    563s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/18 22:53:43    563s] CCOpt configuration status: all checks passed.
[03/18 22:53:43    563s] External - Set all clocks to propagated mode...
[03/18 22:53:43    563s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/18 22:53:43    563s]  * CCOpt property update_io_latency is false
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:43    563s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] 
[03/18 22:53:43    563s] Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:01.8)
[03/18 22:53:43    563s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:01.8)
[03/18 22:53:43    563s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1678.4M
[03/18 22:53:44    563s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.037, MEM:1678.4M
[03/18 22:53:44    563s] #################################################################################
[03/18 22:53:44    563s] # Design Stage: PreRoute
[03/18 22:53:44    563s] # Design Name: fullchip
[03/18 22:53:44    563s] # Design Mode: 65nm
[03/18 22:53:44    563s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:53:44    563s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:53:44    563s] # Signoff Settings: SI Off 
[03/18 22:53:44    563s] #################################################################################
[03/18 22:53:44    564s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1676.4M) ***
[03/18 22:53:45    564s]              0V	    VSS
[03/18 22:53:45    564s]            0.9V	    VDD
[03/18 22:53:45    565s] Processing average sequential pin duty cycle 
[03/18 22:53:46    565s] Processing average sequential pin duty cycle 
[03/18 22:53:46    565s] Initializing cpe interface
[03/18 22:53:46    565s] Executing ccopt post-processing.
[03/18 22:53:46    565s] Synthesizing clock trees with CCOpt...
[03/18 22:53:46    565s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 22:53:46    565s] CCOpt::Phase::PreparingToBalance...
[03/18 22:53:46    565s] Leaving CCOpt scope - Initializing power interface...
[03/18 22:53:46    565s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:46    565s] Leaving CCOpt scope - Initializing activity data...
[03/18 22:53:46    565s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:46    565s] 
[03/18 22:53:46    565s] Positive (advancing) pin insertion delays
[03/18 22:53:46    565s] =========================================
[03/18 22:53:46    565s] 
[03/18 22:53:46    565s] Found 0 advancing pin insertion delay (0.000% of 4472 clock tree sinks)
[03/18 22:53:46    565s] 
[03/18 22:53:46    565s] Negative (delaying) pin insertion delays
[03/18 22:53:46    565s] ========================================
[03/18 22:53:46    565s] 
[03/18 22:53:46    565s] Found 0 delaying pin insertion delay (0.000% of 4472 clock tree sinks)
[03/18 22:53:46    565s] Notify start of optimization...
[03/18 22:53:46    565s] Notify start of optimization done.
[03/18 22:53:46    565s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/18 22:53:46    565s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1676.4M
[03/18 22:53:46    565s] All LLGs are deleted
[03/18 22:53:46    565s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1676.4M
[03/18 22:53:46    565s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1674.8M
[03/18 22:53:46    565s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1674.8M
[03/18 22:53:46    565s] ### Creating LA Mngr. totSessionCpu=0:09:26 mem=1674.8M
[03/18 22:53:46    565s] ### Creating LA Mngr, finished. totSessionCpu=0:09:26 mem=1674.8M
[03/18 22:53:46    565s] (I)       Started Loading and Dumping File ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Reading DB...
[03/18 22:53:46    565s] (I)       Read data from FE... (mem=1674.8M)
[03/18 22:53:46    565s] (I)       Read nodes and places... (mem=1674.8M)
[03/18 22:53:46    565s] (I)       Done Read nodes and places (cpu=0.020s, mem=1674.8M)
[03/18 22:53:46    565s] (I)       Read nets... (mem=1674.8M)
[03/18 22:53:46    565s] (I)       Done Read nets (cpu=0.040s, mem=1674.8M)
[03/18 22:53:46    565s] (I)       Done Read data from FE (cpu=0.060s, mem=1674.8M)
[03/18 22:53:46    565s] (I)       before initializing RouteDB syMemory usage = 1674.8 MB
[03/18 22:53:46    565s] (I)       Honor MSV route constraint: false
[03/18 22:53:46    565s] (I)       Maximum routing layer  : 127
[03/18 22:53:46    565s] (I)       Minimum routing layer  : 2
[03/18 22:53:46    565s] (I)       Supply scale factor H  : 1.00
[03/18 22:53:46    565s] (I)       Supply scale factor V  : 1.00
[03/18 22:53:46    565s] (I)       Tracks used by clock wire: 0
[03/18 22:53:46    565s] (I)       Reverse direction      : 
[03/18 22:53:46    565s] (I)       Honor partition pin guides: true
[03/18 22:53:46    565s] (I)       Route selected nets only: false
[03/18 22:53:46    565s] (I)       Route secondary PG pins: false
[03/18 22:53:46    565s] (I)       Second PG max fanout   : 2147483647
[03/18 22:53:46    565s] (I)       Apply function for special wires: true
[03/18 22:53:46    565s] (I)       Layer by layer blockage reading: true
[03/18 22:53:46    565s] (I)       Offset calculation fix : true
[03/18 22:53:46    565s] (I)       Route stripe layer range: 
[03/18 22:53:46    565s] (I)       Honor partition fences : 
[03/18 22:53:46    565s] (I)       Honor partition pin    : 
[03/18 22:53:46    565s] (I)       Honor partition fences with feedthrough: 
[03/18 22:53:46    565s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:53:46    565s] (I)       Use row-based GCell size
[03/18 22:53:46    565s] (I)       Use row-based GCell align
[03/18 22:53:46    565s] (I)       GCell unit size   : 3600
[03/18 22:53:46    565s] (I)       GCell multiplier  : 1
[03/18 22:53:46    565s] (I)       GCell row height  : 3600
[03/18 22:53:46    565s] (I)       Actual row height : 3600
[03/18 22:53:46    565s] (I)       GCell align ref   : 20000 20000
[03/18 22:53:46    565s] [NR-eGR] Track table information for default rule: 
[03/18 22:53:46    565s] [NR-eGR] M1 has no routable track
[03/18 22:53:46    565s] [NR-eGR] M2 has single uniform track structure
[03/18 22:53:46    565s] [NR-eGR] M3 has single uniform track structure
[03/18 22:53:46    565s] [NR-eGR] M4 has single uniform track structure
[03/18 22:53:46    565s] [NR-eGR] M5 has single uniform track structure
[03/18 22:53:46    565s] [NR-eGR] M6 has single uniform track structure
[03/18 22:53:46    565s] [NR-eGR] M7 has single uniform track structure
[03/18 22:53:46    565s] [NR-eGR] M8 has single uniform track structure
[03/18 22:53:46    565s] (I)       ===========================================================================
[03/18 22:53:46    565s] (I)       == Report All Rule Vias ==
[03/18 22:53:46    565s] (I)       ===========================================================================
[03/18 22:53:46    565s] (I)        Via Rule : (Default)
[03/18 22:53:46    565s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:53:46    565s] (I)       ---------------------------------------------------------------------------
[03/18 22:53:46    565s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:53:46    565s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:53:46    565s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:53:46    565s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:53:46    565s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:53:46    565s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:53:46    565s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:53:46    565s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:53:46    565s] (I)       ===========================================================================
[03/18 22:53:46    565s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] [NR-eGR] Read 20172 PG shapes
[03/18 22:53:46    565s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:53:46    565s] [NR-eGR] #Instance Blockages : 0
[03/18 22:53:46    565s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:53:46    565s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:53:46    565s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:53:46    565s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:53:46    565s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:53:46    565s] (I)       readDataFromPlaceDB
[03/18 22:53:46    565s] (I)       Read net information..
[03/18 22:53:46    565s] [NR-eGR] Read numTotalNets=15859  numIgnoredNets=0
[03/18 22:53:46    565s] (I)       Read testcase time = 0.010 seconds
[03/18 22:53:46    565s] 
[03/18 22:53:46    565s] (I)       early_global_route_priority property id does not exist.
[03/18 22:53:46    565s] (I)       Start initializing grid graph
[03/18 22:53:46    565s] (I)       End initializing grid graph
[03/18 22:53:46    565s] (I)       Model blockages into capacity
[03/18 22:53:46    565s] (I)       Read Num Blocks=20172  Num Prerouted Wires=0  Num CS=0
[03/18 22:53:46    565s] (I)       Started Modeling ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 1 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 2 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 0
[03/18 22:53:46    565s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 3 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 0
[03/18 22:53:46    565s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 4 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 0
[03/18 22:53:46    565s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 5 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:53:46    565s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 6 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:53:46    565s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 7 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:53:46    565s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Modeling Layer 8 ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:53:46    565s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       -- layer congestion ratio --
[03/18 22:53:46    565s] (I)       Layer 1 : 0.100000
[03/18 22:53:46    565s] (I)       Layer 2 : 0.700000
[03/18 22:53:46    565s] (I)       Layer 3 : 0.700000
[03/18 22:53:46    565s] (I)       Layer 4 : 0.700000
[03/18 22:53:46    565s] (I)       Layer 5 : 0.700000
[03/18 22:53:46    565s] (I)       Layer 6 : 0.700000
[03/18 22:53:46    565s] (I)       Layer 7 : 0.700000
[03/18 22:53:46    565s] (I)       Layer 8 : 0.700000
[03/18 22:53:46    565s] (I)       ----------------------------
[03/18 22:53:46    565s] (I)       Number of ignored nets = 0
[03/18 22:53:46    565s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:53:46    565s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:53:46    565s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:53:46    565s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:53:46    565s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:53:46    565s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:53:46    565s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:53:46    565s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:53:46    565s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:53:46    565s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:53:46    565s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1674.8 MB
[03/18 22:53:46    565s] (I)       Ndr track 0 does not exist
[03/18 22:53:46    565s] (I)       Layer1  viaCost=300.00
[03/18 22:53:46    565s] (I)       Layer2  viaCost=100.00
[03/18 22:53:46    565s] (I)       Layer3  viaCost=100.00
[03/18 22:53:46    565s] (I)       Layer4  viaCost=100.00
[03/18 22:53:46    565s] (I)       Layer5  viaCost=100.00
[03/18 22:53:46    565s] (I)       Layer6  viaCost=200.00
[03/18 22:53:46    565s] (I)       Layer7  viaCost=100.00
[03/18 22:53:46    565s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:53:46    565s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:53:46    565s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:53:46    565s] (I)       Site width          :   400  (dbu)
[03/18 22:53:46    565s] (I)       Row height          :  3600  (dbu)
[03/18 22:53:46    565s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:53:46    565s] (I)       GCell width         :  3600  (dbu)
[03/18 22:53:46    565s] (I)       GCell height        :  3600  (dbu)
[03/18 22:53:46    565s] (I)       Grid                :   219   219     8
[03/18 22:53:46    565s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:53:46    565s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:53:46    565s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:53:46    565s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:53:46    565s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:53:46    565s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:53:46    565s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:53:46    565s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:53:46    565s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:53:46    565s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:53:46    565s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:53:46    565s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:53:46    565s] (I)       --------------------------------------------------------
[03/18 22:53:46    565s] 
[03/18 22:53:46    565s] [NR-eGR] ============ Routing rule table ============
[03/18 22:53:46    565s] [NR-eGR] Rule id: 0  Nets: 15859 
[03/18 22:53:46    565s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:53:46    565s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:53:46    565s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:46    565s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:46    565s] [NR-eGR] ========================================
[03/18 22:53:46    565s] [NR-eGR] 
[03/18 22:53:46    565s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:53:46    565s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:53:46    565s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:53:46    565s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:53:46    565s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:53:46    565s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:53:46    565s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:53:46    565s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:53:46    565s] (I)       After initializing earlyGlobalRoute syMemory usage = 1674.8 MB
[03/18 22:53:46    565s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Started Global Routing ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       ============= Initialization =============
[03/18 22:53:46    565s] (I)       totalPins=52048  totalGlobalPin=50733 (97.47%)
[03/18 22:53:46    565s] (I)       Started Build MST ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Generate topology with single threads
[03/18 22:53:46    565s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:53:46    565s] [NR-eGR] Layer group 1: route 15859 net(s) in layer range [2, 8]
[03/18 22:53:46    565s] (I)       ============  Phase 1a Route ============
[03/18 22:53:46    565s] (I)       Started Phase 1a ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:53:46    565s] (I)       
[03/18 22:53:46    565s] (I)       ============  Phase 1b Route ============
[03/18 22:53:46    565s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:53:46    565s] (I)       
[03/18 22:53:46    565s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325204e+05um
[03/18 22:53:46    565s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:53:46    565s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:53:46    565s] (I)       ============  Phase 1c Route ============
[03/18 22:53:46    565s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:53:46    565s] (I)       
[03/18 22:53:46    565s] (I)       ============  Phase 1d Route ============
[03/18 22:53:46    565s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:53:46    565s] (I)       
[03/18 22:53:46    565s] (I)       ============  Phase 1e Route ============
[03/18 22:53:46    565s] (I)       Started Phase 1e ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Usage: 129178 = (57888 H, 71290 V) = (6.13% H, 5.86% V) = (1.042e+05um H, 1.283e+05um V)
[03/18 22:53:46    565s] (I)       
[03/18 22:53:46    565s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325204e+05um
[03/18 22:53:46    565s] [NR-eGR] 
[03/18 22:53:46    565s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       Running layer assignment with 1 threads
[03/18 22:53:46    565s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    565s] (I)       ============  Phase 1l Route ============
[03/18 22:53:46    566s] (I)       
[03/18 22:53:46    566s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:53:46    566s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:53:46    566s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:53:46    566s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:53:46    566s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:53:46    566s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:46    566s] [NR-eGR]      M2  (2)        43( 0.09%)         1( 0.00%)   ( 0.09%) 
[03/18 22:53:46    566s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:46    566s] [NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[03/18 22:53:46    566s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:46    566s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:46    566s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:46    566s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:46    566s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:53:46    566s] [NR-eGR] Total               47( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/18 22:53:46    566s] [NR-eGR] 
[03/18 22:53:46    566s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    566s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:53:46    566s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:53:46    566s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:53:46    566s] (I)       ============= track Assignment ============
[03/18 22:53:46    566s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    566s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    566s] (I)       Started Greedy Track Assignment ( Curr Mem: 1674.81 MB )
[03/18 22:53:46    566s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:53:46    566s] (I)       Running track assignment with 1 threads
[03/18 22:53:46    566s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    566s] (I)       Run Multi-thread track assignment
[03/18 22:53:46    566s] (I)       Finished Greedy Track Assignment ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1674.81 MB )
[03/18 22:53:46    566s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:46    566s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51853
[03/18 22:53:46    566s] [NR-eGR]     M2  (2V) length: 1.111131e+05um, number of vias: 80031
[03/18 22:53:46    566s] [NR-eGR]     M3  (3H) length: 1.060128e+05um, number of vias: 2304
[03/18 22:53:46    566s] [NR-eGR]     M4  (4V) length: 1.952079e+04um, number of vias: 402
[03/18 22:53:46    566s] [NR-eGR]     M5  (5H) length: 3.428100e+03um, number of vias: 253
[03/18 22:53:46    566s] [NR-eGR]     M6  (6V) length: 2.545800e+03um, number of vias: 8
[03/18 22:53:46    566s] [NR-eGR]     M7  (7H) length: 1.960000e+01um, number of vias: 11
[03/18 22:53:46    566s] [NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[03/18 22:53:46    566s] [NR-eGR] Total length: 2.427278e+05um, number of vias: 134862
[03/18 22:53:46    566s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:46    566s] [NR-eGR] Total eGR-routed clock nets wire length: 1.526330e+04um 
[03/18 22:53:46    566s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:46    566s] Saved RC grid cleaned up.
[03/18 22:53:46    566s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.65 sec, Curr Mem: 1667.81 MB )
[03/18 22:53:46    566s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/18 22:53:46    566s] Rebuilding timing graph...
[03/18 22:53:47    566s] Rebuilding timing graph done.
[03/18 22:53:47    566s] Legalization setup...
[03/18 22:53:47    566s] Using cell based legalization.
[03/18 22:53:47    566s] OPERPROF: Starting DPlace-Init at level 1, MEM:1668.8M
[03/18 22:53:47    566s] z: 2, totalTracks: 1
[03/18 22:53:47    566s] z: 4, totalTracks: 1
[03/18 22:53:47    566s] z: 6, totalTracks: 1
[03/18 22:53:47    566s] z: 8, totalTracks: 1
[03/18 22:53:47    566s] #spOpts: N=65 mergeVia=F 
[03/18 22:53:47    566s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1668.8M
[03/18 22:53:47    566s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1668.8M
[03/18 22:53:47    567s] Core basic site is core
[03/18 22:53:47    567s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:53:47    567s] SiteArray: use 1,703,936 bytes
[03/18 22:53:47    567s] SiteArray: current memory after site array memory allocation 1670.5M
[03/18 22:53:47    567s] SiteArray: FP blocked sites are writable
[03/18 22:53:47    567s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:53:47    567s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1670.5M
[03/18 22:53:47    567s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:53:47    567s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1670.5M
[03/18 22:53:47    567s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.099, MEM:1670.5M
[03/18 22:53:47    567s] OPERPROF:     Starting CMU at level 3, MEM:1670.5M
[03/18 22:53:47    567s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1670.5M
[03/18 22:53:47    567s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:1670.5M
[03/18 22:53:47    567s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1670.5MB).
[03/18 22:53:47    567s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.128, MEM:1670.5M
[03/18 22:53:47    567s] (I)       Load db... (mem=1670.5M)
[03/18 22:53:47    567s] (I)       Read data from FE... (mem=1670.5M)
[03/18 22:53:47    567s] (I)       Read nodes and places... (mem=1670.5M)
[03/18 22:53:47    567s] (I)       Number of ignored instance 0
[03/18 22:53:47    567s] (I)       Number of inbound cells 0
[03/18 22:53:47    567s] (I)       numMoveCells=14063, numMacros=0  numPads=205  numMultiRowHeightInsts=0
[03/18 22:53:47    567s] (I)       cell height: 3600, count: 14063
[03/18 22:53:47    567s] (I)       Done Read nodes and places (cpu=0.020s, mem=1672.6M)
[03/18 22:53:47    567s] (I)       Read rows... (mem=1672.6M)
[03/18 22:53:47    567s] (I)       Done Read rows (cpu=0.000s, mem=1672.6M)
[03/18 22:53:47    567s] (I)       Done Read data from FE (cpu=0.020s, mem=1672.6M)
[03/18 22:53:47    567s] (I)       Done Load db (cpu=0.020s, mem=1672.6M)
[03/18 22:53:47    567s] (I)       Constructing placeable region... (mem=1672.6M)
[03/18 22:53:47    567s] (I)       Constructing bin map
[03/18 22:53:47    567s] (I)       Initialize bin information with width=36000 height=36000
[03/18 22:53:47    567s] (I)       Done constructing bin map
[03/18 22:53:47    567s] (I)       Removing 0 blocked bin with high fixed inst density
[03/18 22:53:47    567s] (I)       Compute region effective width... (mem=1672.6M)
[03/18 22:53:47    567s] (I)       Done Compute region effective width (cpu=0.000s, mem=1672.6M)
[03/18 22:53:47    567s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1672.6M)
[03/18 22:53:47    567s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:53:47    567s] Validating CTS configuration...
[03/18 22:53:47    567s] Checking module port directions...
[03/18 22:53:47    567s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:47    567s] Non-default CCOpt properties:
[03/18 22:53:47    567s] cloning_copy_activity: 1 (default: false)
[03/18 22:53:47    567s] cts_merge_clock_gates is set for at least one key
[03/18 22:53:47    567s] cts_merge_clock_logic is set for at least one key
[03/18 22:53:47    567s] route_type is set for at least one key
[03/18 22:53:47    567s] update_io_latency: 0 (default: true)
[03/18 22:53:47    567s] Route type trimming info:
[03/18 22:53:47    567s]   No route type modifications were made.
[03/18 22:53:47    567s] Accumulated time to calculate placeable region: 0
[03/18 22:53:47    567s] (I)       Initializing Steiner engine. 
[03/18 22:53:47    567s] LayerId::1 widthSet size::4
[03/18 22:53:47    567s] LayerId::2 widthSet size::4
[03/18 22:53:47    567s] LayerId::3 widthSet size::4
[03/18 22:53:47    567s] LayerId::4 widthSet size::4
[03/18 22:53:47    567s] LayerId::5 widthSet size::4
[03/18 22:53:47    567s] LayerId::6 widthSet size::4
[03/18 22:53:47    567s] LayerId::7 widthSet size::4
[03/18 22:53:47    567s] LayerId::8 widthSet size::4
[03/18 22:53:47    567s] Updating RC grid for preRoute extraction ...
[03/18 22:53:47    567s] Initializing multi-corner capacitance tables ... 
[03/18 22:53:47    567s] Initializing multi-corner resistance tables ...
[03/18 22:53:47    567s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.999549 ; uaWlH: 0.105031 ; aWlH: 0.000445 ; Pmax: 0.813300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/18 22:53:47    567s] End AAE Lib Interpolated Model. (MEM=1678.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:53:47    567s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/18 22:53:47    567s] Original list had 9 cells:
[03/18 22:53:47    567s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:53:47    567s] Library trimming was not able to trim any cells:
[03/18 22:53:47    567s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:53:47    567s] Accumulated time to calculate placeable region: 0
[03/18 22:53:48    567s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/18 22:53:48    567s] Original list had 8 cells:
[03/18 22:53:48    567s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:53:48    567s] Library trimming was not able to trim any cells:
[03/18 22:53:48    567s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:53:48    567s] Accumulated time to calculate placeable region: 0
[03/18 22:53:48    568s] Clock tree balancer configuration for clock_tree clk:
[03/18 22:53:48    568s] Non-default CCOpt properties:
[03/18 22:53:48    568s]   cts_merge_clock_gates: true (default: false)
[03/18 22:53:48    568s]   cts_merge_clock_logic: true (default: false)
[03/18 22:53:48    568s]   route_type (leaf): default_route_type_leaf (default: default)
[03/18 22:53:48    568s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/18 22:53:48    568s]   route_type (top): default_route_type_nonleaf (default: default)
[03/18 22:53:48    568s] For power domain auto-default:
[03/18 22:53:48    568s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:53:48    568s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:53:48    568s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/18 22:53:48    568s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 140250.240um^2
[03/18 22:53:48    568s] Top Routing info:
[03/18 22:53:48    568s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:53:48    568s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/18 22:53:48    568s] Trunk Routing info:
[03/18 22:53:48    568s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:53:48    568s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:53:48    568s] Leaf Routing info:
[03/18 22:53:48    568s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:53:48    568s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:53:48    568s] For timing_corner WC:setup, late and power domain auto-default:
[03/18 22:53:48    568s]   Slew time target (leaf):    0.105ns
[03/18 22:53:48    568s]   Slew time target (trunk):   0.105ns
[03/18 22:53:48    568s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/18 22:53:48    568s]   Buffer unit delay: 0.057ns
[03/18 22:53:48    568s]   Buffer max distance: 562.449um
[03/18 22:53:48    568s] Fastest wire driving cells and distances:
[03/18 22:53:48    568s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/18 22:53:48    568s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/18 22:53:48    568s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/18 22:53:48    568s] 
[03/18 22:53:48    568s] 
[03/18 22:53:48    568s] Logic Sizing Table:
[03/18 22:53:48    568s] 
[03/18 22:53:48    568s] ----------------------------------------------------------
[03/18 22:53:48    568s] Cell    Instance count    Source    Eligible library cells
[03/18 22:53:48    568s] ----------------------------------------------------------
[03/18 22:53:48    568s]   (empty table)
[03/18 22:53:48    568s] ----------------------------------------------------------
[03/18 22:53:48    568s] 
[03/18 22:53:48    568s] 
[03/18 22:53:48    568s] Clock tree balancer configuration for skew_group clk/CON:
[03/18 22:53:48    568s]   Sources:                     pin clk
[03/18 22:53:48    568s]   Total number of sinks:       4472
[03/18 22:53:48    568s]   Delay constrained sinks:     4472
[03/18 22:53:48    568s]   Non-leaf sinks:              0
[03/18 22:53:48    568s]   Ignore pins:                 0
[03/18 22:53:48    568s]  Timing corner WC:setup.late:
[03/18 22:53:48    568s]   Skew target:                 0.057ns
[03/18 22:53:48    568s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:53:48    568s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:53:48    568s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:53:49    568s] Primary reporting skew groups are:
[03/18 22:53:49    568s] skew_group clk/CON with 4472 clock sinks
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] Via Selection for Estimated Routes (rule default):
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] ----------------------------------------------------------------
[03/18 22:53:49    568s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/18 22:53:49    568s] Range                    (Ohm)    (fF)     (fs)     Only
[03/18 22:53:49    568s] ----------------------------------------------------------------
[03/18 22:53:49    568s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/18 22:53:49    568s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/18 22:53:49    568s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/18 22:53:49    568s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/18 22:53:49    568s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/18 22:53:49    568s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/18 22:53:49    568s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/18 22:53:49    568s] ----------------------------------------------------------------
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] No ideal or dont_touch nets found in the clock tree
[03/18 22:53:49    568s] No dont_touch hnets found in the clock tree
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] Filtering reasons for cell type: buffer
[03/18 22:53:49    568s] =======================================
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:49    568s] Clock trees    Power domain    Reason                         Library cells
[03/18 22:53:49    568s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:49    568s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/18 22:53:49    568s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] Filtering reasons for cell type: inverter
[03/18 22:53:49    568s] =========================================
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:49    568s] Clock trees    Power domain    Reason                         Library cells
[03/18 22:53:49    568s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:49    568s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/18 22:53:49    568s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] 
[03/18 22:53:49    568s] Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
[03/18 22:53:49    568s] CCOpt configuration status: all checks passed.
[03/18 22:53:49    568s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/18 22:53:49    568s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/18 22:53:49    568s]   No exclusion drivers are needed.
[03/18 22:53:49    568s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/18 22:53:49    568s] Antenna diode management...
[03/18 22:53:49    568s]   Found 0 antenna diodes in the clock trees.
[03/18 22:53:49    568s]   
[03/18 22:53:49    568s] Antenna diode management done.
[03/18 22:53:49    568s] Adding driver cells for primary IOs...
[03/18 22:53:49    568s]   
[03/18 22:53:49    568s]   ----------------------------------------------------------------------------------------------
[03/18 22:53:49    568s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/18 22:53:49    568s]   ----------------------------------------------------------------------------------------------
[03/18 22:53:49    568s]     (empty table)
[03/18 22:53:49    568s]   ----------------------------------------------------------------------------------------------
[03/18 22:53:49    568s]   
[03/18 22:53:49    568s]   
[03/18 22:53:49    568s] Adding driver cells for primary IOs done.
[03/18 22:53:49    568s] Adding driver cell for primary IO roots...
[03/18 22:53:49    568s] Adding driver cell for primary IO roots done.
[03/18 22:53:49    568s] Maximizing clock DAG abstraction...
[03/18 22:53:49    568s] Maximizing clock DAG abstraction done.
[03/18 22:53:49    568s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.0 real=0:00:03.0)
[03/18 22:53:49    568s] Synthesizing clock trees...
[03/18 22:53:49    568s]   Preparing To Balance...
[03/18 22:53:49    568s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1726.5M
[03/18 22:53:49    568s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.047, MEM:1726.5M
[03/18 22:53:49    568s] OPERPROF: Starting DPlace-Init at level 1, MEM:1726.5M
[03/18 22:53:49    568s] z: 2, totalTracks: 1
[03/18 22:53:49    568s] z: 4, totalTracks: 1
[03/18 22:53:49    568s] z: 6, totalTracks: 1
[03/18 22:53:49    568s] z: 8, totalTracks: 1
[03/18 22:53:49    568s] #spOpts: N=65 mergeVia=F 
[03/18 22:53:49    568s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1726.5M
[03/18 22:53:49    568s] OPERPROF:     Starting CMU at level 3, MEM:1726.5M
[03/18 22:53:49    568s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1726.5M
[03/18 22:53:49    568s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:1726.5M
[03/18 22:53:49    568s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1726.5MB).
[03/18 22:53:49    568s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1726.5M
[03/18 22:53:49    568s]   Checking for inverting clock gates...
[03/18 22:53:49    568s]   Checking for inverting clock gates done.
[03/18 22:53:49    568s]   Merging duplicate siblings in DAG...
[03/18 22:53:49    568s]     Clock DAG stats before merging:
[03/18 22:53:49    568s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/18 22:53:49    568s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/18 22:53:49    568s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/18 22:53:49    568s]     Resynthesising clock tree into netlist...
[03/18 22:53:49    568s]       Reset timing graph...
[03/18 22:53:49    568s] Ignoring AAE DB Resetting ...
[03/18 22:53:49    568s]       Reset timing graph done.
[03/18 22:53:49    568s]     Resynthesising clock tree into netlist done.
[03/18 22:53:49    568s]     
[03/18 22:53:49    568s]     Disconnecting clock tree from netlist...
[03/18 22:53:49    568s]     Disconnecting clock tree from netlist done.
[03/18 22:53:49    568s]   Merging duplicate siblings in DAG done.
[03/18 22:53:49    568s]   Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 22:53:49    568s]   CCOpt::Phase::Construction...
[03/18 22:53:49    568s]   Stage::Clustering...
[03/18 22:53:49    568s]   Clustering...
[03/18 22:53:49    568s]     Initialize for clustering...
[03/18 22:53:49    568s]     Clock DAG stats before clustering:
[03/18 22:53:49    568s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/18 22:53:49    568s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/18 22:53:49    568s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/18 22:53:49    568s]     Computing max distances from locked parents...
[03/18 22:53:49    568s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/18 22:53:49    568s]     Computing max distances from locked parents done.
[03/18 22:53:49    568s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:49    568s]     Bottom-up phase...
[03/18 22:53:49    568s]     Clustering clock_tree clk...
[03/18 22:53:50    569s] End AAE Lib Interpolated Model. (MEM=1716.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:53:50    570s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 22:53:51    570s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:51    570s]     Clustering clock_tree clk done.
[03/18 22:53:51    570s]     Clock DAG stats after bottom-up phase:
[03/18 22:53:51    570s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:51    570s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:51    570s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4243.200um, total=5396.800um
[03/18 22:53:51    570s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/18 22:53:51    570s]        Bufs: CKBD16: 49 
[03/18 22:53:51    570s]     Bottom-up phase done. (took cpu=0:00:01.9 real=0:00:01.8)
[03/18 22:53:51    570s]     Legalizing clock trees...
[03/18 22:53:51    570s]     Resynthesising clock tree into netlist...
[03/18 22:53:51    570s]       Reset timing graph...
[03/18 22:53:51    570s] Ignoring AAE DB Resetting ...
[03/18 22:53:51    570s]       Reset timing graph done.
[03/18 22:53:51    570s]     Resynthesising clock tree into netlist done.
[03/18 22:53:51    570s]     Commiting net attributes....
[03/18 22:53:51    570s]     Commiting net attributes. done.
[03/18 22:53:51    570s]     Leaving CCOpt scope - ClockRefiner...
[03/18 22:53:51    570s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1717.0M
[03/18 22:53:51    570s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.033, MEM:1717.0M
[03/18 22:53:51    570s]     Assigned high priority to 4521 cells.
[03/18 22:53:51    570s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[03/18 22:53:51    570s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[03/18 22:53:51    570s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1717.0M
[03/18 22:53:51    570s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1717.0M
[03/18 22:53:51    570s] z: 2, totalTracks: 1
[03/18 22:53:51    570s] z: 4, totalTracks: 1
[03/18 22:53:51    570s] z: 6, totalTracks: 1
[03/18 22:53:51    570s] z: 8, totalTracks: 1
[03/18 22:53:51    570s] #spOpts: N=65 mergeVia=F 
[03/18 22:53:51    570s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1717.0M
[03/18 22:53:51    570s] OPERPROF:       Starting CMU at level 4, MEM:1717.0M
[03/18 22:53:51    570s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1717.0M
[03/18 22:53:51    570s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.078, MEM:1717.0M
[03/18 22:53:51    570s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1717.0MB).
[03/18 22:53:51    570s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.099, MEM:1717.0M
[03/18 22:53:51    570s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.099, MEM:1717.0M
[03/18 22:53:51    570s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.12
[03/18 22:53:51    570s] OPERPROF: Starting RefinePlace at level 1, MEM:1717.0M
[03/18 22:53:51    570s] *** Starting refinePlace (0:09:31 mem=1717.0M) ***
[03/18 22:53:51    570s] Total net bbox length = 1.886e+05 (8.236e+04 1.063e+05) (ext = 9.400e+03)
[03/18 22:53:51    571s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:53:51    571s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1717.0M
[03/18 22:53:51    571s] Starting refinePlace ...
[03/18 22:53:51    571s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:53:51    571s]    Spread Effort: high, standalone mode, useDDP on.
[03/18 22:53:51    571s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1717.0MB) @(0:09:31 - 0:09:31).
[03/18 22:53:51    571s] Move report: preRPlace moves 386 insts, mean move: 1.28 um, max move: 4.40 um
[03/18 22:53:51    571s] 	Max move on inst (U3680): (287.00, 100.00) --> (289.60, 101.80)
[03/18 22:53:51    571s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND4D1
[03/18 22:53:51    571s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 22:53:51    571s] 
[03/18 22:53:51    571s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:53:51    571s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:53:51    571s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1717.0MB) @(0:09:31 - 0:09:32).
[03/18 22:53:51    571s] Move report: Detail placement moves 386 insts, mean move: 1.28 um, max move: 4.40 um
[03/18 22:53:51    571s] 	Max move on inst (U3680): (287.00, 100.00) --> (289.60, 101.80)
[03/18 22:53:51    571s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1717.0MB
[03/18 22:53:51    571s] Statistics of distance of Instance movement in refine placement:
[03/18 22:53:51    571s]   maximum (X+Y) =         4.40 um
[03/18 22:53:51    571s]   inst (U3680) with max move: (287, 100) -> (289.6, 101.8)
[03/18 22:53:51    571s]   mean    (X+Y) =         1.28 um
[03/18 22:53:51    571s] Summary Report:
[03/18 22:53:51    571s] Instances move: 386 (out of 14112 movable)
[03/18 22:53:51    571s] Instances flipped: 0
[03/18 22:53:51    571s] Mean displacement: 1.28 um
[03/18 22:53:51    571s] Max displacement: 4.40 um (Instance: U3680) (287, 100) -> (289.6, 101.8)
[03/18 22:53:51    571s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND4D1
[03/18 22:53:51    571s] Total instances moved : 386
[03/18 22:53:51    571s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.590, REAL:0.589, MEM:1717.0M
[03/18 22:53:51    571s] Total net bbox length = 1.888e+05 (8.247e+04 1.064e+05) (ext = 9.400e+03)
[03/18 22:53:51    571s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1717.0MB
[03/18 22:53:51    571s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1717.0MB) @(0:09:31 - 0:09:32).
[03/18 22:53:51    571s] *** Finished refinePlace (0:09:32 mem=1717.0M) ***
[03/18 22:53:51    571s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.12
[03/18 22:53:51    571s] OPERPROF: Finished RefinePlace at level 1, CPU:0.630, REAL:0.623, MEM:1717.0M
[03/18 22:53:51    571s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.045, MEM:1717.0M
[03/18 22:53:52    571s]     Moved 178, flipped 60 and cell swapped 0 of 4521 clock instance(s) during refinement.
[03/18 22:53:52    571s]     The largest move was 4.2 microns for core_instance_nmem_instance_memory7_reg_24_.
[03/18 22:53:52    571s]     Moved 0 and flipped 0 of 49 clock instances (excluding sinks) during refinement
[03/18 22:53:52    571s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/18 22:53:52    571s]     Moved 178 and flipped 60 of 4472 clock sinks during refinement.
[03/18 22:53:52    571s]     The largest move for clock sinks was 4.2 microns. The inst with this movement was core_instance_nmem_instance_memory7_reg_24_
[03/18 22:53:52    571s]     Revert refine place priority changes on 0 cells.
[03/18 22:53:52    571s] OPERPROF: Starting DPlace-Init at level 1, MEM:1717.0M
[03/18 22:53:52    571s] z: 2, totalTracks: 1
[03/18 22:53:52    571s] z: 4, totalTracks: 1
[03/18 22:53:52    571s] z: 6, totalTracks: 1
[03/18 22:53:52    571s] z: 8, totalTracks: 1
[03/18 22:53:52    571s] #spOpts: N=65 mergeVia=F 
[03/18 22:53:52    571s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF:     Starting CMU at level 3, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1717.0M
[03/18 22:53:52    571s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1717.0MB).
[03/18 22:53:52    571s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.106, MEM:1717.0M
[03/18 22:53:52    571s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/18 22:53:52    571s]     Disconnecting clock tree from netlist...
[03/18 22:53:52    571s]     Disconnecting clock tree from netlist done.
[03/18 22:53:52    571s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF: Starting DPlace-Init at level 1, MEM:1717.0M
[03/18 22:53:52    571s] z: 2, totalTracks: 1
[03/18 22:53:52    571s] z: 4, totalTracks: 1
[03/18 22:53:52    571s] z: 6, totalTracks: 1
[03/18 22:53:52    571s] z: 8, totalTracks: 1
[03/18 22:53:52    571s] #spOpts: N=65 mergeVia=F 
[03/18 22:53:52    571s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF:     Starting CMU at level 3, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1717.0M
[03/18 22:53:52    571s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1717.0M
[03/18 22:53:52    571s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1717.0MB).
[03/18 22:53:52    571s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:1717.0M
[03/18 22:53:52    571s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 22:53:52    571s] End AAE Lib Interpolated Model. (MEM=1716.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:53:52    572s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:52    572s]     
[03/18 22:53:52    572s]     Clock tree legalization - Histogram:
[03/18 22:53:52    572s]     ====================================
[03/18 22:53:52    572s]     
[03/18 22:53:52    572s]     --------------------------------
[03/18 22:53:52    572s]     Movement (um)    Number of cells
[03/18 22:53:52    572s]     --------------------------------
[03/18 22:53:52    572s]       (empty table)
[03/18 22:53:52    572s]     --------------------------------
[03/18 22:53:52    572s]     
[03/18 22:53:52    572s]     
[03/18 22:53:52    572s]     Clock tree legalization - There are no Movements:
[03/18 22:53:52    572s]     =================================================
[03/18 22:53:52    572s]     
[03/18 22:53:52    572s]     ---------------------------------------------
[03/18 22:53:52    572s]     Movement (um)    Desired     Achieved    Node
[03/18 22:53:52    572s]                      location    location    
[03/18 22:53:52    572s]     ---------------------------------------------
[03/18 22:53:52    572s]       (empty table)
[03/18 22:53:52    572s]     ---------------------------------------------
[03/18 22:53:52    572s]     
[03/18 22:53:52    572s]     Legalizing clock trees done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/18 22:53:52    572s]     Clock DAG stats after 'Clustering':
[03/18 22:53:52    572s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:52    572s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:52    572s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:52    572s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:52    572s]       wire capacitance : top=0.000pF, trunk=0.351pF, leaf=2.779pF, total=3.131pF
[03/18 22:53:52    572s]       wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:52    572s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:52    572s]     Clock DAG net violations after 'Clustering': none
[03/18 22:53:52    572s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/18 22:53:52    572s]       Trunk : target=0.105ns count=5 avg=0.075ns sd=0.037ns min=0.011ns max=0.101ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:52    572s]       Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.001ns min=0.089ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 44 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:52    572s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/18 22:53:52    572s]        Bufs: CKBD16: 49 
[03/18 22:53:52    572s]     Primary reporting skew groups after 'Clustering':
[03/18 22:53:52    572s]       skew_group clk/CON: insertion delay [min=0.164, max=0.200, avg=0.183, sd=0.010], skew [0.035 vs 0.057], 100% {0.164, 0.200} (wid=0.031 ws=0.028) (gid=0.176 gs=0.021)
[03/18 22:53:52    572s]           min path sink: core_instance_nmem_instance_memory5_reg_14_/CP
[03/18 22:53:52    572s]           max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:52    572s]     Skew group summary after 'Clustering':
[03/18 22:53:52    572s]       skew_group clk/CON: insertion delay [min=0.164, max=0.200, avg=0.183, sd=0.010], skew [0.035 vs 0.057], 100% {0.164, 0.200} (wid=0.031 ws=0.028) (gid=0.176 gs=0.021)
[03/18 22:53:52    572s]     Legalizer API calls during this step: 717 succeeded with high effort: 717 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:52    572s]   Clustering done. (took cpu=0:00:03.4 real=0:00:03.4)
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   Post-Clustering Statistics Report
[03/18 22:53:52    572s]   =================================
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   Fanout Statistics:
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   ----------------------------------------------------------------------------------------------------------
[03/18 22:53:52    572s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/18 22:53:52    572s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/18 22:53:52    572s]   ----------------------------------------------------------------------------------------------------------
[03/18 22:53:52    572s]   Trunk         6       8.333       1        13        4.926      {1 <= 3, 1 <= 6, 1 <= 9, 2 <= 12, 1 <= 15}
[03/18 22:53:52    572s]   Leaf         45      99.378      94       100        1.435      {1 <= 94, 2 <= 96, 3 <= 98, 39 <= 100}
[03/18 22:53:52    572s]   ----------------------------------------------------------------------------------------------------------
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   Clustering Failure Statistics:
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   ----------------------------------------------------------
[03/18 22:53:52    572s]   Net Type    Clusters    Clusters    Net Skew    Transition
[03/18 22:53:52    572s]               Tried       Failed      Failures    Failures
[03/18 22:53:52    572s]   ----------------------------------------------------------
[03/18 22:53:52    572s]   Trunk          10          6           3            6
[03/18 22:53:52    572s]   Leaf           45          0           0            0
[03/18 22:53:52    572s]   ----------------------------------------------------------
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   Clustering Partition Statistics:
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   --------------------------------------------------------------------------------------
[03/18 22:53:52    572s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[03/18 22:53:52    572s]               Fraction    Fraction    Count        Size        Size    Size    Size
[03/18 22:53:52    572s]   --------------------------------------------------------------------------------------
[03/18 22:53:52    572s]   Trunk        0.000       1.000          1          45.000      45      45      0.000
[03/18 22:53:52    572s]   Leaf         0.000       1.000          1        4472.000    4472    4472      0.000
[03/18 22:53:52    572s]   --------------------------------------------------------------------------------------
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   
[03/18 22:53:52    572s]   Looking for fanout violations...
[03/18 22:53:52    572s]   Looking for fanout violations done.
[03/18 22:53:52    572s]   CongRepair After Initial Clustering...
[03/18 22:53:52    572s]   Reset timing graph...
[03/18 22:53:52    572s] Ignoring AAE DB Resetting ...
[03/18 22:53:52    572s]   Reset timing graph done.
[03/18 22:53:52    572s]   Leaving CCOpt scope - Early Global Route...
[03/18 22:53:52    572s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1717.0M
[03/18 22:53:52    572s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1717.0M
[03/18 22:53:52    572s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1715.4M
[03/18 22:53:52    572s] All LLGs are deleted
[03/18 22:53:52    572s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1715.4M
[03/18 22:53:52    572s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1715.4M
[03/18 22:53:52    572s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.037, MEM:1715.4M
[03/18 22:53:52    572s]   Clock implementation routing...
[03/18 22:53:52    572s] Net route status summary:
[03/18 22:53:52    572s]   Clock:        50 (unrouted=50, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:53:52    572s]   Non-clock: 15878 (unrouted=20, trialRouted=15858, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:53:52    572s]     Routing using eGR only...
[03/18 22:53:52    572s]       Early Global Route - eGR->NR step...
[03/18 22:53:52    572s] (ccopt eGR): There are 50 nets for routing of which 50 have one or more fixed wires.
[03/18 22:53:52    572s] (ccopt eGR): Start to route 50 all nets
[03/18 22:53:52    572s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1715.37 MB )
[03/18 22:53:52    572s] (I)       Started Loading and Dumping File ( Curr Mem: 1715.37 MB )
[03/18 22:53:52    572s] (I)       Reading DB...
[03/18 22:53:52    572s] (I)       Read data from FE... (mem=1715.4M)
[03/18 22:53:52    572s] (I)       Read nodes and places... (mem=1715.4M)
[03/18 22:53:52    572s] (I)       Done Read nodes and places (cpu=0.010s, mem=1715.4M)
[03/18 22:53:52    572s] (I)       Read nets... (mem=1715.4M)
[03/18 22:53:53    572s] (I)       Done Read nets (cpu=0.040s, mem=1715.4M)
[03/18 22:53:53    572s] (I)       Done Read data from FE (cpu=0.050s, mem=1715.4M)
[03/18 22:53:53    572s] (I)       before initializing RouteDB syMemory usage = 1715.4 MB
[03/18 22:53:53    572s] (I)       Clean congestion better: true
[03/18 22:53:53    572s] (I)       Estimate vias on DPT layer: true
[03/18 22:53:53    572s] (I)       Clean congestion LA rounds: 5
[03/18 22:53:53    572s] (I)       Layer constraints as soft constraints: true
[03/18 22:53:53    572s] (I)       Soft top layer         : true
[03/18 22:53:53    572s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/18 22:53:53    572s] (I)       Better NDR handling    : true
[03/18 22:53:53    572s] (I)       Routing cost fix for NDR handling: true
[03/18 22:53:53    572s] (I)       Update initial WL after Phase 1a: true
[03/18 22:53:53    572s] (I)       Block tracks for preroutes: true
[03/18 22:53:53    572s] (I)       Assign IRoute by net group key: true
[03/18 22:53:53    572s] (I)       Block unroutable channels: true
[03/18 22:53:53    572s] (I)       Block unroutable channel fix: true
[03/18 22:53:53    572s] (I)       Block unroutable channels 3D: true
[03/18 22:53:53    572s] (I)       Check blockage within NDR space in TA: true
[03/18 22:53:53    572s] (I)       Handle EOL spacing     : true
[03/18 22:53:53    572s] (I)       Honor MSV route constraint: false
[03/18 22:53:53    572s] (I)       Maximum routing layer  : 127
[03/18 22:53:53    572s] (I)       Minimum routing layer  : 2
[03/18 22:53:53    572s] (I)       Supply scale factor H  : 1.00
[03/18 22:53:53    572s] (I)       Supply scale factor V  : 1.00
[03/18 22:53:53    572s] (I)       Tracks used by clock wire: 0
[03/18 22:53:53    572s] (I)       Reverse direction      : 
[03/18 22:53:53    572s] (I)       Honor partition pin guides: true
[03/18 22:53:53    572s] (I)       Route selected nets only: true
[03/18 22:53:53    572s] (I)       Route secondary PG pins: false
[03/18 22:53:53    572s] (I)       Second PG max fanout   : 2147483647
[03/18 22:53:53    572s] (I)       Refine MST             : true
[03/18 22:53:53    572s] (I)       Honor PRL              : true
[03/18 22:53:53    572s] (I)       Strong congestion aware: true
[03/18 22:53:53    572s] (I)       Improved initial location for IRoutes: true
[03/18 22:53:53    572s] (I)       Multi panel TA         : true
[03/18 22:53:53    572s] (I)       Penalize wire overlap  : true
[03/18 22:53:53    572s] (I)       Expand small instance blockage: true
[03/18 22:53:53    572s] (I)       Reduce via in TA       : true
[03/18 22:53:53    572s] (I)       SS-aware routing       : true
[03/18 22:53:53    572s] (I)       Improve tree edge sharing: true
[03/18 22:53:53    572s] (I)       Improve 2D via estimation: true
[03/18 22:53:53    572s] (I)       Refine Steiner tree    : true
[03/18 22:53:53    572s] (I)       Build spine tree       : true
[03/18 22:53:53    572s] (I)       Model pass through capacity: true
[03/18 22:53:53    572s] (I)       Extend blockages by a half GCell: true
[03/18 22:53:53    572s] (I)       Partial layer blockage modeling: true
[03/18 22:53:53    572s] (I)       Consider pin shapes    : true
[03/18 22:53:53    572s] (I)       Consider pin shapes for all nodes: true
[03/18 22:53:53    572s] (I)       Consider NR APA        : true
[03/18 22:53:53    572s] (I)       Consider IO pin shape  : true
[03/18 22:53:53    572s] (I)       Fix pin connection bug : true
[03/18 22:53:53    572s] (I)       Consider layer RC for local wires: true
[03/18 22:53:53    572s] (I)       LA-aware pin escape length: 2
[03/18 22:53:53    572s] (I)       Split for must join    : true
[03/18 22:53:53    572s] (I)       Route guide main branches file: /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.rgf99Xh7N.trunk.1
[03/18 22:53:53    572s] (I)       Route guide min downstream WL type: SUBTREE
[03/18 22:53:53    572s] (I)       Routing effort level   : 10000
[03/18 22:53:53    572s] (I)       Special modeling for N7: 0
[03/18 22:53:53    572s] (I)       Special modeling for N6: 0
[03/18 22:53:53    572s] (I)       N3 special modeling    : 0
[03/18 22:53:53    572s] (I)       Special modeling for N5 v6: 0
[03/18 22:53:53    572s] (I)       Special settings for S3: 0
[03/18 22:53:53    572s] (I)       Special settings for S4: 0
[03/18 22:53:53    572s] (I)       Special settings for S5 v2: 0
[03/18 22:53:53    572s] (I)       Special settings for S7: 0
[03/18 22:53:53    572s] (I)       Special settings for S8: 0
[03/18 22:53:53    572s] (I)       Prefer layer length threshold: 8
[03/18 22:53:53    572s] (I)       Overflow penalty cost  : 10
[03/18 22:53:53    572s] (I)       A-star cost            : 0.30
[03/18 22:53:53    572s] (I)       Misalignment cost      : 10.00
[03/18 22:53:53    572s] (I)       Threshold for short IRoute: 6
[03/18 22:53:53    572s] (I)       Via cost during post routing: 1.00
[03/18 22:53:53    572s] (I)       source-to-sink ratio   : 0.30
[03/18 22:53:53    572s] (I)       Scenic ratio bound     : 3.00
[03/18 22:53:53    572s] (I)       Segment layer relax scenic ratio: 1.25
[03/18 22:53:53    572s] (I)       Source-sink aware LA ratio: 0.50
[03/18 22:53:53    572s] (I)       PG-aware similar topology routing: true
[03/18 22:53:53    572s] (I)       Maze routing via cost fix: true
[03/18 22:53:53    572s] (I)       Apply PRL on PG terms  : true
[03/18 22:53:53    572s] (I)       Apply PRL on obs objects: true
[03/18 22:53:53    572s] (I)       Handle range-type spacing rules: true
[03/18 22:53:53    572s] (I)       Apply function for special wires: true
[03/18 22:53:53    572s] (I)       Layer by layer blockage reading: true
[03/18 22:53:53    572s] (I)       Offset calculation fix : true
[03/18 22:53:53    572s] (I)       Parallel spacing query fix: true
[03/18 22:53:53    572s] (I)       Force source to root IR: true
[03/18 22:53:53    572s] (I)       Layer Weights          : L2:4 L3:2.5
[03/18 22:53:53    572s] (I)       Route stripe layer range: 
[03/18 22:53:53    572s] (I)       Honor partition fences : 
[03/18 22:53:53    572s] (I)       Honor partition pin    : 
[03/18 22:53:53    572s] (I)       Honor partition fences with feedthrough: 
[03/18 22:53:53    572s] (I)       Do not relax to DPT layer: true
[03/18 22:53:53    572s] (I)       Pass through capacity modeling: true
[03/18 22:53:53    572s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:53:53    572s] (I)       Use row-based GCell size
[03/18 22:53:53    572s] (I)       Use row-based GCell align
[03/18 22:53:53    572s] (I)       GCell unit size   : 3600
[03/18 22:53:53    572s] (I)       GCell multiplier  : 1
[03/18 22:53:53    572s] (I)       GCell row height  : 3600
[03/18 22:53:53    572s] (I)       Actual row height : 3600
[03/18 22:53:53    572s] (I)       GCell align ref   : 20000 20000
[03/18 22:53:53    572s] [NR-eGR] Track table information for default rule: 
[03/18 22:53:53    572s] [NR-eGR] M1 has no routable track
[03/18 22:53:53    572s] [NR-eGR] M2 has single uniform track structure
[03/18 22:53:53    572s] [NR-eGR] M3 has single uniform track structure
[03/18 22:53:53    572s] [NR-eGR] M4 has single uniform track structure
[03/18 22:53:53    572s] [NR-eGR] M5 has single uniform track structure
[03/18 22:53:53    572s] [NR-eGR] M6 has single uniform track structure
[03/18 22:53:53    572s] [NR-eGR] M7 has single uniform track structure
[03/18 22:53:53    572s] [NR-eGR] M8 has single uniform track structure
[03/18 22:53:53    572s] (I)       ===========================================================================
[03/18 22:53:53    572s] (I)       == Report All Rule Vias ==
[03/18 22:53:53    572s] (I)       ===========================================================================
[03/18 22:53:53    572s] (I)        Via Rule : (Default)
[03/18 22:53:53    572s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:53:53    572s] (I)       ---------------------------------------------------------------------------
[03/18 22:53:53    572s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:53:53    572s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:53:53    572s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:53:53    572s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:53:53    572s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:53:53    572s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:53:53    572s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:53:53    572s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:53:53    572s] (I)       ===========================================================================
[03/18 22:53:53    572s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] [NR-eGR] Read 36478 PG shapes
[03/18 22:53:53    572s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:53:53    572s] [NR-eGR] #Instance Blockages : 0
[03/18 22:53:53    572s] [NR-eGR] #PG Blockages       : 36478
[03/18 22:53:53    572s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:53:53    572s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:53:53    572s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:53:53    572s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:53:53    572s] (I)       readDataFromPlaceDB
[03/18 22:53:53    572s] (I)       Read net information..
[03/18 22:53:53    572s] [NR-eGR] Read numTotalNets=15908  numIgnoredNets=15858
[03/18 22:53:53    572s] (I)       Read testcase time = 0.000 seconds
[03/18 22:53:53    572s] 
[03/18 22:53:53    572s] [NR-eGR] Connected 0 must-join pins/ports
[03/18 22:53:53    572s] (I)       early_global_route_priority property id does not exist.
[03/18 22:53:53    572s] (I)       Start initializing grid graph
[03/18 22:53:53    572s] (I)       End initializing grid graph
[03/18 22:53:53    572s] (I)       Model blockages into capacity
[03/18 22:53:53    572s] (I)       Read Num Blocks=36478  Num Prerouted Wires=0  Num CS=0
[03/18 22:53:53    572s] (I)       Started Modeling ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 1 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 2 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Layer 1 (V) : #blockages 8527 : #preroutes 0
[03/18 22:53:53    572s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 3 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Layer 2 (H) : #blockages 23751 : #preroutes 0
[03/18 22:53:53    572s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 4 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Layer 3 (V) : #blockages 4200 : #preroutes 0
[03/18 22:53:53    572s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 5 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:53:53    572s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 6 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:53:53    572s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 7 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:53:53    572s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Modeling Layer 8 ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:53:53    572s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       -- layer congestion ratio --
[03/18 22:53:53    572s] (I)       Layer 1 : 0.100000
[03/18 22:53:53    572s] (I)       Layer 2 : 0.700000
[03/18 22:53:53    572s] (I)       Layer 3 : 0.700000
[03/18 22:53:53    572s] (I)       Layer 4 : 1.000000
[03/18 22:53:53    572s] (I)       Layer 5 : 1.000000
[03/18 22:53:53    572s] (I)       Layer 6 : 1.000000
[03/18 22:53:53    572s] (I)       Layer 7 : 1.000000
[03/18 22:53:53    572s] (I)       Layer 8 : 1.000000
[03/18 22:53:53    572s] (I)       ----------------------------
[03/18 22:53:53    572s] (I)       Moved 0 terms for better access 
[03/18 22:53:53    572s] (I)       Number of ignored nets = 0
[03/18 22:53:53    572s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:53:53    572s] (I)       Number of clock nets = 50.  Ignored: No
[03/18 22:53:53    572s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:53:53    572s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:53:53    572s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:53:53    572s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:53:53    572s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:53:53    572s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:53:53    572s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:53:53    572s] [NR-eGR] There are 50 clock nets ( 50 with NDR ).
[03/18 22:53:53    572s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1715.4 MB
[03/18 22:53:53    572s] (I)       Ndr track 0 does not exist
[03/18 22:53:53    572s] (I)       Ndr track 0 does not exist
[03/18 22:53:53    572s] (I)       Layer1  viaCost=300.00
[03/18 22:53:53    572s] (I)       Layer2  viaCost=100.00
[03/18 22:53:53    572s] (I)       Layer3  viaCost=100.00
[03/18 22:53:53    572s] (I)       Layer4  viaCost=100.00
[03/18 22:53:53    572s] (I)       Layer5  viaCost=100.00
[03/18 22:53:53    572s] (I)       Layer6  viaCost=200.00
[03/18 22:53:53    572s] (I)       Layer7  viaCost=100.00
[03/18 22:53:53    572s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:53:53    572s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:53:53    572s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:53:53    572s] (I)       Site width          :   400  (dbu)
[03/18 22:53:53    572s] (I)       Row height          :  3600  (dbu)
[03/18 22:53:53    572s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:53:53    572s] (I)       GCell width         :  3600  (dbu)
[03/18 22:53:53    572s] (I)       GCell height        :  3600  (dbu)
[03/18 22:53:53    572s] (I)       Grid                :   219   219     8
[03/18 22:53:53    572s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:53:53    572s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:53:53    572s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:53:53    572s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:53:53    572s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:53:53    572s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:53:53    572s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:53:53    572s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:53:53    572s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:53:53    572s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:53:53    572s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:53:53    572s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:53:53    572s] (I)       --------------------------------------------------------
[03/18 22:53:53    572s] 
[03/18 22:53:53    572s] [NR-eGR] ============ Routing rule table ============
[03/18 22:53:53    572s] [NR-eGR] Rule id: 0  Nets: 50 
[03/18 22:53:53    572s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 22:53:53    572s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 22:53:53    572s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 22:53:53    572s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:53    572s] [NR-eGR] Rule id: 1  Nets: 0 
[03/18 22:53:53    572s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:53:53    572s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:53:53    572s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:53    572s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:53    572s] [NR-eGR] ========================================
[03/18 22:53:53    572s] [NR-eGR] 
[03/18 22:53:53    572s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:53:53    572s] (I)       blocked tracks on layer2 : = 109055 / 432087 (25.24%)
[03/18 22:53:53    572s] (I)       blocked tracks on layer3 : = 29969 / 431649 (6.94%)
[03/18 22:53:53    572s] (I)       blocked tracks on layer4 : = 125101 / 432087 (28.95%)
[03/18 22:53:53    572s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:53:53    572s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:53:53    572s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:53:53    572s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:53:53    572s] (I)       After initializing earlyGlobalRoute syMemory usage = 1715.4 MB
[03/18 22:53:53    572s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Global Routing ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       ============= Initialization =============
[03/18 22:53:53    572s] (I)       totalPins=4571  totalGlobalPin=4547 (99.47%)
[03/18 22:53:53    572s] (I)       Started Build MST ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Generate topology with single threads
[03/18 22:53:53    572s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       total 2D Cap : 711126 = (403837 H, 307289 V)
[03/18 22:53:53    572s] [NR-eGR] Layer group 1: route 50 net(s) in layer range [3, 4]
[03/18 22:53:53    572s] (I)       ============  Phase 1a Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1a ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 143
[03/18 22:53:53    572s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 9757 = (4454 H, 5303 V) = (1.10% H, 1.73% V) = (8.017e+03um H, 9.545e+03um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1b Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1b ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 9752 = (4450 H, 5302 V) = (1.10% H, 1.73% V) = (8.010e+03um H, 9.544e+03um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.03% V. EstWL: 1.755360e+04um
[03/18 22:53:53    572s] (I)       ============  Phase 1c Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1c ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Level2 Grid: 44 x 44
[03/18 22:53:53    572s] (I)       Started Two Level Routing ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 9752 = (4450 H, 5302 V) = (1.10% H, 1.73% V) = (8.010e+03um H, 9.544e+03um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1d Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1d ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 10175 = (4874 H, 5301 V) = (1.21% H, 1.73% V) = (8.773e+03um H, 9.542e+03um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1e Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1e ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 10175 = (4874 H, 5301 V) = (1.21% H, 1.73% V) = (8.773e+03um H, 9.542e+03um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 1.831500e+04um
[03/18 22:53:53    572s] [NR-eGR] 
[03/18 22:53:53    572s] (I)       ============  Phase 1f Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1f ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 10138 = (4844 H, 5294 V) = (1.20% H, 1.72% V) = (8.719e+03um H, 9.529e+03um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1g Route ============
[03/18 22:53:53    572s] (I)       Started Post Routing ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 10011 = (4798 H, 5213 V) = (1.19% H, 1.70% V) = (8.636e+03um H, 9.383e+03um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       numNets=50  numFullyRipUpNets=48  numPartialRipUpNets=48 routedWL=455
[03/18 22:53:53    572s] [NR-eGR] Create a new net group with 48 nets and layer range [3, 6]
[03/18 22:53:53    572s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Running layer assignment with 1 threads
[03/18 22:53:53    572s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Build MST ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Generate topology with single threads
[03/18 22:53:53    572s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       total 2D Cap : 1574943 = (835567 H, 739376 V)
[03/18 22:53:53    572s] [NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 6]
[03/18 22:53:53    572s] (I)       ============  Phase 1a Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1a ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 19158 = (8778 H, 10380 V) = (1.05% H, 1.40% V) = (1.580e+04um H, 1.868e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1b Route ============
[03/18 22:53:53    572s] (I)       Usage: 19158 = (8778 H, 10380 V) = (1.05% H, 1.40% V) = (1.580e+04um H, 1.868e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.448440e+04um
[03/18 22:53:53    572s] (I)       ============  Phase 1c Route ============
[03/18 22:53:53    572s] (I)       Usage: 19158 = (8778 H, 10380 V) = (1.05% H, 1.40% V) = (1.580e+04um H, 1.868e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1d Route ============
[03/18 22:53:53    572s] (I)       Usage: 19158 = (8778 H, 10380 V) = (1.05% H, 1.40% V) = (1.580e+04um H, 1.868e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1e Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1e ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 19158 = (8778 H, 10380 V) = (1.05% H, 1.40% V) = (1.580e+04um H, 1.868e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.448440e+04um
[03/18 22:53:53    572s] [NR-eGR] 
[03/18 22:53:53    572s] (I)       ============  Phase 1f Route ============
[03/18 22:53:53    572s] (I)       Usage: 19158 = (8778 H, 10380 V) = (1.05% H, 1.40% V) = (1.580e+04um H, 1.868e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1g Route ============
[03/18 22:53:53    572s] (I)       Started Post Routing ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 19127 = (8778 H, 10349 V) = (1.05% H, 1.40% V) = (1.580e+04um H, 1.863e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       numNets=48  numFullyRipUpNets=38  numPartialRipUpNets=38 routedWL=1800
[03/18 22:53:53    572s] [NR-eGR] Create a new net group with 38 nets and layer range [3, 8]
[03/18 22:53:53    572s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Running layer assignment with 1 threads
[03/18 22:53:53    572s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Build MST ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Generate topology with single threads
[03/18 22:53:53    572s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       total 2D Cap : 1790877 = (943534 H, 847343 V)
[03/18 22:53:53    572s] [NR-eGR] Layer group 3: route 38 net(s) in layer range [3, 8]
[03/18 22:53:53    572s] (I)       ============  Phase 1a Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1a ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 26469 = (12013 H, 14456 V) = (1.27% H, 1.71% V) = (2.162e+04um H, 2.602e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1b Route ============
[03/18 22:53:53    572s] (I)       Usage: 26469 = (12013 H, 14456 V) = (1.27% H, 1.71% V) = (2.162e+04um H, 2.602e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.764420e+04um
[03/18 22:53:53    572s] (I)       ============  Phase 1c Route ============
[03/18 22:53:53    572s] (I)       Usage: 26469 = (12013 H, 14456 V) = (1.27% H, 1.71% V) = (2.162e+04um H, 2.602e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1d Route ============
[03/18 22:53:53    572s] (I)       Usage: 26469 = (12013 H, 14456 V) = (1.27% H, 1.71% V) = (2.162e+04um H, 2.602e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1e Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1e ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 26469 = (12013 H, 14456 V) = (1.27% H, 1.71% V) = (2.162e+04um H, 2.602e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.764420e+04um
[03/18 22:53:53    572s] [NR-eGR] 
[03/18 22:53:53    572s] (I)       ============  Phase 1f Route ============
[03/18 22:53:53    572s] (I)       Usage: 26469 = (12013 H, 14456 V) = (1.27% H, 1.71% V) = (2.162e+04um H, 2.602e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1g Route ============
[03/18 22:53:53    572s] (I)       Started Post Routing ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 26443 = (12011 H, 14432 V) = (1.27% H, 1.70% V) = (2.162e+04um H, 2.598e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       numNets=38  numFullyRipUpNets=0  numPartialRipUpNets=11 routedWL=5311
[03/18 22:53:53    572s] [NR-eGR] Create a new net group with 11 nets and layer range [2, 8]
[03/18 22:53:53    572s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Running layer assignment with 1 threads
[03/18 22:53:53    572s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Build MST ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Generate topology with single threads
[03/18 22:53:53    572s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       total 2D Cap : 2161658 = (943534 H, 1218124 V)
[03/18 22:53:53    572s] [NR-eGR] Layer group 4: route 11 net(s) in layer range [2, 8]
[03/18 22:53:53    572s] (I)       ============  Phase 1a Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1a ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 30436 = (13702 H, 16734 V) = (1.45% H, 1.37% V) = (2.466e+04um H, 3.012e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1b Route ============
[03/18 22:53:53    572s] (I)       Usage: 30436 = (13702 H, 16734 V) = (1.45% H, 1.37% V) = (2.466e+04um H, 3.012e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.478480e+04um
[03/18 22:53:53    572s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:53:53    572s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:53:53    572s] (I)       ============  Phase 1c Route ============
[03/18 22:53:53    572s] (I)       Usage: 30436 = (13702 H, 16734 V) = (1.45% H, 1.37% V) = (2.466e+04um H, 3.012e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1d Route ============
[03/18 22:53:53    572s] (I)       Usage: 30436 = (13702 H, 16734 V) = (1.45% H, 1.37% V) = (2.466e+04um H, 3.012e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1e Route ============
[03/18 22:53:53    572s] (I)       Started Phase 1e ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 30436 = (13702 H, 16734 V) = (1.45% H, 1.37% V) = (2.466e+04um H, 3.012e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.478480e+04um
[03/18 22:53:53    572s] [NR-eGR] 
[03/18 22:53:53    572s] (I)       ============  Phase 1f Route ============
[03/18 22:53:53    572s] (I)       Usage: 30436 = (13702 H, 16734 V) = (1.45% H, 1.37% V) = (2.466e+04um H, 3.012e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       ============  Phase 1g Route ============
[03/18 22:53:53    572s] (I)       Started Post Routing ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Usage: 30430 = (13702 H, 16728 V) = (1.45% H, 1.37% V) = (2.466e+04um H, 3.011e+04um V)
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Running layer assignment with 1 threads
[03/18 22:53:53    572s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       
[03/18 22:53:53    572s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:53:53    572s] [NR-eGR]                        OverCon            
[03/18 22:53:53    572s] [NR-eGR]                         #Gcell     %Gcell
[03/18 22:53:53    572s] [NR-eGR]       Layer                (1)    OverCon 
[03/18 22:53:53    572s] [NR-eGR] ----------------------------------------------
[03/18 22:53:53    572s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR]      M4  (4)        11( 0.03%)   ( 0.03%) 
[03/18 22:53:53    572s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR] ----------------------------------------------
[03/18 22:53:53    572s] [NR-eGR] Total               11( 0.00%)   ( 0.00%) 
[03/18 22:53:53    572s] [NR-eGR] 
[03/18 22:53:53    572s] (I)       Finished Global Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       total 2D Cap : 2175676 = (945557 H, 1230119 V)
[03/18 22:53:53    572s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:53:53    572s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:53:53    572s] (I)       ============= track Assignment ============
[03/18 22:53:53    572s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Started Greedy Track Assignment ( Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:53:53    572s] (I)       Running track assignment with 1 threads
[03/18 22:53:53    572s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    572s] (I)       Run Multi-thread track assignment
[03/18 22:53:53    572s] (I)       Finished Greedy Track Assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1715.37 MB )
[03/18 22:53:53    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:53    573s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51951
[03/18 22:53:53    573s] [NR-eGR]     M2  (2V) length: 1.068903e+05um, number of vias: 77158
[03/18 22:53:53    573s] [NR-eGR]     M3  (3H) length: 1.061670e+05um, number of vias: 4606
[03/18 22:53:53    573s] [NR-eGR]     M4  (4V) length: 2.412539e+04um, number of vias: 1054
[03/18 22:53:53    573s] [NR-eGR]     M5  (5H) length: 4.881000e+03um, number of vias: 678
[03/18 22:53:53    573s] [NR-eGR]     M6  (6V) length: 3.493800e+03um, number of vias: 8
[03/18 22:53:53    573s] [NR-eGR]     M7  (7H) length: 1.960000e+01um, number of vias: 11
[03/18 22:53:53    573s] [NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[03/18 22:53:53    573s] [NR-eGR] Total length: 2.456647e+05um, number of vias: 135466
[03/18 22:53:53    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:53    573s] [NR-eGR] Total eGR-routed clock nets wire length: 1.820020e+04um 
[03/18 22:53:53    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:53    573s] [NR-eGR] Report for selected net(s) only.
[03/18 22:53:53    573s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 4570
[03/18 22:53:53    573s] [NR-eGR]     M2  (2V) length: 4.234400e+03um, number of vias: 5708
[03/18 22:53:53    573s] [NR-eGR]     M3  (3H) length: 6.941100e+03um, number of vias: 2368
[03/18 22:53:53    573s] [NR-eGR]     M4  (4V) length: 4.623800e+03um, number of vias: 652
[03/18 22:53:53    573s] [NR-eGR]     M5  (5H) length: 1.452900e+03um, number of vias: 425
[03/18 22:53:53    573s] [NR-eGR]     M6  (6V) length: 9.480000e+02um, number of vias: 0
[03/18 22:53:53    573s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:53:53    573s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:53:53    573s] [NR-eGR] Total length: 1.820020e+04um, number of vias: 13723
[03/18 22:53:53    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:53    573s] [NR-eGR] Total routed clock nets wire length: 1.820020e+04um, number of vias: 13723
[03/18 22:53:53    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:53    573s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 1669.37 MB )
[03/18 22:53:53    573s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.rgf99Xh7N
[03/18 22:53:53    573s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/18 22:53:53    573s]     Routing using eGR only done.
[03/18 22:53:53    573s] Net route status summary:
[03/18 22:53:53    573s]   Clock:        50 (unrouted=0, trialRouted=0, noStatus=0, routed=50, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:53:53    573s]   Non-clock: 15878 (unrouted=20, trialRouted=15858, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:53:53    573s] 
[03/18 22:53:53    573s] CCOPT: Done with clock implementation routing.
[03/18 22:53:53    573s] 
[03/18 22:53:53    573s]   Clock implementation routing done.
[03/18 22:53:53    573s]   Fixed 50 wires.
[03/18 22:53:53    573s]   CCOpt: Starting congestion repair using flow wrapper...
[03/18 22:53:53    573s]     Congestion Repair...
[03/18 22:53:53    573s] 
[03/18 22:53:53    573s] Starting congRepair ...
[03/18 22:53:53    573s] User Input Parameters:
[03/18 22:53:53    573s] - Congestion Driven    : On
[03/18 22:53:53    573s] - Timing Driven        : Off
[03/18 22:53:53    573s] - Area-Violation Based : On
[03/18 22:53:53    573s] - Start Rollback Level : -5
[03/18 22:53:53    573s] - Legalized            : On
[03/18 22:53:53    573s] - Window Based         : Off
[03/18 22:53:53    573s] - eDen incr mode       : Off
[03/18 22:53:53    573s] - Small incr mode      : Off
[03/18 22:53:53    573s] 
[03/18 22:53:53    573s] Collecting buffer chain nets ...
[03/18 22:53:53    573s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1669.4M
[03/18 22:53:53    573s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:1669.4M
[03/18 22:53:53    573s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1669.4M
[03/18 22:53:53    573s] Starting Early Global Route congestion estimation: mem = 1669.4M
[03/18 22:53:53    573s] (I)       Started Loading and Dumping File ( Curr Mem: 1669.37 MB )
[03/18 22:53:53    573s] (I)       Reading DB...
[03/18 22:53:53    573s] (I)       Read data from FE... (mem=1669.4M)
[03/18 22:53:53    573s] (I)       Read nodes and places... (mem=1669.4M)
[03/18 22:53:53    573s] (I)       Done Read nodes and places (cpu=0.020s, mem=1671.5M)
[03/18 22:53:53    573s] (I)       Read nets... (mem=1671.5M)
[03/18 22:53:53    573s] (I)       Done Read nets (cpu=0.040s, mem=1673.5M)
[03/18 22:53:53    573s] (I)       Done Read data from FE (cpu=0.060s, mem=1673.5M)
[03/18 22:53:53    573s] (I)       before initializing RouteDB syMemory usage = 1673.5 MB
[03/18 22:53:53    573s] (I)       Honor MSV route constraint: false
[03/18 22:53:53    573s] (I)       Maximum routing layer  : 127
[03/18 22:53:53    573s] (I)       Minimum routing layer  : 2
[03/18 22:53:53    573s] (I)       Supply scale factor H  : 1.00
[03/18 22:53:53    573s] (I)       Supply scale factor V  : 1.00
[03/18 22:53:53    573s] (I)       Tracks used by clock wire: 0
[03/18 22:53:53    573s] (I)       Reverse direction      : 
[03/18 22:53:53    573s] (I)       Honor partition pin guides: true
[03/18 22:53:53    573s] (I)       Route selected nets only: false
[03/18 22:53:53    573s] (I)       Route secondary PG pins: false
[03/18 22:53:53    573s] (I)       Second PG max fanout   : 2147483647
[03/18 22:53:53    573s] (I)       Apply function for special wires: true
[03/18 22:53:53    573s] (I)       Layer by layer blockage reading: true
[03/18 22:53:53    573s] (I)       Offset calculation fix : true
[03/18 22:53:53    573s] (I)       Route stripe layer range: 
[03/18 22:53:53    573s] (I)       Honor partition fences : 
[03/18 22:53:53    573s] (I)       Honor partition pin    : 
[03/18 22:53:53    573s] (I)       Honor partition fences with feedthrough: 
[03/18 22:53:53    573s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:53:53    573s] (I)       Use row-based GCell size
[03/18 22:53:53    573s] (I)       Use row-based GCell align
[03/18 22:53:53    573s] (I)       GCell unit size   : 3600
[03/18 22:53:53    573s] (I)       GCell multiplier  : 1
[03/18 22:53:53    573s] (I)       GCell row height  : 3600
[03/18 22:53:53    573s] (I)       Actual row height : 3600
[03/18 22:53:53    573s] (I)       GCell align ref   : 20000 20000
[03/18 22:53:53    573s] [NR-eGR] Track table information for default rule: 
[03/18 22:53:53    573s] [NR-eGR] M1 has no routable track
[03/18 22:53:53    573s] [NR-eGR] M2 has single uniform track structure
[03/18 22:53:53    573s] [NR-eGR] M3 has single uniform track structure
[03/18 22:53:53    573s] [NR-eGR] M4 has single uniform track structure
[03/18 22:53:53    573s] [NR-eGR] M5 has single uniform track structure
[03/18 22:53:53    573s] [NR-eGR] M6 has single uniform track structure
[03/18 22:53:53    573s] [NR-eGR] M7 has single uniform track structure
[03/18 22:53:53    573s] [NR-eGR] M8 has single uniform track structure
[03/18 22:53:53    573s] (I)       ===========================================================================
[03/18 22:53:53    573s] (I)       == Report All Rule Vias ==
[03/18 22:53:53    573s] (I)       ===========================================================================
[03/18 22:53:53    573s] (I)        Via Rule : (Default)
[03/18 22:53:53    573s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:53:53    573s] (I)       ---------------------------------------------------------------------------
[03/18 22:53:53    573s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:53:53    573s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:53:53    573s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:53:53    573s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:53:53    573s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:53:53    573s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:53:53    573s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:53:53    573s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:53:53    573s] (I)       ===========================================================================
[03/18 22:53:53    573s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1673.49 MB )
[03/18 22:53:53    573s] [NR-eGR] Read 20172 PG shapes
[03/18 22:53:53    573s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.49 MB )
[03/18 22:53:53    573s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:53:53    573s] [NR-eGR] #Instance Blockages : 0
[03/18 22:53:53    573s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:53:53    573s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:53:53    573s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:53:53    573s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:53:53    573s] [NR-eGR] Num Prerouted Nets = 50  Num Prerouted Wires = 14143
[03/18 22:53:53    573s] (I)       readDataFromPlaceDB
[03/18 22:53:53    573s] (I)       Read net information..
[03/18 22:53:53    573s] [NR-eGR] Read numTotalNets=15908  numIgnoredNets=50
[03/18 22:53:53    573s] (I)       Read testcase time = 0.000 seconds
[03/18 22:53:53    573s] 
[03/18 22:53:53    573s] (I)       early_global_route_priority property id does not exist.
[03/18 22:53:53    573s] (I)       Start initializing grid graph
[03/18 22:53:53    573s] (I)       End initializing grid graph
[03/18 22:53:53    573s] (I)       Model blockages into capacity
[03/18 22:53:53    573s] (I)       Read Num Blocks=20172  Num Prerouted Wires=14143  Num CS=0
[03/18 22:53:53    573s] (I)       Started Modeling ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 1 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 2 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 6956
[03/18 22:53:53    573s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 3 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 5017
[03/18 22:53:53    573s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 4 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 1239
[03/18 22:53:53    573s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 5 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 817
[03/18 22:53:53    573s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 6 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 114
[03/18 22:53:53    573s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 7 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:53:53    573s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Started Modeling Layer 8 ( Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:53:53    573s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1677.01 MB )
[03/18 22:53:53    573s] (I)       -- layer congestion ratio --
[03/18 22:53:53    573s] (I)       Layer 1 : 0.100000
[03/18 22:53:53    573s] (I)       Layer 2 : 0.700000
[03/18 22:53:53    573s] (I)       Layer 3 : 0.700000
[03/18 22:53:53    573s] (I)       Layer 4 : 0.700000
[03/18 22:53:53    573s] (I)       Layer 5 : 0.700000
[03/18 22:53:53    573s] (I)       Layer 6 : 0.700000
[03/18 22:53:53    573s] (I)       Layer 7 : 0.700000
[03/18 22:53:53    573s] (I)       Layer 8 : 0.700000
[03/18 22:53:53    573s] (I)       ----------------------------
[03/18 22:53:53    573s] (I)       Number of ignored nets = 50
[03/18 22:53:53    573s] (I)       Number of fixed nets = 50.  Ignored: Yes
[03/18 22:53:53    573s] (I)       Number of clock nets = 50.  Ignored: No
[03/18 22:53:53    573s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:53:53    573s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:53:53    573s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:53:53    573s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:53:53    573s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:53:53    573s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:53:53    573s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:53:53    573s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1677.0 MB
[03/18 22:53:53    573s] (I)       Ndr track 0 does not exist
[03/18 22:53:53    573s] (I)       Ndr track 0 does not exist
[03/18 22:53:53    573s] (I)       Layer1  viaCost=300.00
[03/18 22:53:53    573s] (I)       Layer2  viaCost=100.00
[03/18 22:53:53    573s] (I)       Layer3  viaCost=100.00
[03/18 22:53:53    573s] (I)       Layer4  viaCost=100.00
[03/18 22:53:53    573s] (I)       Layer5  viaCost=100.00
[03/18 22:53:53    573s] (I)       Layer6  viaCost=200.00
[03/18 22:53:53    573s] (I)       Layer7  viaCost=100.00
[03/18 22:53:53    573s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:53:53    573s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:53:53    573s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:53:53    573s] (I)       Site width          :   400  (dbu)
[03/18 22:53:53    573s] (I)       Row height          :  3600  (dbu)
[03/18 22:53:53    573s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:53:53    573s] (I)       GCell width         :  3600  (dbu)
[03/18 22:53:53    573s] (I)       GCell height        :  3600  (dbu)
[03/18 22:53:53    573s] (I)       Grid                :   219   219     8
[03/18 22:53:53    573s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:53:53    573s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:53:53    573s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:53:53    573s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:53:53    573s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:53:53    573s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:53:53    573s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:53:53    573s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:53:53    573s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:53:53    573s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:53:53    573s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:53:53    573s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:53:53    573s] (I)       --------------------------------------------------------
[03/18 22:53:53    573s] 
[03/18 22:53:53    573s] [NR-eGR] ============ Routing rule table ============
[03/18 22:53:53    573s] [NR-eGR] Rule id: 0  Nets: 0 
[03/18 22:53:53    573s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 22:53:53    573s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 22:53:53    573s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 22:53:53    573s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:53    573s] [NR-eGR] Rule id: 1  Nets: 15858 
[03/18 22:53:53    573s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:53:53    573s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:53:53    573s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:53    573s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:53:53    573s] [NR-eGR] ========================================
[03/18 22:53:53    573s] [NR-eGR] 
[03/18 22:53:53    573s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:53:53    573s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:53:53    573s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:53:53    573s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:53:53    573s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:53:53    573s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:53:53    573s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:53:53    573s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:53:53    573s] (I)       After initializing earlyGlobalRoute syMemory usage = 1678.9 MB
[03/18 22:53:53    573s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Started Global Routing ( Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       ============= Initialization =============
[03/18 22:53:53    573s] (I)       totalPins=47575  totalGlobalPin=46266 (97.25%)
[03/18 22:53:53    573s] (I)       Started Build MST ( Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Generate topology with single threads
[03/18 22:53:53    573s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:53:53    573s] [NR-eGR] Layer group 1: route 15858 net(s) in layer range [2, 8]
[03/18 22:53:53    573s] (I)       ============  Phase 1a Route ============
[03/18 22:53:53    573s] (I)       Started Phase 1a ( Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Usage: 121540 = (54516 H, 67024 V) = (5.77% H, 5.51% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 22:53:53    573s] (I)       
[03/18 22:53:53    573s] (I)       ============  Phase 1b Route ============
[03/18 22:53:53    573s] (I)       Usage: 121540 = (54516 H, 67024 V) = (5.77% H, 5.51% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 22:53:53    573s] (I)       
[03/18 22:53:53    573s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.187720e+05um
[03/18 22:53:53    573s] (I)       Congestion metric : 0.00%H 0.02%V, 0.02%HV
[03/18 22:53:53    573s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:53:53    573s] (I)       ============  Phase 1c Route ============
[03/18 22:53:53    573s] (I)       Usage: 121540 = (54516 H, 67024 V) = (5.77% H, 5.51% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 22:53:53    573s] (I)       
[03/18 22:53:53    573s] (I)       ============  Phase 1d Route ============
[03/18 22:53:53    573s] (I)       Usage: 121540 = (54516 H, 67024 V) = (5.77% H, 5.51% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 22:53:53    573s] (I)       
[03/18 22:53:53    573s] (I)       ============  Phase 1e Route ============
[03/18 22:53:53    573s] (I)       Started Phase 1e ( Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Usage: 121540 = (54516 H, 67024 V) = (5.77% H, 5.51% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 22:53:53    573s] (I)       
[03/18 22:53:53    573s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.187720e+05um
[03/18 22:53:53    573s] [NR-eGR] 
[03/18 22:53:53    573s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Running layer assignment with 1 threads
[03/18 22:53:53    573s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       ============  Phase 1l Route ============
[03/18 22:53:53    573s] (I)       
[03/18 22:53:53    573s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:53:53    573s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:53:53    573s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:53:53    573s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:53:53    573s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:53:53    573s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    573s] [NR-eGR]      M2  (2)        59( 0.13%)         2( 0.00%)   ( 0.13%) 
[03/18 22:53:53    573s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    573s] [NR-eGR]      M4  (4)        23( 0.06%)         0( 0.00%)   ( 0.06%) 
[03/18 22:53:53    573s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    573s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    573s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    573s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:53:53    573s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:53:53    573s] [NR-eGR] Total               82( 0.03%)         2( 0.00%)   ( 0.03%) 
[03/18 22:53:53    573s] [NR-eGR] 
[03/18 22:53:53    573s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:53:53    573s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:53:53    573s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:53:53    573s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1678.9M
[03/18 22:53:53    573s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.260, REAL:0.265, MEM:1678.9M
[03/18 22:53:53    573s] OPERPROF: Starting HotSpotCal at level 1, MEM:1678.9M
[03/18 22:53:53    573s] [hotspot] +------------+---------------+---------------+
[03/18 22:53:53    573s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:53:53    573s] [hotspot] +------------+---------------+---------------+
[03/18 22:53:53    573s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:53:53    573s] [hotspot] +------------+---------------+---------------+
[03/18 22:53:53    573s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:53:53    573s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:53:53    573s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1678.9M
[03/18 22:53:53    573s] Skipped repairing congestion.
[03/18 22:53:53    573s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1678.9M
[03/18 22:53:53    573s] Starting Early Global Route wiring: mem = 1678.9M
[03/18 22:53:53    573s] (I)       ============= track Assignment ============
[03/18 22:53:53    573s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Started Greedy Track Assignment ( Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:53:53    573s] (I)       Running track assignment with 1 threads
[03/18 22:53:53    573s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:53    573s] (I)       Run Multi-thread track assignment
[03/18 22:53:54    573s] (I)       Finished Greedy Track Assignment ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1678.93 MB )
[03/18 22:53:54    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:54    573s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51951
[03/18 22:53:54    573s] [NR-eGR]     M2  (2V) length: 1.034981e+05um, number of vias: 76589
[03/18 22:53:54    573s] [NR-eGR]     M3  (3H) length: 1.029548e+05um, number of vias: 5315
[03/18 22:53:54    573s] [NR-eGR]     M4  (4V) length: 2.637630e+04um, number of vias: 1411
[03/18 22:53:54    573s] [NR-eGR]     M5  (5H) length: 8.053500e+03um, number of vias: 776
[03/18 22:53:54    573s] [NR-eGR]     M6  (6V) length: 4.852200e+03um, number of vias: 8
[03/18 22:53:54    573s] [NR-eGR]     M7  (7H) length: 1.960000e+01um, number of vias: 11
[03/18 22:53:54    573s] [NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[03/18 22:53:54    573s] [NR-eGR] Total length: 2.458421e+05um, number of vias: 136061
[03/18 22:53:54    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:54    573s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/18 22:53:54    573s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:53:54    573s] Early Global Route wiring runtime: 0.33 seconds, mem = 1672.9M
[03/18 22:53:54    573s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.330, REAL:0.333, MEM:1672.9M
[03/18 22:53:54    573s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[03/18 22:53:54    573s]     Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/18 22:53:54    573s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/18 22:53:54    573s] OPERPROF: Starting DPlace-Init at level 1, MEM:1672.9M
[03/18 22:53:54    573s] z: 2, totalTracks: 1
[03/18 22:53:54    573s] z: 4, totalTracks: 1
[03/18 22:53:54    573s] z: 6, totalTracks: 1
[03/18 22:53:54    573s] z: 8, totalTracks: 1
[03/18 22:53:54    573s] #spOpts: N=65 
[03/18 22:53:54    573s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1672.9M
[03/18 22:53:54    573s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1672.9M
[03/18 22:53:54    573s] Core basic site is core
[03/18 22:53:54    574s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:53:54    574s] SiteArray: use 1,703,936 bytes
[03/18 22:53:54    574s] SiteArray: current memory after site array memory allocation 1674.6M
[03/18 22:53:54    574s] SiteArray: FP blocked sites are writable
[03/18 22:53:54    574s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:53:54    574s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1674.6M
[03/18 22:53:54    574s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:53:54    574s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1674.6M
[03/18 22:53:54    574s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.100, MEM:1674.6M
[03/18 22:53:54    574s] OPERPROF:     Starting CMU at level 3, MEM:1674.6M
[03/18 22:53:54    574s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1674.6M
[03/18 22:53:54    574s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:1674.6M
[03/18 22:53:54    574s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1674.6MB).
[03/18 22:53:54    574s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.138, MEM:1674.6M
[03/18 22:53:54    574s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.7 real=0:00:01.7)
[03/18 22:53:54    574s]   Leaving CCOpt scope - extractRC...
[03/18 22:53:54    574s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/18 22:53:54    574s] Extraction called for design 'fullchip' of instances=14112 and nets=15928 using extraction engine 'preRoute' .
[03/18 22:53:54    574s] PreRoute RC Extraction called for design fullchip.
[03/18 22:53:54    574s] RC Extraction called in multi-corner(2) mode.
[03/18 22:53:54    574s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:53:54    574s] RCMode: PreRoute
[03/18 22:53:54    574s]       RC Corner Indexes            0       1   
[03/18 22:53:54    574s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:53:54    574s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:53:54    574s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:53:54    574s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:53:54    574s] Shrink Factor                : 1.00000
[03/18 22:53:54    574s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:53:54    574s] Using capacitance table file ...
[03/18 22:53:54    574s] LayerId::1 widthSet size::4
[03/18 22:53:54    574s] LayerId::2 widthSet size::4
[03/18 22:53:54    574s] LayerId::3 widthSet size::4
[03/18 22:53:54    574s] LayerId::4 widthSet size::4
[03/18 22:53:54    574s] LayerId::5 widthSet size::4
[03/18 22:53:54    574s] LayerId::6 widthSet size::4
[03/18 22:53:54    574s] LayerId::7 widthSet size::4
[03/18 22:53:54    574s] LayerId::8 widthSet size::4
[03/18 22:53:54    574s] Updating RC grid for preRoute extraction ...
[03/18 22:53:54    574s] Initializing multi-corner capacitance tables ... 
[03/18 22:53:54    574s] Initializing multi-corner resistance tables ...
[03/18 22:53:54    574s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.999519 ; uaWlH: 0.141698 ; aWlH: 0.000474 ; Pmax: 0.816700 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/18 22:53:54    574s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1674.555M)
[03/18 22:53:54    574s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/18 22:53:54    574s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 22:53:54    574s]   Not writing Steiner routes to the DB after clustering cong repair call.
[03/18 22:53:54    574s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 22:53:54    574s] End AAE Lib Interpolated Model. (MEM=1674.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:53:54    574s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:55    574s]   Clock DAG stats after clustering cong repair call:
[03/18 22:53:55    574s]     cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:55    574s]     cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:55    574s]     cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:55    574s]     sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:55    574s]     wire capacitance : top=0.000pF, trunk=0.360pF, leaf=2.839pF, total=3.199pF
[03/18 22:53:55    574s]     wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:55    574s]     hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:55    574s]   Clock DAG net violations after clustering cong repair call: none
[03/18 22:53:55    574s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/18 22:53:55    574s]     Trunk : target=0.105ns count=5 avg=0.076ns sd=0.037ns min=0.011ns max=0.102ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:55    574s]     Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.001ns min=0.090ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 41 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:55    574s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/18 22:53:55    574s]      Bufs: CKBD16: 49 
[03/18 22:53:55    574s]   Primary reporting skew groups after clustering cong repair call:
[03/18 22:53:55    574s]     skew_group clk/CON: insertion delay [min=0.165, max=0.200, avg=0.184, sd=0.010], skew [0.035 vs 0.057], 100% {0.165, 0.200} (wid=0.032 ws=0.028) (gid=0.178 gs=0.021)
[03/18 22:53:55    574s]         min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:55    574s]         max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:55    574s]   Skew group summary after clustering cong repair call:
[03/18 22:53:55    574s]     skew_group clk/CON: insertion delay [min=0.165, max=0.200, avg=0.184, sd=0.010], skew [0.035 vs 0.057], 100% {0.165, 0.200} (wid=0.032 ws=0.028) (gid=0.178 gs=0.021)
[03/18 22:53:55    574s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.4 real=0:00:02.4)
[03/18 22:53:55    574s]   Stage::Clustering done. (took cpu=0:00:05.9 real=0:00:05.8)
[03/18 22:53:55    574s]   Stage::DRV Fixing...
[03/18 22:53:55    574s]   Fixing clock tree slew time and max cap violations...
[03/18 22:53:55    574s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:53:55    574s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/18 22:53:55    574s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:55    574s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:55    574s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:55    574s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:55    574s]       wire capacitance : top=0.000pF, trunk=0.360pF, leaf=2.839pF, total=3.199pF
[03/18 22:53:55    574s]       wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:55    574s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:55    574s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/18 22:53:55    574s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/18 22:53:55    574s]       Trunk : target=0.105ns count=5 avg=0.076ns sd=0.037ns min=0.011ns max=0.102ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:55    574s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.001ns min=0.090ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 41 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:55    574s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/18 22:53:55    574s]        Bufs: CKBD16: 49 
[03/18 22:53:55    574s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/18 22:53:55    574s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    574s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:55    574s]           max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:55    574s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/18 22:53:55    574s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    574s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:55    574s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:55    574s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/18 22:53:55    574s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:53:55    574s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/18 22:53:55    574s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:55    574s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:55    574s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:55    574s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:55    574s]       wire capacitance : top=0.000pF, trunk=0.360pF, leaf=2.839pF, total=3.199pF
[03/18 22:53:55    574s]       wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:55    574s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:55    574s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/18 22:53:55    574s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/18 22:53:55    574s]       Trunk : target=0.105ns count=5 avg=0.076ns sd=0.037ns min=0.011ns max=0.102ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:55    574s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.001ns min=0.090ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 41 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:55    574s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/18 22:53:55    574s]        Bufs: CKBD16: 49 
[03/18 22:53:55    574s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/18 22:53:55    574s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200, avg=0.184, sd=0.010], skew [0.035 vs 0.057], 100% {0.165, 0.200} (wid=0.032 ws=0.028) (gid=0.178 gs=0.021)
[03/18 22:53:55    574s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:55    574s]           max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:55    575s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200, avg=0.184, sd=0.010], skew [0.035 vs 0.057], 100% {0.165, 0.200} (wid=0.032 ws=0.028) (gid=0.178 gs=0.021)
[03/18 22:53:55    575s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:55    575s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:55    575s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:53:55    575s]   Stage::Insertion Delay Reduction...
[03/18 22:53:55    575s]   Removing unnecessary root buffering...
[03/18 22:53:55    575s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/18 22:53:55    575s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:55    575s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:55    575s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:55    575s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:55    575s]       wire capacitance : top=0.000pF, trunk=0.360pF, leaf=2.839pF, total=3.199pF
[03/18 22:53:55    575s]       wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:55    575s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:55    575s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/18 22:53:55    575s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/18 22:53:55    575s]       Trunk : target=0.105ns count=5 avg=0.076ns sd=0.037ns min=0.011ns max=0.102ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:55    575s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.001ns min=0.090ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 41 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:55    575s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/18 22:53:55    575s]        Bufs: CKBD16: 49 
[03/18 22:53:55    575s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:55    575s]           max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:55    575s]     Skew group summary after 'Removing unnecessary root buffering':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:55    575s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:55    575s]   Removing unconstrained drivers...
[03/18 22:53:55    575s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/18 22:53:55    575s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:55    575s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:55    575s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:55    575s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:55    575s]       wire capacitance : top=0.000pF, trunk=0.360pF, leaf=2.839pF, total=3.199pF
[03/18 22:53:55    575s]       wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:55    575s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:55    575s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/18 22:53:55    575s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/18 22:53:55    575s]       Trunk : target=0.105ns count=5 avg=0.076ns sd=0.037ns min=0.011ns max=0.102ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:55    575s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.001ns min=0.090ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 41 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:55    575s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/18 22:53:55    575s]        Bufs: CKBD16: 49 
[03/18 22:53:55    575s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:55    575s]           max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:55    575s]     Skew group summary after 'Removing unconstrained drivers':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:55    575s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:55    575s]   Checking for inverting clock gates...
[03/18 22:53:55    575s]   Checking for inverting clock gates done.
[03/18 22:53:55    575s]   Reducing insertion delay 1...
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Accumulated time to calculate placeable region: 0
[03/18 22:53:55    575s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/18 22:53:55    575s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:55    575s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:55    575s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:55    575s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:55    575s]       wire capacitance : top=0.000pF, trunk=0.360pF, leaf=2.839pF, total=3.199pF
[03/18 22:53:55    575s]       wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:55    575s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:55    575s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/18 22:53:55    575s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/18 22:53:55    575s]       Trunk : target=0.105ns count=5 avg=0.076ns sd=0.037ns min=0.011ns max=0.102ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:55    575s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.001ns min=0.090ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 41 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:55    575s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/18 22:53:55    575s]        Bufs: CKBD16: 49 
[03/18 22:53:55    575s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:55    575s]           max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:55    575s]     Skew group summary after 'Reducing insertion delay 1':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:55    575s]   Reducing insertion delay 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 22:53:55    575s]   Removing longest path buffering...
[03/18 22:53:55    575s]     Clock DAG stats after 'Removing longest path buffering':
[03/18 22:53:55    575s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:55    575s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:55    575s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:55    575s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:55    575s]       wire capacitance : top=0.000pF, trunk=0.360pF, leaf=2.839pF, total=3.199pF
[03/18 22:53:55    575s]       wire lengths     : top=0.000um, trunk=2317.200um, leaf=16432.372um, total=18749.572um
[03/18 22:53:55    575s]       hp wire lengths  : top=0.000um, trunk=1153.600um, leaf=4245.000um, total=5398.600um
[03/18 22:53:55    575s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/18 22:53:55    575s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/18 22:53:55    575s]       Trunk : target=0.105ns count=5 avg=0.076ns sd=0.037ns min=0.011ns max=0.102ns {1 <= 0.063ns, 1 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:55    575s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.001ns min=0.090ns max=0.095ns {0 <= 0.063ns, 0 <= 0.084ns, 41 <= 0.094ns, 4 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:55    575s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/18 22:53:55    575s]        Bufs: CKBD16: 49 
[03/18 22:53:55    575s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:55    575s]           max path sink: core_instance_psum_mem_instance_memory3_reg_95_/CP
[03/18 22:53:55    575s]     Skew group summary after 'Removing longest path buffering':
[03/18 22:53:55    575s]       skew_group clk/CON: insertion delay [min=0.165, max=0.200], skew [0.035 vs 0.057]
[03/18 22:53:55    575s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:55    575s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:55    575s]   Reducing insertion delay 2...
[03/18 22:53:57    577s]     Path optimization required 292 stage delay updates 
[03/18 22:53:57    577s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/18 22:53:57    577s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:57    577s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:57    577s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:57    577s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:57    577s]       wire capacitance : top=0.000pF, trunk=0.349pF, leaf=2.843pF, total=3.192pF
[03/18 22:53:57    577s]       wire lengths     : top=0.000um, trunk=2254.801um, leaf=16459.271um, total=18714.072um
[03/18 22:53:57    577s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:57    577s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/18 22:53:57    577s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/18 22:53:57    577s]       Trunk : target=0.105ns count=5 avg=0.074ns sd=0.034ns min=0.015ns max=0.097ns {1 <= 0.063ns, 1 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:57    577s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:57    577s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/18 22:53:57    577s]        Bufs: CKBD16: 49 
[03/18 22:53:57    577s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/18 22:53:57    577s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193, avg=0.182, sd=0.008], skew [0.028 vs 0.057], 100% {0.165, 0.193} (wid=0.027 ws=0.024) (gid=0.176 gs=0.019)
[03/18 22:53:57    577s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:57    577s]           max path sink: core_instance_ofifo_inst_col_idx_4__fifo_instance_q5_reg_7_/CP
[03/18 22:53:57    577s]     Skew group summary after 'Reducing insertion delay 2':
[03/18 22:53:57    577s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193, avg=0.182, sd=0.008], skew [0.028 vs 0.057], 100% {0.165, 0.193} (wid=0.027 ws=0.024) (gid=0.176 gs=0.019)
[03/18 22:53:57    577s]     Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:57    577s]   Reducing insertion delay 2 done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/18 22:53:57    577s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.5 real=0:00:02.5)
[03/18 22:53:57    577s]   CCOpt::Phase::Construction done. (took cpu=0:00:08.6 real=0:00:08.5)
[03/18 22:53:57    577s]   CCOpt::Phase::Implementation...
[03/18 22:53:57    577s]   Stage::Reducing Power...
[03/18 22:53:57    577s]   Improving clock tree routing...
[03/18 22:53:57    577s]     Iteration 1...
[03/18 22:53:58    577s]     Iteration 1 done.
[03/18 22:53:58    577s]     Clock DAG stats after 'Improving clock tree routing':
[03/18 22:53:58    577s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:58    577s]       cell areas       : b=493.920um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=493.920um^2
[03/18 22:53:58    577s]       cell capacitance : b=0.269pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.269pF
[03/18 22:53:58    577s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:58    577s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.182pF
[03/18 22:53:58    577s]       wire lengths     : top=0.000um, trunk=2184.100um, leaf=16459.271um, total=18643.371um
[03/18 22:53:58    577s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:58    577s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/18 22:53:58    577s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/18 22:53:58    577s]       Trunk : target=0.105ns count=5 avg=0.073ns sd=0.032ns min=0.015ns max=0.092ns {1 <= 0.063ns, 1 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:58    577s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:58    577s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/18 22:53:58    577s]        Bufs: CKBD16: 49 
[03/18 22:53:58    577s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/18 22:53:58    577s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:53:58    577s]           min path sink: core_instance_vmem_instance_memory0_reg_18_/CP
[03/18 22:53:58    577s]           max path sink: core_instance_psum_mem_instance_memory3_reg_81_/CP
[03/18 22:53:58    577s]     Skew group summary after 'Improving clock tree routing':
[03/18 22:53:58    577s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:53:58    577s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:58    577s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:53:58    577s]   Reducing clock tree power 1...
[03/18 22:53:58    577s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/18 22:53:58    578s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:53:58    578s]     100% 
[03/18 22:53:58    578s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/18 22:53:58    578s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:58    578s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:53:58    578s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:53:58    578s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:58    578s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:53:58    578s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:53:58    578s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:58    578s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/18 22:53:58    578s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/18 22:53:58    578s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:58    578s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:58    578s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/18 22:53:58    578s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:53:58    578s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/18 22:53:58    578s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:53:58    578s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:53:58    578s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_36_/CP
[03/18 22:53:58    578s]     Skew group summary after 'Reducing clock tree power 1':
[03/18 22:53:58    578s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:53:58    578s]     Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:58    578s]   Reducing clock tree power 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/18 22:53:58    578s]   Reducing clock tree power 2...
[03/18 22:53:58    578s]     Path optimization required 0 stage delay updates 
[03/18 22:53:58    578s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/18 22:53:58    578s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:58    578s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:53:58    578s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:53:58    578s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:58    578s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:53:58    578s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:53:58    578s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:58    578s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/18 22:53:58    578s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/18 22:53:58    578s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:58    578s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:58    578s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/18 22:53:58    578s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:53:58    578s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/18 22:53:58    578s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.165, 0.193} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:53:58    578s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:53:58    578s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_36_/CP
[03/18 22:53:58    578s]     Skew group summary after 'Reducing clock tree power 2':
[03/18 22:53:58    578s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.165, 0.193} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:53:58    578s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:58    578s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:58    578s]   Stage::Reducing Power done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/18 22:53:58    578s]   Stage::Balancing...
[03/18 22:53:58    578s]   Approximately balancing fragments step...
[03/18 22:53:58    578s]     Resolve constraints - Approximately balancing fragments...
[03/18 22:53:58    578s]     Resolving skew group constraints...
[03/18 22:53:59    578s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/18 22:53:59    578s]     Resolving skew group constraints done.
[03/18 22:53:59    578s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 22:53:59    578s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/18 22:53:59    578s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/18 22:53:59    578s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:59    578s]     Approximately balancing fragments...
[03/18 22:53:59    578s]       Moving gates to improve sub-tree skew...
[03/18 22:53:59    579s]         Tried: 51 Succeeded: 0
[03/18 22:53:59    579s]         Topology Tried: 0 Succeeded: 0
[03/18 22:53:59    579s]         0 Succeeded with SS ratio
[03/18 22:53:59    579s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/18 22:53:59    579s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/18 22:53:59    579s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/18 22:53:59    579s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:59    579s]           cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:53:59    579s]           cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:53:59    579s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:59    579s]           wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:53:59    579s]           wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:53:59    579s]           hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:59    579s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/18 22:53:59    579s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/18 22:53:59    579s]           Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:59    579s]           Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:59    579s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/18 22:53:59    579s]            Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:53:59    579s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:59    579s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:59    579s]       Approximately balancing fragments bottom up...
[03/18 22:53:59    579s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:53:59    579s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/18 22:53:59    579s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:59    579s]           cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:53:59    579s]           cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:53:59    579s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:59    579s]           wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:53:59    579s]           wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:53:59    579s]           hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:59    579s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/18 22:53:59    579s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/18 22:53:59    579s]           Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:59    579s]           Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:59    579s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/18 22:53:59    579s]            Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:53:59    579s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:59    579s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 22:53:59    579s]       Approximately balancing fragments, wire and cell delays...
[03/18 22:53:59    579s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/18 22:53:59    579s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/18 22:53:59    579s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:59    579s]           cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:53:59    579s]           cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:53:59    579s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:59    579s]           wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:53:59    579s]           wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:53:59    579s]           hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:59    579s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/18 22:53:59    579s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/18 22:53:59    579s]           Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:59    579s]           Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:59    579s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/18 22:53:59    579s]            Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:53:59    579s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/18 22:53:59    579s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:53:59    579s]     Approximately balancing fragments done.
[03/18 22:53:59    579s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/18 22:53:59    579s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:53:59    579s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:53:59    579s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:53:59    579s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:53:59    579s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:53:59    579s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:53:59    579s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:53:59    579s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/18 22:53:59    579s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/18 22:53:59    579s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:53:59    579s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:53:59    579s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/18 22:53:59    579s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:53:59    579s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:53:59    579s]   Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/18 22:54:00    579s]   Clock DAG stats after Approximately balancing fragments:
[03/18 22:54:00    579s]     cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:00    579s]     cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:00    579s]     cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:00    579s]     sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:00    579s]     wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:00    579s]     wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:00    579s]     hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:00    579s]   Clock DAG net violations after Approximately balancing fragments: none
[03/18 22:54:00    579s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/18 22:54:00    579s]     Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:00    579s]     Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:00    579s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/18 22:54:00    579s]      Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:00    579s]   Primary reporting skew groups after Approximately balancing fragments:
[03/18 22:54:00    579s]     skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    579s]         min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:00    579s]         max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_36_/CP
[03/18 22:54:00    579s]   Skew group summary after Approximately balancing fragments:
[03/18 22:54:00    579s]     skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    579s]   Improving fragments clock skew...
[03/18 22:54:00    579s]     Clock DAG stats after 'Improving fragments clock skew':
[03/18 22:54:00    579s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:00    579s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:00    579s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:00    579s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:00    579s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:00    579s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:00    579s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:00    579s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/18 22:54:00    579s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/18 22:54:00    579s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:00    579s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:00    579s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/18 22:54:00    579s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:00    579s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/18 22:54:00    579s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    579s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:00    579s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_36_/CP
[03/18 22:54:00    579s]     Skew group summary after 'Improving fragments clock skew':
[03/18 22:54:00    579s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    579s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:00    579s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:00    579s]   Approximately balancing step...
[03/18 22:54:00    579s]     Resolve constraints - Approximately balancing...
[03/18 22:54:00    579s]     Resolving skew group constraints...
[03/18 22:54:00    580s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/18 22:54:00    580s]     Resolving skew group constraints done.
[03/18 22:54:00    580s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 22:54:00    580s]     Approximately balancing...
[03/18 22:54:00    580s]       Approximately balancing, wire and cell delays...
[03/18 22:54:00    580s]       Approximately balancing, wire and cell delays, iteration 1...
[03/18 22:54:00    580s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/18 22:54:00    580s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:00    580s]           cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:00    580s]           cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:00    580s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:00    580s]           wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:00    580s]           wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:00    580s]           hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:00    580s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/18 22:54:00    580s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/18 22:54:00    580s]           Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:00    580s]           Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:00    580s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/18 22:54:00    580s]            Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:00    580s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/18 22:54:00    580s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:00    580s]     Approximately balancing done.
[03/18 22:54:00    580s]     Clock DAG stats after 'Approximately balancing step':
[03/18 22:54:00    580s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:00    580s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:00    580s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:00    580s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:00    580s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:00    580s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:00    580s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:00    580s]     Clock DAG net violations after 'Approximately balancing step': none
[03/18 22:54:00    580s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/18 22:54:00    580s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:00    580s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:00    580s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/18 22:54:00    580s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:00    580s]     Primary reporting skew groups after 'Approximately balancing step':
[03/18 22:54:00    580s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    580s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:00    580s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_36_/CP
[03/18 22:54:00    580s]     Skew group summary after 'Approximately balancing step':
[03/18 22:54:00    580s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    580s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:00    580s]   Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 22:54:00    580s]   Fixing clock tree overload...
[03/18 22:54:00    580s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:54:00    580s]     Clock DAG stats after 'Fixing clock tree overload':
[03/18 22:54:00    580s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:00    580s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:00    580s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:00    580s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:00    580s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:00    580s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:00    580s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:00    580s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/18 22:54:00    580s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/18 22:54:00    580s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:00    580s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:00    580s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/18 22:54:00    580s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:00    580s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/18 22:54:00    580s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    580s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:00    580s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_36_/CP
[03/18 22:54:00    580s]     Skew group summary after 'Fixing clock tree overload':
[03/18 22:54:00    580s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193], skew [0.028 vs 0.057]
[03/18 22:54:00    580s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:00    580s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:00    580s]   Approximately balancing paths...
[03/18 22:54:00    580s]     Added 0 buffers.
[03/18 22:54:00    580s]     Clock DAG stats after 'Approximately balancing paths':
[03/18 22:54:00    580s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:00    580s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:00    580s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:00    580s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:00    580s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:00    580s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:00    580s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:00    580s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/18 22:54:00    580s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/18 22:54:00    580s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:00    580s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:00    580s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/18 22:54:00    580s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:00    580s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/18 22:54:00    580s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.165, 0.193} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:00    580s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:00    580s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_36_/CP
[03/18 22:54:00    580s]     Skew group summary after 'Approximately balancing paths':
[03/18 22:54:00    580s]       skew_group clk/CON: insertion delay [min=0.165, max=0.193, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.165, 0.193} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:00    580s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:00    580s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:00    580s]   Stage::Balancing done. (took cpu=0:00:02.0 real=0:00:02.0)
[03/18 22:54:00    580s]   Stage::Polishing...
[03/18 22:54:00    580s]   Merging balancing drivers for power...
[03/18 22:54:00    580s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 22:54:00    580s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:00    580s]     Tried: 51 Succeeded: 0
[03/18 22:54:01    580s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/18 22:54:01    580s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:01    580s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:01    580s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:01    580s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:01    580s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:01    580s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:01    580s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:01    580s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/18 22:54:01    580s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/18 22:54:01    580s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:01    580s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:01    580s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/18 22:54:01    580s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:01    580s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/18 22:54:01    580s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194], skew [0.028 vs 0.057]
[03/18 22:54:01    580s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:01    580s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_35_/CP
[03/18 22:54:01    580s]     Skew group summary after 'Merging balancing drivers for power':
[03/18 22:54:01    580s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194], skew [0.028 vs 0.057]
[03/18 22:54:01    580s]     BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/18 22:54:01    580s]     {clk/CON,WC: 0.194 -> 0.194}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:01    580s]   Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 22:54:01    580s]   Checking for inverting clock gates...
[03/18 22:54:01    580s]   Checking for inverting clock gates done.
[03/18 22:54:01    580s]   Improving clock skew...
[03/18 22:54:01    580s]     Clock DAG stats after 'Improving clock skew':
[03/18 22:54:01    580s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:01    580s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:01    580s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:01    580s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:01    580s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:01    580s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:01    580s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:01    580s]     Clock DAG net violations after 'Improving clock skew': none
[03/18 22:54:01    580s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/18 22:54:01    580s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:01    580s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:01    580s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/18 22:54:01    580s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:01    580s]     Primary reporting skew groups after 'Improving clock skew':
[03/18 22:54:01    580s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.166, 0.194} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:01    580s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:01    580s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_35_/CP
[03/18 22:54:01    580s]     Skew group summary after 'Improving clock skew':
[03/18 22:54:01    580s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.166, 0.194} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:01    580s]     BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/18 22:54:01    580s]     {clk/CON,WC: 0.194 -> 0.194}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:01    580s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:01    580s]   Reducing clock tree power 3...
[03/18 22:54:01    580s]     Initial gate capacitance is (rise=4.270pF fall=4.258pF).
[03/18 22:54:01    580s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/18 22:54:01    581s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:01    581s]     100% 
[03/18 22:54:01    581s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/18 22:54:01    581s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:01    581s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:01    581s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:01    581s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:01    581s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:01    581s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:01    581s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:01    581s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/18 22:54:01    581s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/18 22:54:01    581s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:01    581s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:01    581s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/18 22:54:01    581s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:01    581s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/18 22:54:01    581s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.166, 0.194} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:01    581s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:01    581s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_35_/CP
[03/18 22:54:01    581s]     Skew group summary after 'Reducing clock tree power 3':
[03/18 22:54:01    581s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.166, 0.194} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:01    581s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/18 22:54:01    581s]     {clk/CON,WC: 0.194 -> 0.194}Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:01    581s]   Reducing clock tree power 3 done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/18 22:54:01    581s]   Improving insertion delay...
[03/18 22:54:01    581s]     Clock DAG stats after 'Improving insertion delay':
[03/18 22:54:01    581s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:01    581s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:01    581s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:01    581s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:01    581s]       wire capacitance : top=0.000pF, trunk=0.339pF, leaf=2.843pF, total=3.183pF
[03/18 22:54:01    581s]       wire lengths     : top=0.000um, trunk=2184.800um, leaf=16459.271um, total=18644.070um
[03/18 22:54:01    581s]       hp wire lengths  : top=0.000um, trunk=1151.800um, leaf=4268.700um, total=5420.500um
[03/18 22:54:01    581s]     Clock DAG net violations after 'Improving insertion delay': none
[03/18 22:54:01    581s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/18 22:54:01    581s]       Trunk : target=0.105ns count=5 avg=0.077ns sd=0.035ns min=0.015ns max=0.102ns {1 <= 0.063ns, 0 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
[03/18 22:54:01    581s]       Leaf  : target=0.105ns count=45 avg=0.093ns sd=0.002ns min=0.090ns max=0.098ns {0 <= 0.063ns, 0 <= 0.084ns, 40 <= 0.094ns, 5 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:01    581s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/18 22:54:01    581s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:01    581s]     Primary reporting skew groups after 'Improving insertion delay':
[03/18 22:54:01    581s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.166, 0.194} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:01    581s]           min path sink: core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_41_/CP
[03/18 22:54:01    581s]           max path sink: core_instance_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_35_/CP
[03/18 22:54:01    581s]     Skew group summary after 'Improving insertion delay':
[03/18 22:54:01    581s]       skew_group clk/CON: insertion delay [min=0.166, max=0.194, avg=0.186, sd=0.006], skew [0.028 vs 0.057], 100% {0.166, 0.194} (wid=0.027 ws=0.023) (gid=0.181 gs=0.024)
[03/18 22:54:01    581s]     BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/18 22:54:01    581s]     {clk/CON,WC: 0.194 -> 0.194}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:01    581s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:01    581s]   Wire Opt OverFix...
[03/18 22:54:01    581s]     Wire Reduction extra effort...
[03/18 22:54:01    581s]       Artificially removing short and long paths...
[03/18 22:54:02    581s]         BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/18 22:54:02    581s]         {clk/CON,WC: 0.194 -> 0.194}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:02    581s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:02    581s]       Global shorten wires A0...
[03/18 22:54:02    581s]         BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/18 22:54:02    581s]         {clk/CON,WC: 0.194 -> 0.194}Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:02    581s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:02    581s]       Move For Wirelength - core...
[03/18 22:54:02    582s]         Move for wirelength. considered=50, filtered=50, permitted=49, cannotCompute=0, computed=49, moveTooSmall=2, resolved=47, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=21, accepted=24
[03/18 22:54:02    582s]         Max accepted move=74.400um, total accepted move=762.600um, average move=31.775um
[03/18 22:54:03    583s]         Move for wirelength. considered=50, filtered=50, permitted=49, cannotCompute=0, computed=49, moveTooSmall=5, resolved=44, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=24, accepted=12
[03/18 22:54:03    583s]         Max accepted move=69.400um, total accepted move=254.800um, average move=21.233um
[03/18 22:54:03    583s]         Move for wirelength. considered=50, filtered=50, permitted=49, cannotCompute=0, computed=49, moveTooSmall=12, resolved=34, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=14, accepted=9
[03/18 22:54:03    583s]         Max accepted move=31.000um, total accepted move=91.200um, average move=10.133um
[03/18 22:54:03    583s]         Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:03    583s]       Move For Wirelength - core done. (took cpu=0:00:01.8 real=0:00:01.8)
[03/18 22:54:03    583s]       Global shorten wires A1...
[03/18 22:54:03    583s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:03    583s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:03    583s]       Move For Wirelength - core...
[03/18 22:54:04    583s]         Move for wirelength. considered=50, filtered=50, permitted=49, cannotCompute=0, computed=49, moveTooSmall=16, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[03/18 22:54:04    583s]         Max accepted move=0.000um, total accepted move=0.000um
[03/18 22:54:04    583s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:04    583s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:54:04    583s]       Global shorten wires B...
[03/18 22:54:04    583s]         Modifying slew-target multiplier from 1 to 0.95
[03/18 22:54:04    584s]         Reverting slew-target multiplier from 0.95 to 1
[03/18 22:54:04    584s]         Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:04    584s]       Global shorten wires B done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/18 22:54:04    584s]       Move For Wirelength - branch...
[03/18 22:54:04    584s]         Move for wirelength. considered=50, filtered=50, permitted=49, cannotCompute=0, computed=49, moveTooSmall=0, resolved=6, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=0
[03/18 22:54:04    584s]         Max accepted move=0.000um, total accepted move=0.000um
[03/18 22:54:04    584s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:04    584s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:04    584s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/18 22:54:04    584s]         cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:04    584s]         cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:04    584s]         cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:04    584s]         sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:04    584s]         wire capacitance : top=0.000pF, trunk=0.250pF, leaf=2.848pF, total=3.099pF
[03/18 22:54:04    584s]         wire lengths     : top=0.000um, trunk=1614.500um, leaf=16507.071um, total=18121.571um
[03/18 22:54:04    584s]         hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:04    584s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/18 22:54:04    584s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/18 22:54:04    584s]         Trunk : target=0.105ns count=5 avg=0.067ns sd=0.032ns min=0.012ns max=0.093ns {2 <= 0.063ns, 2 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:04    584s]         Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 29 <= 0.094ns, 13 <= 0.100ns, 3 <= 0.105ns}
[03/18 22:54:04    584s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/18 22:54:04    584s]          Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:04    584s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/18 22:54:04    584s]         skew_group clk/CON: insertion delay [min=0.155, max=0.190, avg=0.177, sd=0.007], skew [0.035 vs 0.057], 100% {0.155, 0.190} (wid=0.030 ws=0.027) (gid=0.175 gs=0.032)
[03/18 22:54:05    584s]             min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 22:54:05    584s]             max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:05    584s]       Skew group summary after 'Wire Reduction extra effort':
[03/18 22:54:05    584s]         skew_group clk/CON: insertion delay [min=0.155, max=0.190, avg=0.177, sd=0.007], skew [0.035 vs 0.057], 100% {0.155, 0.190} (wid=0.030 ws=0.027) (gid=0.175 gs=0.032)
[03/18 22:54:05    584s]       Legalizer API calls during this step: 392 succeeded with high effort: 392 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:05    584s]     Wire Reduction extra effort done. (took cpu=0:00:03.1 real=0:00:03.1)
[03/18 22:54:05    584s]     Optimizing orientation...
[03/18 22:54:05    584s]     FlipOpt...
[03/18 22:54:05    584s]     Optimizing orientation on clock cells...
[03/18 22:54:05    584s]       Orientation Wirelength Optimization: Attempted = 51 , Succeeded = 11 , Wirelength increased = 38 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/18 22:54:05    584s]     Optimizing orientation on clock cells done.
[03/18 22:54:05    584s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:05    584s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:05    584s]     Clock DAG stats after 'Wire Opt OverFix':
[03/18 22:54:05    584s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:05    584s]       cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:05    584s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:05    584s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:05    584s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.848pF, total=3.095pF
[03/18 22:54:05    584s]       wire lengths     : top=0.000um, trunk=1587.100um, leaf=16505.271um, total=18092.370um
[03/18 22:54:05    584s]       hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:05    584s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/18 22:54:05    584s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/18 22:54:05    584s]       Trunk : target=0.105ns count=5 avg=0.066ns sd=0.032ns min=0.012ns max=0.092ns {2 <= 0.063ns, 2 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:05    584s]       Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 29 <= 0.094ns, 14 <= 0.100ns, 2 <= 0.105ns}
[03/18 22:54:05    584s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/18 22:54:05    584s]        Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:05    585s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/18 22:54:05    585s]       skew_group clk/CON: insertion delay [min=0.155, max=0.189, avg=0.177, sd=0.007], skew [0.034 vs 0.057], 100% {0.155, 0.189} (wid=0.030 ws=0.027) (gid=0.174 gs=0.031)
[03/18 22:54:05    585s]           min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 22:54:05    585s]           max path sink: core_instance_vmem_instance_memory0_reg_47_/CP
[03/18 22:54:05    585s]     Skew group summary after 'Wire Opt OverFix':
[03/18 22:54:05    585s]       skew_group clk/CON: insertion delay [min=0.155, max=0.189, avg=0.177, sd=0.007], skew [0.034 vs 0.057], 100% {0.155, 0.189} (wid=0.030 ws=0.027) (gid=0.174 gs=0.031)
[03/18 22:54:05    585s]     Legalizer API calls during this step: 392 succeeded with high effort: 392 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:05    585s]   Wire Opt OverFix done. (took cpu=0:00:03.5 real=0:00:03.5)
[03/18 22:54:05    585s]   Total capacitance is (rise=7.365pF fall=7.353pF), of which (rise=3.095pF fall=3.095pF) is wire, and (rise=4.270pF fall=4.258pF) is gate.
[03/18 22:54:05    585s]   Stage::Polishing done. (took cpu=0:00:04.7 real=0:00:04.7)
[03/18 22:54:05    585s]   Stage::Updating netlist...
[03/18 22:54:05    585s]   Reset timing graph...
[03/18 22:54:05    585s] Ignoring AAE DB Resetting ...
[03/18 22:54:05    585s]   Reset timing graph done.
[03/18 22:54:05    585s]   Setting non-default rules before calling refine place.
[03/18 22:54:05    585s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1712.7M
[03/18 22:54:05    585s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:1712.7M
[03/18 22:54:05    585s]   Leaving CCOpt scope - ClockRefiner...
[03/18 22:54:05    585s]   Assigned high priority to 49 cells.
[03/18 22:54:05    585s]   Performing Clock Only Refine Place.
[03/18 22:54:05    585s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[03/18 22:54:05    585s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1712.7M
[03/18 22:54:05    585s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1712.7M
[03/18 22:54:05    585s] z: 2, totalTracks: 1
[03/18 22:54:05    585s] z: 4, totalTracks: 1
[03/18 22:54:05    585s] z: 6, totalTracks: 1
[03/18 22:54:05    585s] z: 8, totalTracks: 1
[03/18 22:54:05    585s] #spOpts: N=65 mergeVia=F 
[03/18 22:54:05    585s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1712.7M
[03/18 22:54:05    585s] Info: 49 insts are soft-fixed.
[03/18 22:54:05    585s] OPERPROF:       Starting CMU at level 4, MEM:1712.7M
[03/18 22:54:05    585s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1712.7M
[03/18 22:54:05    585s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.083, MEM:1712.7M
[03/18 22:54:05    585s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1712.7MB).
[03/18 22:54:05    585s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.104, MEM:1712.7M
[03/18 22:54:05    585s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.105, MEM:1712.7M
[03/18 22:54:05    585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.13
[03/18 22:54:05    585s] OPERPROF: Starting RefinePlace at level 1, MEM:1712.7M
[03/18 22:54:05    585s] *** Starting refinePlace (0:09:45 mem=1712.7M) ***
[03/18 22:54:05    585s] Total net bbox length = 1.888e+05 (8.238e+04 1.064e+05) (ext = 9.404e+03)
[03/18 22:54:05    585s] Info: 49 insts are soft-fixed.
[03/18 22:54:05    585s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:54:05    585s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:54:05    585s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1712.7M
[03/18 22:54:05    585s] Starting refinePlace ...
[03/18 22:54:05    585s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:54:05    585s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1712.7MB
[03/18 22:54:05    585s] Statistics of distance of Instance movement in refine placement:
[03/18 22:54:05    585s]   maximum (X+Y) =         0.00 um
[03/18 22:54:05    585s]   mean    (X+Y) =         0.00 um
[03/18 22:54:05    585s] Summary Report:
[03/18 22:54:05    585s] Instances move: 0 (out of 14112 movable)
[03/18 22:54:05    585s] Instances flipped: 0
[03/18 22:54:05    585s] Mean displacement: 0.00 um
[03/18 22:54:05    585s] Max displacement: 0.00 um 
[03/18 22:54:05    585s] Total instances moved : 0
[03/18 22:54:05    585s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.009, MEM:1712.7M
[03/18 22:54:05    585s] Total net bbox length = 1.888e+05 (8.238e+04 1.064e+05) (ext = 9.404e+03)
[03/18 22:54:05    585s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1712.7MB
[03/18 22:54:05    585s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1712.7MB) @(0:09:45 - 0:09:45).
[03/18 22:54:05    585s] *** Finished refinePlace (0:09:45 mem=1712.7M) ***
[03/18 22:54:05    585s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.13
[03/18 22:54:05    585s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.049, MEM:1712.7M
[03/18 22:54:05    585s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1712.7M
[03/18 22:54:05    585s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.043, MEM:1712.7M
[03/18 22:54:05    585s]   Moved 0, flipped 0 and cell swapped 0 of 4521 clock instance(s) during refinement.
[03/18 22:54:05    585s]   The largest move was 0 microns for .
[03/18 22:54:05    585s]   Moved 0 and flipped 0 of 49 clock instances (excluding sinks) during refinement
[03/18 22:54:05    585s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/18 22:54:05    585s]   Moved 0 and flipped 0 of 4472 clock sinks during refinement.
[03/18 22:54:05    585s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/18 22:54:05    585s]   Revert refine place priority changes on 0 cells.
[03/18 22:54:05    585s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:54:05    585s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 22:54:05    585s]   CCOpt::Phase::Implementation done. (took cpu=0:00:08.0 real=0:00:08.0)
[03/18 22:54:05    585s]   CCOpt::Phase::eGRPC...
[03/18 22:54:05    585s]   eGR Post Conditioning loop iteration 0...
[03/18 22:54:05    585s]     Clock implementation routing...
[03/18 22:54:05    585s]       Leaving CCOpt scope - Routing Tools...
[03/18 22:54:05    585s] Net route status summary:
[03/18 22:54:05    585s]   Clock:        50 (unrouted=50, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:05    585s]   Non-clock: 15878 (unrouted=20, trialRouted=15858, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:05    585s]       Routing using eGR only...
[03/18 22:54:05    585s]         Early Global Route - eGR->NR step...
[03/18 22:54:05    585s] (ccopt eGR): There are 50 nets for routing of which 50 have one or more fixed wires.
[03/18 22:54:05    585s] (ccopt eGR): Start to route 50 all nets
[03/18 22:54:05    585s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1712.71 MB )
[03/18 22:54:05    585s] (I)       Started Loading and Dumping File ( Curr Mem: 1712.71 MB )
[03/18 22:54:05    585s] (I)       Reading DB...
[03/18 22:54:05    585s] (I)       Read data from FE... (mem=1712.7M)
[03/18 22:54:05    585s] (I)       Read nodes and places... (mem=1712.7M)
[03/18 22:54:05    585s] (I)       Done Read nodes and places (cpu=0.020s, mem=1712.7M)
[03/18 22:54:05    585s] (I)       Read nets... (mem=1712.7M)
[03/18 22:54:06    585s] (I)       Done Read nets (cpu=0.040s, mem=1712.7M)
[03/18 22:54:06    585s] (I)       Done Read data from FE (cpu=0.060s, mem=1712.7M)
[03/18 22:54:06    585s] (I)       before initializing RouteDB syMemory usage = 1712.7 MB
[03/18 22:54:06    585s] (I)       Clean congestion better: true
[03/18 22:54:06    585s] (I)       Estimate vias on DPT layer: true
[03/18 22:54:06    585s] (I)       Clean congestion LA rounds: 5
[03/18 22:54:06    585s] (I)       Layer constraints as soft constraints: true
[03/18 22:54:06    585s] (I)       Soft top layer         : true
[03/18 22:54:06    585s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/18 22:54:06    585s] (I)       Better NDR handling    : true
[03/18 22:54:06    585s] (I)       Routing cost fix for NDR handling: true
[03/18 22:54:06    585s] (I)       Update initial WL after Phase 1a: true
[03/18 22:54:06    585s] (I)       Block tracks for preroutes: true
[03/18 22:54:06    585s] (I)       Assign IRoute by net group key: true
[03/18 22:54:06    585s] (I)       Block unroutable channels: true
[03/18 22:54:06    585s] (I)       Block unroutable channel fix: true
[03/18 22:54:06    585s] (I)       Block unroutable channels 3D: true
[03/18 22:54:06    585s] (I)       Check blockage within NDR space in TA: true
[03/18 22:54:06    585s] (I)       Handle EOL spacing     : true
[03/18 22:54:06    585s] (I)       Honor MSV route constraint: false
[03/18 22:54:06    585s] (I)       Maximum routing layer  : 127
[03/18 22:54:06    585s] (I)       Minimum routing layer  : 2
[03/18 22:54:06    585s] (I)       Supply scale factor H  : 1.00
[03/18 22:54:06    585s] (I)       Supply scale factor V  : 1.00
[03/18 22:54:06    585s] (I)       Tracks used by clock wire: 0
[03/18 22:54:06    585s] (I)       Reverse direction      : 
[03/18 22:54:06    585s] (I)       Honor partition pin guides: true
[03/18 22:54:06    585s] (I)       Route selected nets only: true
[03/18 22:54:06    585s] (I)       Route secondary PG pins: false
[03/18 22:54:06    585s] (I)       Second PG max fanout   : 2147483647
[03/18 22:54:06    585s] (I)       Refine MST             : true
[03/18 22:54:06    585s] (I)       Honor PRL              : true
[03/18 22:54:06    585s] (I)       Strong congestion aware: true
[03/18 22:54:06    585s] (I)       Improved initial location for IRoutes: true
[03/18 22:54:06    585s] (I)       Multi panel TA         : true
[03/18 22:54:06    585s] (I)       Penalize wire overlap  : true
[03/18 22:54:06    585s] (I)       Expand small instance blockage: true
[03/18 22:54:06    585s] (I)       Reduce via in TA       : true
[03/18 22:54:06    585s] (I)       SS-aware routing       : true
[03/18 22:54:06    585s] (I)       Improve tree edge sharing: true
[03/18 22:54:06    585s] (I)       Improve 2D via estimation: true
[03/18 22:54:06    585s] (I)       Refine Steiner tree    : true
[03/18 22:54:06    585s] (I)       Build spine tree       : true
[03/18 22:54:06    585s] (I)       Model pass through capacity: true
[03/18 22:54:06    585s] (I)       Extend blockages by a half GCell: true
[03/18 22:54:06    585s] (I)       Partial layer blockage modeling: true
[03/18 22:54:06    585s] (I)       Consider pin shapes    : true
[03/18 22:54:06    585s] (I)       Consider pin shapes for all nodes: true
[03/18 22:54:06    585s] (I)       Consider NR APA        : true
[03/18 22:54:06    585s] (I)       Consider IO pin shape  : true
[03/18 22:54:06    585s] (I)       Fix pin connection bug : true
[03/18 22:54:06    585s] (I)       Consider layer RC for local wires: true
[03/18 22:54:06    585s] (I)       LA-aware pin escape length: 2
[03/18 22:54:06    585s] (I)       Split for must join    : true
[03/18 22:54:06    585s] (I)       Route guide main branches file: /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.rgfDdhKYh.trunk.1
[03/18 22:54:06    585s] (I)       Route guide min downstream WL type: SUBTREE
[03/18 22:54:06    585s] (I)       Routing effort level   : 10000
[03/18 22:54:06    585s] (I)       Special modeling for N7: 0
[03/18 22:54:06    585s] (I)       Special modeling for N6: 0
[03/18 22:54:06    585s] (I)       N3 special modeling    : 0
[03/18 22:54:06    585s] (I)       Special modeling for N5 v6: 0
[03/18 22:54:06    585s] (I)       Special settings for S3: 0
[03/18 22:54:06    585s] (I)       Special settings for S4: 0
[03/18 22:54:06    585s] (I)       Special settings for S5 v2: 0
[03/18 22:54:06    585s] (I)       Special settings for S7: 0
[03/18 22:54:06    585s] (I)       Special settings for S8: 0
[03/18 22:54:06    585s] (I)       Prefer layer length threshold: 8
[03/18 22:54:06    585s] (I)       Overflow penalty cost  : 10
[03/18 22:54:06    585s] (I)       A-star cost            : 0.30
[03/18 22:54:06    585s] (I)       Misalignment cost      : 10.00
[03/18 22:54:06    585s] (I)       Threshold for short IRoute: 6
[03/18 22:54:06    585s] (I)       Via cost during post routing: 1.00
[03/18 22:54:06    585s] (I)       source-to-sink ratio   : 0.30
[03/18 22:54:06    585s] (I)       Scenic ratio bound     : 3.00
[03/18 22:54:06    585s] (I)       Segment layer relax scenic ratio: 1.25
[03/18 22:54:06    585s] (I)       Source-sink aware LA ratio: 0.50
[03/18 22:54:06    585s] (I)       PG-aware similar topology routing: true
[03/18 22:54:06    585s] (I)       Maze routing via cost fix: true
[03/18 22:54:06    585s] (I)       Apply PRL on PG terms  : true
[03/18 22:54:06    585s] (I)       Apply PRL on obs objects: true
[03/18 22:54:06    585s] (I)       Handle range-type spacing rules: true
[03/18 22:54:06    585s] (I)       Apply function for special wires: true
[03/18 22:54:06    585s] (I)       Layer by layer blockage reading: true
[03/18 22:54:06    585s] (I)       Offset calculation fix : true
[03/18 22:54:06    585s] (I)       Parallel spacing query fix: true
[03/18 22:54:06    585s] (I)       Force source to root IR: true
[03/18 22:54:06    585s] (I)       Layer Weights          : L2:4 L3:2.5
[03/18 22:54:06    585s] (I)       Route stripe layer range: 
[03/18 22:54:06    585s] (I)       Honor partition fences : 
[03/18 22:54:06    585s] (I)       Honor partition pin    : 
[03/18 22:54:06    585s] (I)       Honor partition fences with feedthrough: 
[03/18 22:54:06    585s] (I)       Do not relax to DPT layer: true
[03/18 22:54:06    585s] (I)       Pass through capacity modeling: true
[03/18 22:54:06    585s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:54:06    585s] (I)       Use row-based GCell size
[03/18 22:54:06    585s] (I)       Use row-based GCell align
[03/18 22:54:06    585s] (I)       GCell unit size   : 3600
[03/18 22:54:06    585s] (I)       GCell multiplier  : 1
[03/18 22:54:06    585s] (I)       GCell row height  : 3600
[03/18 22:54:06    585s] (I)       Actual row height : 3600
[03/18 22:54:06    585s] (I)       GCell align ref   : 20000 20000
[03/18 22:54:06    585s] [NR-eGR] Track table information for default rule: 
[03/18 22:54:06    585s] [NR-eGR] M1 has no routable track
[03/18 22:54:06    585s] [NR-eGR] M2 has single uniform track structure
[03/18 22:54:06    585s] [NR-eGR] M3 has single uniform track structure
[03/18 22:54:06    585s] [NR-eGR] M4 has single uniform track structure
[03/18 22:54:06    585s] [NR-eGR] M5 has single uniform track structure
[03/18 22:54:06    585s] [NR-eGR] M6 has single uniform track structure
[03/18 22:54:06    585s] [NR-eGR] M7 has single uniform track structure
[03/18 22:54:06    585s] [NR-eGR] M8 has single uniform track structure
[03/18 22:54:06    585s] (I)       ===========================================================================
[03/18 22:54:06    585s] (I)       == Report All Rule Vias ==
[03/18 22:54:06    585s] (I)       ===========================================================================
[03/18 22:54:06    585s] (I)        Via Rule : (Default)
[03/18 22:54:06    585s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:54:06    585s] (I)       ---------------------------------------------------------------------------
[03/18 22:54:06    585s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:54:06    585s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:54:06    585s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:54:06    585s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:54:06    585s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:54:06    585s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:54:06    585s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:54:06    585s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:54:06    585s] (I)       ===========================================================================
[03/18 22:54:06    585s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] [NR-eGR] Read 36478 PG shapes
[03/18 22:54:06    585s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:54:06    585s] [NR-eGR] #Instance Blockages : 0
[03/18 22:54:06    585s] [NR-eGR] #PG Blockages       : 36478
[03/18 22:54:06    585s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:54:06    585s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:54:06    585s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:54:06    585s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:54:06    585s] (I)       readDataFromPlaceDB
[03/18 22:54:06    585s] (I)       Read net information..
[03/18 22:54:06    585s] [NR-eGR] Read numTotalNets=15908  numIgnoredNets=15858
[03/18 22:54:06    585s] (I)       Read testcase time = 0.000 seconds
[03/18 22:54:06    585s] 
[03/18 22:54:06    585s] [NR-eGR] Connected 0 must-join pins/ports
[03/18 22:54:06    585s] (I)       early_global_route_priority property id does not exist.
[03/18 22:54:06    585s] (I)       Start initializing grid graph
[03/18 22:54:06    585s] (I)       End initializing grid graph
[03/18 22:54:06    585s] (I)       Model blockages into capacity
[03/18 22:54:06    585s] (I)       Read Num Blocks=36478  Num Prerouted Wires=0  Num CS=0
[03/18 22:54:06    585s] (I)       Started Modeling ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 1 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 2 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Layer 1 (V) : #blockages 8527 : #preroutes 0
[03/18 22:54:06    585s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 3 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Layer 2 (H) : #blockages 23751 : #preroutes 0
[03/18 22:54:06    585s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 4 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Layer 3 (V) : #blockages 4200 : #preroutes 0
[03/18 22:54:06    585s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 5 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:54:06    585s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 6 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:54:06    585s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 7 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:54:06    585s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Modeling Layer 8 ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:54:06    585s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       -- layer congestion ratio --
[03/18 22:54:06    585s] (I)       Layer 1 : 0.100000
[03/18 22:54:06    585s] (I)       Layer 2 : 0.700000
[03/18 22:54:06    585s] (I)       Layer 3 : 0.700000
[03/18 22:54:06    585s] (I)       Layer 4 : 1.000000
[03/18 22:54:06    585s] (I)       Layer 5 : 1.000000
[03/18 22:54:06    585s] (I)       Layer 6 : 1.000000
[03/18 22:54:06    585s] (I)       Layer 7 : 1.000000
[03/18 22:54:06    585s] (I)       Layer 8 : 1.000000
[03/18 22:54:06    585s] (I)       ----------------------------
[03/18 22:54:06    585s] (I)       Moved 0 terms for better access 
[03/18 22:54:06    585s] (I)       Number of ignored nets = 0
[03/18 22:54:06    585s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:54:06    585s] (I)       Number of clock nets = 50.  Ignored: No
[03/18 22:54:06    585s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:54:06    585s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:54:06    585s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:54:06    585s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:54:06    585s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:54:06    585s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:54:06    585s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:54:06    585s] [NR-eGR] There are 50 clock nets ( 50 with NDR ).
[03/18 22:54:06    585s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1712.7 MB
[03/18 22:54:06    585s] (I)       Ndr track 0 does not exist
[03/18 22:54:06    585s] (I)       Ndr track 0 does not exist
[03/18 22:54:06    585s] (I)       Layer1  viaCost=300.00
[03/18 22:54:06    585s] (I)       Layer2  viaCost=100.00
[03/18 22:54:06    585s] (I)       Layer3  viaCost=100.00
[03/18 22:54:06    585s] (I)       Layer4  viaCost=100.00
[03/18 22:54:06    585s] (I)       Layer5  viaCost=100.00
[03/18 22:54:06    585s] (I)       Layer6  viaCost=200.00
[03/18 22:54:06    585s] (I)       Layer7  viaCost=100.00
[03/18 22:54:06    585s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:54:06    585s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:54:06    585s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:54:06    585s] (I)       Site width          :   400  (dbu)
[03/18 22:54:06    585s] (I)       Row height          :  3600  (dbu)
[03/18 22:54:06    585s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:54:06    585s] (I)       GCell width         :  3600  (dbu)
[03/18 22:54:06    585s] (I)       GCell height        :  3600  (dbu)
[03/18 22:54:06    585s] (I)       Grid                :   219   219     8
[03/18 22:54:06    585s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:54:06    585s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:54:06    585s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:54:06    585s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:54:06    585s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:54:06    585s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:54:06    585s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:54:06    585s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:54:06    585s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:54:06    585s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:54:06    585s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:54:06    585s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:54:06    585s] (I)       --------------------------------------------------------
[03/18 22:54:06    585s] 
[03/18 22:54:06    585s] [NR-eGR] ============ Routing rule table ============
[03/18 22:54:06    585s] [NR-eGR] Rule id: 0  Nets: 50 
[03/18 22:54:06    585s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 22:54:06    585s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 22:54:06    585s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 22:54:06    585s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:06    585s] [NR-eGR] Rule id: 1  Nets: 0 
[03/18 22:54:06    585s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:54:06    585s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:54:06    585s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:06    585s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:06    585s] [NR-eGR] ========================================
[03/18 22:54:06    585s] [NR-eGR] 
[03/18 22:54:06    585s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:54:06    585s] (I)       blocked tracks on layer2 : = 109055 / 432087 (25.24%)
[03/18 22:54:06    585s] (I)       blocked tracks on layer3 : = 29969 / 431649 (6.94%)
[03/18 22:54:06    585s] (I)       blocked tracks on layer4 : = 125101 / 432087 (28.95%)
[03/18 22:54:06    585s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:54:06    585s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:54:06    585s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:54:06    585s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:54:06    585s] (I)       After initializing earlyGlobalRoute syMemory usage = 1712.7 MB
[03/18 22:54:06    585s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Global Routing ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       ============= Initialization =============
[03/18 22:54:06    585s] (I)       totalPins=4571  totalGlobalPin=4547 (99.47%)
[03/18 22:54:06    585s] (I)       Started Build MST ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Generate topology with single threads
[03/18 22:54:06    585s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       total 2D Cap : 711126 = (403837 H, 307289 V)
[03/18 22:54:06    585s] [NR-eGR] Layer group 1: route 50 net(s) in layer range [3, 4]
[03/18 22:54:06    585s] (I)       ============  Phase 1a Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1a ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 148
[03/18 22:54:06    585s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 9480 = (4239 H, 5241 V) = (1.05% H, 1.71% V) = (7.630e+03um H, 9.434e+03um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1b Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1b ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 9477 = (4236 H, 5241 V) = (1.05% H, 1.71% V) = (7.625e+03um H, 9.434e+03um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.13% V. EstWL: 1.705860e+04um
[03/18 22:54:06    585s] (I)       ============  Phase 1c Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1c ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Level2 Grid: 44 x 44
[03/18 22:54:06    585s] (I)       Started Two Level Routing ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 9477 = (4236 H, 5241 V) = (1.05% H, 1.71% V) = (7.625e+03um H, 9.434e+03um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1d Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1d ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 9951 = (4716 H, 5235 V) = (1.17% H, 1.70% V) = (8.489e+03um H, 9.423e+03um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1e Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1e ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 9951 = (4716 H, 5235 V) = (1.17% H, 1.70% V) = (8.489e+03um H, 9.423e+03um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 1.791180e+04um
[03/18 22:54:06    585s] [NR-eGR] 
[03/18 22:54:06    585s] (I)       ============  Phase 1f Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1f ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 9914 = (4688 H, 5226 V) = (1.16% H, 1.70% V) = (8.438e+03um H, 9.407e+03um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1g Route ============
[03/18 22:54:06    585s] (I)       Started Post Routing ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 9728 = (4531 H, 5197 V) = (1.12% H, 1.69% V) = (8.156e+03um H, 9.355e+03um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       numNets=50  numFullyRipUpNets=47  numPartialRipUpNets=47 routedWL=532
[03/18 22:54:06    585s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 6]
[03/18 22:54:06    585s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Running layer assignment with 1 threads
[03/18 22:54:06    585s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Build MST ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Generate topology with single threads
[03/18 22:54:06    585s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       total 2D Cap : 1574943 = (835567 H, 739376 V)
[03/18 22:54:06    585s] [NR-eGR] Layer group 2: route 47 net(s) in layer range [3, 6]
[03/18 22:54:06    585s] (I)       ============  Phase 1a Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1a ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 18537 = (8301 H, 10236 V) = (0.99% H, 1.38% V) = (1.494e+04um H, 1.842e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1b Route ============
[03/18 22:54:06    585s] (I)       Usage: 18537 = (8301 H, 10236 V) = (0.99% H, 1.38% V) = (1.494e+04um H, 1.842e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.336660e+04um
[03/18 22:54:06    585s] (I)       ============  Phase 1c Route ============
[03/18 22:54:06    585s] (I)       Usage: 18537 = (8301 H, 10236 V) = (0.99% H, 1.38% V) = (1.494e+04um H, 1.842e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1d Route ============
[03/18 22:54:06    585s] (I)       Usage: 18537 = (8301 H, 10236 V) = (0.99% H, 1.38% V) = (1.494e+04um H, 1.842e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1e Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1e ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 18537 = (8301 H, 10236 V) = (0.99% H, 1.38% V) = (1.494e+04um H, 1.842e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.336660e+04um
[03/18 22:54:06    585s] [NR-eGR] 
[03/18 22:54:06    585s] (I)       ============  Phase 1f Route ============
[03/18 22:54:06    585s] (I)       Usage: 18537 = (8301 H, 10236 V) = (0.99% H, 1.38% V) = (1.494e+04um H, 1.842e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1g Route ============
[03/18 22:54:06    585s] (I)       Started Post Routing ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 18511 = (8290 H, 10221 V) = (0.99% H, 1.38% V) = (1.492e+04um H, 1.840e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       numNets=47  numFullyRipUpNets=32  numPartialRipUpNets=32 routedWL=2778
[03/18 22:54:06    585s] [NR-eGR] Create a new net group with 32 nets and layer range [3, 8]
[03/18 22:54:06    585s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Running layer assignment with 1 threads
[03/18 22:54:06    585s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Build MST ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Generate topology with single threads
[03/18 22:54:06    585s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       total 2D Cap : 1790877 = (943534 H, 847343 V)
[03/18 22:54:06    585s] [NR-eGR] Layer group 3: route 32 net(s) in layer range [3, 8]
[03/18 22:54:06    585s] (I)       ============  Phase 1a Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1a ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 24536 = (10888 H, 13648 V) = (1.15% H, 1.61% V) = (1.960e+04um H, 2.457e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1b Route ============
[03/18 22:54:06    585s] (I)       Usage: 24536 = (10888 H, 13648 V) = (1.15% H, 1.61% V) = (1.960e+04um H, 2.457e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.416480e+04um
[03/18 22:54:06    585s] (I)       ============  Phase 1c Route ============
[03/18 22:54:06    585s] (I)       Usage: 24536 = (10888 H, 13648 V) = (1.15% H, 1.61% V) = (1.960e+04um H, 2.457e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1d Route ============
[03/18 22:54:06    585s] (I)       Usage: 24536 = (10888 H, 13648 V) = (1.15% H, 1.61% V) = (1.960e+04um H, 2.457e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1e Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1e ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 24536 = (10888 H, 13648 V) = (1.15% H, 1.61% V) = (1.960e+04um H, 2.457e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.416480e+04um
[03/18 22:54:06    585s] [NR-eGR] 
[03/18 22:54:06    585s] (I)       ============  Phase 1f Route ============
[03/18 22:54:06    585s] (I)       Usage: 24536 = (10888 H, 13648 V) = (1.15% H, 1.61% V) = (1.960e+04um H, 2.457e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1g Route ============
[03/18 22:54:06    585s] (I)       Started Post Routing ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 24517 = (10878 H, 13639 V) = (1.15% H, 1.61% V) = (1.958e+04um H, 2.455e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       numNets=32  numFullyRipUpNets=0  numPartialRipUpNets=12 routedWL=3707
[03/18 22:54:06    585s] [NR-eGR] Create a new net group with 12 nets and layer range [2, 8]
[03/18 22:54:06    585s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Running layer assignment with 1 threads
[03/18 22:54:06    585s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Build MST ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Generate topology with single threads
[03/18 22:54:06    585s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       total 2D Cap : 2161651 = (943534 H, 1218117 V)
[03/18 22:54:06    585s] [NR-eGR] Layer group 4: route 12 net(s) in layer range [2, 8]
[03/18 22:54:06    585s] (I)       ============  Phase 1a Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1a ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 29092 = (12804 H, 16288 V) = (1.36% H, 1.34% V) = (2.305e+04um H, 2.932e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1b Route ============
[03/18 22:54:06    585s] (I)       Usage: 29092 = (12804 H, 16288 V) = (1.36% H, 1.34% V) = (2.305e+04um H, 2.932e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.236560e+04um
[03/18 22:54:06    585s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:54:06    585s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:54:06    585s] (I)       ============  Phase 1c Route ============
[03/18 22:54:06    585s] (I)       Usage: 29092 = (12804 H, 16288 V) = (1.36% H, 1.34% V) = (2.305e+04um H, 2.932e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1d Route ============
[03/18 22:54:06    585s] (I)       Usage: 29092 = (12804 H, 16288 V) = (1.36% H, 1.34% V) = (2.305e+04um H, 2.932e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1e Route ============
[03/18 22:54:06    585s] (I)       Started Phase 1e ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 29092 = (12804 H, 16288 V) = (1.36% H, 1.34% V) = (2.305e+04um H, 2.932e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.236560e+04um
[03/18 22:54:06    585s] [NR-eGR] 
[03/18 22:54:06    585s] (I)       ============  Phase 1f Route ============
[03/18 22:54:06    585s] (I)       Usage: 29092 = (12804 H, 16288 V) = (1.36% H, 1.34% V) = (2.305e+04um H, 2.932e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       ============  Phase 1g Route ============
[03/18 22:54:06    585s] (I)       Started Post Routing ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Usage: 29086 = (12795 H, 16291 V) = (1.36% H, 1.34% V) = (2.303e+04um H, 2.932e+04um V)
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Running layer assignment with 1 threads
[03/18 22:54:06    585s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       
[03/18 22:54:06    585s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:54:06    585s] [NR-eGR]                        OverCon            
[03/18 22:54:06    585s] [NR-eGR]                         #Gcell     %Gcell
[03/18 22:54:06    585s] [NR-eGR]       Layer                (1)    OverCon 
[03/18 22:54:06    585s] [NR-eGR] ----------------------------------------------
[03/18 22:54:06    585s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR]      M4  (4)        15( 0.04%)   ( 0.04%) 
[03/18 22:54:06    585s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR] ----------------------------------------------
[03/18 22:54:06    585s] [NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[03/18 22:54:06    585s] [NR-eGR] 
[03/18 22:54:06    585s] (I)       Finished Global Routing ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       total 2D Cap : 2175669 = (945557 H, 1230112 V)
[03/18 22:54:06    585s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:54:06    585s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:54:06    585s] (I)       ============= track Assignment ============
[03/18 22:54:06    585s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Started Greedy Track Assignment ( Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:54:06    585s] (I)       Running track assignment with 1 threads
[03/18 22:54:06    585s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    585s] (I)       Run Multi-thread track assignment
[03/18 22:54:06    585s] (I)       Finished Greedy Track Assignment ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1712.71 MB )
[03/18 22:54:06    586s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:06    586s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51951
[03/18 22:54:06    586s] [NR-eGR]     M2  (2V) length: 1.032623e+05um, number of vias: 76444
[03/18 22:54:06    586s] [NR-eGR]     M3  (3H) length: 1.027771e+05um, number of vias: 5476
[03/18 22:54:06    586s] [NR-eGR]     M4  (4V) length: 2.652630e+04um, number of vias: 1440
[03/18 22:54:06    586s] [NR-eGR]     M5  (5H) length: 7.860400e+03um, number of vias: 812
[03/18 22:54:06    586s] [NR-eGR]     M6  (6V) length: 4.844800e+03um, number of vias: 8
[03/18 22:54:06    586s] [NR-eGR]     M7  (7H) length: 1.960000e+01um, number of vias: 11
[03/18 22:54:06    586s] [NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[03/18 22:54:06    586s] [NR-eGR] Total length: 2.453781e+05um, number of vias: 136142
[03/18 22:54:06    586s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:06    586s] [NR-eGR] Total eGR-routed clock nets wire length: 1.773620e+04um 
[03/18 22:54:06    586s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:06    586s] [NR-eGR] Report for selected net(s) only.
[03/18 22:54:06    586s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 4570
[03/18 22:54:06    586s] [NR-eGR]     M2  (2V) length: 3.998600e+03um, number of vias: 5563
[03/18 22:54:06    586s] [NR-eGR]     M3  (3H) length: 6.763400e+03um, number of vias: 2529
[03/18 22:54:06    586s] [NR-eGR]     M4  (4V) length: 4.773800e+03um, number of vias: 681
[03/18 22:54:06    586s] [NR-eGR]     M5  (5H) length: 1.259800e+03um, number of vias: 461
[03/18 22:54:06    586s] [NR-eGR]     M6  (6V) length: 9.406000e+02um, number of vias: 0
[03/18 22:54:06    586s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:54:06    586s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:54:06    586s] [NR-eGR] Total length: 1.773620e+04um, number of vias: 13804
[03/18 22:54:06    586s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:06    586s] [NR-eGR] Total routed clock nets wire length: 1.773620e+04um, number of vias: 13804
[03/18 22:54:06    586s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:06    586s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.48 sec, Curr Mem: 1671.71 MB )
[03/18 22:54:06    586s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.rgfDdhKYh
[03/18 22:54:06    586s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/18 22:54:06    586s] Set FIXED routing status on 50 net(s)
[03/18 22:54:06    586s]       Routing using eGR only done.
[03/18 22:54:06    586s] Net route status summary:
[03/18 22:54:06    586s]   Clock:        50 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=50, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:06    586s]   Non-clock: 15878 (unrouted=20, trialRouted=15858, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:06    586s] 
[03/18 22:54:06    586s] CCOPT: Done with clock implementation routing.
[03/18 22:54:06    586s] 
[03/18 22:54:06    586s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/18 22:54:06    586s]     Clock implementation routing done.
[03/18 22:54:06    586s]     Leaving CCOpt scope - extractRC...
[03/18 22:54:06    586s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/18 22:54:06    586s] Extraction called for design 'fullchip' of instances=14112 and nets=15928 using extraction engine 'preRoute' .
[03/18 22:54:06    586s] PreRoute RC Extraction called for design fullchip.
[03/18 22:54:06    586s] RC Extraction called in multi-corner(2) mode.
[03/18 22:54:06    586s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:54:06    586s] RCMode: PreRoute
[03/18 22:54:06    586s]       RC Corner Indexes            0       1   
[03/18 22:54:06    586s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:54:06    586s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:54:06    586s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:54:06    586s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:54:06    586s] Shrink Factor                : 1.00000
[03/18 22:54:06    586s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:54:06    586s] Using capacitance table file ...
[03/18 22:54:06    586s] LayerId::1 widthSet size::4
[03/18 22:54:06    586s] LayerId::2 widthSet size::4
[03/18 22:54:06    586s] LayerId::3 widthSet size::4
[03/18 22:54:06    586s] LayerId::4 widthSet size::4
[03/18 22:54:06    586s] LayerId::5 widthSet size::4
[03/18 22:54:06    586s] LayerId::6 widthSet size::4
[03/18 22:54:06    586s] LayerId::7 widthSet size::4
[03/18 22:54:06    586s] LayerId::8 widthSet size::4
[03/18 22:54:06    586s] Updating RC grid for preRoute extraction ...
[03/18 22:54:06    586s] Initializing multi-corner capacitance tables ... 
[03/18 22:54:06    586s] Initializing multi-corner resistance tables ...
[03/18 22:54:06    586s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.999519 ; uaWlH: 0.141698 ; aWlH: 0.000474 ; Pmax: 0.816700 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/18 22:54:06    586s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1671.711M)
[03/18 22:54:06    586s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/18 22:54:06    586s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 22:54:06    586s] OPERPROF: Starting DPlace-Init at level 1, MEM:1671.7M
[03/18 22:54:06    586s] z: 2, totalTracks: 1
[03/18 22:54:06    586s] z: 4, totalTracks: 1
[03/18 22:54:06    586s] z: 6, totalTracks: 1
[03/18 22:54:06    586s] z: 8, totalTracks: 1
[03/18 22:54:06    586s] #spOpts: N=65 mergeVia=F 
[03/18 22:54:06    586s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1671.7M
[03/18 22:54:07    586s] OPERPROF:     Starting CMU at level 3, MEM:1671.7M
[03/18 22:54:07    586s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1671.7M
[03/18 22:54:07    586s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1671.7M
[03/18 22:54:07    586s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1671.7MB).
[03/18 22:54:07    586s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:1671.7M
[03/18 22:54:07    586s]     Calling post conditioning for eGRPC...
[03/18 22:54:07    586s]       eGRPC...
[03/18 22:54:07    586s]         eGRPC active optimizations:
[03/18 22:54:07    586s]          - Move Down
[03/18 22:54:07    586s]          - Downsizing before DRV sizing
[03/18 22:54:07    586s]          - DRV fixing with cell sizing
[03/18 22:54:07    586s]          - Move to fanout
[03/18 22:54:07    586s]          - Cloning
[03/18 22:54:07    586s]         
[03/18 22:54:07    586s]         Currently running CTS, using active skew data
[03/18 22:54:07    586s]         Reset bufferability constraints...
[03/18 22:54:07    586s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/18 22:54:07    586s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 22:54:07    586s] End AAE Lib Interpolated Model. (MEM=1671.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:54:07    586s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:07    586s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:07    586s]         Clock DAG stats eGRPC initial state:
[03/18 22:54:07    586s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:07    586s]           cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:07    586s]           cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:07    586s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:07    586s]           wire capacitance : top=0.000pF, trunk=0.245pF, leaf=2.813pF, total=3.058pF
[03/18 22:54:07    586s]           wire lengths     : top=0.000um, trunk=1620.100um, leaf=16116.100um, total=17736.200um
[03/18 22:54:07    586s]           hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:07    586s]         Clock DAG net violations eGRPC initial state: none
[03/18 22:54:07    586s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/18 22:54:07    586s]           Trunk : target=0.105ns count=5 avg=0.065ns sd=0.032ns min=0.012ns max=0.092ns {2 <= 0.063ns, 2 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:07    586s]           Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.089ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 35 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
[03/18 22:54:07    586s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/18 22:54:07    586s]            Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:07    586s]         Primary reporting skew groups eGRPC initial state:
[03/18 22:54:07    586s]           skew_group clk/CON: insertion delay [min=0.158, max=0.188, avg=0.176, sd=0.007], skew [0.030 vs 0.057], 100% {0.158, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.030)
[03/18 22:54:07    586s]               min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 22:54:07    586s]               max path sink: core_instance_vmem_instance_memory0_reg_42_/CP
[03/18 22:54:07    586s]         Skew group summary eGRPC initial state:
[03/18 22:54:07    586s]           skew_group clk/CON: insertion delay [min=0.158, max=0.188, avg=0.176, sd=0.007], skew [0.030 vs 0.057], 100% {0.158, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.030)
[03/18 22:54:07    586s]         Moving buffers...
[03/18 22:54:07    586s]         Violation analysis...
[03/18 22:54:07    587s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:07    587s]         Clock DAG stats eGRPC after moving buffers:
[03/18 22:54:07    587s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:07    587s]           cell areas       : b=491.760um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=491.760um^2
[03/18 22:54:07    587s]           cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.268pF
[03/18 22:54:07    587s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:07    587s]           wire capacitance : top=0.000pF, trunk=0.245pF, leaf=2.813pF, total=3.058pF
[03/18 22:54:07    587s]           wire lengths     : top=0.000um, trunk=1620.100um, leaf=16116.100um, total=17736.200um
[03/18 22:54:07    587s]           hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:07    587s]         Clock DAG net violations eGRPC after moving buffers: none
[03/18 22:54:07    587s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[03/18 22:54:07    587s]           Trunk : target=0.105ns count=5 avg=0.065ns sd=0.032ns min=0.012ns max=0.092ns {2 <= 0.063ns, 2 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:07    587s]           Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.089ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 35 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
[03/18 22:54:07    587s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[03/18 22:54:07    587s]            Bufs: CKBD16: 48 CKBD12: 1 
[03/18 22:54:07    587s]         Primary reporting skew groups eGRPC after moving buffers:
[03/18 22:54:07    587s]           skew_group clk/CON: insertion delay [min=0.158, max=0.188, avg=0.176, sd=0.007], skew [0.030 vs 0.057], 100% {0.158, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.030)
[03/18 22:54:07    587s]               min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 22:54:07    587s]               max path sink: core_instance_vmem_instance_memory0_reg_42_/CP
[03/18 22:54:07    587s]         Skew group summary eGRPC after moving buffers:
[03/18 22:54:07    587s]           skew_group clk/CON: insertion delay [min=0.158, max=0.188, avg=0.176, sd=0.007], skew [0.030 vs 0.057], 100% {0.158, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.030)
[03/18 22:54:07    587s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:07    587s]         Initial Pass of Downsizing Clock Tree Cells...
[03/18 22:54:07    587s]         Artificially removing long paths...
[03/18 22:54:07    587s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/18 22:54:07    587s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:07    587s]         Modifying slew-target multiplier from 1 to 0.9
[03/18 22:54:07    587s]         Downsizing prefiltering...
[03/18 22:54:07    587s]         Downsizing prefiltering done.
[03/18 22:54:07    587s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:54:07    587s]         DoDownSizing Summary : numSized = 1, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 46, numSkippedDueToCloseToSkewTarget = 1
[03/18 22:54:07    587s]         CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 1
[03/18 22:54:07    587s]         Downsizing prefiltering...
[03/18 22:54:07    587s]         Downsizing prefiltering done.
[03/18 22:54:07    587s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:54:07    587s]         DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[03/18 22:54:07    587s]         CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/18 22:54:07    587s]         Reverting slew-target multiplier from 0.9 to 1
[03/18 22:54:07    587s]         Clock DAG stats eGRPC after downsizing:
[03/18 22:54:07    587s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:07    587s]           cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:07    587s]           cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:07    587s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:07    587s]           wire capacitance : top=0.000pF, trunk=0.245pF, leaf=2.813pF, total=3.058pF
[03/18 22:54:07    587s]           wire lengths     : top=0.000um, trunk=1620.100um, leaf=16116.100um, total=17736.200um
[03/18 22:54:07    587s]           hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:07    587s]         Clock DAG net violations eGRPC after downsizing: none
[03/18 22:54:07    587s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[03/18 22:54:07    587s]           Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.092ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:07    587s]           Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.089ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 35 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
[03/18 22:54:07    587s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[03/18 22:54:07    587s]            Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:07    587s]         Primary reporting skew groups eGRPC after downsizing:
[03/18 22:54:07    587s]           skew_group clk/CON: insertion delay [min=0.167, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.167, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.021)
[03/18 22:54:07    587s]               min path sink: core_instance_nmem_instance_memory6_reg_7_/CP
[03/18 22:54:07    587s]               max path sink: core_instance_vmem_instance_memory0_reg_42_/CP
[03/18 22:54:07    587s]         Skew group summary eGRPC after downsizing:
[03/18 22:54:07    587s]           skew_group clk/CON: insertion delay [min=0.167, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.167, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.021)
[03/18 22:54:07    587s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 22:54:07    587s]         Fixing DRVs...
[03/18 22:54:07    587s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:54:07    587s]         CCOpt-eGRPC: considered: 50, tested: 50, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         PRO Statistics: Fix DRVs (cell sizing):
[03/18 22:54:07    587s]         =======================================
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Cell changes by Net Type:
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         -------------------------------------------------------------------------------------------------
[03/18 22:54:07    587s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/18 22:54:07    587s]         -------------------------------------------------------------------------------------------------
[03/18 22:54:07    587s]         top                0            0           0            0                    0                0
[03/18 22:54:07    587s]         trunk              0            0           0            0                    0                0
[03/18 22:54:07    587s]         leaf               0            0           0            0                    0                0
[03/18 22:54:07    587s]         -------------------------------------------------------------------------------------------------
[03/18 22:54:07    587s]         Total              0            0           0            0                    0                0
[03/18 22:54:07    587s]         -------------------------------------------------------------------------------------------------
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/18 22:54:07    587s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Clock DAG stats eGRPC after DRV fixing:
[03/18 22:54:07    587s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:07    587s]           cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:07    587s]           cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:07    587s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:07    587s]           wire capacitance : top=0.000pF, trunk=0.245pF, leaf=2.813pF, total=3.058pF
[03/18 22:54:07    587s]           wire lengths     : top=0.000um, trunk=1620.100um, leaf=16116.100um, total=17736.200um
[03/18 22:54:07    587s]           hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:07    587s]         Clock DAG net violations eGRPC after DRV fixing: none
[03/18 22:54:07    587s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[03/18 22:54:07    587s]           Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.092ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:07    587s]           Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.089ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 35 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
[03/18 22:54:07    587s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[03/18 22:54:07    587s]            Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:07    587s]         Primary reporting skew groups eGRPC after DRV fixing:
[03/18 22:54:07    587s]           skew_group clk/CON: insertion delay [min=0.167, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.167, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.021)
[03/18 22:54:07    587s]               min path sink: core_instance_nmem_instance_memory6_reg_7_/CP
[03/18 22:54:07    587s]               max path sink: core_instance_vmem_instance_memory0_reg_42_/CP
[03/18 22:54:07    587s]         Skew group summary eGRPC after DRV fixing:
[03/18 22:54:07    587s]           skew_group clk/CON: insertion delay [min=0.167, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.167, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.021)
[03/18 22:54:07    587s]         Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Slew Diagnostics: After DRV fixing
[03/18 22:54:07    587s]         ==================================
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Global Causes:
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         -------------------------------------
[03/18 22:54:07    587s]         Cause
[03/18 22:54:07    587s]         -------------------------------------
[03/18 22:54:07    587s]         DRV fixing with buffering is disabled
[03/18 22:54:07    587s]         -------------------------------------
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Top 5 overslews:
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         ---------------------------------
[03/18 22:54:07    587s]         Overslew    Causes    Driving Pin
[03/18 22:54:07    587s]         ---------------------------------
[03/18 22:54:07    587s]           (empty table)
[03/18 22:54:07    587s]         ---------------------------------
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         -------------------
[03/18 22:54:07    587s]         Cause    Occurences
[03/18 22:54:07    587s]         -------------------
[03/18 22:54:07    587s]           (empty table)
[03/18 22:54:07    587s]         -------------------
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         -------------------
[03/18 22:54:07    587s]         Cause    Occurences
[03/18 22:54:07    587s]         -------------------
[03/18 22:54:07    587s]           (empty table)
[03/18 22:54:07    587s]         -------------------
[03/18 22:54:07    587s]         
[03/18 22:54:07    587s]         Reconnecting optimized routes...
[03/18 22:54:07    587s]         Reset timing graph...
[03/18 22:54:07    587s] Ignoring AAE DB Resetting ...
[03/18 22:54:07    587s]         Reset timing graph done.
[03/18 22:54:07    587s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:07    587s]         Violation analysis...
[03/18 22:54:07    587s] End AAE Lib Interpolated Model. (MEM=1709.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:54:08    587s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:08    587s]         Clock instances to consider for cloning: 0
[03/18 22:54:08    587s]         Reset timing graph...
[03/18 22:54:08    587s] Ignoring AAE DB Resetting ...
[03/18 22:54:08    587s]         Reset timing graph done.
[03/18 22:54:08    587s]         Set dirty flag on 3 insts, 6 nets
[03/18 22:54:08    587s]         Clock DAG stats before routing clock trees:
[03/18 22:54:08    587s]           cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:08    587s]           cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:08    587s]           cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:08    587s]           sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:08    587s]           wire capacitance : top=0.000pF, trunk=0.245pF, leaf=2.813pF, total=3.058pF
[03/18 22:54:08    587s]           wire lengths     : top=0.000um, trunk=1620.100um, leaf=16116.100um, total=17736.200um
[03/18 22:54:08    587s]           hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:08    587s]         Clock DAG net violations before routing clock trees: none
[03/18 22:54:08    587s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/18 22:54:08    587s]           Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.092ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:08    587s]           Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.089ns max=0.102ns {0 <= 0.063ns, 0 <= 0.084ns, 35 <= 0.094ns, 7 <= 0.100ns, 3 <= 0.105ns}
[03/18 22:54:08    587s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/18 22:54:08    587s]            Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:08    587s]         Primary reporting skew groups before routing clock trees:
[03/18 22:54:08    587s]           skew_group clk/CON: insertion delay [min=0.167, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.167, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.021)
[03/18 22:54:08    587s]               min path sink: core_instance_nmem_instance_memory6_reg_7_/CP
[03/18 22:54:08    587s]               max path sink: core_instance_vmem_instance_memory0_reg_42_/CP
[03/18 22:54:08    587s]         Skew group summary before routing clock trees:
[03/18 22:54:08    587s]           skew_group clk/CON: insertion delay [min=0.167, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.167, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.021)
[03/18 22:54:08    587s]       eGRPC done.
[03/18 22:54:08    587s]     Calling post conditioning for eGRPC done.
[03/18 22:54:08    587s]   eGR Post Conditioning loop iteration 0 done.
[03/18 22:54:08    587s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/18 22:54:08    587s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1709.9M
[03/18 22:54:08    587s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.037, MEM:1709.9M
[03/18 22:54:08    587s]   Leaving CCOpt scope - ClockRefiner...
[03/18 22:54:08    587s]   Assigned high priority to 0 cells.
[03/18 22:54:08    587s]   Performing Single Pass Refine Place.
[03/18 22:54:08    587s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[03/18 22:54:08    587s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1709.9M
[03/18 22:54:08    587s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1709.9M
[03/18 22:54:08    587s] z: 2, totalTracks: 1
[03/18 22:54:08    587s] z: 4, totalTracks: 1
[03/18 22:54:08    587s] z: 6, totalTracks: 1
[03/18 22:54:08    587s] z: 8, totalTracks: 1
[03/18 22:54:08    587s] #spOpts: N=65 mergeVia=F 
[03/18 22:54:08    587s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1709.9M
[03/18 22:54:08    587s] Info: 49 insts are soft-fixed.
[03/18 22:54:08    587s] OPERPROF:       Starting CMU at level 4, MEM:1709.9M
[03/18 22:54:08    587s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1709.9M
[03/18 22:54:08    587s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.080, MEM:1709.9M
[03/18 22:54:08    587s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1709.9MB).
[03/18 22:54:08    587s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.101, MEM:1709.9M
[03/18 22:54:08    587s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.101, MEM:1709.9M
[03/18 22:54:08    587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.14
[03/18 22:54:08    587s] OPERPROF: Starting RefinePlace at level 1, MEM:1709.9M
[03/18 22:54:08    587s] *** Starting refinePlace (0:09:48 mem=1709.9M) ***
[03/18 22:54:08    587s] Total net bbox length = 1.888e+05 (8.238e+04 1.064e+05) (ext = 9.404e+03)
[03/18 22:54:08    587s] Info: 49 insts are soft-fixed.
[03/18 22:54:08    587s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:54:08    587s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:54:08    587s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1709.9M
[03/18 22:54:08    587s] Starting refinePlace ...
[03/18 22:54:08    588s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:54:08    588s]    Spread Effort: high, standalone mode, useDDP on.
[03/18 22:54:08    588s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1709.9MB) @(0:09:48 - 0:09:48).
[03/18 22:54:08    588s] Move report: preRPlace moves 214 insts, mean move: 1.16 um, max move: 4.80 um
[03/18 22:54:08    588s] 	Max move on inst (DP_OP_998J1_125_4583_U101): (163.40, 188.20) --> (164.60, 184.60)
[03/18 22:54:08    588s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:54:08    588s] 	Violation at original loc: Placement Blockage Violation
[03/18 22:54:08    588s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 22:54:08    588s] 
[03/18 22:54:08    588s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:54:08    588s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:54:08    588s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1709.9MB) @(0:09:48 - 0:09:49).
[03/18 22:54:08    588s] Move report: Detail placement moves 214 insts, mean move: 1.16 um, max move: 4.80 um
[03/18 22:54:08    588s] 	Max move on inst (DP_OP_998J1_125_4583_U101): (163.40, 188.20) --> (164.60, 184.60)
[03/18 22:54:08    588s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1709.9MB
[03/18 22:54:08    588s] Statistics of distance of Instance movement in refine placement:
[03/18 22:54:08    588s]   maximum (X+Y) =         4.80 um
[03/18 22:54:08    588s]   inst (DP_OP_998J1_125_4583_U101) with max move: (163.4, 188.2) -> (164.6, 184.6)
[03/18 22:54:08    588s]   mean    (X+Y) =         1.16 um
[03/18 22:54:08    588s] Summary Report:
[03/18 22:54:08    588s] Instances move: 214 (out of 14112 movable)
[03/18 22:54:08    588s] Instances flipped: 0
[03/18 22:54:08    588s] Mean displacement: 1.16 um
[03/18 22:54:08    588s] Max displacement: 4.80 um (Instance: DP_OP_998J1_125_4583_U101) (163.4, 188.2) -> (164.6, 184.6)
[03/18 22:54:08    588s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:54:08    588s] 	Violation at original loc: Placement Blockage Violation
[03/18 22:54:08    588s] Total instances moved : 214
[03/18 22:54:08    588s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.570, REAL:0.580, MEM:1709.9M
[03/18 22:54:08    588s] Total net bbox length = 1.889e+05 (8.249e+04 1.065e+05) (ext = 9.402e+03)
[03/18 22:54:08    588s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1709.9MB
[03/18 22:54:08    588s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1709.9MB) @(0:09:48 - 0:09:49).
[03/18 22:54:08    588s] *** Finished refinePlace (0:09:49 mem=1709.9M) ***
[03/18 22:54:08    588s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.14
[03/18 22:54:08    588s] OPERPROF: Finished RefinePlace at level 1, CPU:0.610, REAL:0.620, MEM:1709.9M
[03/18 22:54:08    588s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1709.9M
[03/18 22:54:08    588s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.045, MEM:1709.9M
[03/18 22:54:08    588s]   Moved 49, flipped 0 and cell swapped 0 of 4521 clock instance(s) during refinement.
[03/18 22:54:08    588s]   The largest move was 1.4 microns for core_instance_nmem_instance_memory5_reg_7_.
[03/18 22:54:08    588s]   Moved 0 and flipped 0 of 49 clock instances (excluding sinks) during refinement
[03/18 22:54:08    588s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/18 22:54:08    588s]   Moved 49 and flipped 0 of 4472 clock sinks during refinement.
[03/18 22:54:08    588s]   The largest move for clock sinks was 1.4 microns. The inst with this movement was core_instance_nmem_instance_memory5_reg_7_
[03/18 22:54:08    588s]   Revert refine place priority changes on 0 cells.
[03/18 22:54:08    588s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/18 22:54:08    588s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.2 real=0:00:03.2)
[03/18 22:54:08    588s]   CCOpt::Phase::Routing...
[03/18 22:54:09    588s]   Clock implementation routing...
[03/18 22:54:09    588s]     Leaving CCOpt scope - Routing Tools...
[03/18 22:54:09    588s] Net route status summary:
[03/18 22:54:09    588s]   Clock:        50 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=50, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:09    588s]   Non-clock: 15878 (unrouted=20, trialRouted=15858, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:09    588s]     Routing using eGR in eGR->NR Step...
[03/18 22:54:09    588s]       Early Global Route - eGR->NR step...
[03/18 22:54:09    588s] (ccopt eGR): There are 50 nets for routing of which 50 have one or more fixed wires.
[03/18 22:54:09    588s] (ccopt eGR): Start to route 50 all nets
[03/18 22:54:09    588s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Loading and Dumping File ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Reading DB...
[03/18 22:54:09    588s] (I)       Read data from FE... (mem=1709.9M)
[03/18 22:54:09    588s] (I)       Read nodes and places... (mem=1709.9M)
[03/18 22:54:09    588s] (I)       Done Read nodes and places (cpu=0.010s, mem=1709.9M)
[03/18 22:54:09    588s] (I)       Read nets... (mem=1709.9M)
[03/18 22:54:09    588s] (I)       Done Read nets (cpu=0.040s, mem=1709.9M)
[03/18 22:54:09    588s] (I)       Done Read data from FE (cpu=0.050s, mem=1709.9M)
[03/18 22:54:09    588s] (I)       before initializing RouteDB syMemory usage = 1709.9 MB
[03/18 22:54:09    588s] (I)       Clean congestion better: true
[03/18 22:54:09    588s] (I)       Estimate vias on DPT layer: true
[03/18 22:54:09    588s] (I)       Clean congestion LA rounds: 5
[03/18 22:54:09    588s] (I)       Layer constraints as soft constraints: true
[03/18 22:54:09    588s] (I)       Soft top layer         : true
[03/18 22:54:09    588s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/18 22:54:09    588s] (I)       Better NDR handling    : true
[03/18 22:54:09    588s] (I)       Routing cost fix for NDR handling: true
[03/18 22:54:09    588s] (I)       Update initial WL after Phase 1a: true
[03/18 22:54:09    588s] (I)       Block tracks for preroutes: true
[03/18 22:54:09    588s] (I)       Assign IRoute by net group key: true
[03/18 22:54:09    588s] (I)       Block unroutable channels: true
[03/18 22:54:09    588s] (I)       Block unroutable channel fix: true
[03/18 22:54:09    588s] (I)       Block unroutable channels 3D: true
[03/18 22:54:09    588s] (I)       Check blockage within NDR space in TA: true
[03/18 22:54:09    588s] (I)       Handle EOL spacing     : true
[03/18 22:54:09    588s] (I)       Honor MSV route constraint: false
[03/18 22:54:09    588s] (I)       Maximum routing layer  : 127
[03/18 22:54:09    588s] (I)       Minimum routing layer  : 2
[03/18 22:54:09    588s] (I)       Supply scale factor H  : 1.00
[03/18 22:54:09    588s] (I)       Supply scale factor V  : 1.00
[03/18 22:54:09    588s] (I)       Tracks used by clock wire: 0
[03/18 22:54:09    588s] (I)       Reverse direction      : 
[03/18 22:54:09    588s] (I)       Honor partition pin guides: true
[03/18 22:54:09    588s] (I)       Route selected nets only: true
[03/18 22:54:09    588s] (I)       Route secondary PG pins: false
[03/18 22:54:09    588s] (I)       Second PG max fanout   : 2147483647
[03/18 22:54:09    588s] (I)       Refine MST             : true
[03/18 22:54:09    588s] (I)       Honor PRL              : true
[03/18 22:54:09    588s] (I)       Strong congestion aware: true
[03/18 22:54:09    588s] (I)       Improved initial location for IRoutes: true
[03/18 22:54:09    588s] (I)       Multi panel TA         : true
[03/18 22:54:09    588s] (I)       Penalize wire overlap  : true
[03/18 22:54:09    588s] (I)       Expand small instance blockage: true
[03/18 22:54:09    588s] (I)       Reduce via in TA       : true
[03/18 22:54:09    588s] (I)       SS-aware routing       : true
[03/18 22:54:09    588s] (I)       Improve tree edge sharing: true
[03/18 22:54:09    588s] (I)       Improve 2D via estimation: true
[03/18 22:54:09    588s] (I)       Refine Steiner tree    : true
[03/18 22:54:09    588s] (I)       Build spine tree       : true
[03/18 22:54:09    588s] (I)       Model pass through capacity: true
[03/18 22:54:09    588s] (I)       Extend blockages by a half GCell: true
[03/18 22:54:09    588s] (I)       Partial layer blockage modeling: true
[03/18 22:54:09    588s] (I)       Consider pin shapes    : true
[03/18 22:54:09    588s] (I)       Consider pin shapes for all nodes: true
[03/18 22:54:09    588s] (I)       Consider NR APA        : true
[03/18 22:54:09    588s] (I)       Consider IO pin shape  : true
[03/18 22:54:09    588s] (I)       Fix pin connection bug : true
[03/18 22:54:09    588s] (I)       Consider layer RC for local wires: true
[03/18 22:54:09    588s] (I)       LA-aware pin escape length: 2
[03/18 22:54:09    588s] (I)       Split for must join    : true
[03/18 22:54:09    588s] (I)       Route guide main branches file: /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.rgfSgcKsT.trunk.1
[03/18 22:54:09    588s] (I)       Route guide min downstream WL type: SUBTREE
[03/18 22:54:09    588s] (I)       Routing effort level   : 10000
[03/18 22:54:09    588s] (I)       Special modeling for N7: 0
[03/18 22:54:09    588s] (I)       Special modeling for N6: 0
[03/18 22:54:09    588s] (I)       N3 special modeling    : 0
[03/18 22:54:09    588s] (I)       Special modeling for N5 v6: 0
[03/18 22:54:09    588s] (I)       Special settings for S3: 0
[03/18 22:54:09    588s] (I)       Special settings for S4: 0
[03/18 22:54:09    588s] (I)       Special settings for S5 v2: 0
[03/18 22:54:09    588s] (I)       Special settings for S7: 0
[03/18 22:54:09    588s] (I)       Special settings for S8: 0
[03/18 22:54:09    588s] (I)       Prefer layer length threshold: 8
[03/18 22:54:09    588s] (I)       Overflow penalty cost  : 10
[03/18 22:54:09    588s] (I)       A-star cost            : 0.30
[03/18 22:54:09    588s] (I)       Misalignment cost      : 10.00
[03/18 22:54:09    588s] (I)       Threshold for short IRoute: 6
[03/18 22:54:09    588s] (I)       Via cost during post routing: 1.00
[03/18 22:54:09    588s] (I)       source-to-sink ratio   : 0.30
[03/18 22:54:09    588s] (I)       Scenic ratio bound     : 3.00
[03/18 22:54:09    588s] (I)       Segment layer relax scenic ratio: 1.25
[03/18 22:54:09    588s] (I)       Source-sink aware LA ratio: 0.50
[03/18 22:54:09    588s] (I)       PG-aware similar topology routing: true
[03/18 22:54:09    588s] (I)       Maze routing via cost fix: true
[03/18 22:54:09    588s] (I)       Apply PRL on PG terms  : true
[03/18 22:54:09    588s] (I)       Apply PRL on obs objects: true
[03/18 22:54:09    588s] (I)       Handle range-type spacing rules: true
[03/18 22:54:09    588s] (I)       Apply function for special wires: true
[03/18 22:54:09    588s] (I)       Layer by layer blockage reading: true
[03/18 22:54:09    588s] (I)       Offset calculation fix : true
[03/18 22:54:09    588s] (I)       Parallel spacing query fix: true
[03/18 22:54:09    588s] (I)       Force source to root IR: true
[03/18 22:54:09    588s] (I)       Layer Weights          : L2:4 L3:2.5
[03/18 22:54:09    588s] (I)       Route stripe layer range: 
[03/18 22:54:09    588s] (I)       Honor partition fences : 
[03/18 22:54:09    588s] (I)       Honor partition pin    : 
[03/18 22:54:09    588s] (I)       Honor partition fences with feedthrough: 
[03/18 22:54:09    588s] (I)       Do not relax to DPT layer: true
[03/18 22:54:09    588s] (I)       Pass through capacity modeling: true
[03/18 22:54:09    588s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:54:09    588s] (I)       Use row-based GCell size
[03/18 22:54:09    588s] (I)       Use row-based GCell align
[03/18 22:54:09    588s] (I)       GCell unit size   : 3600
[03/18 22:54:09    588s] (I)       GCell multiplier  : 1
[03/18 22:54:09    588s] (I)       GCell row height  : 3600
[03/18 22:54:09    588s] (I)       Actual row height : 3600
[03/18 22:54:09    588s] (I)       GCell align ref   : 20000 20000
[03/18 22:54:09    588s] [NR-eGR] Track table information for default rule: 
[03/18 22:54:09    588s] [NR-eGR] M1 has no routable track
[03/18 22:54:09    588s] [NR-eGR] M2 has single uniform track structure
[03/18 22:54:09    588s] [NR-eGR] M3 has single uniform track structure
[03/18 22:54:09    588s] [NR-eGR] M4 has single uniform track structure
[03/18 22:54:09    588s] [NR-eGR] M5 has single uniform track structure
[03/18 22:54:09    588s] [NR-eGR] M6 has single uniform track structure
[03/18 22:54:09    588s] [NR-eGR] M7 has single uniform track structure
[03/18 22:54:09    588s] [NR-eGR] M8 has single uniform track structure
[03/18 22:54:09    588s] (I)       ===========================================================================
[03/18 22:54:09    588s] (I)       == Report All Rule Vias ==
[03/18 22:54:09    588s] (I)       ===========================================================================
[03/18 22:54:09    588s] (I)        Via Rule : (Default)
[03/18 22:54:09    588s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:54:09    588s] (I)       ---------------------------------------------------------------------------
[03/18 22:54:09    588s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:54:09    588s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:54:09    588s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:54:09    588s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:54:09    588s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:54:09    588s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:54:09    588s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:54:09    588s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:54:09    588s] (I)       ===========================================================================
[03/18 22:54:09    588s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] [NR-eGR] Read 36478 PG shapes
[03/18 22:54:09    588s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:54:09    588s] [NR-eGR] #Instance Blockages : 0
[03/18 22:54:09    588s] [NR-eGR] #PG Blockages       : 36478
[03/18 22:54:09    588s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:54:09    588s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:54:09    588s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:54:09    588s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:54:09    588s] (I)       readDataFromPlaceDB
[03/18 22:54:09    588s] (I)       Read net information..
[03/18 22:54:09    588s] [NR-eGR] Read numTotalNets=15908  numIgnoredNets=15858
[03/18 22:54:09    588s] (I)       Read testcase time = 0.010 seconds
[03/18 22:54:09    588s] 
[03/18 22:54:09    588s] [NR-eGR] Connected 0 must-join pins/ports
[03/18 22:54:09    588s] (I)       early_global_route_priority property id does not exist.
[03/18 22:54:09    588s] (I)       Start initializing grid graph
[03/18 22:54:09    588s] (I)       End initializing grid graph
[03/18 22:54:09    588s] (I)       Model blockages into capacity
[03/18 22:54:09    588s] (I)       Read Num Blocks=36478  Num Prerouted Wires=0  Num CS=0
[03/18 22:54:09    588s] (I)       Started Modeling ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 1 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 2 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Layer 1 (V) : #blockages 8527 : #preroutes 0
[03/18 22:54:09    588s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 3 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Layer 2 (H) : #blockages 23751 : #preroutes 0
[03/18 22:54:09    588s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 4 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Layer 3 (V) : #blockages 4200 : #preroutes 0
[03/18 22:54:09    588s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 5 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:54:09    588s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 6 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:54:09    588s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 7 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:54:09    588s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Modeling Layer 8 ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:54:09    588s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       -- layer congestion ratio --
[03/18 22:54:09    588s] (I)       Layer 1 : 0.100000
[03/18 22:54:09    588s] (I)       Layer 2 : 0.700000
[03/18 22:54:09    588s] (I)       Layer 3 : 0.700000
[03/18 22:54:09    588s] (I)       Layer 4 : 1.000000
[03/18 22:54:09    588s] (I)       Layer 5 : 1.000000
[03/18 22:54:09    588s] (I)       Layer 6 : 1.000000
[03/18 22:54:09    588s] (I)       Layer 7 : 1.000000
[03/18 22:54:09    588s] (I)       Layer 8 : 1.000000
[03/18 22:54:09    588s] (I)       ----------------------------
[03/18 22:54:09    588s] (I)       Moved 0 terms for better access 
[03/18 22:54:09    588s] (I)       Number of ignored nets = 0
[03/18 22:54:09    588s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:54:09    588s] (I)       Number of clock nets = 50.  Ignored: No
[03/18 22:54:09    588s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:54:09    588s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:54:09    588s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:54:09    588s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:54:09    588s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:54:09    588s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:54:09    588s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:54:09    588s] [NR-eGR] There are 50 clock nets ( 50 with NDR ).
[03/18 22:54:09    588s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1709.9 MB
[03/18 22:54:09    588s] (I)       Ndr track 0 does not exist
[03/18 22:54:09    588s] (I)       Ndr track 0 does not exist
[03/18 22:54:09    588s] (I)       Layer1  viaCost=300.00
[03/18 22:54:09    588s] (I)       Layer2  viaCost=100.00
[03/18 22:54:09    588s] (I)       Layer3  viaCost=100.00
[03/18 22:54:09    588s] (I)       Layer4  viaCost=100.00
[03/18 22:54:09    588s] (I)       Layer5  viaCost=100.00
[03/18 22:54:09    588s] (I)       Layer6  viaCost=200.00
[03/18 22:54:09    588s] (I)       Layer7  viaCost=100.00
[03/18 22:54:09    588s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:54:09    588s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:54:09    588s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:54:09    588s] (I)       Site width          :   400  (dbu)
[03/18 22:54:09    588s] (I)       Row height          :  3600  (dbu)
[03/18 22:54:09    588s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:54:09    588s] (I)       GCell width         :  3600  (dbu)
[03/18 22:54:09    588s] (I)       GCell height        :  3600  (dbu)
[03/18 22:54:09    588s] (I)       Grid                :   219   219     8
[03/18 22:54:09    588s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:54:09    588s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:54:09    588s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:54:09    588s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:54:09    588s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:54:09    588s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:54:09    588s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:54:09    588s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:54:09    588s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:54:09    588s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:54:09    588s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:54:09    588s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:54:09    588s] (I)       --------------------------------------------------------
[03/18 22:54:09    588s] 
[03/18 22:54:09    588s] [NR-eGR] ============ Routing rule table ============
[03/18 22:54:09    588s] [NR-eGR] Rule id: 0  Nets: 50 
[03/18 22:54:09    588s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 22:54:09    588s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 22:54:09    588s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 22:54:09    588s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:09    588s] [NR-eGR] Rule id: 1  Nets: 0 
[03/18 22:54:09    588s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:54:09    588s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:54:09    588s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:09    588s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:09    588s] [NR-eGR] ========================================
[03/18 22:54:09    588s] [NR-eGR] 
[03/18 22:54:09    588s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:54:09    588s] (I)       blocked tracks on layer2 : = 109055 / 432087 (25.24%)
[03/18 22:54:09    588s] (I)       blocked tracks on layer3 : = 29969 / 431649 (6.94%)
[03/18 22:54:09    588s] (I)       blocked tracks on layer4 : = 125101 / 432087 (28.95%)
[03/18 22:54:09    588s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:54:09    588s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:54:09    588s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:54:09    588s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:54:09    588s] (I)       After initializing earlyGlobalRoute syMemory usage = 1709.9 MB
[03/18 22:54:09    588s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Global Routing ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       ============= Initialization =============
[03/18 22:54:09    588s] (I)       totalPins=4571  totalGlobalPin=4548 (99.50%)
[03/18 22:54:09    588s] (I)       Started Build MST ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Generate topology with single threads
[03/18 22:54:09    588s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       total 2D Cap : 711126 = (403837 H, 307289 V)
[03/18 22:54:09    588s] [NR-eGR] Layer group 1: route 50 net(s) in layer range [3, 4]
[03/18 22:54:09    588s] (I)       ============  Phase 1a Route ============
[03/18 22:54:09    588s] (I)       Started Phase 1a ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 151
[03/18 22:54:09    588s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Usage: 9500 = (4258 H, 5242 V) = (1.05% H, 1.71% V) = (7.664e+03um H, 9.436e+03um V)
[03/18 22:54:09    588s] (I)       
[03/18 22:54:09    588s] (I)       ============  Phase 1b Route ============
[03/18 22:54:09    588s] (I)       Started Phase 1b ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Usage: 9495 = (4254 H, 5241 V) = (1.05% H, 1.71% V) = (7.657e+03um H, 9.434e+03um V)
[03/18 22:54:09    588s] (I)       
[03/18 22:54:09    588s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 1.12% V. EstWL: 1.709100e+04um
[03/18 22:54:09    588s] (I)       ============  Phase 1c Route ============
[03/18 22:54:09    588s] (I)       Started Phase 1c ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Level2 Grid: 44 x 44
[03/18 22:54:09    588s] (I)       Started Two Level Routing ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Usage: 9495 = (4254 H, 5241 V) = (1.05% H, 1.71% V) = (7.657e+03um H, 9.434e+03um V)
[03/18 22:54:09    588s] (I)       
[03/18 22:54:09    588s] (I)       ============  Phase 1d Route ============
[03/18 22:54:09    588s] (I)       Started Phase 1d ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Usage: 9973 = (4739 H, 5234 V) = (1.17% H, 1.70% V) = (8.530e+03um H, 9.421e+03um V)
[03/18 22:54:09    588s] (I)       
[03/18 22:54:09    588s] (I)       ============  Phase 1e Route ============
[03/18 22:54:09    588s] (I)       Started Phase 1e ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Usage: 9973 = (4739 H, 5234 V) = (1.17% H, 1.70% V) = (8.530e+03um H, 9.421e+03um V)
[03/18 22:54:09    588s] (I)       
[03/18 22:54:09    588s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.795140e+04um
[03/18 22:54:09    588s] [NR-eGR] 
[03/18 22:54:09    588s] (I)       ============  Phase 1f Route ============
[03/18 22:54:09    588s] (I)       Started Phase 1f ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Usage: 9934 = (4707 H, 5227 V) = (1.17% H, 1.70% V) = (8.473e+03um H, 9.409e+03um V)
[03/18 22:54:09    588s] (I)       
[03/18 22:54:09    588s] (I)       ============  Phase 1g Route ============
[03/18 22:54:09    588s] (I)       Started Post Routing ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Usage: 9750 = (4557 H, 5193 V) = (1.13% H, 1.69% V) = (8.203e+03um H, 9.347e+03um V)
[03/18 22:54:09    588s] (I)       
[03/18 22:54:09    588s] (I)       numNets=50  numFullyRipUpNets=47  numPartialRipUpNets=47 routedWL=532
[03/18 22:54:09    588s] [NR-eGR] Create a new net group with 47 nets and layer range [3, 6]
[03/18 22:54:09    588s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Running layer assignment with 1 threads
[03/18 22:54:09    588s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Started Build MST ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    588s] (I)       Generate topology with single threads
[03/18 22:54:09    589s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       total 2D Cap : 1574943 = (835567 H, 739376 V)
[03/18 22:54:09    589s] [NR-eGR] Layer group 2: route 47 net(s) in layer range [3, 6]
[03/18 22:54:09    589s] (I)       ============  Phase 1a Route ============
[03/18 22:54:09    589s] (I)       Started Phase 1a ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 18575 = (8346 H, 10229 V) = (1.00% H, 1.38% V) = (1.502e+04um H, 1.841e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1b Route ============
[03/18 22:54:09    589s] (I)       Usage: 18575 = (8346 H, 10229 V) = (1.00% H, 1.38% V) = (1.502e+04um H, 1.841e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.343500e+04um
[03/18 22:54:09    589s] (I)       ============  Phase 1c Route ============
[03/18 22:54:09    589s] (I)       Usage: 18575 = (8346 H, 10229 V) = (1.00% H, 1.38% V) = (1.502e+04um H, 1.841e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1d Route ============
[03/18 22:54:09    589s] (I)       Usage: 18575 = (8346 H, 10229 V) = (1.00% H, 1.38% V) = (1.502e+04um H, 1.841e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1e Route ============
[03/18 22:54:09    589s] (I)       Started Phase 1e ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 18575 = (8346 H, 10229 V) = (1.00% H, 1.38% V) = (1.502e+04um H, 1.841e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.343500e+04um
[03/18 22:54:09    589s] [NR-eGR] 
[03/18 22:54:09    589s] (I)       ============  Phase 1f Route ============
[03/18 22:54:09    589s] (I)       Usage: 18575 = (8346 H, 10229 V) = (1.00% H, 1.38% V) = (1.502e+04um H, 1.841e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1g Route ============
[03/18 22:54:09    589s] (I)       Started Post Routing ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 18545 = (8331 H, 10214 V) = (1.00% H, 1.38% V) = (1.500e+04um H, 1.839e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       numNets=47  numFullyRipUpNets=32  numPartialRipUpNets=32 routedWL=2793
[03/18 22:54:09    589s] [NR-eGR] Create a new net group with 32 nets and layer range [3, 8]
[03/18 22:54:09    589s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Running layer assignment with 1 threads
[03/18 22:54:09    589s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Started Build MST ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Generate topology with single threads
[03/18 22:54:09    589s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       total 2D Cap : 1790877 = (943534 H, 847343 V)
[03/18 22:54:09    589s] [NR-eGR] Layer group 3: route 32 net(s) in layer range [3, 8]
[03/18 22:54:09    589s] (I)       ============  Phase 1a Route ============
[03/18 22:54:09    589s] (I)       Started Phase 1a ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 24572 = (10923 H, 13649 V) = (1.16% H, 1.61% V) = (1.966e+04um H, 2.457e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1b Route ============
[03/18 22:54:09    589s] (I)       Usage: 24572 = (10923 H, 13649 V) = (1.16% H, 1.61% V) = (1.966e+04um H, 2.457e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.422960e+04um
[03/18 22:54:09    589s] (I)       ============  Phase 1c Route ============
[03/18 22:54:09    589s] (I)       Usage: 24572 = (10923 H, 13649 V) = (1.16% H, 1.61% V) = (1.966e+04um H, 2.457e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1d Route ============
[03/18 22:54:09    589s] (I)       Usage: 24572 = (10923 H, 13649 V) = (1.16% H, 1.61% V) = (1.966e+04um H, 2.457e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1e Route ============
[03/18 22:54:09    589s] (I)       Started Phase 1e ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 24572 = (10923 H, 13649 V) = (1.16% H, 1.61% V) = (1.966e+04um H, 2.457e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.422960e+04um
[03/18 22:54:09    589s] [NR-eGR] 
[03/18 22:54:09    589s] (I)       ============  Phase 1f Route ============
[03/18 22:54:09    589s] (I)       Usage: 24572 = (10923 H, 13649 V) = (1.16% H, 1.61% V) = (1.966e+04um H, 2.457e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1g Route ============
[03/18 22:54:09    589s] (I)       Started Post Routing ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 24549 = (10909 H, 13640 V) = (1.16% H, 1.61% V) = (1.964e+04um H, 2.455e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       numNets=32  numFullyRipUpNets=0  numPartialRipUpNets=14 routedWL=3342
[03/18 22:54:09    589s] [NR-eGR] Create a new net group with 14 nets and layer range [2, 8]
[03/18 22:54:09    589s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Running layer assignment with 1 threads
[03/18 22:54:09    589s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Started Build MST ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Generate topology with single threads
[03/18 22:54:09    589s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       total 2D Cap : 2161649 = (943534 H, 1218115 V)
[03/18 22:54:09    589s] [NR-eGR] Layer group 4: route 14 net(s) in layer range [2, 8]
[03/18 22:54:09    589s] (I)       ============  Phase 1a Route ============
[03/18 22:54:09    589s] (I)       Started Phase 1a ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 29847 = (13148 H, 16699 V) = (1.39% H, 1.37% V) = (2.367e+04um H, 3.006e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1b Route ============
[03/18 22:54:09    589s] (I)       Usage: 29847 = (13148 H, 16699 V) = (1.39% H, 1.37% V) = (2.367e+04um H, 3.006e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.372460e+04um
[03/18 22:54:09    589s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:54:09    589s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:54:09    589s] (I)       ============  Phase 1c Route ============
[03/18 22:54:09    589s] (I)       Usage: 29847 = (13148 H, 16699 V) = (1.39% H, 1.37% V) = (2.367e+04um H, 3.006e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1d Route ============
[03/18 22:54:09    589s] (I)       Usage: 29847 = (13148 H, 16699 V) = (1.39% H, 1.37% V) = (2.367e+04um H, 3.006e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1e Route ============
[03/18 22:54:09    589s] (I)       Started Phase 1e ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 29847 = (13148 H, 16699 V) = (1.39% H, 1.37% V) = (2.367e+04um H, 3.006e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.372460e+04um
[03/18 22:54:09    589s] [NR-eGR] 
[03/18 22:54:09    589s] (I)       ============  Phase 1f Route ============
[03/18 22:54:09    589s] (I)       Usage: 29847 = (13148 H, 16699 V) = (1.39% H, 1.37% V) = (2.367e+04um H, 3.006e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       ============  Phase 1g Route ============
[03/18 22:54:09    589s] (I)       Started Post Routing ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Usage: 29840 = (13136 H, 16704 V) = (1.39% H, 1.37% V) = (2.364e+04um H, 3.007e+04um V)
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Running layer assignment with 1 threads
[03/18 22:54:09    589s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       
[03/18 22:54:09    589s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:54:09    589s] [NR-eGR]                        OverCon            
[03/18 22:54:09    589s] [NR-eGR]                         #Gcell     %Gcell
[03/18 22:54:09    589s] [NR-eGR]       Layer                (1)    OverCon 
[03/18 22:54:09    589s] [NR-eGR] ----------------------------------------------
[03/18 22:54:09    589s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:09    589s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:09    589s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:09    589s] [NR-eGR]      M4  (4)        19( 0.05%)   ( 0.05%) 
[03/18 22:54:09    589s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:09    589s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:09    589s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:09    589s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:09    589s] [NR-eGR] ----------------------------------------------
[03/18 22:54:09    589s] [NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[03/18 22:54:09    589s] [NR-eGR] 
[03/18 22:54:09    589s] (I)       Finished Global Routing ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       total 2D Cap : 2175667 = (945557 H, 1230110 V)
[03/18 22:54:09    589s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:54:09    589s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:54:09    589s] (I)       ============= track Assignment ============
[03/18 22:54:09    589s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Started Greedy Track Assignment ( Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:54:09    589s] (I)       Running track assignment with 1 threads
[03/18 22:54:09    589s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] (I)       Run Multi-thread track assignment
[03/18 22:54:09    589s] (I)       Finished Greedy Track Assignment ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1709.87 MB )
[03/18 22:54:09    589s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:09    589s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51951
[03/18 22:54:09    589s] [NR-eGR]     M2  (2V) length: 1.032613e+05um, number of vias: 76444
[03/18 22:54:09    589s] [NR-eGR]     M3  (3H) length: 1.027967e+05um, number of vias: 5467
[03/18 22:54:09    589s] [NR-eGR]     M4  (4V) length: 2.656810e+04um, number of vias: 1440
[03/18 22:54:09    589s] [NR-eGR]     M5  (5H) length: 7.852400e+03um, number of vias: 804
[03/18 22:54:09    589s] [NR-eGR]     M6  (6V) length: 4.802600e+03um, number of vias: 8
[03/18 22:54:09    589s] [NR-eGR]     M7  (7H) length: 1.960000e+01um, number of vias: 11
[03/18 22:54:09    589s] [NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[03/18 22:54:09    589s] [NR-eGR] Total length: 2.453883e+05um, number of vias: 136125
[03/18 22:54:09    589s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:09    589s] [NR-eGR] Total eGR-routed clock nets wire length: 1.774640e+04um 
[03/18 22:54:09    589s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:09    589s] [NR-eGR] Report for selected net(s) only.
[03/18 22:54:09    589s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 4570
[03/18 22:54:09    589s] [NR-eGR]     M2  (2V) length: 3.997600e+03um, number of vias: 5563
[03/18 22:54:09    589s] [NR-eGR]     M3  (3H) length: 6.783000e+03um, number of vias: 2520
[03/18 22:54:09    589s] [NR-eGR]     M4  (4V) length: 4.815600e+03um, number of vias: 681
[03/18 22:54:09    589s] [NR-eGR]     M5  (5H) length: 1.251800e+03um, number of vias: 453
[03/18 22:54:09    589s] [NR-eGR]     M6  (6V) length: 8.984000e+02um, number of vias: 0
[03/18 22:54:09    589s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:54:09    589s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:54:09    589s] [NR-eGR] Total length: 1.774640e+04um, number of vias: 13787
[03/18 22:54:09    589s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:09    589s] [NR-eGR] Total routed clock nets wire length: 1.774640e+04um, number of vias: 13787
[03/18 22:54:09    589s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:09    589s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 1671.87 MB )
[03/18 22:54:09    589s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.rgfSgcKsT
[03/18 22:54:09    589s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/18 22:54:09    589s]     Routing using eGR in eGR->NR Step done.
[03/18 22:54:09    589s]     Routing using NR in eGR->NR Step...
[03/18 22:54:09    589s] 
[03/18 22:54:09    589s] CCOPT: Preparing to route 50 clock nets with NanoRoute.
[03/18 22:54:09    589s]   All net are default rule.
[03/18 22:54:09    589s]   Removed pre-existing routes for 50 nets.
[03/18 22:54:09    589s]   Preferred NanoRoute mode settings: Current
[03/18 22:54:09    589s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/18 22:54:09    589s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/18 22:54:09    589s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/18 22:54:09    589s]       Clock detailed routing...
[03/18 22:54:09    589s]         NanoRoute...
[03/18 22:54:09    589s] % Begin globalDetailRoute (date=03/18 22:54:09, mem=1296.9M)
[03/18 22:54:09    589s] 
[03/18 22:54:09    589s] globalDetailRoute
[03/18 22:54:09    589s] 
[03/18 22:54:09    589s] #setNanoRouteMode -drouteAutoStop false
[03/18 22:54:09    589s] #setNanoRouteMode -drouteEndIteration 20
[03/18 22:54:09    589s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/18 22:54:09    589s] #setNanoRouteMode -routeSelectedNetOnly true
[03/18 22:54:09    589s] #setNanoRouteMode -routeWithEco true
[03/18 22:54:09    589s] #setNanoRouteMode -routeWithSiDriven false
[03/18 22:54:09    589s] #setNanoRouteMode -routeWithTimingDriven false
[03/18 22:54:09    589s] ### Time Record (globalDetailRoute) is installed.
[03/18 22:54:09    589s] #Start globalDetailRoute on Sat Mar 18 22:54:09 2023
[03/18 22:54:09    589s] #
[03/18 22:54:09    589s] ### Time Record (Pre Callback) is installed.
[03/18 22:54:09    589s] ### Time Record (Pre Callback) is uninstalled.
[03/18 22:54:09    589s] ### Time Record (DB Import) is installed.
[03/18 22:54:09    589s] ### Time Record (Timing Data Generation) is installed.
[03/18 22:54:09    589s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 22:54:09    589s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/18 22:54:09    589s] ### Net info: total nets: 15928
[03/18 22:54:09    589s] ### Net info: dirty nets: 50
[03/18 22:54:09    589s] ### Net info: marked as disconnected nets: 0
[03/18 22:54:09    589s] #num needed restored net=0
[03/18 22:54:09    589s] #need_extraction net=0 (total=15928)
[03/18 22:54:09    589s] ### Net info: fully routed nets: 0
[03/18 22:54:09    589s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 22:54:09    589s] ### Net info: unrouted nets: 15908
[03/18 22:54:09    589s] ### Net info: re-extraction nets: 0
[03/18 22:54:09    589s] ### Net info: selected nets: 50
[03/18 22:54:09    589s] ### Net info: ignored nets: 0
[03/18 22:54:09    589s] ### Net info: skip routing nets: 0
[03/18 22:54:10    589s] ### Time Record (DB Import) is uninstalled.
[03/18 22:54:10    589s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 22:54:10    589s] #RTESIG:78da8d91cb4ec330104559f31523b78b2091c463c7b5b34562555e2a85ad555ac7042576
[03/18 22:54:10    589s] #       153b95f87b026cdb2423efe6e8ced5f162f97ebf01826586320d544a8df0b4611491d394
[03/18 22:54:10    589s] #       322a732cf5b07abb23d78be5f3cb167901d5ae0906920fef9b5be883e92098186b676ffe
[03/18 22:54:10    589s] #       19c6280c2fa95d34d674e7999243ecfab198427120d11f7de3ed378124c46e589e4595a0
[03/18 22:54:10    589s] #       93ad4a2586b8e1e410655cdf9e8590f272aa17722e008b4cd0df81a46afc2e5e20e5b42d
[03/18 22:54:10    589s] #       2c289b01313903e212481edb635e3be74f7dd0d1b4475d2ab6d2b57176959abd495166fd
[03/18 22:54:10    589s] #       3e1c3273e8f5a769bcb3faf1ab7b50eb3ceb6cf56af7ebb01dd78d821540feea8cca144a
[03/18 22:54:10    589s] #       0139f1893045c5a472b56233981939733e44c951d7573f66e5fbaf
[03/18 22:54:10    589s] #
[03/18 22:54:10    589s] #Skip comparing routing design signature in db-snapshot flow
[03/18 22:54:10    589s] #RTESIG:78da8d913d4fc330108699f91527b7439048e2b3e3d8599198ca974a61b54aea9aa0d4ae
[03/18 22:54:10    589s] #       62a712ff9e000b434962dd768f1e9fde77b17cbd5d03c12a4399062aa5467858338ac869
[03/18 22:54:10    589s] #       4a199539567a58bddc90cbc5f2f16983bc80fdb60d069237efdb6be883e92098181b67af
[03/18 22:54:10    589s] #       7e19c6280c93342e1a6bbaf34cc52176fd98a6501c48f447df7afb492009b11b96675125
[03/18 22:54:10    589s] #       e8e4559512836ef8725019d71fce424879357517722e008b4cd0ef07c9bef5dbf80f29a7
[03/18 22:54:10    589s] #       d3c282b219109333202e81e4f170cc1be7fca90f3a9ac351578a95ba31ce96a9a94d8a32
[03/18 22:54:10    589s] #       ebebb0cbccaed7efa6f5ceeafb8fee4eadf2acb3fb675bafc2663c6e14ac00f273ce6898
[03/18 22:54:10    589s] #       422920273e212b8b3fb231505131d98d2ad90c6686674e734a8e9672f105abc00871
[03/18 22:54:10    589s] #
[03/18 22:54:10    589s] ### Time Record (Global Routing) is installed.
[03/18 22:54:10    589s] ### Time Record (Global Routing) is uninstalled.
[03/18 22:54:10    589s] ### Time Record (Data Preparation) is installed.
[03/18 22:54:10    589s] #Start routing data preparation on Sat Mar 18 22:54:10 2023
[03/18 22:54:10    589s] #
[03/18 22:54:10    589s] #Minimum voltage of a net in the design = 0.000.
[03/18 22:54:10    589s] #Maximum voltage of a net in the design = 1.100.
[03/18 22:54:10    589s] #Voltage range [0.000 - 1.100] has 15926 nets.
[03/18 22:54:10    589s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 22:54:10    589s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 22:54:10    589s] ### Time Record (Cell Pin Access) is installed.
[03/18 22:54:10    589s] #Initial pin access analysis.
[03/18 22:54:20    599s] #Detail pin access analysis.
[03/18 22:54:20    599s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 22:54:20    600s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 22:54:20    600s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:54:20    600s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:54:20    600s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:54:20    600s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:54:20    600s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:54:20    600s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 22:54:20    600s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 22:54:20    600s] #Regenerating Ggrids automatically.
[03/18 22:54:20    600s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 22:54:20    600s] #Using automatically generated G-grids.
[03/18 22:54:21    600s] #Done routing data preparation.
[03/18 22:54:21    600s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1310.35 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    600s] ### Time Record (Data Preparation) is uninstalled.
[03/18 22:54:21    600s] ### Time Record (Special Wire Merging) is installed.
[03/18 22:54:21    600s] #Merging special wires: starts on Sat Mar 18 22:54:21 2023 with memory = 1311.07 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    600s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 22:54:21    600s] #reading routing guides ......
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #Finished routing data preparation on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #Cpu time = 00:00:11
[03/18 22:54:21    600s] #Elapsed time = 00:00:11
[03/18 22:54:21    600s] #Increased memory = 13.24 (MB)
[03/18 22:54:21    600s] #Total memory = 1311.59 (MB)
[03/18 22:54:21    600s] #Peak memory = 1409.46 (MB)
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] ### Time Record (Global Routing) is installed.
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #Start global routing on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #Start global routing initialization on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #Number of eco nets is 0
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] #Start global routing data preparation on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 22:54:21 2023 with memory = 1311.84 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    600s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    600s] #Start routing resource analysis on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    600s] #
[03/18 22:54:21    600s] ### init_is_bin_blocked starts on Sat Mar 18 22:54:21 2023 with memory = 1311.86 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    600s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    600s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 22:54:21 2023 with memory = 1314.43 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### adjust_flow_cap starts on Sat Mar 18 22:54:21 2023 with memory = 1314.57 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### adjust_partial_route_blockage starts on Sat Mar 18 22:54:21 2023 with memory = 1314.57 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### set_via_blocked starts on Sat Mar 18 22:54:21 2023 with memory = 1314.57 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### copy_flow starts on Sat Mar 18 22:54:21 2023 with memory = 1314.57 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] #Routing resource analysis is done on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] ### report_flow_cap starts on Sat Mar 18 22:54:21 2023 with memory = 1314.58 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] #  Resource Analysis:
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 22:54:21    601s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 22:54:21    601s] #  --------------------------------------------------------------
[03/18 22:54:21    601s] #  M1             H        1892          79       17292    58.74%
[03/18 22:54:21    601s] #  M2             V        1889          84       17292     1.58%
[03/18 22:54:21    601s] #  M3             H        1971           0       17292     0.21%
[03/18 22:54:21    601s] #  M4             V        1399         574       17292     3.01%
[03/18 22:54:21    601s] #  M5             H        1971           0       17292     0.00%
[03/18 22:54:21    601s] #  M6             V        1973           0       17292     0.00%
[03/18 22:54:21    601s] #  M7             H         493           0       17292     0.00%
[03/18 22:54:21    601s] #  M8             V         493           0       17292     0.00%
[03/18 22:54:21    601s] #  --------------------------------------------------------------
[03/18 22:54:21    601s] #  Total                  12081       4.67%      138336     7.94%
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #  50 nets (0.31%) with 1 preferred extra spacing.
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### analyze_m2_tracks starts on Sat Mar 18 22:54:21 2023 with memory = 1314.59 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### report_initial_resource starts on Sat Mar 18 22:54:21 2023 with memory = 1314.59 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### mark_pg_pins_accessibility starts on Sat Mar 18 22:54:21 2023 with memory = 1314.60 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### set_net_region starts on Sat Mar 18 22:54:21 2023 with memory = 1314.60 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #Global routing data preparation is done on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.61 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] ### prepare_level starts on Sat Mar 18 22:54:21 2023 with memory = 1314.62 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] #Routing guide is on.
[03/18 22:54:21    601s] ### init level 1 starts on Sat Mar 18 22:54:21 2023 with memory = 1314.63 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### Level 1 hgrid = 132 X 131
[03/18 22:54:21    601s] ### prepare_level_flow starts on Sat Mar 18 22:54:21 2023 with memory = 1314.67 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #Global routing initialization is done on Sat Mar 18 22:54:21 2023
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.67 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] #
[03/18 22:54:21    601s] #start global routing iteration 1...
[03/18 22:54:21    601s] ### init_flow_edge starts on Sat Mar 18 22:54:21 2023 with memory = 1314.73 (MB), peak = 1409.46 (MB)
[03/18 22:54:21    601s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:21    601s] ### routing at level 1 (topmost level) iter 0
[03/18 22:54:23    602s] ### measure_qor starts on Sat Mar 18 22:54:23 2023 with memory = 1319.73 (MB), peak = 1409.46 (MB)
[03/18 22:54:23    602s] ### measure_congestion starts on Sat Mar 18 22:54:23 2023 with memory = 1319.73 (MB), peak = 1409.46 (MB)
[03/18 22:54:23    602s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:23    602s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:23    602s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1319.73 (MB), peak = 1409.46 (MB)
[03/18 22:54:23    602s] #
[03/18 22:54:23    602s] #start global routing iteration 2...
[03/18 22:54:23    602s] ### routing at level 1 (topmost level) iter 1
[03/18 22:54:24    604s] ### measure_qor starts on Sat Mar 18 22:54:24 2023 with memory = 1320.52 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### measure_congestion starts on Sat Mar 18 22:54:24 2023 with memory = 1320.52 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1320.52 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] ### route_end starts on Sat Mar 18 22:54:24 2023 with memory = 1320.52 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[03/18 22:54:24    604s] #Total number of selected nets for routing = 50.
[03/18 22:54:24    604s] #Total number of unselected nets (but routable) for routing = 15858 (skipped).
[03/18 22:54:24    604s] #Total number of nets in the design = 15928.
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #15858 skipped nets do not have any wires.
[03/18 22:54:24    604s] #50 routable nets have only global wires.
[03/18 22:54:24    604s] #50 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #Routed net constraints summary:
[03/18 22:54:24    604s] #------------------------------------------------
[03/18 22:54:24    604s] #        Rules   Pref Extra Space   Unconstrained  
[03/18 22:54:24    604s] #------------------------------------------------
[03/18 22:54:24    604s] #      Default                 50               0  
[03/18 22:54:24    604s] #------------------------------------------------
[03/18 22:54:24    604s] #        Total                 50               0  
[03/18 22:54:24    604s] #------------------------------------------------
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #Routing constraints summary of the whole design:
[03/18 22:54:24    604s] #-------------------------------------------------------------
[03/18 22:54:24    604s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/18 22:54:24    604s] #-------------------------------------------------------------
[03/18 22:54:24    604s] #      Default                 50            1           15857  
[03/18 22:54:24    604s] #-------------------------------------------------------------
[03/18 22:54:24    604s] #        Total                 50            1           15857  
[03/18 22:54:24    604s] #-------------------------------------------------------------
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] ### cal_base_flow starts on Sat Mar 18 22:54:24 2023 with memory = 1320.54 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### init_flow_edge starts on Sat Mar 18 22:54:24 2023 with memory = 1320.54 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### cal_flow starts on Sat Mar 18 22:54:24 2023 with memory = 1323.47 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### report_overcon starts on Sat Mar 18 22:54:24 2023 with memory = 1323.49 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #                 OverCon          
[03/18 22:54:24    604s] #                  #Gcell    %Gcell
[03/18 22:54:24    604s] #     Layer           (1)   OverCon  Flow/Cap
[03/18 22:54:24    604s] #  ----------------------------------------------
[03/18 22:54:24    604s] #  M1            0(0.00%)   (0.00%)     0.50  
[03/18 22:54:24    604s] #  M2            0(0.00%)   (0.00%)     0.20  
[03/18 22:54:24    604s] #  M3            0(0.00%)   (0.00%)     0.10  
[03/18 22:54:24    604s] #  M4            6(0.04%)   (0.04%)     0.02  
[03/18 22:54:24    604s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/18 22:54:24    604s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/18 22:54:24    604s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/18 22:54:24    604s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/18 22:54:24    604s] #  ----------------------------------------------
[03/18 22:54:24    604s] #     Total      6(0.00%)   (0.00%)
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/18 22:54:24    604s] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### cal_base_flow starts on Sat Mar 18 22:54:24 2023 with memory = 1323.50 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### init_flow_edge starts on Sat Mar 18 22:54:24 2023 with memory = 1323.50 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### cal_flow starts on Sat Mar 18 22:54:24 2023 with memory = 1323.50 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### export_cong_map starts on Sat Mar 18 22:54:24 2023 with memory = 1323.50 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 22:54:24 2023 with memory = 1323.80 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### import_cong_map starts on Sat Mar 18 22:54:24 2023 with memory = 1323.80 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### update starts on Sat Mar 18 22:54:24 2023 with memory = 1323.80 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] #Complete Global Routing.
[03/18 22:54:24    604s] #Total number of nets with non-default rule or having extra spacing = 50
[03/18 22:54:24    604s] #Total wire length = 16764 um.
[03/18 22:54:24    604s] #Total half perimeter of net bounding box = 5667 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M1 = 0 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M2 = 3567 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M3 = 6399 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M4 = 4764 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M5 = 1182 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M6 = 852 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M7 = 0 um.
[03/18 22:54:24    604s] #Total wire length on LAYER M8 = 0 um.
[03/18 22:54:24    604s] #Total number of vias = 10696
[03/18 22:54:24    604s] #Up-Via Summary (total 10696):
[03/18 22:54:24    604s] #           
[03/18 22:54:24    604s] #-----------------------
[03/18 22:54:24    604s] # M1               4570
[03/18 22:54:24    604s] # M2               3248
[03/18 22:54:24    604s] # M3               1959
[03/18 22:54:24    604s] # M4                577
[03/18 22:54:24    604s] # M5                342
[03/18 22:54:24    604s] #-----------------------
[03/18 22:54:24    604s] #                 10696 
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #Total number of involved priority nets 50
[03/18 22:54:24    604s] #Maximum src to sink distance for priority net 228.2
[03/18 22:54:24    604s] #Average of max src_to_sink distance for priority net 91.8
[03/18 22:54:24    604s] #Average of ave src_to_sink distance for priority net 52.0
[03/18 22:54:24    604s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### report_overcon starts on Sat Mar 18 22:54:24 2023 with memory = 1324.24 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### report_overcon starts on Sat Mar 18 22:54:24 2023 with memory = 1324.24 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] #Max overcon = 1 tracks.
[03/18 22:54:24    604s] #Total overcon = 0.00%.
[03/18 22:54:24    604s] #Worst layer Gcell overcon rate = 0.04%.
[03/18 22:54:24    604s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #Global routing statistics:
[03/18 22:54:24    604s] #Cpu time = 00:00:03
[03/18 22:54:24    604s] #Elapsed time = 00:00:03
[03/18 22:54:24    604s] #Increased memory = 12.64 (MB)
[03/18 22:54:24    604s] #Total memory = 1324.25 (MB)
[03/18 22:54:24    604s] #Peak memory = 1409.46 (MB)
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #Finished global routing on Sat Mar 18 22:54:24 2023
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] #
[03/18 22:54:24    604s] ### Time Record (Global Routing) is uninstalled.
[03/18 22:54:24    604s] ### Time Record (Track Assignment) is installed.
[03/18 22:54:24    604s] #reading routing guides ......
[03/18 22:54:24    604s] ### Time Record (Track Assignment) is uninstalled.
[03/18 22:54:24    604s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1320.16 (MB), peak = 1409.46 (MB)
[03/18 22:54:24    604s] ### Time Record (Track Assignment) is installed.
[03/18 22:54:24    604s] #Start Track Assignment.
[03/18 22:54:25    604s] #Done with 1954 horizontal wires in 1 hboxes and 2710 vertical wires in 1 hboxes.
[03/18 22:54:25    604s] #Done with 1922 horizontal wires in 1 hboxes and 2646 vertical wires in 1 hboxes.
[03/18 22:54:25    604s] #Complete Track Assignment.
[03/18 22:54:25    604s] #Total number of nets with non-default rule or having extra spacing = 50
[03/18 22:54:25    604s] #Total wire length = 18304 um.
[03/18 22:54:25    604s] #Total half perimeter of net bounding box = 5667 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M1 = 1487 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M2 = 3543 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M3 = 6247 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M4 = 4933 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M5 = 1189 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M6 = 904 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M7 = 0 um.
[03/18 22:54:25    604s] #Total wire length on LAYER M8 = 0 um.
[03/18 22:54:25    604s] #Total number of vias = 10696
[03/18 22:54:25    604s] #Up-Via Summary (total 10696):
[03/18 22:54:25    604s] #           
[03/18 22:54:25    604s] #-----------------------
[03/18 22:54:25    604s] # M1               4570
[03/18 22:54:25    604s] # M2               3248
[03/18 22:54:25    604s] # M3               1959
[03/18 22:54:25    604s] # M4                577
[03/18 22:54:25    604s] # M5                342
[03/18 22:54:25    604s] #-----------------------
[03/18 22:54:25    604s] #                 10696 
[03/18 22:54:25    604s] #
[03/18 22:54:25    604s] ### Time Record (Track Assignment) is uninstalled.
[03/18 22:54:25    604s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.08 (MB), peak = 1409.46 (MB)
[03/18 22:54:25    604s] #
[03/18 22:54:25    604s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 22:54:25    604s] #Cpu time = 00:00:15
[03/18 22:54:25    604s] #Elapsed time = 00:00:15
[03/18 22:54:25    604s] #Increased memory = 29.94 (MB)
[03/18 22:54:25    604s] #Total memory = 1328.15 (MB)
[03/18 22:54:25    604s] #Peak memory = 1409.46 (MB)
[03/18 22:54:25    604s] ### Time Record (Detail Routing) is installed.
[03/18 22:54:25    605s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:54:26    605s] #
[03/18 22:54:26    605s] #Start Detail Routing..
[03/18 22:54:26    605s] #start initial detail routing ...
[03/18 22:54:26    605s] ### Design has 2 dirty nets
[03/18 22:54:54    634s] # ECO: 1.4% of the total area was rechecked for DRC, and 68.4% required routing.
[03/18 22:54:54    634s] #   number of violations = 0
[03/18 22:54:54    634s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1361.54 (MB), peak = 1409.46 (MB)
[03/18 22:54:54    634s] #Complete Detail Routing.
[03/18 22:54:54    634s] #Total number of nets with non-default rule or having extra spacing = 50
[03/18 22:54:54    634s] #Total wire length = 18414 um.
[03/18 22:54:54    634s] #Total half perimeter of net bounding box = 5667 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M1 = 0 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M2 = 237 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M3 = 8073 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M4 = 8343 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M5 = 1112 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M6 = 649 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M7 = 0 um.
[03/18 22:54:54    634s] #Total wire length on LAYER M8 = 0 um.
[03/18 22:54:54    634s] #Total number of vias = 14411
[03/18 22:54:54    634s] #Total number of multi-cut vias = 49 (  0.3%)
[03/18 22:54:54    634s] #Total number of single cut vias = 14362 ( 99.7%)
[03/18 22:54:54    634s] #Up-Via Summary (total 14411):
[03/18 22:54:54    634s] #                   single-cut          multi-cut      Total
[03/18 22:54:54    634s] #-----------------------------------------------------------
[03/18 22:54:54    634s] # M1              4521 ( 98.9%)        49 (  1.1%)       4570
[03/18 22:54:54    634s] # M2              4559 (100.0%)         0 (  0.0%)       4559
[03/18 22:54:54    634s] # M3              4748 (100.0%)         0 (  0.0%)       4748
[03/18 22:54:54    634s] # M4               385 (100.0%)         0 (  0.0%)        385
[03/18 22:54:54    634s] # M5               149 (100.0%)         0 (  0.0%)        149
[03/18 22:54:54    634s] #-----------------------------------------------------------
[03/18 22:54:54    634s] #                14362 ( 99.7%)        49 (  0.3%)      14411 
[03/18 22:54:54    634s] #
[03/18 22:54:54    634s] #Total number of DRC violations = 0
[03/18 22:54:54    634s] ### Time Record (Detail Routing) is uninstalled.
[03/18 22:54:54    634s] #Cpu time = 00:00:29
[03/18 22:54:54    634s] #Elapsed time = 00:00:29
[03/18 22:54:54    634s] #Increased memory = -1.19 (MB)
[03/18 22:54:54    634s] #Total memory = 1326.96 (MB)
[03/18 22:54:54    634s] #Peak memory = 1409.46 (MB)
[03/18 22:54:54    634s] #detailRoute Statistics:
[03/18 22:54:54    634s] #Cpu time = 00:00:29
[03/18 22:54:54    634s] #Elapsed time = 00:00:29
[03/18 22:54:54    634s] #Increased memory = -1.19 (MB)
[03/18 22:54:54    634s] #Total memory = 1326.96 (MB)
[03/18 22:54:54    634s] #Peak memory = 1409.46 (MB)
[03/18 22:54:54    634s] #Skip updating routing design signature in db-snapshot flow
[03/18 22:54:54    634s] ### Time Record (DB Export) is installed.
[03/18 22:54:54    634s] Extracting standard cell pins and blockage ...... 
[03/18 22:54:54    634s] Pin and blockage extraction finished
[03/18 22:54:54    634s] ### Time Record (DB Export) is uninstalled.
[03/18 22:54:54    634s] ### Time Record (Post Callback) is installed.
[03/18 22:54:54    634s] ### Time Record (Post Callback) is uninstalled.
[03/18 22:54:54    634s] #
[03/18 22:54:54    634s] #globalDetailRoute statistics:
[03/18 22:54:54    634s] #Cpu time = 00:00:45
[03/18 22:54:54    634s] #Elapsed time = 00:00:45
[03/18 22:54:54    634s] #Increased memory = 37.87 (MB)
[03/18 22:54:54    634s] #Total memory = 1334.86 (MB)
[03/18 22:54:54    634s] #Peak memory = 1409.46 (MB)
[03/18 22:54:54    634s] #Number of warnings = 1
[03/18 22:54:54    634s] #Total number of warnings = 4
[03/18 22:54:54    634s] #Number of fails = 0
[03/18 22:54:54    634s] #Total number of fails = 0
[03/18 22:54:54    634s] #Complete globalDetailRoute on Sat Mar 18 22:54:54 2023
[03/18 22:54:54    634s] #
[03/18 22:54:54    634s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 22:54:54    634s] ### 
[03/18 22:54:54    634s] ###   Scalability Statistics
[03/18 22:54:54    634s] ### 
[03/18 22:54:54    634s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:54:54    634s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/18 22:54:54    634s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:54:54    634s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 22:54:54    634s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 22:54:54    634s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/18 22:54:54    634s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/18 22:54:54    634s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/18 22:54:54    634s] ###   Cell Pin Access               |        00:00:10|        00:00:10|             1.0|
[03/18 22:54:54    634s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 22:54:54    634s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/18 22:54:54    634s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[03/18 22:54:54    634s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/18 22:54:54    634s] ###   Detail Routing                |        00:00:29|        00:00:29|             1.0|
[03/18 22:54:54    634s] ###   Entire Command                |        00:00:45|        00:00:45|             1.0|
[03/18 22:54:54    634s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:54:54    634s] ### 
[03/18 22:54:54    634s] % End globalDetailRoute (date=03/18 22:54:54, total cpu=0:00:45.2, real=0:00:45.0, peak res=1361.0M, current mem=1334.1M)
[03/18 22:54:54    634s]         NanoRoute done. (took cpu=0:00:45.2 real=0:00:45.2)
[03/18 22:54:54    634s]       Clock detailed routing done.
[03/18 22:54:54    634s] Checking guided vs. routed lengths for 50 nets...
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]       
[03/18 22:54:54    634s]       Guided max path lengths
[03/18 22:54:54    634s]       =======================
[03/18 22:54:54    634s]       
[03/18 22:54:54    634s]       ---------------------------------------
[03/18 22:54:54    634s]       From (um)    To (um)    Number of paths
[03/18 22:54:54    634s]       ---------------------------------------
[03/18 22:54:54    634s]          0.000      50.000           1
[03/18 22:54:54    634s]         50.000     100.000          36
[03/18 22:54:54    634s]        100.000     150.000           8
[03/18 22:54:54    634s]        150.000     200.000           4
[03/18 22:54:54    634s]        200.000     250.000           1
[03/18 22:54:54    634s]       ---------------------------------------
[03/18 22:54:54    634s]       
[03/18 22:54:54    634s]       Deviation of routing from guided max path lengths
[03/18 22:54:54    634s]       =================================================
[03/18 22:54:54    634s]       
[03/18 22:54:54    634s]       -------------------------------------
[03/18 22:54:54    634s]       From (%)    To (%)    Number of paths
[03/18 22:54:54    634s]       -------------------------------------
[03/18 22:54:54    634s]       below        0.000          38
[03/18 22:54:54    634s]         0.000      2.000           4
[03/18 22:54:54    634s]         2.000      4.000           2
[03/18 22:54:54    634s]         4.000      6.000           3
[03/18 22:54:54    634s]         6.000      8.000           0
[03/18 22:54:54    634s]         8.000     10.000           0
[03/18 22:54:54    634s]        10.000     12.000           1
[03/18 22:54:54    634s]        12.000     14.000           0
[03/18 22:54:54    634s]        14.000     16.000           2
[03/18 22:54:54    634s]       -------------------------------------
[03/18 22:54:54    634s]       
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Top 10 notable deviations of routed length from guided length
[03/18 22:54:54    634s]     =============================================================
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_7 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    72.200um, total =   353.800um
[03/18 22:54:54    634s]     Routed length:  max path =    67.600um, total =   441.325um
[03/18 22:54:54    634s]     Deviation:      max path =    -6.371%,  total =    24.739%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_34 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    91.400um, total =   368.600um
[03/18 22:54:54    634s]     Routed length:  max path =    95.200um, total =   459.400um
[03/18 22:54:54    634s]     Deviation:      max path =     4.158%,  total =    24.634%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_17 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    72.000um, total =   358.600um
[03/18 22:54:54    634s]     Routed length:  max path =    72.600um, total =   446.290um
[03/18 22:54:54    634s]     Deviation:      max path =     0.833%,  total =    24.453%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_5 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    58.800um, total =   336.800um
[03/18 22:54:54    634s]     Routed length:  max path =    59.200um, total =   412.685um
[03/18 22:54:54    634s]     Deviation:      max path =     0.680%,  total =    22.531%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_24 (100 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    74.200um, total =   372.599um
[03/18 22:54:54    634s]     Routed length:  max path =    68.200um, total =   455.980um
[03/18 22:54:54    634s]     Deviation:      max path =    -8.086%,  total =    22.378%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_19 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    51.000um, total =   352.300um
[03/18 22:54:54    634s]     Routed length:  max path =    58.400um, total =   431.000um
[03/18 22:54:54    634s]     Deviation:      max path =    14.510%,  total =    22.339%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_40 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    62.200um, total =   369.800um
[03/18 22:54:54    634s]     Routed length:  max path =    55.600um, total =   451.120um
[03/18 22:54:54    634s]     Deviation:      max path =   -10.611%,  total =    21.990%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_6 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    61.000um, total =   319.800um
[03/18 22:54:54    634s]     Routed length:  max path =    60.400um, total =   384.650um
[03/18 22:54:54    634s]     Deviation:      max path =    -0.984%,  total =    20.278%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_21 (101 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    92.800um, total =   353.899um
[03/18 22:54:54    634s]     Routed length:  max path =    89.600um, total =   423.505um
[03/18 22:54:54    634s]     Deviation:      max path =    -3.448%,  total =    19.668%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s]     Net CTS_46 (98 terminals)
[03/18 22:54:54    634s]     Guided length:  max path =    83.200um, total =   347.599um
[03/18 22:54:54    634s]     Routed length:  max path =    72.400um, total =   415.940um
[03/18 22:54:54    634s]     Deviation:      max path =   -12.981%,  total =    19.661%
[03/18 22:54:54    634s] 
[03/18 22:54:54    634s] Set FIXED routing status on 50 net(s)
[03/18 22:54:54    634s] Set FIXED placed status on 49 instance(s)
[03/18 22:54:54    634s]       Route Remaining Unrouted Nets...
[03/18 22:54:54    634s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/18 22:54:54    634s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1693.3M
[03/18 22:54:54    634s] All LLGs are deleted
[03/18 22:54:54    634s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1693.3M
[03/18 22:54:54    634s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:1691.7M
[03/18 22:54:54    634s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:1691.7M
[03/18 22:54:54    634s] ### Creating LA Mngr. totSessionCpu=0:10:35 mem=1691.7M
[03/18 22:54:54    634s] LayerId::1 widthSet size::4
[03/18 22:54:54    634s] LayerId::2 widthSet size::4
[03/18 22:54:54    634s] LayerId::3 widthSet size::4
[03/18 22:54:54    634s] LayerId::4 widthSet size::4
[03/18 22:54:54    634s] LayerId::5 widthSet size::4
[03/18 22:54:54    634s] LayerId::6 widthSet size::4
[03/18 22:54:54    634s] LayerId::7 widthSet size::4
[03/18 22:54:54    634s] LayerId::8 widthSet size::4
[03/18 22:54:54    634s] Updating RC grid for preRoute extraction ...
[03/18 22:54:54    634s] Initializing multi-corner capacitance tables ... 
[03/18 22:54:55    634s] Initializing multi-corner resistance tables ...
[03/18 22:54:55    634s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.816700 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/18 22:54:55    634s] ### Creating LA Mngr, finished. totSessionCpu=0:10:35 mem=1691.7M
[03/18 22:54:55    634s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1691.67 MB )
[03/18 22:54:55    634s] (I)       Started Loading and Dumping File ( Curr Mem: 1691.67 MB )
[03/18 22:54:55    634s] (I)       Reading DB...
[03/18 22:54:55    634s] (I)       Read data from FE... (mem=1691.7M)
[03/18 22:54:55    634s] (I)       Read nodes and places... (mem=1691.7M)
[03/18 22:54:55    634s] (I)       Done Read nodes and places (cpu=0.030s, mem=1693.8M)
[03/18 22:54:55    634s] (I)       Read nets... (mem=1693.8M)
[03/18 22:54:55    634s] (I)       Done Read nets (cpu=0.030s, mem=1695.8M)
[03/18 22:54:55    634s] (I)       Done Read data from FE (cpu=0.060s, mem=1695.8M)
[03/18 22:54:55    634s] (I)       before initializing RouteDB syMemory usage = 1695.8 MB
[03/18 22:54:55    634s] (I)       Honor MSV route constraint: false
[03/18 22:54:55    634s] (I)       Maximum routing layer  : 127
[03/18 22:54:55    634s] (I)       Minimum routing layer  : 2
[03/18 22:54:55    634s] (I)       Supply scale factor H  : 1.00
[03/18 22:54:55    634s] (I)       Supply scale factor V  : 1.00
[03/18 22:54:55    634s] (I)       Tracks used by clock wire: 0
[03/18 22:54:55    634s] (I)       Reverse direction      : 
[03/18 22:54:55    634s] (I)       Honor partition pin guides: true
[03/18 22:54:55    634s] (I)       Route selected nets only: false
[03/18 22:54:55    634s] (I)       Route secondary PG pins: false
[03/18 22:54:55    634s] (I)       Second PG max fanout   : 2147483647
[03/18 22:54:55    634s] (I)       Apply function for special wires: true
[03/18 22:54:55    634s] (I)       Layer by layer blockage reading: true
[03/18 22:54:55    634s] (I)       Offset calculation fix : true
[03/18 22:54:55    634s] (I)       Route stripe layer range: 
[03/18 22:54:55    634s] (I)       Honor partition fences : 
[03/18 22:54:55    634s] (I)       Honor partition pin    : 
[03/18 22:54:55    634s] (I)       Honor partition fences with feedthrough: 
[03/18 22:54:55    634s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:54:55    634s] (I)       Use row-based GCell size
[03/18 22:54:55    634s] (I)       Use row-based GCell align
[03/18 22:54:55    634s] (I)       GCell unit size   : 3600
[03/18 22:54:55    634s] (I)       GCell multiplier  : 1
[03/18 22:54:55    634s] (I)       GCell row height  : 3600
[03/18 22:54:55    634s] (I)       Actual row height : 3600
[03/18 22:54:55    634s] (I)       GCell align ref   : 20000 20000
[03/18 22:54:55    634s] [NR-eGR] Track table information for default rule: 
[03/18 22:54:55    634s] [NR-eGR] M1 has no routable track
[03/18 22:54:55    634s] [NR-eGR] M2 has single uniform track structure
[03/18 22:54:55    634s] [NR-eGR] M3 has single uniform track structure
[03/18 22:54:55    634s] [NR-eGR] M4 has single uniform track structure
[03/18 22:54:55    634s] [NR-eGR] M5 has single uniform track structure
[03/18 22:54:55    634s] [NR-eGR] M6 has single uniform track structure
[03/18 22:54:55    634s] [NR-eGR] M7 has single uniform track structure
[03/18 22:54:55    634s] [NR-eGR] M8 has single uniform track structure
[03/18 22:54:55    634s] (I)       ===========================================================================
[03/18 22:54:55    634s] (I)       == Report All Rule Vias ==
[03/18 22:54:55    634s] (I)       ===========================================================================
[03/18 22:54:55    634s] (I)        Via Rule : (Default)
[03/18 22:54:55    634s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:54:55    634s] (I)       ---------------------------------------------------------------------------
[03/18 22:54:55    634s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/18 22:54:55    634s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:54:55    634s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:54:55    634s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:54:55    634s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/18 22:54:55    634s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/18 22:54:55    634s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/18 22:54:55    634s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:54:55    634s] (I)       ===========================================================================
[03/18 22:54:55    634s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1695.80 MB )
[03/18 22:54:55    634s] [NR-eGR] Read 20172 PG shapes
[03/18 22:54:55    634s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1695.80 MB )
[03/18 22:54:55    634s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:54:55    634s] [NR-eGR] #Instance Blockages : 0
[03/18 22:54:55    634s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:54:55    634s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:54:55    634s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:54:55    634s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:54:55    634s] [NR-eGR] Num Prerouted Nets = 50  Num Prerouted Wires = 14893
[03/18 22:54:55    634s] (I)       readDataFromPlaceDB
[03/18 22:54:55    634s] (I)       Read net information..
[03/18 22:54:55    634s] [NR-eGR] Read numTotalNets=15908  numIgnoredNets=50
[03/18 22:54:55    634s] (I)       Read testcase time = 0.010 seconds
[03/18 22:54:55    634s] 
[03/18 22:54:55    634s] (I)       early_global_route_priority property id does not exist.
[03/18 22:54:55    634s] (I)       Start initializing grid graph
[03/18 22:54:55    634s] (I)       End initializing grid graph
[03/18 22:54:55    634s] (I)       Model blockages into capacity
[03/18 22:54:55    634s] (I)       Read Num Blocks=20172  Num Prerouted Wires=14893  Num CS=0
[03/18 22:54:55    634s] (I)       Started Modeling ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 1 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 2 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 4811
[03/18 22:54:55    634s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 3 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 8036
[03/18 22:54:55    634s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 4 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 1641
[03/18 22:54:55    634s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 5 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 351
[03/18 22:54:55    634s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 6 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 54
[03/18 22:54:55    634s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 7 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:54:55    634s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Started Modeling Layer 8 ( Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:54:55    634s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1699.31 MB )
[03/18 22:54:55    634s] (I)       -- layer congestion ratio --
[03/18 22:54:55    634s] (I)       Layer 1 : 0.100000
[03/18 22:54:55    634s] (I)       Layer 2 : 0.700000
[03/18 22:54:55    634s] (I)       Layer 3 : 0.700000
[03/18 22:54:55    634s] (I)       Layer 4 : 0.700000
[03/18 22:54:55    634s] (I)       Layer 5 : 0.700000
[03/18 22:54:55    634s] (I)       Layer 6 : 0.700000
[03/18 22:54:55    634s] (I)       Layer 7 : 0.700000
[03/18 22:54:55    634s] (I)       Layer 8 : 0.700000
[03/18 22:54:55    634s] (I)       ----------------------------
[03/18 22:54:55    634s] (I)       Number of ignored nets = 50
[03/18 22:54:55    634s] (I)       Number of fixed nets = 50.  Ignored: Yes
[03/18 22:54:55    634s] (I)       Number of clock nets = 50.  Ignored: No
[03/18 22:54:55    634s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:54:55    634s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:54:55    634s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:54:55    634s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:54:55    634s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:54:55    634s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:54:55    634s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:54:55    634s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1699.3 MB
[03/18 22:54:55    634s] (I)       Ndr track 0 does not exist
[03/18 22:54:55    634s] (I)       Ndr track 0 does not exist
[03/18 22:54:55    634s] (I)       Layer1  viaCost=300.00
[03/18 22:54:55    634s] (I)       Layer2  viaCost=100.00
[03/18 22:54:55    634s] (I)       Layer3  viaCost=100.00
[03/18 22:54:55    634s] (I)       Layer4  viaCost=100.00
[03/18 22:54:55    634s] (I)       Layer5  viaCost=100.00
[03/18 22:54:55    634s] (I)       Layer6  viaCost=200.00
[03/18 22:54:55    634s] (I)       Layer7  viaCost=100.00
[03/18 22:54:55    634s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:54:55    634s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:54:55    634s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:54:55    634s] (I)       Site width          :   400  (dbu)
[03/18 22:54:55    634s] (I)       Row height          :  3600  (dbu)
[03/18 22:54:55    634s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:54:55    634s] (I)       GCell width         :  3600  (dbu)
[03/18 22:54:55    634s] (I)       GCell height        :  3600  (dbu)
[03/18 22:54:55    634s] (I)       Grid                :   219   219     8
[03/18 22:54:55    634s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:54:55    634s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:54:55    634s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:54:55    634s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:54:55    634s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:54:55    634s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:54:55    634s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:54:55    634s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:54:55    634s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:54:55    634s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:54:55    634s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:54:55    634s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:54:55    634s] (I)       --------------------------------------------------------
[03/18 22:54:55    634s] 
[03/18 22:54:55    634s] [NR-eGR] ============ Routing rule table ============
[03/18 22:54:55    634s] [NR-eGR] Rule id: 0  Nets: 0 
[03/18 22:54:55    634s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 22:54:55    634s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 22:54:55    634s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 22:54:55    634s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:55    634s] [NR-eGR] Rule id: 1  Nets: 15858 
[03/18 22:54:55    634s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:54:55    634s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:54:55    634s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:55    634s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:54:55    634s] [NR-eGR] ========================================
[03/18 22:54:55    634s] [NR-eGR] 
[03/18 22:54:55    634s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:54:55    634s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:54:55    634s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:54:55    634s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:54:55    634s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:54:55    634s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:54:55    634s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:54:55    634s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:54:55    634s] (I)       After initializing earlyGlobalRoute syMemory usage = 1701.2 MB
[03/18 22:54:55    634s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    634s] (I)       Started Global Routing ( Curr Mem: 1701.23 MB )
[03/18 22:54:55    634s] (I)       ============= Initialization =============
[03/18 22:54:55    634s] (I)       totalPins=47575  totalGlobalPin=46257 (97.23%)
[03/18 22:54:55    634s] (I)       Started Build MST ( Curr Mem: 1701.23 MB )
[03/18 22:54:55    634s] (I)       Generate topology with single threads
[03/18 22:54:55    635s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:54:55    635s] [NR-eGR] Layer group 1: route 15858 net(s) in layer range [2, 8]
[03/18 22:54:55    635s] (I)       ============  Phase 1a Route ============
[03/18 22:54:55    635s] (I)       Started Phase 1a ( Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Usage: 121646 = (54638 H, 67008 V) = (5.79% H, 5.50% V) = (9.835e+04um H, 1.206e+05um V)
[03/18 22:54:55    635s] (I)       
[03/18 22:54:55    635s] (I)       ============  Phase 1b Route ============
[03/18 22:54:55    635s] (I)       Usage: 121646 = (54638 H, 67008 V) = (5.79% H, 5.50% V) = (9.835e+04um H, 1.206e+05um V)
[03/18 22:54:55    635s] (I)       
[03/18 22:54:55    635s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.189628e+05um
[03/18 22:54:55    635s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 22:54:55    635s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:54:55    635s] (I)       ============  Phase 1c Route ============
[03/18 22:54:55    635s] (I)       Usage: 121646 = (54638 H, 67008 V) = (5.79% H, 5.50% V) = (9.835e+04um H, 1.206e+05um V)
[03/18 22:54:55    635s] (I)       
[03/18 22:54:55    635s] (I)       ============  Phase 1d Route ============
[03/18 22:54:55    635s] (I)       Usage: 121646 = (54638 H, 67008 V) = (5.79% H, 5.50% V) = (9.835e+04um H, 1.206e+05um V)
[03/18 22:54:55    635s] (I)       
[03/18 22:54:55    635s] (I)       ============  Phase 1e Route ============
[03/18 22:54:55    635s] (I)       Started Phase 1e ( Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Usage: 121646 = (54638 H, 67008 V) = (5.79% H, 5.50% V) = (9.835e+04um H, 1.206e+05um V)
[03/18 22:54:55    635s] (I)       
[03/18 22:54:55    635s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.189628e+05um
[03/18 22:54:55    635s] [NR-eGR] 
[03/18 22:54:55    635s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Running layer assignment with 1 threads
[03/18 22:54:55    635s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       ============  Phase 1l Route ============
[03/18 22:54:55    635s] (I)       
[03/18 22:54:55    635s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:54:55    635s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:54:55    635s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:54:55    635s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:54:55    635s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:54:55    635s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:55    635s] [NR-eGR]      M2  (2)        47( 0.10%)         1( 0.00%)   ( 0.10%) 
[03/18 22:54:55    635s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:55    635s] [NR-eGR]      M4  (4)        81( 0.20%)         0( 0.00%)   ( 0.20%) 
[03/18 22:54:55    635s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:55    635s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:55    635s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:55    635s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:54:55    635s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:54:55    635s] [NR-eGR] Total              128( 0.04%)         1( 0.00%)   ( 0.04%) 
[03/18 22:54:55    635s] [NR-eGR] 
[03/18 22:54:55    635s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:54:55    635s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:54:55    635s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:54:55    635s] (I)       ============= track Assignment ============
[03/18 22:54:55    635s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Started Greedy Track Assignment ( Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:54:55    635s] (I)       Running track assignment with 1 threads
[03/18 22:54:55    635s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] (I)       Run Multi-thread track assignment
[03/18 22:54:55    635s] (I)       Finished Greedy Track Assignment ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1701.23 MB )
[03/18 22:54:55    635s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:55    635s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51951
[03/18 22:54:55    635s] [NR-eGR]     M2  (2V) length: 1.027900e+05um, number of vias: 76141
[03/18 22:54:55    635s] [NR-eGR]     M3  (3H) length: 1.037891e+05um, number of vias: 7261
[03/18 22:54:55    635s] [NR-eGR]     M4  (4V) length: 2.704555e+04um, number of vias: 1191
[03/18 22:54:55    635s] [NR-eGR]     M5  (5H) length: 8.311000e+03um, number of vias: 461
[03/18 22:54:55    635s] [NR-eGR]     M6  (6V) length: 4.316800e+03um, number of vias: 8
[03/18 22:54:55    635s] [NR-eGR]     M7  (7H) length: 1.960000e+01um, number of vias: 11
[03/18 22:54:55    635s] [NR-eGR]     M8  (8V) length: 8.760000e+01um, number of vias: 0
[03/18 22:54:55    635s] [NR-eGR] Total length: 2.463596e+05um, number of vias: 137024
[03/18 22:54:55    635s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:55    635s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/18 22:54:55    635s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:54:55    635s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 1695.23 MB )
[03/18 22:54:55    635s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/18 22:54:55    635s]     Routing using NR in eGR->NR Step done.
[03/18 22:54:55    635s] Net route status summary:
[03/18 22:54:55    635s]   Clock:        50 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=50, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:55    635s]   Non-clock: 15878 (unrouted=20, trialRouted=15858, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:55    635s] 
[03/18 22:54:55    635s] CCOPT: Done with clock implementation routing.
[03/18 22:54:55    635s] 
[03/18 22:54:55    635s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:46.8 real=0:00:46.8)
[03/18 22:54:55    635s]   Clock implementation routing done.
[03/18 22:54:55    635s]   Leaving CCOpt scope - extractRC...
[03/18 22:54:55    635s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/18 22:54:55    635s] Extraction called for design 'fullchip' of instances=14112 and nets=15928 using extraction engine 'preRoute' .
[03/18 22:54:55    635s] PreRoute RC Extraction called for design fullchip.
[03/18 22:54:55    635s] RC Extraction called in multi-corner(2) mode.
[03/18 22:54:55    635s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:54:55    635s] RCMode: PreRoute
[03/18 22:54:55    635s]       RC Corner Indexes            0       1   
[03/18 22:54:55    635s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:54:55    635s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:54:55    635s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:54:55    635s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:54:55    635s] Shrink Factor                : 1.00000
[03/18 22:54:55    635s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:54:55    635s] Using capacitance table file ...
[03/18 22:54:55    635s] LayerId::1 widthSet size::4
[03/18 22:54:55    635s] LayerId::2 widthSet size::4
[03/18 22:54:55    635s] LayerId::3 widthSet size::4
[03/18 22:54:55    635s] LayerId::4 widthSet size::4
[03/18 22:54:55    635s] LayerId::5 widthSet size::4
[03/18 22:54:55    635s] LayerId::6 widthSet size::4
[03/18 22:54:55    635s] LayerId::7 widthSet size::4
[03/18 22:54:55    635s] LayerId::8 widthSet size::4
[03/18 22:54:55    635s] Updating RC grid for preRoute extraction ...
[03/18 22:54:55    635s] Initializing multi-corner capacitance tables ... 
[03/18 22:54:55    635s] Initializing multi-corner resistance tables ...
[03/18 22:54:56    635s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.999520 ; uaWlH: 0.129726 ; aWlH: 0.000474 ; Pmax: 0.815500 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 83 ; 
[03/18 22:54:56    635s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1692.234M)
[03/18 22:54:56    635s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/18 22:54:56    635s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 22:54:56    635s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 22:54:56    635s] End AAE Lib Interpolated Model. (MEM=1692.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:54:56    636s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:54:56    636s]   Clock DAG stats after routing clock trees:
[03/18 22:54:56    636s]     cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:56    636s]     cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:56    636s]     cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:56    636s]     sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:56    636s]     wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.898pF, total=3.145pF
[03/18 22:54:56    636s]     wire lengths     : top=0.000um, trunk=1619.200um, leaf=16795.000um, total=18414.200um
[03/18 22:54:56    636s]     hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:56    636s]   Clock DAG net violations after routing clock trees: none
[03/18 22:54:56    636s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/18 22:54:56    636s]     Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.091ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:56    636s]     Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}
[03/18 22:54:56    636s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/18 22:54:56    636s]      Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:56    636s]   Primary reporting skew groups after routing clock trees:
[03/18 22:54:56    636s]     skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:56    636s]         min path sink: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_0_/CP
[03/18 22:54:56    636s]         max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:56    636s]   Skew group summary after routing clock trees:
[03/18 22:54:56    636s]     skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:56    636s]   CCOpt::Phase::Routing done. (took cpu=0:00:47.6 real=0:00:47.5)
[03/18 22:54:56    636s]   CCOpt::Phase::PostConditioning...
[03/18 22:54:56    636s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[03/18 22:54:56    636s] OPERPROF: Starting DPlace-Init at level 1, MEM:1739.9M
[03/18 22:54:56    636s] z: 2, totalTracks: 1
[03/18 22:54:56    636s] z: 4, totalTracks: 1
[03/18 22:54:56    636s] z: 6, totalTracks: 1
[03/18 22:54:56    636s] z: 8, totalTracks: 1
[03/18 22:54:56    636s] #spOpts: N=65 mergeVia=F 
[03/18 22:54:56    636s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1739.9M
[03/18 22:54:56    636s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1739.9M
[03/18 22:54:56    636s] Core basic site is core
[03/18 22:54:56    636s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:54:56    636s] SiteArray: use 1,703,936 bytes
[03/18 22:54:56    636s] SiteArray: current memory after site array memory allocation 1741.6M
[03/18 22:54:56    636s] SiteArray: FP blocked sites are writable
[03/18 22:54:56    636s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:54:56    636s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1741.6M
[03/18 22:54:56    636s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:54:56    636s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1741.6M
[03/18 22:54:56    636s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.098, MEM:1741.6M
[03/18 22:54:56    636s] OPERPROF:     Starting CMU at level 3, MEM:1741.6M
[03/18 22:54:56    636s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1741.6M
[03/18 22:54:56    636s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.114, MEM:1741.6M
[03/18 22:54:56    636s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1741.6MB).
[03/18 22:54:56    636s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:1741.6M
[03/18 22:54:56    636s]   Removing CTS place status from clock tree and sinks.
[03/18 22:54:56    636s]   Removed CTS place status from 49 clock cells (out of 51 ) and 0 clock sinks (out of 0 ).
[03/18 22:54:56    636s]   Switching to inst based legalization.
[03/18 22:54:56    636s]   PostConditioning...
[03/18 22:54:56    636s]     PostConditioning active optimizations:
[03/18 22:54:56    636s]      - DRV fixing with cell sizing and buffering
[03/18 22:54:56    636s]      - Skew fixing with cell sizing
[03/18 22:54:56    636s]     
[03/18 22:54:56    636s]     Currently running CTS, using active skew data
[03/18 22:54:56    636s]     Reset bufferability constraints...
[03/18 22:54:56    636s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/18 22:54:56    636s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:56    636s]     Upsizing to fix DRVs...
[03/18 22:54:56    636s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:54:56    636s]     CCOpt-PostConditioning: considered: 50, tested: 50, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/18 22:54:56    636s]     
[03/18 22:54:56    636s]     PRO Statistics: Fix DRVs (initial upsizing):
[03/18 22:54:56    636s]     ============================================
[03/18 22:54:56    636s]     
[03/18 22:54:56    636s]     Cell changes by Net Type:
[03/18 22:54:56    636s]     
[03/18 22:54:56    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:56    636s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/18 22:54:56    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:56    636s]     top                0            0           0            0                    0                0
[03/18 22:54:56    636s]     trunk              0            0           0            0                    0                0
[03/18 22:54:56    636s]     leaf               0            0           0            0                    0                0
[03/18 22:54:56    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:56    636s]     Total              0            0           0            0                    0                0
[03/18 22:54:56    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:56    636s]     
[03/18 22:54:56    636s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/18 22:54:56    636s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/18 22:54:56    636s]     
[03/18 22:54:56    636s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[03/18 22:54:56    636s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:56    636s]       cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:56    636s]       cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:56    636s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:56    636s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.898pF, total=3.145pF
[03/18 22:54:56    636s]       wire lengths     : top=0.000um, trunk=1619.200um, leaf=16795.000um, total=18414.200um
[03/18 22:54:56    636s]       hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:56    636s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[03/18 22:54:56    636s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[03/18 22:54:56    636s]       Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.091ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:56    636s]       Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}
[03/18 22:54:56    636s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[03/18 22:54:56    636s]        Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:56    636s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[03/18 22:54:56    636s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:56    636s]           min path sink: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_0_/CP
[03/18 22:54:56    636s]           max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:56    636s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[03/18 22:54:56    636s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:56    636s]     Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:54:56    636s]     Recomputing CTS skew targets...
[03/18 22:54:56    636s]     Resolving skew group constraints...
[03/18 22:54:57    636s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/18 22:54:57    636s]     Resolving skew group constraints done.
[03/18 22:54:57    636s]     Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 22:54:57    636s]     Fixing DRVs...
[03/18 22:54:57    636s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:54:57    636s]     CCOpt-PostConditioning: considered: 50, tested: 50, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/18 22:54:57    636s]     
[03/18 22:54:57    636s]     PRO Statistics: Fix DRVs (cell sizing):
[03/18 22:54:57    636s]     =======================================
[03/18 22:54:57    636s]     
[03/18 22:54:57    636s]     Cell changes by Net Type:
[03/18 22:54:57    636s]     
[03/18 22:54:57    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    636s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/18 22:54:57    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    636s]     top                0            0           0            0                    0                0
[03/18 22:54:57    636s]     trunk              0            0           0            0                    0                0
[03/18 22:54:57    636s]     leaf               0            0           0            0                    0                0
[03/18 22:54:57    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    636s]     Total              0            0           0            0                    0                0
[03/18 22:54:57    636s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    636s]     
[03/18 22:54:57    636s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/18 22:54:57    636s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/18 22:54:57    636s]     
[03/18 22:54:57    636s]     Clock DAG stats PostConditioning after DRV fixing:
[03/18 22:54:57    636s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:57    636s]       cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:57    636s]       cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:57    636s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:57    636s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.898pF, total=3.145pF
[03/18 22:54:57    636s]       wire lengths     : top=0.000um, trunk=1619.200um, leaf=16795.000um, total=18414.200um
[03/18 22:54:57    636s]       hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:57    636s]     Clock DAG net violations PostConditioning after DRV fixing: none
[03/18 22:54:57    636s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[03/18 22:54:57    636s]       Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.091ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:57    636s]       Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}
[03/18 22:54:57    636s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[03/18 22:54:57    636s]        Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:57    636s]     Primary reporting skew groups PostConditioning after DRV fixing:
[03/18 22:54:57    636s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    636s]           min path sink: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_0_/CP
[03/18 22:54:57    636s]           max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:57    636s]     Skew group summary PostConditioning after DRV fixing:
[03/18 22:54:57    636s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    636s]     Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:57    636s]     Buffering to fix DRVs...
[03/18 22:54:57    636s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/18 22:54:57    636s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/18 22:54:57    636s]     Inserted 0 buffers and inverters.
[03/18 22:54:57    636s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/18 22:54:57    636s]     CCOpt-PostConditioning: nets considered: 50, nets tested: 50, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/18 22:54:57    636s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/18 22:54:57    636s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:57    636s]       cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:57    636s]       cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:57    636s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:57    636s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.898pF, total=3.145pF
[03/18 22:54:57    636s]       wire lengths     : top=0.000um, trunk=1619.200um, leaf=16795.000um, total=18414.200um
[03/18 22:54:57    636s]       hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:57    636s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/18 22:54:57    636s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/18 22:54:57    636s]       Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.091ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:57    636s]       Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}
[03/18 22:54:57    636s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/18 22:54:57    636s]        Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:57    637s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/18 22:54:57    637s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    637s]           min path sink: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_0_/CP
[03/18 22:54:57    637s]           max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:57    637s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/18 22:54:57    637s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    637s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Slew Diagnostics: After DRV fixing
[03/18 22:54:57    637s]     ==================================
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Global Causes:
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     -----
[03/18 22:54:57    637s]     Cause
[03/18 22:54:57    637s]     -----
[03/18 22:54:57    637s]       (empty table)
[03/18 22:54:57    637s]     -----
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Top 5 overslews:
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     ---------------------------------
[03/18 22:54:57    637s]     Overslew    Causes    Driving Pin
[03/18 22:54:57    637s]     ---------------------------------
[03/18 22:54:57    637s]       (empty table)
[03/18 22:54:57    637s]     ---------------------------------
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     -------------------
[03/18 22:54:57    637s]     Cause    Occurences
[03/18 22:54:57    637s]     -------------------
[03/18 22:54:57    637s]       (empty table)
[03/18 22:54:57    637s]     -------------------
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     -------------------
[03/18 22:54:57    637s]     Cause    Occurences
[03/18 22:54:57    637s]     -------------------
[03/18 22:54:57    637s]       (empty table)
[03/18 22:54:57    637s]     -------------------
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Fixing Skew by cell sizing...
[03/18 22:54:57    637s]     Path optimization required 0 stage delay updates 
[03/18 22:54:57    637s]     Resized 0 clock insts to decrease delay.
[03/18 22:54:57    637s]     Fixing short paths with downsize only
[03/18 22:54:57    637s]     Path optimization required 0 stage delay updates 
[03/18 22:54:57    637s]     Resized 0 clock insts to increase delay.
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     PRO Statistics: Fix Skew (cell sizing):
[03/18 22:54:57    637s]     =======================================
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Cell changes by Net Type:
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    637s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/18 22:54:57    637s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    637s]     top                0            0           0            0                    0                0
[03/18 22:54:57    637s]     trunk              0            0           0            0                    0                0
[03/18 22:54:57    637s]     leaf               0            0           0            0                    0                0
[03/18 22:54:57    637s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    637s]     Total              0            0           0            0                    0                0
[03/18 22:54:57    637s]     -------------------------------------------------------------------------------------------------
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/18 22:54:57    637s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/18 22:54:57    637s]     
[03/18 22:54:57    637s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[03/18 22:54:57    637s]       cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:57    637s]       cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:57    637s]       cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:57    637s]       sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:57    637s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.898pF, total=3.145pF
[03/18 22:54:57    637s]       wire lengths     : top=0.000um, trunk=1619.200um, leaf=16795.000um, total=18414.200um
[03/18 22:54:57    637s]       hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:57    637s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[03/18 22:54:57    637s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[03/18 22:54:57    637s]       Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.091ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:57    637s]       Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}
[03/18 22:54:57    637s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[03/18 22:54:57    637s]        Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:57    637s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[03/18 22:54:57    637s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    637s]           min path sink: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_0_/CP
[03/18 22:54:57    637s]           max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:57    637s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[03/18 22:54:57    637s]       skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    637s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:54:57    637s]     Reconnecting optimized routes...
[03/18 22:54:57    637s]     Reset timing graph...
[03/18 22:54:57    637s] Ignoring AAE DB Resetting ...
[03/18 22:54:57    637s]     Reset timing graph done.
[03/18 22:54:57    637s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:57    637s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/18 22:54:57    637s]     Set dirty flag on 0 insts, 0 nets
[03/18 22:54:57    637s]   PostConditioning done.
[03/18 22:54:57    637s] Net route status summary:
[03/18 22:54:57    637s]   Clock:        50 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=50, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:57    637s]   Non-clock: 15878 (unrouted=20, trialRouted=15858, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:54:57    637s]   Update timing and DAG stats after post-conditioning...
[03/18 22:54:57    637s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:54:57    637s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 22:54:57    637s] End AAE Lib Interpolated Model. (MEM=1732.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:54:57    637s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:54:57    637s]   Clock DAG stats after post-conditioning:
[03/18 22:54:57    637s]     cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:57    637s]     cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:57    637s]     cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:57    637s]     sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:57    637s]     wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.898pF, total=3.145pF
[03/18 22:54:57    637s]     wire lengths     : top=0.000um, trunk=1619.200um, leaf=16795.000um, total=18414.200um
[03/18 22:54:57    637s]     hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:57    637s]   Clock DAG net violations after post-conditioning: none
[03/18 22:54:57    637s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/18 22:54:57    637s]     Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.091ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:57    637s]     Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}
[03/18 22:54:57    637s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/18 22:54:57    637s]      Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:57    637s]   Primary reporting skew groups after post-conditioning:
[03/18 22:54:57    637s]     skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    637s]         min path sink: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_0_/CP
[03/18 22:54:57    637s]         max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:57    637s]   Skew group summary after post-conditioning:
[03/18 22:54:57    637s]     skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:57    637s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/18 22:54:57    637s]   Setting CTS place status to fixed for clock tree and sinks.
[03/18 22:54:57    637s]   numClockCells = 51, numClockCellsFixed = 51, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/18 22:54:57    637s]   Post-balance tidy up or trial balance steps...
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG stats at end of CTS:
[03/18 22:54:57    637s]   ==============================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   -------------------------------------------------------------
[03/18 22:54:57    637s]   Cell type                     Count    Area       Capacitance
[03/18 22:54:57    637s]   -------------------------------------------------------------
[03/18 22:54:57    637s]   Buffers                        49      489.600       0.267
[03/18 22:54:57    637s]   Inverters                       0        0.000       0.000
[03/18 22:54:57    637s]   Integrated Clock Gates          0        0.000       0.000
[03/18 22:54:57    637s]   Non-Integrated Clock Gates      0        0.000       0.000
[03/18 22:54:57    637s]   Clock Logic                     0        0.000       0.000
[03/18 22:54:57    637s]   All                            49      489.600       0.267
[03/18 22:54:57    637s]   -------------------------------------------------------------
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG wire lengths at end of CTS:
[03/18 22:54:57    637s]   =====================================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   --------------------
[03/18 22:54:57    637s]   Type     Wire Length
[03/18 22:54:57    637s]   --------------------
[03/18 22:54:57    637s]   Top           0.000
[03/18 22:54:57    637s]   Trunk      1619.200
[03/18 22:54:57    637s]   Leaf      16795.000
[03/18 22:54:57    637s]   Total     18414.200
[03/18 22:54:57    637s]   --------------------
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG hp wire lengths at end of CTS:
[03/18 22:54:57    637s]   ========================================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   -----------------------
[03/18 22:54:57    637s]   Type     hp Wire Length
[03/18 22:54:57    637s]   -----------------------
[03/18 22:54:57    637s]   Top            0.000
[03/18 22:54:57    637s]   Trunk        913.800
[03/18 22:54:57    637s]   Leaf        4431.300
[03/18 22:54:57    637s]   Total       5345.100
[03/18 22:54:57    637s]   -----------------------
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG capacitances at end of CTS:
[03/18 22:54:57    637s]   =====================================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   --------------------------------
[03/18 22:54:57    637s]   Type     Gate     Wire     Total
[03/18 22:54:57    637s]   --------------------------------
[03/18 22:54:57    637s]   Top      0.000    0.000    0.000
[03/18 22:54:57    637s]   Trunk    0.267    0.247    0.514
[03/18 22:54:57    637s]   Leaf     4.002    2.898    6.900
[03/18 22:54:57    637s]   Total    4.269    3.145    7.414
[03/18 22:54:57    637s]   --------------------------------
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG sink capacitances at end of CTS:
[03/18 22:54:57    637s]   ==========================================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   --------------------------------------------------------
[03/18 22:54:57    637s]   Count    Total    Average    Std. Dev.    Min      Max
[03/18 22:54:57    637s]   --------------------------------------------------------
[03/18 22:54:57    637s]   4472     4.002     0.001       0.000      0.001    0.001
[03/18 22:54:57    637s]   --------------------------------------------------------
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG net violations at end of CTS:
[03/18 22:54:57    637s]   =======================================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   None
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/18 22:54:57    637s]   ====================================================================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:57    637s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[03/18 22:54:57    637s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:57    637s]   Trunk       0.105       5       0.068       0.032      0.011    0.091    {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}           -
[03/18 22:54:57    637s]   Leaf        0.105      45       0.094       0.003      0.090    0.103    {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}         -
[03/18 22:54:57    637s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   Clock DAG library cell distribution at end of CTS:
[03/18 22:54:57    637s]   ==================================================
[03/18 22:54:57    637s]   
[03/18 22:54:57    637s]   ---------------------------------------
[03/18 22:54:57    637s]   Name      Type      Inst     Inst Area 
[03/18 22:54:57    637s]                       Count    (um^2)
[03/18 22:54:57    637s]   ---------------------------------------
[03/18 22:54:57    637s]   CKBD16    buffer     47       473.760
[03/18 22:54:57    637s]   CKBD12    buffer      2        15.840
[03/18 22:54:57    637s]   ---------------------------------------
[03/18 22:54:57    637s]   
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   Primary reporting skew groups summary at end of CTS:
[03/18 22:54:58    637s]   ====================================================
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    637s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/18 22:54:58    637s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    637s]   WC:setup.late    clk/CON       0.168     0.188     0.020       0.057         0.023           0.007           0.178        0.004     100% {0.168, 0.188}
[03/18 22:54:58    637s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   Skew group summary at end of CTS:
[03/18 22:54:58    637s]   =================================
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    637s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/18 22:54:58    637s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    637s]   WC:setup.late    clk/CON       0.168     0.188     0.020       0.057         0.023           0.007           0.178        0.004     100% {0.168, 0.188}
[03/18 22:54:58    637s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   Found a total of 0 clock tree pins with a slew violation.
[03/18 22:54:58    637s]   
[03/18 22:54:58    637s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 22:54:58    637s] Synthesizing clock trees done.
[03/18 22:54:58    637s] Tidy Up And Update Timing...
[03/18 22:54:58    637s] External - Set all clocks to propagated mode...
[03/18 22:54:58    637s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/18 22:54:58    637s]  * CCOpt property update_io_latency is false
[03/18 22:54:58    637s] 
[03/18 22:54:58    637s] Setting all clocks to propagated mode.
[03/18 22:54:58    638s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/18 22:54:58    638s] Clock DAG stats after update timingGraph:
[03/18 22:54:58    638s]   cell counts      : b=49, i=0, icg=0, nicg=0, l=0, total=49
[03/18 22:54:58    638s]   cell areas       : b=489.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=489.600um^2
[03/18 22:54:58    638s]   cell capacitance : b=0.267pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.267pF
[03/18 22:54:58    638s]   sink capacitance : count=4472, total=4.002pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 22:54:58    638s]   wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.898pF, total=3.145pF
[03/18 22:54:58    638s]   wire lengths     : top=0.000um, trunk=1619.200um, leaf=16795.000um, total=18414.200um
[03/18 22:54:58    638s]   hp wire lengths  : top=0.000um, trunk=913.800um, leaf=4431.300um, total=5345.100um
[03/18 22:54:58    638s] Clock DAG net violations after update timingGraph: none
[03/18 22:54:58    638s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/18 22:54:58    638s]   Trunk : target=0.105ns count=5 avg=0.068ns sd=0.032ns min=0.011ns max=0.091ns {1 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 22:54:58    638s]   Leaf  : target=0.105ns count=45 avg=0.094ns sd=0.003ns min=0.090ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 28 <= 0.094ns, 13 <= 0.100ns, 4 <= 0.105ns}
[03/18 22:54:58    638s] Clock DAG library cell distribution after update timingGraph {count}:
[03/18 22:54:58    638s]    Bufs: CKBD16: 47 CKBD12: 2 
[03/18 22:54:58    638s] Primary reporting skew groups after update timingGraph:
[03/18 22:54:58    638s]   skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:58    638s]       min path sink: core_instance_ofifo_inst_col_idx_0__fifo_instance_q3_reg_0_/CP
[03/18 22:54:58    638s]       max path sink: core_instance_vmem_instance_memory3_reg_42_/CP
[03/18 22:54:58    638s] Skew group summary after update timingGraph:
[03/18 22:54:58    638s]   skew_group clk/CON: insertion delay [min=0.168, max=0.188, avg=0.178, sd=0.004], skew [0.020 vs 0.057], 100% {0.168, 0.188} (wid=0.026 ws=0.023) (gid=0.175 gs=0.020)
[03/18 22:54:58    638s] Logging CTS constraint violations...
[03/18 22:54:58    638s]   No violations found.
[03/18 22:54:58    638s] Logging CTS constraint violations done.
[03/18 22:54:58    638s] Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/18 22:54:58    638s] Runtime done. (took cpu=0:01:18 real=0:01:18)
[03/18 22:54:58    638s] Runtime Report Coverage % = 95.7
[03/18 22:54:58    638s] Runtime Summary
[03/18 22:54:58    638s] ===============
[03/18 22:54:58    638s] Clock Runtime:  (28%) Core CTS          21.21 (Init 4.17, Construction 5.53, Implementation 7.77, eGRPC 1.43, PostConditioning 1.42, Other 0.89)
[03/18 22:54:58    638s] Clock Runtime:  (67%) CTS services      50.36 (RefinePlace 1.94, EarlyGlobalClock 2.11, NanoRoute 45.15, ExtractRC 1.17, TimingAnalysis 0.00)
[03/18 22:54:58    638s] Clock Runtime:   (3%) Other CTS          2.85 (Init 0.82, CongRepair/EGR-DP 1.53, TimingUpdate 0.50, Other 0.00)
[03/18 22:54:58    638s] Clock Runtime: (100%) Total             74.42
[03/18 22:54:58    638s] 
[03/18 22:54:58    638s] 
[03/18 22:54:58    638s] Runtime Summary:
[03/18 22:54:58    638s] ================
[03/18 22:54:58    638s] 
[03/18 22:54:58    638s] ------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    638s] wall   % time  children  called  name
[03/18 22:54:58    638s] ------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    638s] 77.75  100.00   77.75      0       
[03/18 22:54:58    638s] 77.75  100.00   74.42      1     Runtime
[03/18 22:54:58    638s]  1.78    2.29    1.78      1     CCOpt::Phase::Initialization
[03/18 22:54:58    638s]  1.78    2.29    1.77      1       Check Prerequisites
[03/18 22:54:58    638s]  0.13    0.17    0.00      1         Leaving CCOpt scope - CheckPlace
[03/18 22:54:58    638s]  1.64    2.11    0.00      1         Validating CTS configuration
[03/18 22:54:58    638s]  0.00    0.00    0.00      1           Checking module port directions
[03/18 22:54:58    638s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[03/18 22:54:58    638s]  2.96    3.81    2.36      1     CCOpt::Phase::PreparingToBalance
[03/18 22:54:58    638s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/18 22:54:58    638s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing activity data
[03/18 22:54:58    638s]  0.69    0.89    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/18 22:54:58    638s]  0.19    0.24    0.00      1       Legalization setup
[03/18 22:54:58    638s]  1.48    1.91    0.00      1       Validating CTS configuration
[03/18 22:54:58    638s]  0.00    0.00    0.00      1         Checking module port directions
[03/18 22:54:58    638s]  0.25    0.32    0.00      1     Preparing To Balance
[03/18 22:54:58    638s]  8.54   10.98    8.54      1     CCOpt::Phase::Construction
[03/18 22:54:58    638s]  5.84    7.51    5.81      1       Stage::Clustering
[03/18 22:54:58    638s]  3.38    4.34    3.20      1         Clustering
[03/18 22:54:58    638s]  0.00    0.00    0.00      1           Initialize for clustering
[03/18 22:54:58    638s]  1.82    2.35    0.14      1           Bottom-up phase
[03/18 22:54:58    638s]  0.14    0.18    0.00      1             Clock tree timing engine global stage delay update for WC:setup.late
[03/18 22:54:58    638s]  1.38    1.77    1.11      1           Legalizing clock trees
[03/18 22:54:58    638s]  0.96    1.24    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/18 22:54:58    638s]  0.15    0.19    0.00      1             Clock tree timing engine global stage delay update for WC:setup.late
[03/18 22:54:58    638s]  2.43    3.13    2.20      1         CongRepair After Initial Clustering
[03/18 22:54:58    638s]  1.67    2.15    1.33      1           Leaving CCOpt scope - Early Global Route
[03/18 22:54:58    638s]  0.62    0.80    0.00      1             Early Global Route - eGR->NR step
[03/18 22:54:58    638s]  0.71    0.91    0.00      1             Congestion Repair
[03/18 22:54:58    638s]  0.38    0.49    0.00      1           Leaving CCOpt scope - extractRC
[03/18 22:54:58    638s]  0.15    0.19    0.00      1           Clock tree timing engine global stage delay update for WC:setup.late
[03/18 22:54:58    638s]  0.25    0.32    0.25      1       Stage::DRV Fixing
[03/18 22:54:58    638s]  0.10    0.13    0.00      1         Fixing clock tree slew time and max cap violations
[03/18 22:54:58    638s]  0.15    0.19    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/18 22:54:58    638s]  2.45    3.15    2.44      1       Stage::Insertion Delay Reduction
[03/18 22:54:58    638s]  0.04    0.05    0.00      1         Removing unnecessary root buffering
[03/18 22:54:58    638s]  0.04    0.05    0.00      1         Removing unconstrained drivers
[03/18 22:54:58    638s]  0.43    0.56    0.00      1         Reducing insertion delay 1
[03/18 22:54:58    638s]  0.07    0.08    0.00      1         Removing longest path buffering
[03/18 22:54:58    638s]  1.85    2.38    0.00      1         Reducing insertion delay 2
[03/18 22:54:58    638s]  7.98   10.26    7.97      1     CCOpt::Phase::Implementation
[03/18 22:54:58    638s]  0.96    1.23    0.94      1       Stage::Reducing Power
[03/18 22:54:58    638s]  0.25    0.32    0.00      1         Improving clock tree routing
[03/18 22:54:58    638s]  0.58    0.75    0.00      1         Reducing clock tree power 1
[03/18 22:54:58    638s]  0.00    0.00    0.00      1           Legalizing clock trees
[03/18 22:54:58    638s]  0.11    0.14    0.00      1         Reducing clock tree power 2
[03/18 22:54:58    638s]  2.01    2.59    1.90      1       Stage::Balancing
[03/18 22:54:58    638s]  1.21    1.55    1.16      1         Approximately balancing fragments step
[03/18 22:54:58    638s]  0.42    0.54    0.00      1           Resolve constraints - Approximately balancing fragments
[03/18 22:54:58    638s]  0.15    0.19    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/18 22:54:58    638s]  0.08    0.11    0.00      1           Moving gates to improve sub-tree skew
[03/18 22:54:58    638s]  0.45    0.57    0.00      1           Approximately balancing fragments bottom up
[03/18 22:54:58    638s]  0.07    0.09    0.00      1           Approximately balancing fragments, wire and cell delays
[03/18 22:54:58    638s]  0.12    0.15    0.00      1         Improving fragments clock skew
[03/18 22:54:58    638s]  0.41    0.52    0.36      1         Approximately balancing step
[03/18 22:54:58    638s]  0.28    0.36    0.00      1           Resolve constraints - Approximately balancing
[03/18 22:54:58    638s]  0.08    0.10    0.00      1           Approximately balancing, wire and cell delays
[03/18 22:54:58    638s]  0.06    0.07    0.00      1         Fixing clock tree overload
[03/18 22:54:58    638s]  0.11    0.15    0.00      1         Approximately balancing paths
[03/18 22:54:58    638s]  4.66    6.00    4.65      1       Stage::Polishing
[03/18 22:54:58    638s]  0.28    0.36    0.15      1         Merging balancing drivers for power
[03/18 22:54:58    638s]  0.15    0.19    0.00      1           Clock tree timing engine global stage delay update for WC:setup.late
[03/18 22:54:58    638s]  0.13    0.17    0.00      1         Improving clock skew
[03/18 22:54:58    638s]  0.64    0.82    0.00      1         Reducing clock tree power 3
[03/18 22:54:58    638s]  0.00    0.00    0.00      1           Legalizing clock trees
[03/18 22:54:58    638s]  0.11    0.15    0.00      1         Improving insertion delay
[03/18 22:54:58    638s]  3.49    4.48    3.21      1         Wire Opt OverFix
[03/18 22:54:58    638s]  3.08    3.96    2.93      1           Wire Reduction extra effort
[03/18 22:54:58    638s]  0.05    0.07    0.00      1             Artificially removing short and long paths
[03/18 22:54:58    638s]  0.06    0.08    0.00      1             Global shorten wires A0
[03/18 22:54:58    638s]  1.96    2.52    0.00      2             Move For Wirelength - core
[03/18 22:54:58    638s]  0.01    0.01    0.00      1             Global shorten wires A1
[03/18 22:54:58    638s]  0.83    1.06    0.00      1             Global shorten wires B
[03/18 22:54:58    638s]  0.03    0.04    0.00      1             Move For Wirelength - branch
[03/18 22:54:58    638s]  0.13    0.16    0.13      1           Optimizing orientation
[03/18 22:54:58    638s]  0.13    0.16    0.00      1             FlipOpt
[03/18 22:54:58    638s]  0.34    0.44    0.20      1       Stage::Updating netlist
[03/18 22:54:58    638s]  0.20    0.26    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/18 22:54:58    638s]  3.17    4.07    2.63      1     CCOpt::Phase::eGRPC
[03/18 22:54:58    638s]  0.67    0.86    0.57      1       Leaving CCOpt scope - Routing Tools
[03/18 22:54:58    638s]  0.57    0.73    0.00      1         Early Global Route - eGR->NR step
[03/18 22:54:58    638s]  0.40    0.52    0.00      1       Leaving CCOpt scope - extractRC
[03/18 22:54:58    638s]  0.14    0.18    0.14      1       Reset bufferability constraints
[03/18 22:54:58    638s]  0.14    0.18    0.00      1         Clock tree timing engine global stage delay update for WC:setup.late
[03/18 22:54:58    638s]  0.14    0.19    0.04      1       Moving buffers
[03/18 22:54:58    638s]  0.04    0.05    0.00      1         Violation analysis
[03/18 22:54:58    638s]  0.29    0.37    0.02      1       Initial Pass of Downsizing Clock Tree Cells
[03/18 22:54:58    638s]  0.02    0.02    0.00      1         Artificially removing long paths
[03/18 22:54:58    638s]  0.15    0.19    0.00      1       Fixing DRVs
[03/18 22:54:58    638s]  0.03    0.04    0.00      1       Reconnecting optimized routes
[03/18 22:54:58    638s]  0.03    0.04    0.00      1       Violation analysis
[03/18 22:54:58    638s]  0.77    0.99    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/18 22:54:58    638s] 47.52   61.12   47.31      1     CCOpt::Phase::Routing
[03/18 22:54:58    638s] 46.76   60.14   46.55      1       Leaving CCOpt scope - Routing Tools
[03/18 22:54:58    638s]  0.57    0.74    0.00      1         Early Global Route - eGR->NR step
[03/18 22:54:58    638s] 45.15   58.07    0.00      1         NanoRoute
[03/18 22:54:58    638s]  0.82    1.06    0.00      1         Route Remaining Unrouted Nets
[03/18 22:54:58    638s]  0.39    0.50    0.00      1       Leaving CCOpt scope - extractRC
[03/18 22:54:58    638s]  0.17    0.22    0.00      1       Clock tree timing engine global stage delay update for WC:setup.late
[03/18 22:54:58    638s]  1.42    1.83    1.06      1     CCOpt::Phase::PostConditioning
[03/18 22:54:58    638s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/18 22:54:58    638s]  0.17    0.22    0.00      1       Upsizing to fix DRVs
[03/18 22:54:58    638s]  0.32    0.41    0.00      1       Recomputing CTS skew targets
[03/18 22:54:58    638s]  0.11    0.14    0.00      1       Fixing DRVs
[03/18 22:54:58    638s]  0.12    0.15    0.00      1       Buffering to fix DRVs
[03/18 22:54:58    638s]  0.14    0.17    0.00      1       Fixing Skew by cell sizing
[03/18 22:54:58    638s]  0.04    0.05    0.00      1       Reconnecting optimized routes
[03/18 22:54:58    638s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/18 22:54:58    638s]  0.17    0.21    0.00      1       Clock tree timing engine global stage delay update for WC:setup.late
[03/18 22:54:58    638s]  0.15    0.20    0.00      1     Post-balance tidy up or trial balance steps
[03/18 22:54:58    638s]  0.66    0.84    0.50      1     Tidy Up And Update Timing
[03/18 22:54:58    638s]  0.50    0.64    0.00      1       External - Set all clocks to propagated mode
[03/18 22:54:58    638s] ------------------------------------------------------------------------------------------------------------------
[03/18 22:54:58    638s] 
[03/18 22:54:58    638s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 22:54:58    638s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1741.6M
[03/18 22:54:58    638s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.036, MEM:1741.6M
[03/18 22:54:58    638s] Synthesizing clock trees with CCOpt done.
[03/18 22:54:58    638s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1345.2M, totSessionCpu=0:10:38 **
[03/18 22:54:58    638s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 22:54:58    638s] Need call spDPlaceInit before registerPrioInstLoc.
[03/18 22:54:58    638s] GigaOpt running with 1 threads.
[03/18 22:54:58    638s] Info: 1 threads available for lower-level modules during optimization.
[03/18 22:54:58    638s] OPERPROF: Starting DPlace-Init at level 1, MEM:1696.6M
[03/18 22:54:58    638s] z: 2, totalTracks: 1
[03/18 22:54:58    638s] z: 4, totalTracks: 1
[03/18 22:54:58    638s] z: 6, totalTracks: 1
[03/18 22:54:58    638s] z: 8, totalTracks: 1
[03/18 22:54:58    638s] #spOpts: N=65 mergeVia=F 
[03/18 22:54:58    638s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1696.6M
[03/18 22:54:58    638s] OPERPROF:     Starting CMU at level 3, MEM:1696.6M
[03/18 22:54:58    638s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1696.6M
[03/18 22:54:58    638s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.088, MEM:1696.6M
[03/18 22:54:58    638s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1696.6MB).
[03/18 22:54:58    638s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1696.6M
[03/18 22:54:58    638s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:54:58    638s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 22:54:58    638s] 	Cell FILL1_LL, site bcore.
[03/18 22:54:58    638s] 	Cell FILL_NW_HH, site bcore.
[03/18 22:54:58    638s] 	Cell FILL_NW_LL, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHCD1, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHCD2, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHCD4, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHCD8, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHD1, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHD2, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHD4, site bcore.
[03/18 22:54:58    638s] 	Cell LVLLHD8, site bcore.
[03/18 22:54:58    638s] .
[03/18 22:54:58    638s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1696.6M
[03/18 22:54:59    638s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.040, MEM:1696.6M
[03/18 22:54:59    638s] 
[03/18 22:54:59    638s] Creating Lib Analyzer ...
[03/18 22:54:59    638s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:54:59    638s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:54:59    638s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:54:59    638s] 
[03/18 22:55:00    639s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:40 mem=1704.6M
[03/18 22:55:00    639s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:40 mem=1704.6M
[03/18 22:55:00    639s] Creating Lib Analyzer, finished. 
[03/18 22:55:00    639s] Effort level <high> specified for reg2reg path_group
[03/18 22:55:02    641s] Processing average sequential pin duty cycle 
[03/18 22:55:05    644s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1352.7M, totSessionCpu=0:10:45 **
[03/18 22:55:05    644s] *** optDesign -postCTS ***
[03/18 22:55:05    644s] DRC Margin: user margin 0.0; extra margin 0.2
[03/18 22:55:05    644s] Hold Target Slack: user slack 0
[03/18 22:55:05    644s] Setup Target Slack: user slack 0; extra slack 0.0
[03/18 22:55:05    644s] setUsefulSkewMode -ecoRoute false
[03/18 22:55:05    644s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 22:55:05    644s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1706.6M
[03/18 22:55:05    645s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.077, MEM:1706.6M
[03/18 22:55:05    645s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1706.6M
[03/18 22:55:05    645s] All LLGs are deleted
[03/18 22:55:05    645s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1706.6M
[03/18 22:55:05    645s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1705.0M
[03/18 22:55:05    645s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1705.0M
[03/18 22:55:05    645s] Start to check current routing status for nets...
[03/18 22:55:05    645s] All nets are already routed correctly.
[03/18 22:55:05    645s] End to check current routing status for nets (mem=1705.0M)
[03/18 22:55:06    645s] Compute RC Scale Done ...
[03/18 22:55:06    645s] ** Profile ** Start :  cpu=0:00:00.0, mem=1839.5M
[03/18 22:55:06    645s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1839.5M
[03/18 22:55:06    645s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1839.5M
[03/18 22:55:06    645s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1841.1M
[03/18 22:55:06    645s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.020, MEM:1841.1M
[03/18 22:55:06    645s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:1841.1M
[03/18 22:55:06    645s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.104, MEM:1841.1M
[03/18 22:55:06    645s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1841.1M
[03/18 22:55:06    645s] Starting delay calculation for Setup views
[03/18 22:55:06    645s] #################################################################################
[03/18 22:55:06    645s] # Design Stage: PreRoute
[03/18 22:55:06    645s] # Design Name: fullchip
[03/18 22:55:06    645s] # Design Mode: 65nm
[03/18 22:55:06    645s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:55:06    645s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:55:06    645s] # Signoff Settings: SI Off 
[03/18 22:55:06    645s] #################################################################################
[03/18 22:55:06    646s] Calculate delays in BcWc mode...
[03/18 22:55:06    646s] Topological Sorting (REAL = 0:00:00.0, MEM = 1841.1M, InitMEM = 1841.1M)
[03/18 22:55:06    646s] Start delay calculation (fullDC) (1 T). (MEM=1841.14)
[03/18 22:55:06    646s] End AAE Lib Interpolated Model. (MEM=1852.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:55:09    648s] Total number of fetched objects 15908
[03/18 22:55:09    649s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:55:09    649s] End delay calculation. (MEM=1852.66 CPU=0:00:02.3 REAL=0:00:02.0)
[03/18 22:55:09    649s] End delay calculation (fullDC). (MEM=1852.66 CPU=0:00:02.9 REAL=0:00:03.0)
[03/18 22:55:09    649s] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1852.7M) ***
[03/18 22:55:09    649s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:10:49 mem=1852.7M)
[03/18 22:55:10    649s] ** Profile ** Overall slacks :  cpu=0:00:03.9, mem=1852.7M
[03/18 22:55:10    650s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1852.7M
[03/18 22:55:10    650s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.027  | -0.027  |  0.225  |
|           TNS (ns):| -1.565  | -1.565  |  0.000  |
|    Violating Paths:|   180   |   180   |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.057%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1852.7M
[03/18 22:55:10    650s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1441.8M, totSessionCpu=0:10:50 **
[03/18 22:55:10    650s] ** INFO : this run is activating low effort ccoptDesign flow
[03/18 22:55:10    650s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:55:10    650s] ### Creating PhyDesignMc. totSessionCpu=0:10:50 mem=1782.7M
[03/18 22:55:10    650s] OPERPROF: Starting DPlace-Init at level 1, MEM:1782.7M
[03/18 22:55:10    650s] z: 2, totalTracks: 1
[03/18 22:55:10    650s] z: 4, totalTracks: 1
[03/18 22:55:10    650s] z: 6, totalTracks: 1
[03/18 22:55:10    650s] z: 8, totalTracks: 1
[03/18 22:55:10    650s] #spOpts: N=65 mergeVia=F 
[03/18 22:55:10    650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1782.7M
[03/18 22:55:10    650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1782.7M
[03/18 22:55:10    650s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1782.7MB).
[03/18 22:55:10    650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.103, MEM:1782.7M
[03/18 22:55:10    650s] TotalInstCnt at PhyDesignMc Initialization: 14,112
[03/18 22:55:10    650s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:50 mem=1782.7M
[03/18 22:55:10    650s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1782.7M
[03/18 22:55:10    650s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.035, MEM:1782.7M
[03/18 22:55:10    650s] TotalInstCnt at PhyDesignMc Destruction: 14,112
[03/18 22:55:10    650s] 
[03/18 22:55:10    650s] Power view               = WC_VIEW
[03/18 22:55:10    650s] Number of VT partitions  = 2
[03/18 22:55:10    650s] Standard cells in design = 811
[03/18 22:55:10    650s] Instances in design      = 14112
[03/18 22:55:10    650s] 
[03/18 22:55:10    650s] Instance distribution across the VT partitions:
[03/18 22:55:10    650s] 
[03/18 22:55:10    650s]  LVT : inst = 956 (6.8%), cells = 335 (41.31%)
[03/18 22:55:10    650s]    Lib tcbn65gpluswc        : inst = 956 (6.8%)
[03/18 22:55:10    650s] 
[03/18 22:55:10    650s]  HVT : inst = 13156 (93.2%), cells = 461 (56.84%)
[03/18 22:55:10    650s]    Lib tcbn65gpluswc        : inst = 13156 (93.2%)
[03/18 22:55:10    650s] 
[03/18 22:55:10    650s] Reporting took 0 sec
[03/18 22:55:10    650s] #optDebug: fT-E <X 2 0 0 1>
[03/18 22:55:11    650s] *** Starting optimizing excluded clock nets MEM= 1782.7M) ***
[03/18 22:55:11    650s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1782.7M) ***
[03/18 22:55:11    650s] *** Starting optimizing excluded clock nets MEM= 1782.7M) ***
[03/18 22:55:11    650s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1782.7M) ***
[03/18 22:55:11    650s] Info: Done creating the CCOpt slew target map.
[03/18 22:55:11    650s] Begin: GigaOpt high fanout net optimization
[03/18 22:55:11    650s] GigaOpt HFN: use maxLocalDensity 1.2
[03/18 22:55:11    650s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/18 22:55:11    650s] Info: 50 nets with fixed/cover wires excluded.
[03/18 22:55:11    650s] Info: 50 clock nets excluded from IPO operation.
[03/18 22:55:11    650s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:50.9/0:12:49.5 (0.8), mem = 1782.7M
[03/18 22:55:11    650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.18
[03/18 22:55:11    651s] (I,S,L,T): WC_VIEW: 35.6308, 5.49451, 0.522104, 41.6474
[03/18 22:55:11    651s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:55:11    651s] ### Creating PhyDesignMc. totSessionCpu=0:10:51 mem=1790.7M
[03/18 22:55:11    651s] OPERPROF: Starting DPlace-Init at level 1, MEM:1790.7M
[03/18 22:55:11    651s] z: 2, totalTracks: 1
[03/18 22:55:11    651s] z: 4, totalTracks: 1
[03/18 22:55:11    651s] z: 6, totalTracks: 1
[03/18 22:55:11    651s] z: 8, totalTracks: 1
[03/18 22:55:11    651s] #spOpts: N=65 mergeVia=F 
[03/18 22:55:11    651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1790.7M
[03/18 22:55:11    651s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.078, MEM:1790.7M
[03/18 22:55:11    651s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1790.7MB).
[03/18 22:55:11    651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.101, MEM:1790.7M
[03/18 22:55:11    651s] TotalInstCnt at PhyDesignMc Initialization: 14,112
[03/18 22:55:11    651s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:51 mem=1790.7M
[03/18 22:55:11    651s] ### Creating RouteCongInterface, started
[03/18 22:55:11    651s] ### Creating LA Mngr. totSessionCpu=0:10:51 mem=1790.7M
[03/18 22:55:11    651s] ### Creating LA Mngr, finished. totSessionCpu=0:10:51 mem=1790.7M
[03/18 22:55:11    651s] 
[03/18 22:55:11    651s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:55:11    651s] 
[03/18 22:55:11    651s] #optDebug: {0, 1.200}
[03/18 22:55:11    651s] ### Creating RouteCongInterface, finished
[03/18 22:55:11    651s] ### Creating LA Mngr. totSessionCpu=0:10:51 mem=1790.7M
[03/18 22:55:11    651s] ### Creating LA Mngr, finished. totSessionCpu=0:10:51 mem=1790.7M
[03/18 22:55:14    654s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:55:14    654s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1790.7M
[03/18 22:55:14    654s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:1790.7M
[03/18 22:55:14    654s] TotalInstCnt at PhyDesignMc Destruction: 14,112
[03/18 22:55:14    654s] (I,S,L,T): WC_VIEW: 35.6308, 5.49451, 0.522104, 41.6474
[03/18 22:55:14    654s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.18
[03/18 22:55:14    654s] *** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:10:54.5/0:12:53.0 (0.8), mem = 1790.7M
[03/18 22:55:14    654s] 
[03/18 22:55:14    654s] =============================================================================================
[03/18 22:55:14    654s]  Step TAT Report for DrvOpt #5
[03/18 22:55:14    654s] =============================================================================================
[03/18 22:55:14    654s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:55:14    654s] ---------------------------------------------------------------------------------------------
[03/18 22:55:14    654s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:55:14    654s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:55:14    654s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:55:14    654s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:55:14    654s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:55:14    654s] [ MISC                   ]          0:00:03.3  (  93.4 % )     0:00:03.3 /  0:00:03.4    1.0
[03/18 22:55:14    654s] ---------------------------------------------------------------------------------------------
[03/18 22:55:14    654s]  DrvOpt #5 TOTAL                    0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.6    1.0
[03/18 22:55:14    654s] ---------------------------------------------------------------------------------------------
[03/18 22:55:14    654s] 
[03/18 22:55:14    654s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/18 22:55:14    654s] End: GigaOpt high fanout net optimization
[03/18 22:55:14    654s] skipped the cell partition in DRV
[03/18 22:55:15    655s] *** Timing NOT met, worst failing slack is -0.026
[03/18 22:55:15    655s] *** Check timing (0:00:00.0)
[03/18 22:55:15    655s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:55:15    655s] optDesignOneStep: Power Flow
[03/18 22:55:15    655s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:55:15    655s] Deleting Lib Analyzer.
[03/18 22:55:15    655s] Begin: GigaOpt Optimization in TNS mode
[03/18 22:55:15    655s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/18 22:55:15    655s] Info: 50 nets with fixed/cover wires excluded.
[03/18 22:55:15    655s] Info: 50 clock nets excluded from IPO operation.
[03/18 22:55:15    655s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:55.1/0:12:53.6 (0.8), mem = 1790.7M
[03/18 22:55:15    655s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.19
[03/18 22:55:15    655s] (I,S,L,T): WC_VIEW: 35.6308, 5.49451, 0.522104, 41.6474
[03/18 22:55:15    655s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:55:15    655s] ### Creating PhyDesignMc. totSessionCpu=0:10:55 mem=1790.7M
[03/18 22:55:15    655s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:55:15    655s] OPERPROF: Starting DPlace-Init at level 1, MEM:1790.7M
[03/18 22:55:15    655s] z: 2, totalTracks: 1
[03/18 22:55:15    655s] z: 4, totalTracks: 1
[03/18 22:55:15    655s] z: 6, totalTracks: 1
[03/18 22:55:15    655s] z: 8, totalTracks: 1
[03/18 22:55:15    655s] #spOpts: N=65 mergeVia=F 
[03/18 22:55:15    655s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1790.7M
[03/18 22:55:15    655s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.077, MEM:1790.7M
[03/18 22:55:15    655s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1790.7MB).
[03/18 22:55:15    655s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:1790.7M
[03/18 22:55:15    655s] TotalInstCnt at PhyDesignMc Initialization: 14,112
[03/18 22:55:15    655s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:55 mem=1790.7M
[03/18 22:55:15    655s] ### Creating RouteCongInterface, started
[03/18 22:55:15    655s] 
[03/18 22:55:15    655s] Creating Lib Analyzer ...
[03/18 22:55:15    655s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:55:15    655s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:55:15    655s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:55:15    655s] 
[03/18 22:55:16    656s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:57 mem=1790.7M
[03/18 22:55:16    656s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:57 mem=1790.7M
[03/18 22:55:16    656s] Creating Lib Analyzer, finished. 
[03/18 22:55:16    656s] 
[03/18 22:55:16    656s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:55:16    656s] 
[03/18 22:55:16    656s] #optDebug: {0, 1.200}
[03/18 22:55:16    656s] ### Creating RouteCongInterface, finished
[03/18 22:55:16    656s] ### Creating LA Mngr. totSessionCpu=0:10:57 mem=1790.7M
[03/18 22:55:16    656s] ### Creating LA Mngr, finished. totSessionCpu=0:10:57 mem=1790.7M
[03/18 22:55:22    662s] *info: 50 clock nets excluded
[03/18 22:55:22    662s] *info: 2 special nets excluded.
[03/18 22:55:22    662s] *info: 10 no-driver nets excluded.
[03/18 22:55:22    662s] *info: 50 nets with fixed/cover wires excluded.
[03/18 22:55:24    664s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9826.7
[03/18 22:55:24    664s] PathGroup :  reg2reg  TargetSlack : 0 
[03/18 22:55:24    664s] ** GigaOpt Optimizer WNS Slack -0.026 TNS Slack -1.564 Density 51.06
[03/18 22:55:24    664s] Optimizer TNS Opt
[03/18 22:55:24    664s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.225| 0.000|
|reg2reg   |-0.026|-1.564|
|HEPG      |-0.026|-1.564|
|All Paths |-0.026|-1.564|
+----------+------+------+

[03/18 22:55:24    664s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.027ns TNS -1.565ns; HEPG WNS -0.027ns TNS -1.565ns; all paths WNS -0.027ns TNS -1.565ns; Real time 0:01:44
[03/18 22:55:24    664s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1809.7M
[03/18 22:55:24    664s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1809.7M
[03/18 22:55:24    664s] Active Path Group: reg2reg  
[03/18 22:55:24    664s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:55:24    664s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:55:24    664s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:55:24    664s] |  -0.026|   -0.026|  -1.564|   -1.564|    51.06%|   0:00:00.0| 1825.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:55:24    664s] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/18 22:55:26    666s] |  -0.016|   -0.016|  -0.725|   -0.725|    51.07%|   0:00:02.0| 1902.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:55:26    666s] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/18 22:55:27    667s] |  -0.010|   -0.010|  -0.310|   -0.310|    51.07%|   0:00:01.0| 1910.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:55:27    667s] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/18 22:55:27    667s] |  -0.010|   -0.010|  -0.276|   -0.276|    51.07%|   0:00:00.0| 1910.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:55:27    667s] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/18 22:55:27    667s] |  -0.010|   -0.010|  -0.232|   -0.232|    51.09%|   0:00:00.0| 1910.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:55:27    667s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:55:28    667s] |  -0.010|   -0.010|  -0.114|   -0.114|    51.09%|   0:00:01.0| 1910.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:55:28    667s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:55:28    667s] |  -0.010|   -0.010|  -0.089|   -0.089|    51.09%|   0:00:00.0| 1910.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:55:28    667s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:55:28    667s] |  -0.010|   -0.010|  -0.089|   -0.089|    51.09%|   0:00:00.0| 1910.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:55:28    667s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:55:28    667s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:55:28    667s] 
[03/18 22:55:28    667s] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:04.0 mem=1910.1M) ***
[03/18 22:55:28    667s] 
[03/18 22:55:28    667s] *** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:04.0 mem=1910.1M) ***
[03/18 22:55:28    667s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.225| 0.000|
|reg2reg   |-0.010|-0.089|
|HEPG      |-0.010|-0.089|
|All Paths |-0.010|-0.089|
+----------+------+------+

[03/18 22:55:28    667s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.010ns TNS -0.089ns; HEPG WNS -0.010ns TNS -0.089ns; all paths WNS -0.010ns TNS -0.089ns; Real time 0:01:48
[03/18 22:55:28    667s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.089 Density 51.09
[03/18 22:55:28    667s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9826.4
[03/18 22:55:28    668s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.092, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.112, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.113, MEM:1910.1M
[03/18 22:55:28    668s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.15
[03/18 22:55:28    668s] OPERPROF: Starting RefinePlace at level 1, MEM:1910.1M
[03/18 22:55:28    668s] *** Starting refinePlace (0:11:08 mem=1910.1M) ***
[03/18 22:55:28    668s] Total net bbox length = 1.889e+05 (8.248e+04 1.065e+05) (ext = 9.402e+03)
[03/18 22:55:28    668s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:55:28    668s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.008, MEM:1910.1M
[03/18 22:55:28    668s] default core: bins with density > 0.750 = 23.13 % ( 102 / 441 )
[03/18 22:55:28    668s] Density distribution unevenness ratio = 29.274%
[03/18 22:55:28    668s] RPlace IncrNP Skipped
[03/18 22:55:28    668s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1910.1MB) @(0:11:08 - 0:11:08).
[03/18 22:55:28    668s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.011, MEM:1910.1M
[03/18 22:55:28    668s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1910.1M
[03/18 22:55:28    668s] Starting refinePlace ...
[03/18 22:55:28    668s]   Spread Effort: high, standalone mode, useDDP on.
[03/18 22:55:28    668s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1911.9MB) @(0:11:08 - 0:11:08).
[03/18 22:55:28    668s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:55:28    668s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 22:55:28    668s] 
[03/18 22:55:28    668s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:55:28    668s] Move report: legalization moves 13 insts, mean move: 1.15 um, max move: 2.60 um
[03/18 22:55:28    668s] 	Max move on inst (FE_OFC822_n2422): (333.00, 134.20) --> (332.20, 132.40)
[03/18 22:55:28    668s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1914.9MB) @(0:11:08 - 0:11:09).
[03/18 22:55:28    668s] Move report: Detail placement moves 13 insts, mean move: 1.15 um, max move: 2.60 um
[03/18 22:55:28    668s] 	Max move on inst (FE_OFC822_n2422): (333.00, 134.20) --> (332.20, 132.40)
[03/18 22:55:28    668s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1914.9MB
[03/18 22:55:28    668s] Statistics of distance of Instance movement in refine placement:
[03/18 22:55:28    668s]   maximum (X+Y) =         2.60 um
[03/18 22:55:28    668s]   inst (FE_OFC822_n2422) with max move: (333, 134.2) -> (332.2, 132.4)
[03/18 22:55:28    668s]   mean    (X+Y) =         1.15 um
[03/18 22:55:28    668s] Summary Report:
[03/18 22:55:28    668s] Instances move: 13 (out of 14064 movable)
[03/18 22:55:28    668s] Instances flipped: 0
[03/18 22:55:28    668s] Mean displacement: 1.15 um
[03/18 22:55:28    668s] Max displacement: 2.60 um (Instance: FE_OFC822_n2422) (333, 134.2) -> (332.2, 132.4)
[03/18 22:55:28    668s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/18 22:55:28    668s] Total instances moved : 13
[03/18 22:55:28    668s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.390, REAL:0.394, MEM:1914.9M
[03/18 22:55:28    668s] Total net bbox length = 1.889e+05 (8.248e+04 1.065e+05) (ext = 9.402e+03)
[03/18 22:55:28    668s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1914.9MB
[03/18 22:55:28    668s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1914.9MB) @(0:11:08 - 0:11:09).
[03/18 22:55:28    668s] *** Finished refinePlace (0:11:09 mem=1914.9M) ***
[03/18 22:55:28    668s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.15
[03/18 22:55:28    668s] OPERPROF: Finished RefinePlace at level 1, CPU:0.450, REAL:0.440, MEM:1914.9M
[03/18 22:55:29    668s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1914.9M
[03/18 22:55:29    668s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:1914.9M
[03/18 22:55:29    668s] Finished re-routing un-routed nets (0:00:00.0 1914.9M)
[03/18 22:55:29    668s] 
[03/18 22:55:29    668s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.9M
[03/18 22:55:29    668s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.9M
[03/18 22:55:29    668s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1914.9M
[03/18 22:55:29    668s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.104, MEM:1914.9M
[03/18 22:55:29    668s] 
[03/18 22:55:29    668s] Density : 0.5109
[03/18 22:55:29    668s] Max route overflow : 0.0000
[03/18 22:55:29    668s] 
[03/18 22:55:29    668s] 
[03/18 22:55:29    668s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1914.9M) ***
[03/18 22:55:29    668s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9826.4
[03/18 22:55:29    669s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.089 Density 51.09
[03/18 22:55:29    669s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.225| 0.000|
|reg2reg   |-0.010|-0.089|
|HEPG      |-0.010|-0.089|
|All Paths |-0.010|-0.089|
+----------+------+------+

[03/18 22:55:29    669s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:55:29    669s] Layer 3 has 50 constrained nets 
[03/18 22:55:29    669s] Layer 7 has 1 constrained nets 
[03/18 22:55:29    669s] **** End NDR-Layer Usage Statistics ****
[03/18 22:55:29    669s] 
[03/18 22:55:29    669s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1914.9M) ***
[03/18 22:55:29    669s] 
[03/18 22:55:29    669s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9826.7
[03/18 22:55:29    669s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1879.9M
[03/18 22:55:29    669s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:1879.9M
[03/18 22:55:29    669s] TotalInstCnt at PhyDesignMc Destruction: 14,113
[03/18 22:55:29    669s] (I,S,L,T): WC_VIEW: 35.656, 5.50845, 0.522923, 41.6874
[03/18 22:55:29    669s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.19
[03/18 22:55:29    669s] *** SetupOpt [finish] : cpu/real = 0:00:14.1/0:00:14.1 (1.0), totSession cpu/real = 0:11:09.2/0:13:07.8 (0.8), mem = 1879.9M
[03/18 22:55:29    669s] 
[03/18 22:55:29    669s] =============================================================================================
[03/18 22:55:29    669s]  Step TAT Report for TnsOpt #3
[03/18 22:55:29    669s] =============================================================================================
[03/18 22:55:29    669s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:55:29    669s] ---------------------------------------------------------------------------------------------
[03/18 22:55:29    669s] [ RefinePlace            ]      1   0:00:01.0  (   7.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:55:29    669s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:55:29    669s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   8.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:55:29    669s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:55:29    669s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:55:29    669s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:55:29    669s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:55:29    669s] [ TransformInit          ]      1   0:00:07.5  (  53.2 % )     0:00:07.5 /  0:00:07.5    1.0
[03/18 22:55:29    669s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.1 % )     0:00:03.3 /  0:00:03.2    1.0
[03/18 22:55:29    669s] [ OptGetWeight           ]      9   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:55:29    669s] [ OptEval                ]      9   0:00:02.6  (  18.4 % )     0:00:02.6 /  0:00:02.6    1.0
[03/18 22:55:29    669s] [ OptCommit              ]      9   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:55:29    669s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:55:29    669s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:55:29    669s] [ IncrDelayCalc          ]     24   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:55:29    669s] [ SetupOptGetWorkingSet  ]      9   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:55:29    669s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:55:29    669s] [ SetupOptSlackGraph     ]      9   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:55:29    669s] [ MISC                   ]          0:00:00.7  (   5.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:55:29    669s] ---------------------------------------------------------------------------------------------
[03/18 22:55:29    669s]  TnsOpt #3 TOTAL                    0:00:14.1  ( 100.0 % )     0:00:14.1 /  0:00:14.1    1.0
[03/18 22:55:29    669s] ---------------------------------------------------------------------------------------------
[03/18 22:55:29    669s] 
[03/18 22:55:29    669s] End: GigaOpt Optimization in TNS mode
[03/18 22:55:29    669s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:55:29    669s] optDesignOneStep: Power Flow
[03/18 22:55:29    669s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:55:29    669s] Deleting Lib Analyzer.
[03/18 22:55:29    669s] Begin: GigaOpt Optimization in WNS mode
[03/18 22:55:29    669s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/18 22:55:29    669s] Info: 50 nets with fixed/cover wires excluded.
[03/18 22:55:29    669s] Info: 50 clock nets excluded from IPO operation.
[03/18 22:55:29    669s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:09.4/0:13:07.9 (0.8), mem = 1796.9M
[03/18 22:55:29    669s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.20
[03/18 22:55:29    669s] (I,S,L,T): WC_VIEW: 35.656, 5.50845, 0.522923, 41.6874
[03/18 22:55:29    669s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:55:29    669s] ### Creating PhyDesignMc. totSessionCpu=0:11:10 mem=1796.9M
[03/18 22:55:29    669s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:55:29    669s] OPERPROF: Starting DPlace-Init at level 1, MEM:1796.9M
[03/18 22:55:29    669s] z: 2, totalTracks: 1
[03/18 22:55:29    669s] z: 4, totalTracks: 1
[03/18 22:55:29    669s] z: 6, totalTracks: 1
[03/18 22:55:29    669s] z: 8, totalTracks: 1
[03/18 22:55:29    669s] #spOpts: N=65 mergeVia=F 
[03/18 22:55:29    669s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1796.9M
[03/18 22:55:29    669s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:1796.9M
[03/18 22:55:29    669s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1796.9MB).
[03/18 22:55:29    669s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1796.9M
[03/18 22:55:30    669s] TotalInstCnt at PhyDesignMc Initialization: 14,113
[03/18 22:55:30    669s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:10 mem=1796.9M
[03/18 22:55:30    669s] ### Creating RouteCongInterface, started
[03/18 22:55:30    669s] 
[03/18 22:55:30    669s] Creating Lib Analyzer ...
[03/18 22:55:30    669s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:55:30    669s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:55:30    669s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:55:30    669s] 
[03/18 22:55:31    670s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:11 mem=1798.9M
[03/18 22:55:31    670s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:11 mem=1798.9M
[03/18 22:55:31    670s] Creating Lib Analyzer, finished. 
[03/18 22:55:31    670s] 
[03/18 22:55:31    670s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:55:31    670s] 
[03/18 22:55:31    670s] #optDebug: {0, 1.200}
[03/18 22:55:31    670s] ### Creating RouteCongInterface, finished
[03/18 22:55:31    670s] ### Creating LA Mngr. totSessionCpu=0:11:11 mem=1798.9M
[03/18 22:55:31    670s] ### Creating LA Mngr, finished. totSessionCpu=0:11:11 mem=1798.9M
[03/18 22:55:36    676s] *info: 50 clock nets excluded
[03/18 22:55:36    676s] *info: 2 special nets excluded.
[03/18 22:55:36    676s] *info: 10 no-driver nets excluded.
[03/18 22:55:36    676s] *info: 50 nets with fixed/cover wires excluded.
[03/18 22:55:38    678s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9826.8
[03/18 22:55:38    678s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/18 22:55:38    678s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.089 Density 51.09
[03/18 22:55:38    678s] Optimizer WNS Pass 0
[03/18 22:55:38    678s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.225| 0.000|
|reg2reg   |-0.010|-0.089|
|HEPG      |-0.010|-0.089|
|All Paths |-0.010|-0.089|
+----------+------+------+

[03/18 22:55:38    678s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.010ns TNS -0.089ns; HEPG WNS -0.010ns TNS -0.089ns; all paths WNS -0.010ns TNS -0.089ns; Real time 0:01:58
[03/18 22:55:38    678s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1817.9M
[03/18 22:55:38    678s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1817.9M
[03/18 22:55:38    678s] Active Path Group: reg2reg  
[03/18 22:55:38    678s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:55:38    678s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:55:38    678s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:55:38    678s] |  -0.010|   -0.010|  -0.089|   -0.089|    51.09%|   0:00:00.0| 1833.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:55:38    678s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:56:41    740s] |   0.003|    0.003|   0.000|    0.000|    51.11%|   0:01:03.0| 1926.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:56:41    740s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/18 22:57:28    788s] |   0.003|    0.003|   0.000|    0.000|    51.14%|   0:00:47.0| 1928.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:57:28    788s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/18 22:57:32    792s] |   0.006|    0.006|   0.000|    0.000|    51.15%|   0:00:04.0| 1928.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:57:32    792s] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/18 22:57:53    813s] |   0.010|    0.010|   0.000|    0.000|    51.17%|   0:00:21.0| 1929.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:57:53    813s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:58:20    840s] |   0.010|    0.010|   0.000|    0.000|    51.19%|   0:00:27.0| 1931.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:58:20    840s] |        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
[03/18 22:58:31    851s] |   0.012|    0.012|   0.000|    0.000|    51.20%|   0:00:11.0| 1931.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:58:31    851s] |        |         |        |         |          |            |        |          |         | q4_reg_7_/D                                        |
[03/18 22:58:50    870s] |   0.013|    0.013|   0.000|    0.000|    51.21%|   0:00:19.0| 1931.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:58:50    870s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:58:52    871s] Starting generalSmallTnsOpt
[03/18 22:58:52    871s] Ending generalSmallTnsOpt End
[03/18 22:58:52    872s] |   0.013|    0.013|   0.000|    0.000|    51.22%|   0:00:02.0| 1931.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:58:52    872s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:58:52    872s] |   0.013|    0.013|   0.000|    0.000|    51.22%|   0:00:00.0| 1931.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:58:52    872s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:58:52    872s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:58:52    872s] 
[03/18 22:58:52    872s] *** Finish Core Optimize Step (cpu=0:03:14 real=0:03:14 mem=1931.3M) ***
[03/18 22:58:52    872s] 
[03/18 22:58:52    872s] *** Finished Optimize Step Cumulative (cpu=0:03:14 real=0:03:14 mem=1931.3M) ***
[03/18 22:58:52    872s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.212|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

[03/18 22:58:52    872s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS 0.012ns TNS 0.000ns; Real time 0:05:12
[03/18 22:58:52    872s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 51.22
[03/18 22:58:52    872s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9826.5
[03/18 22:58:52    872s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.083, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.104, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.104, MEM:1931.3M
[03/18 22:58:52    872s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.16
[03/18 22:58:52    872s] OPERPROF: Starting RefinePlace at level 1, MEM:1931.3M
[03/18 22:58:52    872s] *** Starting refinePlace (0:14:33 mem=1931.3M) ***
[03/18 22:58:52    872s] Total net bbox length = 1.890e+05 (8.254e+04 1.065e+05) (ext = 9.408e+03)
[03/18 22:58:52    872s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:58:52    872s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:1931.3M
[03/18 22:58:52    872s] default core: bins with density > 0.750 = 23.81 % ( 105 / 441 )
[03/18 22:58:52    872s] Density distribution unevenness ratio = 29.280%
[03/18 22:58:52    872s] RPlace IncrNP Skipped
[03/18 22:58:52    872s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1931.3MB) @(0:14:33 - 0:14:33).
[03/18 22:58:52    872s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.012, MEM:1931.3M
[03/18 22:58:52    872s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1931.3M
[03/18 22:58:52    872s] Starting refinePlace ...
[03/18 22:58:52    872s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:58:52    872s]    Spread Effort: high, standalone mode, useDDP on.
[03/18 22:58:52    872s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1935.1MB) @(0:14:33 - 0:14:33).
[03/18 22:58:52    872s] Move report: preRPlace moves 195 insts, mean move: 0.54 um, max move: 2.60 um
[03/18 22:58:52    872s] 	Max move on inst (FE_OCPC880_n2240): (197.80, 182.80) --> (198.60, 184.60)
[03/18 22:58:52    872s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/18 22:58:52    872s] Move report: Detail placement moves 195 insts, mean move: 0.54 um, max move: 2.60 um
[03/18 22:58:52    872s] 	Max move on inst (FE_OCPC880_n2240): (197.80, 182.80) --> (198.60, 184.60)
[03/18 22:58:52    872s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1935.1MB
[03/18 22:58:52    872s] Statistics of distance of Instance movement in refine placement:
[03/18 22:58:52    872s]   maximum (X+Y) =         2.60 um
[03/18 22:58:52    872s]   inst (FE_OCPC880_n2240) with max move: (197.8, 182.8) -> (198.6, 184.6)
[03/18 22:58:52    872s]   mean    (X+Y) =         0.54 um
[03/18 22:58:52    872s] Summary Report:
[03/18 22:58:52    872s] Instances move: 195 (out of 14076 movable)
[03/18 22:58:52    872s] Instances flipped: 0
[03/18 22:58:52    872s] Mean displacement: 0.54 um
[03/18 22:58:52    872s] Max displacement: 2.60 um (Instance: FE_OCPC880_n2240) (197.8, 182.8) -> (198.6, 184.6)
[03/18 22:58:52    872s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/18 22:58:52    872s] Total instances moved : 195
[03/18 22:58:52    872s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.250, REAL:0.255, MEM:1935.1M
[03/18 22:58:52    872s] Total net bbox length = 1.891e+05 (8.260e+04 1.065e+05) (ext = 9.408e+03)
[03/18 22:58:52    872s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1935.1MB
[03/18 22:58:52    872s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1935.1MB) @(0:14:33 - 0:14:33).
[03/18 22:58:52    872s] *** Finished refinePlace (0:14:33 mem=1935.1M) ***
[03/18 22:58:52    872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.16
[03/18 22:58:52    872s] OPERPROF: Finished RefinePlace at level 1, CPU:0.310, REAL:0.313, MEM:1935.1M
[03/18 22:58:52    872s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1935.1M
[03/18 22:58:53    872s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1935.1M
[03/18 22:58:53    872s] Finished re-routing un-routed nets (0:00:00.0 1935.1M)
[03/18 22:58:53    872s] 
[03/18 22:58:53    872s] OPERPROF: Starting DPlace-Init at level 1, MEM:1935.1M
[03/18 22:58:53    872s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1935.1M
[03/18 22:58:53    873s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1935.1M
[03/18 22:58:53    873s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1935.1M
[03/18 22:58:53    873s] 
[03/18 22:58:53    873s] Density : 0.5122
[03/18 22:58:53    873s] Max route overflow : 0.0000
[03/18 22:58:53    873s] 
[03/18 22:58:53    873s] 
[03/18 22:58:53    873s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1935.1M) ***
[03/18 22:58:53    873s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9826.5
[03/18 22:58:53    873s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 51.22
[03/18 22:58:53    873s] Optimizer WNS Pass 1
[03/18 22:58:53    873s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.212|0.000|
|reg2reg   |0.013|0.000|
|HEPG      |0.013|0.000|
|All Paths |0.013|0.000|
+----------+-----+-----+

[03/18 22:58:53    873s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.012ns TNS 0.000ns; HEPG WNS 0.012ns TNS 0.000ns; all paths WNS 0.012ns TNS 0.000ns; Real time 0:05:13
[03/18 22:58:53    873s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1935.1M
[03/18 22:58:53    873s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1935.1M
[03/18 22:58:53    873s] Active Path Group: reg2reg  
[03/18 22:58:53    873s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:58:53    873s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:58:53    873s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:58:53    873s] |   0.013|    0.013|   0.000|    0.000|    51.22%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:58:53    873s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:59:26    906s] |   0.013|    0.013|   0.000|    0.000|    51.22%|   0:00:33.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:59:26    906s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:59:27    907s] |   0.017|    0.017|   0.000|    0.000|    51.27%|   0:00:01.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:59:27    907s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:59:27    907s] |   0.017|    0.017|   0.000|    0.000|    51.27%|   0:00:00.0| 1935.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:59:27    907s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:59:27    907s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:59:27    907s] 
[03/18 22:59:27    907s] *** Finish Core Optimize Step (cpu=0:00:33.9 real=0:00:34.0 mem=1935.1M) ***
[03/18 22:59:27    907s] 
[03/18 22:59:27    907s] *** Finished Optimize Step Cumulative (cpu=0:00:34.0 real=0:00:34.0 mem=1935.1M) ***
[03/18 22:59:27    907s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.212|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

[03/18 22:59:27    907s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.017ns TNS 0.000ns; all paths WNS 0.017ns TNS 0.000ns; Real time 0:05:47
[03/18 22:59:27    907s] ** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 51.27
[03/18 22:59:27    907s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9826.6
[03/18 22:59:27    907s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.044, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.084, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.106, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.106, MEM:1935.1M
[03/18 22:59:27    907s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.17
[03/18 22:59:27    907s] OPERPROF: Starting RefinePlace at level 1, MEM:1935.1M
[03/18 22:59:27    907s] *** Starting refinePlace (0:15:08 mem=1935.1M) ***
[03/18 22:59:27    907s] Total net bbox length = 1.892e+05 (8.270e+04 1.065e+05) (ext = 9.408e+03)
[03/18 22:59:27    907s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:59:27    907s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:1935.1M
[03/18 22:59:27    907s] default core: bins with density > 0.750 = 24.04 % ( 106 / 441 )
[03/18 22:59:27    907s] Density distribution unevenness ratio = 29.281%
[03/18 22:59:27    907s] RPlace IncrNP: Rollback Lev = -3
[03/18 22:59:27    907s] RPlace: Density =1.077778, incremental np is triggered.
[03/18 22:59:27    907s] OPERPROF:     Starting spMPad at level 3, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:       Starting spContextMPad at level 4, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1935.1M
[03/18 22:59:27    907s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.003, MEM:1935.1M
[03/18 22:59:27    907s] nrCritNet: 1.76% ( 280 / 15954 ) cutoffSlk: -0.1ps stdDelay: 14.5ps
[03/18 22:59:27    907s] OPERPROF:     Starting npMain at level 3, MEM:1935.1M
[03/18 22:59:27    907s] incrNP th 1.000, 0.100
[03/18 22:59:28    907s] limitMaxMove -1, priorityInstMaxMove 7
[03/18 22:59:28    907s] SP #FI/SF FL/PI 49/13666 337/108
[03/18 22:59:28    907s] OPERPROF:       Starting npPlace at level 4, MEM:1937.8M
[03/18 22:59:28    908s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:59:28    908s] No instances found in the vector
[03/18 22:59:28    908s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1945.8M, DRC: 0)
[03/18 22:59:28    908s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:59:28    908s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/18 22:59:28    908s] No instances found in the vector
[03/18 22:59:28    908s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1948.3M, DRC: 0)
[03/18 22:59:28    908s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:59:28    908s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/18 22:59:28    908s] No instances found in the vector
[03/18 22:59:28    908s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1948.3M, DRC: 0)
[03/18 22:59:28    908s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:59:28    908s] OPERPROF:       Finished npPlace at level 4, CPU:0.930, REAL:0.923, MEM:1948.3M
[03/18 22:59:29    908s] OPERPROF:     Finished npMain at level 3, CPU:1.120, REAL:1.108, MEM:1948.3M
[03/18 22:59:29    908s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1948.3M
[03/18 22:59:29    908s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.008, MEM:1948.3M
[03/18 22:59:29    908s] default core: bins with density > 0.750 = 24.94 % ( 110 / 441 )
[03/18 22:59:29    908s] Density distribution unevenness ratio = 29.281%
[03/18 22:59:29    908s] RPlace postIncrNP: Density = 1.077778 -> 0.895556.
[03/18 22:59:29    908s] RPlace postIncrNP Info: Density distribution changes:
[03/18 22:59:29    908s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:59:29    908s] [1.05 - 1.10] :	 1 (0.23%) -> 0 (0.00%)
[03/18 22:59:29    908s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:59:29    908s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:59:29    908s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:59:29    908s] [0.85 - 0.90] :	 4 (0.91%) -> 4 (0.91%)
[03/18 22:59:29    908s] [0.80 - 0.85] :	 23 (5.22%) -> 24 (5.44%)
[03/18 22:59:29    908s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.3, real=0:00:02.0, mem=1948.3MB) @(0:15:08 - 0:15:09).
[03/18 22:59:29    908s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:1.260, REAL:1.240, MEM:1948.3M
[03/18 22:59:29    908s] Move report: incrNP moves 431 insts, mean move: 3.63 um, max move: 13.60 um
[03/18 22:59:29    908s] 	Max move on inst (FE_RC_283_0): (83.60, 163.00) --> (86.40, 152.20)
[03/18 22:59:29    908s] Move report: Timing Driven Placement moves 431 insts, mean move: 3.63 um, max move: 13.60 um
[03/18 22:59:29    908s] 	Max move on inst (FE_RC_283_0): (83.60, 163.00) --> (86.40, 152.20)
[03/18 22:59:29    908s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1948.3MB
[03/18 22:59:29    908s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1948.3M
[03/18 22:59:29    908s] Starting refinePlace ...
[03/18 22:59:29    909s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:59:29    909s]    Spread Effort: high, standalone mode, useDDP on.
[03/18 22:59:29    909s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1948.3MB) @(0:15:09 - 0:15:09).
[03/18 22:59:29    909s] Move report: preRPlace moves 145 insts, mean move: 0.60 um, max move: 3.00 um
[03/18 22:59:29    909s] 	Max move on inst (U4906): (91.80, 172.00) --> (90.60, 170.20)
[03/18 22:59:29    909s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2XD2
[03/18 22:59:29    909s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 22:59:29    909s] Placement tweakage begins.
[03/18 22:59:29    909s] wire length = 2.454e+05
[03/18 22:59:29    909s] wire length = 2.440e+05
[03/18 22:59:29    909s] Placement tweakage ends.
[03/18 22:59:29    909s] Move report: tweak moves 710 insts, mean move: 1.63 um, max move: 14.00 um
[03/18 22:59:29    909s] 	Max move on inst (FE_OFC582_core_instance_mac_array_instance_q_temp_216): (191.80, 191.80) --> (205.80, 191.80)
[03/18 22:59:29    909s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=1950.3MB) @(0:15:09 - 0:15:10).
[03/18 22:59:29    909s] 
[03/18 22:59:29    909s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:59:30    910s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:59:30    910s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1950.3MB) @(0:15:10 - 0:15:10).
[03/18 22:59:30    910s] Move report: Detail placement moves 811 insts, mean move: 1.50 um, max move: 14.00 um
[03/18 22:59:30    910s] 	Max move on inst (FE_OFC582_core_instance_mac_array_instance_q_temp_216): (191.80, 191.80) --> (205.80, 191.80)
[03/18 22:59:30    910s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1950.3MB
[03/18 22:59:30    910s] Statistics of distance of Instance movement in refine placement:
[03/18 22:59:30    910s]   maximum (X+Y) =        14.00 um
[03/18 22:59:30    910s]   inst (FE_OFC582_core_instance_mac_array_instance_q_temp_216) with max move: (191.8, 191.8) -> (205.8, 191.8)
[03/18 22:59:30    910s]   mean    (X+Y) =         2.40 um
[03/18 22:59:30    910s] Total instances flipped for legalization: 284
[03/18 22:59:30    910s] Summary Report:
[03/18 22:59:30    910s] Instances move: 1102 (out of 14111 movable)
[03/18 22:59:30    910s] Instances flipped: 284
[03/18 22:59:30    910s] Mean displacement: 2.40 um
[03/18 22:59:30    910s] Max displacement: 14.00 um (Instance: FE_OFC582_core_instance_mac_array_instance_q_temp_216) (191.8, 191.8) -> (205.8, 191.8)
[03/18 22:59:30    910s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/18 22:59:30    910s] Total instances moved : 1102
[03/18 22:59:30    910s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.300, REAL:1.294, MEM:1950.3M
[03/18 22:59:30    910s] Total net bbox length = 1.885e+05 (8.195e+04 1.065e+05) (ext = 9.406e+03)
[03/18 22:59:30    910s] Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1950.3MB
[03/18 22:59:30    910s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=1950.3MB) @(0:15:08 - 0:15:10).
[03/18 22:59:30    910s] *** Finished refinePlace (0:15:10 mem=1950.3M) ***
[03/18 22:59:30    910s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.17
[03/18 22:59:30    910s] OPERPROF: Finished RefinePlace at level 1, CPU:2.600, REAL:2.579, MEM:1950.3M
[03/18 22:59:30    910s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1950.3M
[03/18 22:59:30    910s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:1950.3M
[03/18 22:59:30    910s] Finished re-routing un-routed nets (0:00:00.0 1950.3M)
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] OPERPROF: Starting DPlace-Init at level 1, MEM:1950.3M
[03/18 22:59:30    910s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1950.3M
[03/18 22:59:30    910s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1950.3M
[03/18 22:59:30    910s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1950.3M
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] Density : 0.5127
[03/18 22:59:30    910s] Max route overflow : 0.0000
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1950.3M) ***
[03/18 22:59:30    910s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9826.6
[03/18 22:59:30    910s] ** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 51.27
[03/18 22:59:30    910s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.212|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

[03/18 22:59:30    910s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:59:30    910s] Layer 3 has 50 constrained nets 
[03/18 22:59:30    910s] Layer 7 has 4 constrained nets 
[03/18 22:59:30    910s] **** End NDR-Layer Usage Statistics ****
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] *** Finish post-CTS Setup Fixing (cpu=0:03:53 real=0:03:52 mem=1950.3M) ***
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9826.8
[03/18 22:59:30    910s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1915.2M
[03/18 22:59:30    910s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1915.2M
[03/18 22:59:30    910s] TotalInstCnt at PhyDesignMc Destruction: 14,160
[03/18 22:59:30    910s] (I,S,L,T): WC_VIEW: 35.7804, 5.55558, 0.527769, 41.8637
[03/18 22:59:30    910s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.20
[03/18 22:59:30    910s] *** SetupOpt [finish] : cpu/real = 0:04:01.5/0:04:01.3 (1.0), totSession cpu/real = 0:15:10.9/0:17:09.2 (0.9), mem = 1915.2M
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] =============================================================================================
[03/18 22:59:30    910s]  Step TAT Report for WnsOpt #5
[03/18 22:59:30    910s] =============================================================================================
[03/18 22:59:30    910s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:59:30    910s] ---------------------------------------------------------------------------------------------
[03/18 22:59:30    910s] [ RefinePlace            ]      2   0:00:04.0  (   1.7 % )     0:00:04.0 /  0:00:04.1    1.0
[03/18 22:59:30    910s] [ SlackTraversorInit     ]      3   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.4    1.0
[03/18 22:59:30    910s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:59:30    910s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:30    910s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:59:30    910s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:59:30    910s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:30    910s] [ TransformInit          ]      1   0:00:07.4  (   3.0 % )     0:00:07.4 /  0:00:07.4    1.0
[03/18 22:59:30    910s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:30    910s] [ OptSingleIteration     ]     40   0:00:00.1  (   0.0 % )     0:03:47.1 /  0:03:47.3    1.0
[03/18 22:59:30    910s] [ OptGetWeight           ]     40   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:59:30    910s] [ OptEval                ]     40   0:03:43.3  (  92.6 % )     0:03:43.3 /  0:03:43.5    1.0
[03/18 22:59:30    910s] [ OptCommit              ]     40   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    0.9
[03/18 22:59:30    910s] [ IncrTimingUpdate       ]     34   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:59:30    910s] [ PostCommitDelayUpdate  ]     42   0:00:00.1  (   0.1 % )     0:00:00.8 /  0:00:00.9    1.0
[03/18 22:59:30    910s] [ IncrDelayCalc          ]    123   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:59:30    910s] [ SetupOptGetWorkingSet  ]     94   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    0.9
[03/18 22:59:30    910s] [ SetupOptGetActiveNode  ]     94   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:30    910s] [ SetupOptSlackGraph     ]     40   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:59:30    910s] [ MISC                   ]          0:00:01.1  (   0.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:59:30    910s] ---------------------------------------------------------------------------------------------
[03/18 22:59:30    910s]  WnsOpt #5 TOTAL                    0:04:01.3  ( 100.0 % )     0:04:01.3 /  0:04:01.5    1.0
[03/18 22:59:30    910s] ---------------------------------------------------------------------------------------------
[03/18 22:59:30    910s] 
[03/18 22:59:30    910s] End: GigaOpt Optimization in WNS mode
[03/18 22:59:31    910s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:59:31    910s] optDesignOneStep: Power Flow
[03/18 22:59:31    910s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 22:59:31    910s] Deleting Lib Analyzer.
[03/18 22:59:31    910s] GigaOpt: target slack met, skip TNS optimization
[03/18 22:59:31    911s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/18 22:59:31    911s] Info: 50 nets with fixed/cover wires excluded.
[03/18 22:59:31    911s] Info: 50 clock nets excluded from IPO operation.
[03/18 22:59:31    911s] ### Creating LA Mngr. totSessionCpu=0:15:11 mem=1830.2M
[03/18 22:59:31    911s] ### Creating LA Mngr, finished. totSessionCpu=0:15:11 mem=1830.2M
[03/18 22:59:31    911s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/18 22:59:31    911s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:59:31    911s] ### Creating PhyDesignMc. totSessionCpu=0:15:11 mem=1849.2M
[03/18 22:59:31    911s] OPERPROF: Starting DPlace-Init at level 1, MEM:1849.2M
[03/18 22:59:31    911s] z: 2, totalTracks: 1
[03/18 22:59:31    911s] z: 4, totalTracks: 1
[03/18 22:59:31    911s] z: 6, totalTracks: 1
[03/18 22:59:31    911s] z: 8, totalTracks: 1
[03/18 22:59:31    911s] #spOpts: N=65 mergeVia=F 
[03/18 22:59:31    911s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1849.2M
[03/18 22:59:31    911s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:1849.2M
[03/18 22:59:31    911s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1849.2MB).
[03/18 22:59:31    911s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1849.2M
[03/18 22:59:31    911s] TotalInstCnt at PhyDesignMc Initialization: 14,160
[03/18 22:59:31    911s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:11 mem=1849.2M
[03/18 22:59:31    911s] Begin: Area Reclaim Optimization
[03/18 22:59:31    911s] 
[03/18 22:59:31    911s] Creating Lib Analyzer ...
[03/18 22:59:31    911s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:59:31    911s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:59:31    911s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:59:31    911s] 
[03/18 22:59:32    912s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:12 mem=1871.3M
[03/18 22:59:32    912s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:12 mem=1871.3M
[03/18 22:59:32    912s] Creating Lib Analyzer, finished. 
[03/18 22:59:32    912s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:12.3/0:17:10.6 (0.9), mem = 1871.3M
[03/18 22:59:32    912s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.21
[03/18 22:59:32    912s] (I,S,L,T): WC_VIEW: 35.7804, 5.55558, 0.527769, 41.8637
[03/18 22:59:32    912s] ### Creating RouteCongInterface, started
[03/18 22:59:32    912s] 
[03/18 22:59:32    912s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:59:32    912s] 
[03/18 22:59:32    912s] #optDebug: {0, 1.200}
[03/18 22:59:32    912s] ### Creating RouteCongInterface, finished
[03/18 22:59:32    912s] ### Creating LA Mngr. totSessionCpu=0:15:13 mem=1871.3M
[03/18 22:59:32    912s] ### Creating LA Mngr, finished. totSessionCpu=0:15:13 mem=1871.3M
[03/18 22:59:32    912s] Usable buffer cells for single buffer setup transform:
[03/18 22:59:32    912s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/18 22:59:32    912s] Number of usable buffer cells above: 18
[03/18 22:59:33    913s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1871.3M
[03/18 22:59:33    913s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1871.3M
[03/18 22:59:33    913s] Reclaim Optimization WNS Slack 0.017  TNS Slack 0.000 Density 51.27
[03/18 22:59:33    913s] +----------+---------+--------+--------+------------+--------+
[03/18 22:59:33    913s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 22:59:33    913s] +----------+---------+--------+--------+------------+--------+
[03/18 22:59:33    913s] |    51.27%|        -|   0.017|   0.000|   0:00:00.0| 1871.3M|
[03/18 22:59:35    915s] |    51.27%|       18|   0.017|   0.000|   0:00:02.0| 1910.9M|
[03/18 22:59:36    916s] |    51.27%|        3|   0.017|   0.000|   0:00:01.0| 1910.9M|
[03/18 22:59:36    916s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:59:36    916s] |    51.27%|        1|   0.017|   0.000|   0:00:00.0| 1910.9M|
[03/18 22:59:36    916s] |    51.26%|        9|   0.017|   0.000|   0:00:00.0| 1910.9M|
[03/18 22:59:38    918s] |    51.21%|       59|   0.017|   0.000|   0:00:02.0| 1910.9M|
[03/18 22:59:38    918s] |    51.21%|        3|   0.017|   0.000|   0:00:00.0| 1910.9M|
[03/18 22:59:38    918s] |    51.21%|        0|   0.017|   0.000|   0:00:00.0| 1910.9M|
[03/18 22:59:38    918s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:59:38    918s] |    51.21%|        0|   0.017|   0.000|   0:00:00.0| 1910.9M|
[03/18 22:59:38    918s] +----------+---------+--------+--------+------------+--------+
[03/18 22:59:38    918s] Reclaim Optimization End WNS Slack 0.017  TNS Slack 0.000 Density 51.21
[03/18 22:59:38    918s] 
[03/18 22:59:38    918s] ** Summary: Restruct = 21 Buffer Deletion = 3 Declone = 6 Resize = 62 **
[03/18 22:59:38    918s] --------------------------------------------------------------
[03/18 22:59:38    918s] |                                   | Total     | Sequential |
[03/18 22:59:38    918s] --------------------------------------------------------------
[03/18 22:59:38    918s] | Num insts resized                 |      61  |      13    |
[03/18 22:59:38    918s] | Num insts undone                  |       0  |       0    |
[03/18 22:59:38    918s] | Num insts Downsized               |      61  |      13    |
[03/18 22:59:38    918s] | Num insts Samesized               |       0  |       0    |
[03/18 22:59:38    918s] | Num insts Upsized                 |       0  |       0    |
[03/18 22:59:38    918s] | Num multiple commits+uncommits    |       1  |       -    |
[03/18 22:59:38    918s] --------------------------------------------------------------
[03/18 22:59:38    918s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:59:38    918s] Layer 3 has 50 constrained nets 
[03/18 22:59:38    918s] Layer 7 has 3 constrained nets 
[03/18 22:59:38    918s] **** End NDR-Layer Usage Statistics ****
[03/18 22:59:38    918s] End: Core Area Reclaim Optimization (cpu = 0:00:07.4) (real = 0:00:07.0) **
[03/18 22:59:38    918s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1910.9M
[03/18 22:59:38    918s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:1910.9M
[03/18 22:59:38    918s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1910.9M
[03/18 22:59:38    918s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1910.9M
[03/18 22:59:38    918s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1910.9M
[03/18 22:59:39    918s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.084, MEM:1910.9M
[03/18 22:59:39    918s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1910.9M
[03/18 22:59:39    918s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1910.9M
[03/18 22:59:39    918s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.106, MEM:1910.9M
[03/18 22:59:39    918s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.106, MEM:1910.9M
[03/18 22:59:39    918s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.18
[03/18 22:59:39    918s] OPERPROF: Starting RefinePlace at level 1, MEM:1910.9M
[03/18 22:59:39    918s] *** Starting refinePlace (0:15:19 mem=1910.9M) ***
[03/18 22:59:39    919s] Total net bbox length = 1.885e+05 (8.196e+04 1.065e+05) (ext = 9.403e+03)
[03/18 22:59:39    919s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:59:39    919s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1910.9M
[03/18 22:59:39    919s] Starting refinePlace ...
[03/18 22:59:39    919s] 
[03/18 22:59:39    919s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:59:39    919s] Move report: legalization moves 12 insts, mean move: 1.10 um, max move: 2.80 um
[03/18 22:59:39    919s] 	Max move on inst (FE_RC_328_0): (340.40, 155.80) --> (339.40, 154.00)
[03/18 22:59:39    919s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1914.0MB) @(0:15:19 - 0:15:19).
[03/18 22:59:39    919s] Move report: Detail placement moves 12 insts, mean move: 1.10 um, max move: 2.80 um
[03/18 22:59:39    919s] 	Max move on inst (FE_RC_328_0): (340.40, 155.80) --> (339.40, 154.00)
[03/18 22:59:39    919s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1914.0MB
[03/18 22:59:39    919s] Statistics of distance of Instance movement in refine placement:
[03/18 22:59:39    919s]   maximum (X+Y) =         2.80 um
[03/18 22:59:39    919s]   inst (FE_RC_328_0) with max move: (340.4, 155.8) -> (339.4, 154)
[03/18 22:59:39    919s]   mean    (X+Y) =         1.10 um
[03/18 22:59:39    919s] Summary Report:
[03/18 22:59:39    919s] Instances move: 12 (out of 14080 movable)
[03/18 22:59:39    919s] Instances flipped: 0
[03/18 22:59:39    919s] Mean displacement: 1.10 um
[03/18 22:59:39    919s] Max displacement: 2.80 um (Instance: FE_RC_328_0) (340.4, 155.8) -> (339.4, 154)
[03/18 22:59:39    919s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/18 22:59:39    919s] Total instances moved : 12
[03/18 22:59:39    919s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.370, REAL:0.360, MEM:1914.0M
[03/18 22:59:39    919s] Total net bbox length = 1.885e+05 (8.197e+04 1.065e+05) (ext = 9.403e+03)
[03/18 22:59:39    919s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1914.0MB
[03/18 22:59:39    919s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1914.0MB) @(0:15:19 - 0:15:19).
[03/18 22:59:39    919s] *** Finished refinePlace (0:15:19 mem=1914.0M) ***
[03/18 22:59:39    919s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.18
[03/18 22:59:39    919s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.397, MEM:1914.0M
[03/18 22:59:39    919s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1914.0M
[03/18 22:59:39    919s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:1914.0M
[03/18 22:59:39    919s] Finished re-routing un-routed nets (0:00:00.0 1914.0M)
[03/18 22:59:39    919s] 
[03/18 22:59:39    919s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.0M
[03/18 22:59:39    919s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.0M
[03/18 22:59:39    919s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:1914.0M
[03/18 22:59:39    919s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1914.0M
[03/18 22:59:39    919s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1914.0M
[03/18 22:59:39    919s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.107, MEM:1914.0M
[03/18 22:59:39    919s] 
[03/18 22:59:39    919s] Density : 0.5121
[03/18 22:59:39    919s] Max route overflow : 0.0000
[03/18 22:59:39    919s] 
[03/18 22:59:39    919s] 
[03/18 22:59:39    919s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1914.0M) ***
[03/18 22:59:39    919s] (I,S,L,T): WC_VIEW: 35.76, 5.54371, 0.526538, 41.8303
[03/18 22:59:39    919s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.21
[03/18 22:59:39    919s] *** AreaOpt [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:15:19.8/0:17:18.1 (0.9), mem = 1914.0M
[03/18 22:59:39    919s] 
[03/18 22:59:39    919s] =============================================================================================
[03/18 22:59:39    919s]  Step TAT Report for AreaOpt #3
[03/18 22:59:39    919s] =============================================================================================
[03/18 22:59:39    919s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:59:39    919s] ---------------------------------------------------------------------------------------------
[03/18 22:59:39    919s] [ RefinePlace            ]      1   0:00:01.0  (  11.4 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:59:39    919s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:59:39    919s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  11.6 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:59:39    919s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:39    919s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:59:39    919s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:39    919s] [ OptSingleIteration     ]      8   0:00:00.3  (   3.0 % )     0:00:04.7 /  0:00:04.7    1.0
[03/18 22:59:39    919s] [ OptGetWeight           ]    209   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:39    919s] [ OptEval                ]    209   0:00:03.6  (  42.1 % )     0:00:03.6 /  0:00:03.6    1.0
[03/18 22:59:39    919s] [ OptCommit              ]    209   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:59:39    919s] [ IncrTimingUpdate       ]     26   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:59:39    919s] [ PostCommitDelayUpdate  ]    210   0:00:00.1  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:59:39    919s] [ IncrDelayCalc          ]     98   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:59:39    919s] [ MISC                   ]          0:00:01.7  (  19.6 % )     0:00:01.7 /  0:00:01.6    1.0
[03/18 22:59:39    919s] ---------------------------------------------------------------------------------------------
[03/18 22:59:39    919s]  AreaOpt #3 TOTAL                   0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:08.5    1.0
[03/18 22:59:39    919s] ---------------------------------------------------------------------------------------------
[03/18 22:59:39    919s] 
[03/18 22:59:39    919s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1878.9M
[03/18 22:59:39    919s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:1878.9M
[03/18 22:59:39    919s] TotalInstCnt at PhyDesignMc Destruction: 14,129
[03/18 22:59:39    919s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:08, mem=1837.91M, totSessionCpu=0:15:20).
[03/18 22:59:40    920s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1837.9M
[03/18 22:59:40    920s] All LLGs are deleted
[03/18 22:59:40    920s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1837.9M
[03/18 22:59:40    920s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1836.3M
[03/18 22:59:40    920s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1836.3M
[03/18 22:59:40    920s] ### Creating LA Mngr. totSessionCpu=0:15:20 mem=1836.3M
[03/18 22:59:40    920s] ### Creating LA Mngr, finished. totSessionCpu=0:15:20 mem=1836.3M
[03/18 22:59:40    920s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1836.28 MB )
[03/18 22:59:40    920s] (I)       Started Loading and Dumping File ( Curr Mem: 1836.28 MB )
[03/18 22:59:40    920s] (I)       Reading DB...
[03/18 22:59:40    920s] (I)       Read data from FE... (mem=1836.3M)
[03/18 22:59:40    920s] (I)       Read nodes and places... (mem=1836.3M)
[03/18 22:59:40    920s] (I)       Done Read nodes and places (cpu=0.010s, mem=1838.4M)
[03/18 22:59:40    920s] (I)       Read nets... (mem=1838.4M)
[03/18 22:59:40    920s] (I)       Done Read nets (cpu=0.050s, mem=1840.4M)
[03/18 22:59:40    920s] (I)       Done Read data from FE (cpu=0.060s, mem=1840.4M)
[03/18 22:59:40    920s] (I)       before initializing RouteDB syMemory usage = 1840.4 MB
[03/18 22:59:40    920s] (I)       Honor MSV route constraint: false
[03/18 22:59:40    920s] (I)       Maximum routing layer  : 127
[03/18 22:59:40    920s] (I)       Minimum routing layer  : 2
[03/18 22:59:40    920s] (I)       Supply scale factor H  : 1.00
[03/18 22:59:40    920s] (I)       Supply scale factor V  : 1.00
[03/18 22:59:40    920s] (I)       Tracks used by clock wire: 0
[03/18 22:59:40    920s] (I)       Reverse direction      : 
[03/18 22:59:40    920s] (I)       Honor partition pin guides: true
[03/18 22:59:40    920s] (I)       Route selected nets only: false
[03/18 22:59:40    920s] (I)       Route secondary PG pins: false
[03/18 22:59:40    920s] (I)       Second PG max fanout   : 2147483647
[03/18 22:59:40    920s] (I)       Apply function for special wires: true
[03/18 22:59:40    920s] (I)       Layer by layer blockage reading: true
[03/18 22:59:40    920s] (I)       Offset calculation fix : true
[03/18 22:59:40    920s] (I)       Route stripe layer range: 
[03/18 22:59:40    920s] (I)       Honor partition fences : 
[03/18 22:59:40    920s] (I)       Honor partition pin    : 
[03/18 22:59:40    920s] (I)       Honor partition fences with feedthrough: 
[03/18 22:59:40    920s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:59:40    920s] (I)       Use row-based GCell size
[03/18 22:59:40    920s] (I)       Use row-based GCell align
[03/18 22:59:40    920s] (I)       GCell unit size   : 3600
[03/18 22:59:40    920s] (I)       GCell multiplier  : 1
[03/18 22:59:40    920s] (I)       GCell row height  : 3600
[03/18 22:59:40    920s] (I)       Actual row height : 3600
[03/18 22:59:40    920s] (I)       GCell align ref   : 20000 20000
[03/18 22:59:40    920s] [NR-eGR] Track table information for default rule: 
[03/18 22:59:40    920s] [NR-eGR] M1 has no routable track
[03/18 22:59:40    920s] [NR-eGR] M2 has single uniform track structure
[03/18 22:59:40    920s] [NR-eGR] M3 has single uniform track structure
[03/18 22:59:40    920s] [NR-eGR] M4 has single uniform track structure
[03/18 22:59:40    920s] [NR-eGR] M5 has single uniform track structure
[03/18 22:59:40    920s] [NR-eGR] M6 has single uniform track structure
[03/18 22:59:40    920s] [NR-eGR] M7 has single uniform track structure
[03/18 22:59:40    920s] [NR-eGR] M8 has single uniform track structure
[03/18 22:59:40    920s] (I)       ===========================================================================
[03/18 22:59:40    920s] (I)       == Report All Rule Vias ==
[03/18 22:59:40    920s] (I)       ===========================================================================
[03/18 22:59:40    920s] (I)        Via Rule : (Default)
[03/18 22:59:40    920s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:59:40    920s] (I)       ---------------------------------------------------------------------------
[03/18 22:59:40    920s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/18 22:59:40    920s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:59:40    920s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:59:40    920s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:59:40    920s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/18 22:59:40    920s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/18 22:59:40    920s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/18 22:59:40    920s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:59:40    920s] (I)       ===========================================================================
[03/18 22:59:40    920s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1840.41 MB )
[03/18 22:59:40    920s] [NR-eGR] Read 20172 PG shapes
[03/18 22:59:40    920s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1840.41 MB )
[03/18 22:59:40    920s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:59:40    920s] [NR-eGR] #Instance Blockages : 0
[03/18 22:59:40    920s] [NR-eGR] #PG Blockages       : 20172
[03/18 22:59:40    920s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:59:40    920s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:59:40    920s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:59:40    920s] [NR-eGR] Num Prerouted Nets = 50  Num Prerouted Wires = 14893
[03/18 22:59:40    920s] (I)       readDataFromPlaceDB
[03/18 22:59:40    920s] (I)       Read net information..
[03/18 22:59:40    920s] [NR-eGR] Read numTotalNets=15923  numIgnoredNets=50
[03/18 22:59:40    920s] (I)       Read testcase time = 0.000 seconds
[03/18 22:59:40    920s] 
[03/18 22:59:40    920s] (I)       early_global_route_priority property id does not exist.
[03/18 22:59:40    920s] (I)       Start initializing grid graph
[03/18 22:59:40    920s] (I)       End initializing grid graph
[03/18 22:59:40    920s] (I)       Model blockages into capacity
[03/18 22:59:40    920s] (I)       Read Num Blocks=20172  Num Prerouted Wires=14893  Num CS=0
[03/18 22:59:40    920s] (I)       Started Modeling ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 1 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 2 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 4811
[03/18 22:59:40    920s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 3 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 8036
[03/18 22:59:40    920s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 4 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 1641
[03/18 22:59:40    920s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 5 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 351
[03/18 22:59:40    920s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 6 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 54
[03/18 22:59:40    920s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 7 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:59:40    920s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Started Modeling Layer 8 ( Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:59:40    920s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1843.92 MB )
[03/18 22:59:40    920s] (I)       -- layer congestion ratio --
[03/18 22:59:40    920s] (I)       Layer 1 : 0.100000
[03/18 22:59:40    920s] (I)       Layer 2 : 0.700000
[03/18 22:59:40    920s] (I)       Layer 3 : 0.700000
[03/18 22:59:40    920s] (I)       Layer 4 : 0.700000
[03/18 22:59:40    920s] (I)       Layer 5 : 0.700000
[03/18 22:59:40    920s] (I)       Layer 6 : 0.700000
[03/18 22:59:40    920s] (I)       Layer 7 : 0.700000
[03/18 22:59:40    920s] (I)       Layer 8 : 0.700000
[03/18 22:59:40    920s] (I)       ----------------------------
[03/18 22:59:40    920s] (I)       Number of ignored nets = 50
[03/18 22:59:40    920s] (I)       Number of fixed nets = 50.  Ignored: Yes
[03/18 22:59:40    920s] (I)       Number of clock nets = 50.  Ignored: No
[03/18 22:59:40    920s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:59:40    920s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:59:40    920s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:59:40    920s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:59:40    920s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:59:40    920s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:59:40    920s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:59:40    920s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1843.9 MB
[03/18 22:59:40    920s] (I)       Ndr track 0 does not exist
[03/18 22:59:40    920s] (I)       Ndr track 0 does not exist
[03/18 22:59:40    920s] (I)       Layer1  viaCost=300.00
[03/18 22:59:40    920s] (I)       Layer2  viaCost=100.00
[03/18 22:59:40    920s] (I)       Layer3  viaCost=100.00
[03/18 22:59:40    920s] (I)       Layer4  viaCost=100.00
[03/18 22:59:40    920s] (I)       Layer5  viaCost=100.00
[03/18 22:59:40    920s] (I)       Layer6  viaCost=200.00
[03/18 22:59:40    920s] (I)       Layer7  viaCost=100.00
[03/18 22:59:40    920s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:59:40    920s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 22:59:40    920s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 22:59:40    920s] (I)       Site width          :   400  (dbu)
[03/18 22:59:40    920s] (I)       Row height          :  3600  (dbu)
[03/18 22:59:40    920s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:59:40    920s] (I)       GCell width         :  3600  (dbu)
[03/18 22:59:40    920s] (I)       GCell height        :  3600  (dbu)
[03/18 22:59:40    920s] (I)       Grid                :   219   219     8
[03/18 22:59:40    920s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:59:40    920s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:59:40    920s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:59:40    920s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:59:40    920s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:59:40    920s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:59:40    920s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:59:40    920s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:59:40    920s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:59:40    920s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 22:59:40    920s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:59:40    920s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:59:40    920s] (I)       --------------------------------------------------------
[03/18 22:59:40    920s] 
[03/18 22:59:40    920s] [NR-eGR] ============ Routing rule table ============
[03/18 22:59:40    920s] [NR-eGR] Rule id: 0  Nets: 15873 
[03/18 22:59:40    920s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:59:40    920s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:59:40    920s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:59:40    920s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:59:40    920s] [NR-eGR] Rule id: 1  Nets: 0 
[03/18 22:59:40    920s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 22:59:40    920s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 22:59:40    920s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 22:59:40    920s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:59:40    920s] [NR-eGR] ========================================
[03/18 22:59:40    920s] [NR-eGR] 
[03/18 22:59:40    920s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:59:40    920s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 22:59:40    920s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 22:59:40    920s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 22:59:40    920s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 22:59:40    920s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 22:59:40    920s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 22:59:40    920s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 22:59:40    920s] (I)       After initializing earlyGlobalRoute syMemory usage = 1845.8 MB
[03/18 22:59:40    920s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Started Global Routing ( Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       ============= Initialization =============
[03/18 22:59:40    920s] (I)       totalPins=47641  totalGlobalPin=46285 (97.15%)
[03/18 22:59:40    920s] (I)       Started Build MST ( Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Generate topology with single threads
[03/18 22:59:40    920s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       total 2D Cap : 2161490 = (944118 H, 1217372 V)
[03/18 22:59:40    920s] [NR-eGR] Layer group 1: route 15873 net(s) in layer range [2, 8]
[03/18 22:59:40    920s] (I)       ============  Phase 1a Route ============
[03/18 22:59:40    920s] (I)       Started Phase 1a ( Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Usage: 121375 = (54409 H, 66966 V) = (5.76% H, 5.50% V) = (9.794e+04um H, 1.205e+05um V)
[03/18 22:59:40    920s] (I)       
[03/18 22:59:40    920s] (I)       ============  Phase 1b Route ============
[03/18 22:59:40    920s] (I)       Usage: 121375 = (54409 H, 66966 V) = (5.76% H, 5.50% V) = (9.794e+04um H, 1.205e+05um V)
[03/18 22:59:40    920s] (I)       
[03/18 22:59:40    920s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.184750e+05um
[03/18 22:59:40    920s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 22:59:40    920s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:59:40    920s] (I)       ============  Phase 1c Route ============
[03/18 22:59:40    920s] (I)       Usage: 121375 = (54409 H, 66966 V) = (5.76% H, 5.50% V) = (9.794e+04um H, 1.205e+05um V)
[03/18 22:59:40    920s] (I)       
[03/18 22:59:40    920s] (I)       ============  Phase 1d Route ============
[03/18 22:59:40    920s] (I)       Usage: 121375 = (54409 H, 66966 V) = (5.76% H, 5.50% V) = (9.794e+04um H, 1.205e+05um V)
[03/18 22:59:40    920s] (I)       
[03/18 22:59:40    920s] (I)       ============  Phase 1e Route ============
[03/18 22:59:40    920s] (I)       Started Phase 1e ( Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Usage: 121375 = (54409 H, 66966 V) = (5.76% H, 5.50% V) = (9.794e+04um H, 1.205e+05um V)
[03/18 22:59:40    920s] (I)       
[03/18 22:59:40    920s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.184750e+05um
[03/18 22:59:40    920s] [NR-eGR] 
[03/18 22:59:40    920s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Running layer assignment with 1 threads
[03/18 22:59:40    920s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       ============  Phase 1l Route ============
[03/18 22:59:40    920s] (I)       
[03/18 22:59:40    920s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:59:40    920s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:59:40    920s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:59:40    920s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:59:40    920s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:59:40    920s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:59:40    920s] [NR-eGR]      M2  (2)        52( 0.11%)         1( 0.00%)   ( 0.11%) 
[03/18 22:59:40    920s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:59:40    920s] [NR-eGR]      M4  (4)        82( 0.20%)         0( 0.00%)   ( 0.20%) 
[03/18 22:59:40    920s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:59:40    920s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:59:40    920s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:59:40    920s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:59:40    920s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:59:40    920s] [NR-eGR] Total              135( 0.04%)         1( 0.00%)   ( 0.04%) 
[03/18 22:59:40    920s] [NR-eGR] 
[03/18 22:59:40    920s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       total 2D Cap : 2176882 = (947485 H, 1229397 V)
[03/18 22:59:40    920s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:59:40    920s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:59:40    920s] (I)       ============= track Assignment ============
[03/18 22:59:40    920s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Started Greedy Track Assignment ( Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:59:40    920s] (I)       Running track assignment with 1 threads
[03/18 22:59:40    920s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] (I)       Run Multi-thread track assignment
[03/18 22:59:40    920s] (I)       Finished Greedy Track Assignment ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1845.84 MB )
[03/18 22:59:40    920s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:59:40    920s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52017
[03/18 22:59:40    920s] [NR-eGR]     M2  (2V) length: 1.030355e+05um, number of vias: 75865
[03/18 22:59:40    920s] [NR-eGR]     M3  (3H) length: 1.035379e+05um, number of vias: 7239
[03/18 22:59:40    920s] [NR-eGR]     M4  (4V) length: 2.669015e+04um, number of vias: 1185
[03/18 22:59:40    920s] [NR-eGR]     M5  (5H) length: 8.008600e+03um, number of vias: 454
[03/18 22:59:40    920s] [NR-eGR]     M6  (6V) length: 4.180200e+03um, number of vias: 25
[03/18 22:59:40    920s] [NR-eGR]     M7  (7H) length: 6.420000e+01um, number of vias: 36
[03/18 22:59:40    920s] [NR-eGR]     M8  (8V) length: 2.992000e+02um, number of vias: 0
[03/18 22:59:40    920s] [NR-eGR] Total length: 2.458158e+05um, number of vias: 136821
[03/18 22:59:40    920s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:59:40    920s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/18 22:59:40    920s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:59:40    920s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 1823.33 MB )
[03/18 22:59:40    920s] Extraction called for design 'fullchip' of instances=14129 and nets=15943 using extraction engine 'preRoute' .
[03/18 22:59:40    920s] PreRoute RC Extraction called for design fullchip.
[03/18 22:59:40    920s] RC Extraction called in multi-corner(2) mode.
[03/18 22:59:40    920s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:59:40    920s] RCMode: PreRoute
[03/18 22:59:40    920s]       RC Corner Indexes            0       1   
[03/18 22:59:40    920s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:59:40    920s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:59:40    920s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:59:40    920s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:59:40    920s] Shrink Factor                : 1.00000
[03/18 22:59:40    920s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:59:40    920s] Using capacitance table file ...
[03/18 22:59:41    920s] LayerId::1 widthSet size::4
[03/18 22:59:41    920s] LayerId::2 widthSet size::4
[03/18 22:59:41    920s] LayerId::3 widthSet size::4
[03/18 22:59:41    920s] LayerId::4 widthSet size::4
[03/18 22:59:41    920s] LayerId::5 widthSet size::4
[03/18 22:59:41    920s] LayerId::6 widthSet size::4
[03/18 22:59:41    920s] LayerId::7 widthSet size::4
[03/18 22:59:41    920s] LayerId::8 widthSet size::4
[03/18 22:59:41    920s] Updating RC grid for preRoute extraction ...
[03/18 22:59:41    920s] Initializing multi-corner capacitance tables ... 
[03/18 22:59:41    921s] Initializing multi-corner resistance tables ...
[03/18 22:59:41    921s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.998368 ; uaWlH: 0.126531 ; aWlH: 0.001614 ; Pmax: 0.815200 ; wcR: 0.636400 ; newSi: 0.088900 ; pMod: 83 ; 
[03/18 22:59:41    921s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1820.328M)
[03/18 22:59:41    921s] Compute RC Scale Done ...
[03/18 22:59:41    921s] OPERPROF: Starting HotSpotCal at level 1, MEM:1820.3M
[03/18 22:59:41    921s] [hotspot] +------------+---------------+---------------+
[03/18 22:59:41    921s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:59:41    921s] [hotspot] +------------+---------------+---------------+
[03/18 22:59:41    921s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:59:41    921s] [hotspot] +------------+---------------+---------------+
[03/18 22:59:41    921s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:59:41    921s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:59:41    921s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1820.3M
[03/18 22:59:41    921s] #################################################################################
[03/18 22:59:41    921s] # Design Stage: PreRoute
[03/18 22:59:41    921s] # Design Name: fullchip
[03/18 22:59:41    921s] # Design Mode: 65nm
[03/18 22:59:41    921s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:59:41    921s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:59:41    921s] # Signoff Settings: SI Off 
[03/18 22:59:41    921s] #################################################################################
[03/18 22:59:42    922s] Calculate delays in BcWc mode...
[03/18 22:59:42    922s] Topological Sorting (REAL = 0:00:00.0, MEM = 1818.5M, InitMEM = 1816.4M)
[03/18 22:59:42    922s] Start delay calculation (fullDC) (1 T). (MEM=1818.52)
[03/18 22:59:42    922s] End AAE Lib Interpolated Model. (MEM=1830.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:59:45    925s] Total number of fetched objects 15923
[03/18 22:59:45    925s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:59:45    925s] End delay calculation. (MEM=1877.73 CPU=0:00:02.4 REAL=0:00:02.0)
[03/18 22:59:45    925s] End delay calculation (fullDC). (MEM=1877.73 CPU=0:00:03.4 REAL=0:00:03.0)
[03/18 22:59:45    925s] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1877.7M) ***
[03/18 22:59:46    926s] Begin: GigaOpt postEco DRV Optimization
[03/18 22:59:46    926s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[03/18 22:59:46    926s] Info: 50 nets with fixed/cover wires excluded.
[03/18 22:59:46    926s] Info: 50 clock nets excluded from IPO operation.
[03/18 22:59:46    926s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:26.3/0:17:24.6 (0.9), mem = 1877.7M
[03/18 22:59:46    926s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.22
[03/18 22:59:46    926s] (I,S,L,T): WC_VIEW: 35.76, 5.53989, 0.526538, 41.8264
[03/18 22:59:46    926s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:59:46    926s] ### Creating PhyDesignMc. totSessionCpu=0:15:26 mem=1877.7M
[03/18 22:59:46    926s] OPERPROF: Starting DPlace-Init at level 1, MEM:1877.7M
[03/18 22:59:46    926s] z: 2, totalTracks: 1
[03/18 22:59:46    926s] z: 4, totalTracks: 1
[03/18 22:59:46    926s] z: 6, totalTracks: 1
[03/18 22:59:46    926s] z: 8, totalTracks: 1
[03/18 22:59:46    926s] #spOpts: N=65 mergeVia=F 
[03/18 22:59:46    926s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1877.7M
[03/18 22:59:46    926s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1877.7M
[03/18 22:59:46    926s] Core basic site is core
[03/18 22:59:46    926s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 22:59:46    926s] SiteArray: use 1,703,936 bytes
[03/18 22:59:46    926s] SiteArray: current memory after site array memory allocation 1879.4M
[03/18 22:59:46    926s] SiteArray: FP blocked sites are writable
[03/18 22:59:46    926s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:59:46    926s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1879.4M
[03/18 22:59:46    926s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 22:59:46    926s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1879.4M
[03/18 22:59:46    926s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.104, MEM:1879.4M
[03/18 22:59:46    926s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.109, MEM:1879.4M
[03/18 22:59:46    926s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1879.4MB).
[03/18 22:59:46    926s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.133, MEM:1879.4M
[03/18 22:59:46    926s] TotalInstCnt at PhyDesignMc Initialization: 14,129
[03/18 22:59:46    926s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:27 mem=1879.4M
[03/18 22:59:46    926s] ### Creating RouteCongInterface, started
[03/18 22:59:46    926s] 
[03/18 22:59:46    926s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:59:46    926s] 
[03/18 22:59:46    926s] #optDebug: {0, 1.200}
[03/18 22:59:46    926s] ### Creating RouteCongInterface, finished
[03/18 22:59:46    926s] ### Creating LA Mngr. totSessionCpu=0:15:27 mem=1879.4M
[03/18 22:59:46    926s] ### Creating LA Mngr, finished. totSessionCpu=0:15:27 mem=1879.4M
[03/18 22:59:50    930s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1898.4M
[03/18 22:59:50    930s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1898.4M
[03/18 22:59:50    930s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:59:50    930s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/18 22:59:50    930s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:59:50    930s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 22:59:50    930s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:59:50    930s] Info: violation cost 1.374376 (cap = 0.043336, tran = 1.331041, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:59:50    930s] |     3|    35|    -0.06|     1|     1|    -0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  51.21|          |         |
[03/18 22:59:50    930s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:59:50    930s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       3|  51.22| 0:00:00.0|  1898.4M|
[03/18 22:59:50    930s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:59:50    930s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  51.22| 0:00:00.0|  1898.4M|
[03/18 22:59:50    930s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:59:50    930s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:59:50    930s] Layer 3 has 50 constrained nets 
[03/18 22:59:50    930s] Layer 7 has 3 constrained nets 
[03/18 22:59:50    930s] **** End NDR-Layer Usage Statistics ****
[03/18 22:59:50    930s] 
[03/18 22:59:50    930s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1898.4M) ***
[03/18 22:59:50    930s] 
[03/18 22:59:50    930s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.043, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.080, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.100, MEM:1914.4M
[03/18 22:59:50    930s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.101, MEM:1914.4M
[03/18 22:59:50    930s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.19
[03/18 22:59:50    930s] OPERPROF: Starting RefinePlace at level 1, MEM:1914.4M
[03/18 22:59:50    930s] *** Starting refinePlace (0:15:31 mem=1914.4M) ***
[03/18 22:59:50    930s] Total net bbox length = 1.885e+05 (8.198e+04 1.065e+05) (ext = 9.403e+03)
[03/18 22:59:50    930s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:59:50    930s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1914.4M
[03/18 22:59:50    930s] Starting refinePlace ...
[03/18 22:59:50    930s] 
[03/18 22:59:50    930s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:59:51    931s] Move report: legalization moves 7 insts, mean move: 1.83 um, max move: 3.80 um
[03/18 22:59:51    931s] 	Max move on inst (U8408): (116.20, 92.80) --> (116.40, 96.40)
[03/18 22:59:51    931s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1914.4MB) @(0:15:31 - 0:15:31).
[03/18 22:59:51    931s] Move report: Detail placement moves 7 insts, mean move: 1.83 um, max move: 3.80 um
[03/18 22:59:51    931s] 	Max move on inst (U8408): (116.20, 92.80) --> (116.40, 96.40)
[03/18 22:59:51    931s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1914.4MB
[03/18 22:59:51    931s] Statistics of distance of Instance movement in refine placement:
[03/18 22:59:51    931s]   maximum (X+Y) =         3.80 um
[03/18 22:59:51    931s]   inst (U8408) with max move: (116.2, 92.8) -> (116.4, 96.4)
[03/18 22:59:51    931s]   mean    (X+Y) =         1.83 um
[03/18 22:59:51    931s] Summary Report:
[03/18 22:59:51    931s] Instances move: 7 (out of 14080 movable)
[03/18 22:59:51    931s] Instances flipped: 0
[03/18 22:59:51    931s] Mean displacement: 1.83 um
[03/18 22:59:51    931s] Max displacement: 3.80 um (Instance: U8408) (116.2, 92.8) -> (116.4, 96.4)
[03/18 22:59:51    931s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
[03/18 22:59:51    931s] Total instances moved : 7
[03/18 22:59:51    931s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.362, MEM:1914.4M
[03/18 22:59:51    931s] Total net bbox length = 1.885e+05 (8.199e+04 1.065e+05) (ext = 9.403e+03)
[03/18 22:59:51    931s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1914.4MB
[03/18 22:59:51    931s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1914.4MB) @(0:15:31 - 0:15:31).
[03/18 22:59:51    931s] *** Finished refinePlace (0:15:31 mem=1914.4M) ***
[03/18 22:59:51    931s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.19
[03/18 22:59:51    931s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.400, MEM:1914.4M
[03/18 22:59:51    931s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1914.4M
[03/18 22:59:51    931s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:1914.4M
[03/18 22:59:51    931s] Finished re-routing un-routed nets (0:00:00.0 1914.4M)
[03/18 22:59:51    931s] 
[03/18 22:59:51    931s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.4M
[03/18 22:59:51    931s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.4M
[03/18 22:59:51    931s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1914.4M
[03/18 22:59:51    931s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1914.4M
[03/18 22:59:51    931s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1914.4M
[03/18 22:59:51    931s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.106, MEM:1914.4M
[03/18 22:59:51    931s] 
[03/18 22:59:51    931s] Density : 0.5122
[03/18 22:59:51    931s] Max route overflow : 0.0000
[03/18 22:59:51    931s] 
[03/18 22:59:51    931s] 
[03/18 22:59:51    931s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1914.4M) ***
[03/18 22:59:51    931s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1879.4M
[03/18 22:59:51    931s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:1879.4M
[03/18 22:59:51    931s] TotalInstCnt at PhyDesignMc Destruction: 14,129
[03/18 22:59:51    931s] (I,S,L,T): WC_VIEW: 35.7595, 5.54051, 0.526575, 41.8266
[03/18 22:59:51    931s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.22
[03/18 22:59:51    931s] *** DrvOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:15:31.7/0:17:29.9 (0.9), mem = 1879.4M
[03/18 22:59:51    931s] 
[03/18 22:59:51    931s] =============================================================================================
[03/18 22:59:51    931s]  Step TAT Report for DrvOpt #6
[03/18 22:59:51    931s] =============================================================================================
[03/18 22:59:51    931s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:59:51    931s] ---------------------------------------------------------------------------------------------
[03/18 22:59:51    931s] [ RefinePlace            ]      1   0:00:01.0  (  18.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:59:51    931s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:59:51    931s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.1
[03/18 22:59:51    931s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:59:51    931s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    1.0
[03/18 22:59:51    931s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:51    931s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:59:51    931s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:51    931s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:59:51    931s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:59:51    931s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[03/18 22:59:51    931s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.2
[03/18 22:59:51    931s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.3
[03/18 22:59:51    931s] [ DrvFindVioNets         ]      3   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:59:51    931s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:59:51    931s] [ MISC                   ]          0:00:03.7  (  68.4 % )     0:00:03.7 /  0:00:03.7    1.0
[03/18 22:59:51    931s] ---------------------------------------------------------------------------------------------
[03/18 22:59:51    931s]  DrvOpt #6 TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[03/18 22:59:51    931s] ---------------------------------------------------------------------------------------------
[03/18 22:59:51    931s] 
[03/18 22:59:51    931s] End: GigaOpt postEco DRV Optimization
[03/18 22:59:51    931s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[03/18 22:59:51    931s] GigaOpt: WNS bump threshold: -14.5
[03/18 22:59:51    931s] Begin: GigaOpt postEco optimization
[03/18 22:59:51    931s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/18 22:59:51    931s] Info: 50 nets with fixed/cover wires excluded.
[03/18 22:59:51    931s] Info: 50 clock nets excluded from IPO operation.
[03/18 22:59:51    931s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:31.9/0:17:30.1 (0.9), mem = 1879.4M
[03/18 22:59:51    931s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.23
[03/18 22:59:52    932s] (I,S,L,T): WC_VIEW: 35.7595, 5.54051, 0.526575, 41.8266
[03/18 22:59:52    932s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:59:52    932s] ### Creating PhyDesignMc. totSessionCpu=0:15:32 mem=1879.4M
[03/18 22:59:52    932s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.4M
[03/18 22:59:52    932s] z: 2, totalTracks: 1
[03/18 22:59:52    932s] z: 4, totalTracks: 1
[03/18 22:59:52    932s] z: 6, totalTracks: 1
[03/18 22:59:52    932s] z: 8, totalTracks: 1
[03/18 22:59:52    932s] #spOpts: N=65 mergeVia=F 
[03/18 22:59:52    932s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1879.4M
[03/18 22:59:52    932s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1879.4M
[03/18 22:59:52    932s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1879.4MB).
[03/18 22:59:52    932s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.108, MEM:1879.4M
[03/18 22:59:52    932s] TotalInstCnt at PhyDesignMc Initialization: 14,129
[03/18 22:59:52    932s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:32 mem=1879.4M
[03/18 22:59:52    932s] ### Creating RouteCongInterface, started
[03/18 22:59:52    932s] 
[03/18 22:59:52    932s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:59:52    932s] 
[03/18 22:59:52    932s] #optDebug: {0, 1.200}
[03/18 22:59:52    932s] ### Creating RouteCongInterface, finished
[03/18 22:59:52    932s] ### Creating LA Mngr. totSessionCpu=0:15:32 mem=1879.4M
[03/18 22:59:52    932s] ### Creating LA Mngr, finished. totSessionCpu=0:15:32 mem=1879.4M
[03/18 22:59:57    937s] *info: 50 clock nets excluded
[03/18 22:59:57    937s] *info: 2 special nets excluded.
[03/18 22:59:57    937s] *info: 10 no-driver nets excluded.
[03/18 22:59:57    937s] *info: 50 nets with fixed/cover wires excluded.
[03/18 22:59:59    939s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9826.9
[03/18 22:59:59    939s] PathGroup :  reg2reg  TargetSlack : 0 
[03/18 22:59:59    939s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 51.22
[03/18 22:59:59    939s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.044|0.000|
|reg2reg   |0.009|0.000|
|HEPG      |0.009|0.000|
|All Paths |0.009|0.000|
+----------+-----+-----+

[03/18 22:59:59    939s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:59:59    939s] Layer 3 has 50 constrained nets 
[03/18 22:59:59    939s] Layer 7 has 3 constrained nets 
[03/18 22:59:59    939s] **** End NDR-Layer Usage Statistics ****
[03/18 22:59:59    939s] 
[03/18 22:59:59    939s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1898.4M) ***
[03/18 22:59:59    939s] 
[03/18 22:59:59    939s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9826.9
[03/18 22:59:59    939s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1879.4M
[03/18 23:00:00    939s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:1879.4M
[03/18 23:00:00    939s] TotalInstCnt at PhyDesignMc Destruction: 14,129
[03/18 23:00:00    940s] (I,S,L,T): WC_VIEW: 35.7595, 5.54051, 0.526575, 41.8266
[03/18 23:00:00    940s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.23
[03/18 23:00:00    940s] *** SetupOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:15:40.0/0:17:38.3 (0.9), mem = 1879.4M
[03/18 23:00:00    940s] 
[03/18 23:00:00    940s] =============================================================================================
[03/18 23:00:00    940s]  Step TAT Report for WnsOpt #6
[03/18 23:00:00    940s] =============================================================================================
[03/18 23:00:00    940s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:00:00    940s] ---------------------------------------------------------------------------------------------
[03/18 23:00:00    940s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 23:00:00    940s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:00    940s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:00:00    940s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[03/18 23:00:00    940s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:00    940s] [ TransformInit          ]      1   0:00:07.5  (  91.6 % )     0:00:07.5 /  0:00:07.5    1.0
[03/18 23:00:00    940s] [ MISC                   ]          0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:00:00    940s] ---------------------------------------------------------------------------------------------
[03/18 23:00:00    940s]  WnsOpt #6 TOTAL                    0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.2    1.0
[03/18 23:00:00    940s] ---------------------------------------------------------------------------------------------
[03/18 23:00:00    940s] 
[03/18 23:00:00    940s] End: GigaOpt postEco optimization
[03/18 23:00:00    940s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[03/18 23:00:00    940s] GigaOpt: Skipping nonLegal postEco optimization
[03/18 23:00:00    940s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[03/18 23:00:00    940s] ### Creating LA Mngr. totSessionCpu=0:15:40 mem=1879.4M
[03/18 23:00:00    940s] ### Creating LA Mngr, finished. totSessionCpu=0:15:40 mem=1879.4M
[03/18 23:00:00    940s] Re-routed 0 nets
[03/18 23:00:00    940s]   Timing/DRV Snapshot: (REF)
[03/18 23:00:00    940s]      Weighted WNS: 0.000
[03/18 23:00:00    940s]       All  PG WNS: 0.000
[03/18 23:00:00    940s]       High PG WNS: 0.000
[03/18 23:00:00    940s]       All  PG TNS: 0.000
[03/18 23:00:00    940s]       High PG TNS: 0.000
[03/18 23:00:00    940s]          Tran DRV: 0
[03/18 23:00:00    940s]           Cap DRV: 0
[03/18 23:00:00    940s]        Fanout DRV: 0
[03/18 23:00:00    940s]            Glitch: 0
[03/18 23:00:00    940s]    Category Slack: { [L, 0.009] [H, 0.009] }
[03/18 23:00:00    940s] 
[03/18 23:00:01    941s] **optDesign ... cpu = 0:05:03, real = 0:05:03, mem = 1465.8M, totSessionCpu=0:15:41 **
[03/18 23:00:01    941s] **optDesign ... cpu = 0:05:03, real = 0:05:03, mem = 1463.8M, totSessionCpu=0:15:41 **
[03/18 23:00:01    941s] ** Profile ** Start :  cpu=0:00:00.0, mem=1828.4M
[03/18 23:00:01    941s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1828.4M
[03/18 23:00:01    941s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.089, MEM:1828.4M
[03/18 23:00:01    941s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1828.4M
[03/18 23:00:01    941s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1838.4M
[03/18 23:00:01    941s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1838.4M
[03/18 23:00:01    941s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  0.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.217%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1838.4M
[03/18 23:00:01    941s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -postCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/18 23:00:01    941s] Info: 50 nets with fixed/cover wires excluded.
[03/18 23:00:01    941s] Info: 50 clock nets excluded from IPO operation.
[03/18 23:00:01    941s] ### Creating LA Mngr. totSessionCpu=0:15:42 mem=1838.4M
[03/18 23:00:01    941s] ### Creating LA Mngr, finished. totSessionCpu=0:15:42 mem=1838.4M
[03/18 23:00:01    941s] 
[03/18 23:00:01    941s] Begin: Power Optimization
[03/18 23:00:01    941s] 
[03/18 23:00:01    941s] Begin Power Analysis
[03/18 23:00:01    941s] 
[03/18 23:00:02    941s]              0V	    VSS
[03/18 23:00:02    941s]            0.9V	    VDD
[03/18 23:00:02    941s] Begin Processing Timing Library for Power Calculation
[03/18 23:00:02    941s] 
[03/18 23:00:02    942s] Begin Processing Timing Library for Power Calculation
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1464.00MB/2992.92MB/1511.28MB)
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1464.00MB/2992.92MB/1511.28MB)
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Begin Processing User Attributes
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1464.00MB/2992.92MB/1511.28MB)
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Begin Processing Signal Activity
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1464.21MB/2992.92MB/1511.28MB)
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] Begin Power Computation
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s]       ----------------------------------------------------------
[03/18 23:00:02    942s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:00:02    942s]       # of cell(s) missing power table: 1
[03/18 23:00:02    942s]       # of cell(s) missing leakage table: 0
[03/18 23:00:02    942s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:00:02    942s]       ----------------------------------------------------------
[03/18 23:00:02    942s] CellName                                  Missing Table(s)
[03/18 23:00:02    942s] TIEL                                      internal power, 
[03/18 23:00:02    942s] 
[03/18 23:00:02    942s] 
[03/18 23:00:04    944s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1464.21MB/2992.92MB/1511.28MB)
[03/18 23:00:04    944s] 
[03/18 23:00:04    944s] Begin Processing User Attributes
[03/18 23:00:04    944s] 
[03/18 23:00:04    944s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1464.21MB/2992.92MB/1511.28MB)
[03/18 23:00:04    944s] 
[03/18 23:00:04    944s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1464.21MB/2992.92MB/1511.28MB)
[03/18 23:00:04    944s] 
[03/18 23:00:05    945s] *



[03/18 23:00:05    945s] Total Power
[03/18 23:00:05    945s] -----------------------------------------------------------------------------------------
[03/18 23:00:05    945s] Total Internal Power:       36.98329736 	   76.9812%
[03/18 23:00:05    945s] Total Switching Power:      10.52016238 	   21.8979%
[03/18 23:00:05    945s] Total Leakage Power:         0.53851212 	    1.1209%
[03/18 23:00:05    945s] Total Power:                48.04197196
[03/18 23:00:05    945s] -----------------------------------------------------------------------------------------
[03/18 23:00:05    945s] Processing average sequential pin duty cycle 
[03/18 23:00:05    945s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:00:05    945s] ### Creating PhyDesignMc. totSessionCpu=0:15:45 mem=1857.4M
[03/18 23:00:05    945s] OPERPROF: Starting DPlace-Init at level 1, MEM:1857.4M
[03/18 23:00:05    945s] z: 2, totalTracks: 1
[03/18 23:00:05    945s] z: 4, totalTracks: 1
[03/18 23:00:05    945s] z: 6, totalTracks: 1
[03/18 23:00:05    945s] z: 8, totalTracks: 1
[03/18 23:00:05    945s] #spOpts: N=65 mergeVia=F 
[03/18 23:00:05    945s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1857.4M
[03/18 23:00:05    945s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:1857.4M
[03/18 23:00:05    945s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1857.4MB).
[03/18 23:00:05    945s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.107, MEM:1857.4M
[03/18 23:00:05    945s] TotalInstCnt at PhyDesignMc Initialization: 14,129
[03/18 23:00:05    945s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:46 mem=1857.4M
[03/18 23:00:05    945s]   Timing Snapshot: (REF)
[03/18 23:00:05    945s]      Weighted WNS: 0.000
[03/18 23:00:05    945s]       All  PG WNS: 0.000
[03/18 23:00:05    945s]       High PG WNS: 0.000
[03/18 23:00:05    945s]       All  PG TNS: 0.000
[03/18 23:00:05    945s]       High PG TNS: 0.000
[03/18 23:00:05    945s]    Category Slack: { [L, 0.009] [H, 0.009] }
[03/18 23:00:05    945s] 
[03/18 23:00:06    946s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1873.4M
[03/18 23:00:06    946s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1873.4M
[03/18 23:00:15    955s] 
[03/18 23:00:15    955s] Phase 1 finished in (cpu = 0:00:07.9) (real = 0:00:08.0) **
[03/18 23:00:15    955s] 
[03/18 23:00:15    955s] =============================================================================================
[03/18 23:00:15    955s]  Step TAT Report for PowerOpt #3
[03/18 23:00:15    955s] =============================================================================================
[03/18 23:00:15    955s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:00:15    955s] ---------------------------------------------------------------------------------------------
[03/18 23:00:15    955s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 23:00:15    955s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:15    955s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    1.0
[03/18 23:00:15    955s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:15    955s] [ BottleneckAnalyzerInit ]      1   0:00:02.0  (  20.8 % )     0:00:02.0 /  0:00:02.0    1.0
[03/18 23:00:15    955s] [ OptSingleIteration     ]      8   0:00:00.5  (   5.0 % )     0:00:05.8 /  0:00:05.8    1.0
[03/18 23:00:15    955s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:15    955s] [ OptEval                ]     11   0:00:02.9  (  29.7 % )     0:00:02.9 /  0:00:02.9    1.0
[03/18 23:00:15    955s] [ OptCommit              ]     11   0:00:00.7  (   7.7 % )     0:00:00.7 /  0:00:00.8    1.0
[03/18 23:00:15    955s] [ IncrTimingUpdate       ]     10   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.4    1.0
[03/18 23:00:15    955s] [ PostCommitDelayUpdate  ]      9   0:00:00.2  (   2.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 23:00:15    955s] [ IncrDelayCalc          ]     85   0:00:01.0  (  10.3 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 23:00:15    955s] [ DrvFindVioNets         ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:00:15    955s] [ MISC                   ]          0:00:01.6  (  16.3 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 23:00:15    955s] ---------------------------------------------------------------------------------------------
[03/18 23:00:15    955s]  PowerOpt #3 TOTAL                  0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:09.8    1.0
[03/18 23:00:15    955s] ---------------------------------------------------------------------------------------------
[03/18 23:00:15    955s] 
[03/18 23:00:15    955s] Finished Timing Update in (cpu = 0:00:09.9) (real = 0:00:10.0) **
[03/18 23:00:15    955s] OPT: Doing preprocessing before recovery...
[03/18 23:00:16    956s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1922.7M
[03/18 23:00:16    956s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1922.7M
[03/18 23:00:19    959s] skewClock sized 0 and inserted 14 insts
[03/18 23:00:20    960s]   Timing Snapshot: (TGT)
[03/18 23:00:20    960s]      Weighted WNS: -0.080
[03/18 23:00:20    960s]       All  PG WNS: -0.080
[03/18 23:00:20    960s]       High PG WNS: -0.080
[03/18 23:00:20    960s]       All  PG TNS: -3.562
[03/18 23:00:20    960s]       High PG TNS: -3.562
[03/18 23:00:20    960s]    Category Slack: { [L, -0.080] [H, -0.080] }
[03/18 23:00:20    960s] 
[03/18 23:00:20    960s] Checking setup slack degradation ...
[03/18 23:00:20    960s] 
[03/18 23:00:20    960s] Recovery Manager:
[03/18 23:00:20    960s]   Low  Effort WNS Jump: 0.080 (REF: 0.000, TGT: -0.080, Threshold: 0.010) - Trigger
[03/18 23:00:20    960s]   High Effort WNS Jump: 0.080 (REF: 0.000, TGT: -0.080, Threshold: 0.010) - Trigger
[03/18 23:00:20    960s]   Low  Effort TNS Jump: 3.562 (REF: 0.000, TGT: -3.562, Threshold: 10.000) - Skip
[03/18 23:00:20    960s]   High Effort TNS Jump: 3.562 (REF: 0.000, TGT: -3.562, Threshold: 5.000) - Skip
[03/18 23:00:20    960s] 
[03/18 23:00:20    960s] Begin: GigaOpt nonLegal postEco optimization
[03/18 23:00:20    960s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC  -lowEffort
[03/18 23:00:28    968s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1925.6M
[03/18 23:00:28    968s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1925.6M
[03/18 23:00:32    972s]   Timing Snapshot: (TGT)
[03/18 23:00:32    972s]      Weighted WNS: 0.000
[03/18 23:00:32    972s]       All  PG WNS: 0.000
[03/18 23:00:32    972s]       High PG WNS: 0.000
[03/18 23:00:32    972s]       All  PG TNS: 0.000
[03/18 23:00:32    972s]       High PG TNS: 0.000
[03/18 23:00:32    972s]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/18 23:00:32    972s] 
[03/18 23:00:32    972s] Checking setup slack degradation ...
[03/18 23:00:32    972s] 
[03/18 23:00:32    972s] Recovery Manager:
[03/18 23:00:32    972s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/18 23:00:32    972s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/18 23:00:32    972s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[03/18 23:00:32    972s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[03/18 23:00:32    972s] 
[03/18 23:00:32    972s] 
[03/18 23:00:32    972s] =============================================================================================
[03/18 23:00:32    972s]  Step TAT Report for WnsOpt #7
[03/18 23:00:32    972s] =============================================================================================
[03/18 23:00:32    972s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:00:32    972s] ---------------------------------------------------------------------------------------------
[03/18 23:00:32    972s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.0
[03/18 23:00:32    972s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:32    972s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    1.0
[03/18 23:00:32    972s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:32    972s] [ TransformInit          ]      1   0:00:07.5  (  60.8 % )     0:00:07.5 /  0:00:07.5    1.0
[03/18 23:00:32    972s] [ OptSingleIteration     ]     28   0:00:00.0  (   0.3 % )     0:00:03.9 /  0:00:03.9    1.0
[03/18 23:00:32    972s] [ OptGetWeight           ]     28   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.1
[03/18 23:00:32    972s] [ OptEval                ]     28   0:00:02.1  (  16.9 % )     0:00:02.1 /  0:00:02.0    1.0
[03/18 23:00:32    972s] [ OptCommit              ]     28   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:00:32    972s] [ IncrTimingUpdate       ]     26   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.4    1.1
[03/18 23:00:32    972s] [ PostCommitDelayUpdate  ]     28   0:00:00.1  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.1
[03/18 23:00:32    972s] [ IncrDelayCalc          ]     98   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:00:32    972s] [ SetupOptGetWorkingSet  ]     26   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.2
[03/18 23:00:32    972s] [ SetupOptGetActiveNode  ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    7.4
[03/18 23:00:32    972s] [ SetupOptSlackGraph     ]     26   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    0.9
[03/18 23:00:32    972s] [ MISC                   ]          0:00:00.7  (   5.3 % )     0:00:00.7 /  0:00:00.6    1.0
[03/18 23:00:32    972s] ---------------------------------------------------------------------------------------------
[03/18 23:00:32    972s]  WnsOpt #7 TOTAL                    0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:12.3    1.0
[03/18 23:00:32    972s] ---------------------------------------------------------------------------------------------
[03/18 23:00:32    972s] 
[03/18 23:00:32    972s] End: GigaOpt nonLegal postEco optimization
[03/18 23:00:34    973s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.044, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.085, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.105, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.106, MEM:1989.3M
[03/18 23:00:34    974s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.20
[03/18 23:00:34    974s] OPERPROF: Starting RefinePlace at level 1, MEM:1989.3M
[03/18 23:00:34    974s] *** Starting refinePlace (0:16:14 mem=1989.3M) ***
[03/18 23:00:34    974s] Total net bbox length = 1.888e+05 (8.215e+04 1.066e+05) (ext = 9.401e+03)
[03/18 23:00:34    974s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:00:34    974s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1989.3M
[03/18 23:00:34    974s] Starting refinePlace ...
[03/18 23:00:34    974s] 
[03/18 23:00:34    974s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:00:34    974s] Move report: legalization moves 5 insts, mean move: 0.28 um, max move: 0.40 um
[03/18 23:00:34    974s] 	Max move on inst (U3216): (339.20, 159.40) --> (339.60, 159.40)
[03/18 23:00:34    974s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1989.3MB) @(0:16:14 - 0:16:15).
[03/18 23:00:34    974s] Move report: Detail placement moves 5 insts, mean move: 0.28 um, max move: 0.40 um
[03/18 23:00:34    974s] 	Max move on inst (U3216): (339.20, 159.40) --> (339.60, 159.40)
[03/18 23:00:34    974s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1989.3MB
[03/18 23:00:34    974s] Statistics of distance of Instance movement in refine placement:
[03/18 23:00:34    974s]   maximum (X+Y) =         0.40 um
[03/18 23:00:34    974s]   inst (U3216) with max move: (339.2, 159.4) -> (339.6, 159.4)
[03/18 23:00:34    974s]   mean    (X+Y) =         0.28 um
[03/18 23:00:34    974s] Summary Report:
[03/18 23:00:34    974s] Instances move: 5 (out of 14094 movable)
[03/18 23:00:34    974s] Instances flipped: 0
[03/18 23:00:34    974s] Mean displacement: 0.28 um
[03/18 23:00:34    974s] Max displacement: 0.40 um (Instance: U3216) (339.2, 159.4) -> (339.6, 159.4)
[03/18 23:00:34    974s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/18 23:00:34    974s] Total instances moved : 5
[03/18 23:00:34    974s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.443, MEM:1989.3M
[03/18 23:00:34    974s] Total net bbox length = 1.888e+05 (8.215e+04 1.066e+05) (ext = 9.401e+03)
[03/18 23:00:34    974s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1989.3MB
[03/18 23:00:34    974s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1989.3MB) @(0:16:14 - 0:16:15).
[03/18 23:00:34    974s] *** Finished refinePlace (0:16:15 mem=1989.3M) ***
[03/18 23:00:34    974s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.20
[03/18 23:00:34    974s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.479, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.039, MEM:1989.3M
[03/18 23:00:34    974s] Finished re-routing un-routed nets (0:00:00.0 1989.3M)
[03/18 23:00:34    974s] 
[03/18 23:00:34    974s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:1989.3M
[03/18 23:00:34    974s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.106, MEM:1989.3M
[03/18 23:00:34    974s] 
[03/18 23:00:34    974s] Density : 0.5104
[03/18 23:00:34    974s] Max route overflow : 0.0000
[03/18 23:00:34    974s] 
[03/18 23:00:35    975s]   Timing Snapshot: (TGT)
[03/18 23:00:35    975s]      Weighted WNS: -0.002
[03/18 23:00:35    975s]       All  PG WNS: -0.002
[03/18 23:00:35    975s]       High PG WNS: -0.002
[03/18 23:00:35    975s]       All  PG TNS: -0.008
[03/18 23:00:35    975s]       High PG TNS: -0.008
[03/18 23:00:35    975s]    Category Slack: { [L, -0.002] [H, -0.002] }
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s] Checking setup slack degradation ...
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s] Recovery Manager:
[03/18 23:00:35    975s]   Low  Effort WNS Jump: 0.002 (REF: 0.000, TGT: -0.002, Threshold: 0.010) - Skip
[03/18 23:00:35    975s]   High Effort WNS Jump: 0.002 (REF: 0.000, TGT: -0.002, Threshold: 0.010) - Skip
[03/18 23:00:35    975s]   Low  Effort TNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 10.000) - Skip
[03/18 23:00:35    975s]   High Effort TNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 5.000) - Skip
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s]   Timing Snapshot: (TGT)
[03/18 23:00:35    975s]      Weighted WNS: -0.002
[03/18 23:00:35    975s]       All  PG WNS: -0.002
[03/18 23:00:35    975s]       High PG WNS: -0.002
[03/18 23:00:35    975s]       All  PG TNS: -0.008
[03/18 23:00:35    975s]       High PG TNS: -0.008
[03/18 23:00:35    975s]    Category Slack: { [L, -0.002] [H, -0.002] }
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s] Checking setup slack degradation ...
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s] Recovery Manager:
[03/18 23:00:35    975s]   Low  Effort WNS Jump: 0.002 (REF: 0.000, TGT: -0.002, Threshold: 0.010) - Skip
[03/18 23:00:35    975s]   High Effort WNS Jump: 0.002 (REF: 0.000, TGT: -0.002, Threshold: 0.010) - Skip
[03/18 23:00:35    975s]   Low  Effort TNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 10.000) - Skip
[03/18 23:00:35    975s]   High Effort TNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 5.000) - Skip
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s] Begin: Core Power Optimization
[03/18 23:00:35    975s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:15.2/0:18:13.4 (0.9), mem = 1989.3M
[03/18 23:00:35    975s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.26
[03/18 23:00:35    975s] (I,S,L,T): WC_VIEW: 35.4942, 5.45844, 0.518374, 41.471
[03/18 23:00:35    975s] ### Creating RouteCongInterface, started
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 23:00:35    975s] 
[03/18 23:00:35    975s] #optDebug: {0, 1.200}
[03/18 23:00:35    975s] ### Creating RouteCongInterface, finished
[03/18 23:00:35    975s] ### Creating LA Mngr. totSessionCpu=0:16:15 mem=1989.3M
[03/18 23:00:35    975s] ### Creating LA Mngr, finished. totSessionCpu=0:16:15 mem=1989.3M
[03/18 23:00:35    975s] Usable buffer cells for single buffer setup transform:
[03/18 23:00:35    975s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/18 23:00:35    975s] Number of usable buffer cells above: 18
[03/18 23:00:36    976s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1989.3M
[03/18 23:00:36    976s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1989.3M
[03/18 23:00:36    976s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:00:36    976s] Reclaim Optimization WNS Slack -0.002  TNS Slack -0.008 Density 51.04
[03/18 23:00:36    976s] +----------+---------+--------+--------+------------+--------+
[03/18 23:00:36    976s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 23:00:36    976s] +----------+---------+--------+--------+------------+--------+
[03/18 23:00:36    976s] |    51.04%|        -|  -0.002|  -0.008|   0:00:00.0| 1989.3M|
[03/18 23:00:36    976s] Running power reclaim iteration with 18.50759 cutoff 
[03/18 23:00:36    976s] |    51.04%|        0|  -0.002|  -0.008|   0:00:00.0| 1989.3M|
[03/18 23:00:37    976s] Running power reclaim iteration with 18.50759 cutoff 
[03/18 23:00:40    980s] |    51.03%|       13|  -0.002|  -0.008|   0:00:04.0| 1989.3M|
[03/18 23:00:40    980s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 23:00:40    980s] Running power reclaim iteration with 18.50759 cutoff 
[03/18 23:00:44    984s] |    51.02%|       80|  -0.002|  -0.008|   0:00:04.0| 1989.3M|
[03/18 23:00:44    984s] Running power reclaim iteration with 3.70152 cutoff 
[03/18 23:00:48    988s] |    51.02%|       48|  -0.002|  -0.008|   0:00:04.0| 1989.3M|
[03/18 23:00:48    988s]  *** Final WNS Slack -0.002  TNS Slack -0.008 
[03/18 23:00:48    988s] +----------+---------+--------+--------+------------+--------+
[03/18 23:00:48    988s] Reclaim Optimization End WNS Slack -0.002  TNS Slack -0.008 Density 51.02
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] ** Summary: Restruct = 13 Buffer Deletion = 0 Declone = 0 Resize = 128 **
[03/18 23:00:48    988s] --------------------------------------------------------------
[03/18 23:00:48    988s] |                                   | Total     | Sequential |
[03/18 23:00:48    988s] --------------------------------------------------------------
[03/18 23:00:48    988s] | Num insts resized                 |     123  |      18    |
[03/18 23:00:48    988s] | Num insts undone                  |       0  |       0    |
[03/18 23:00:48    988s] | Num insts Downsized               |      44  |      17    |
[03/18 23:00:48    988s] | Num insts Samesized               |      79  |       1    |
[03/18 23:00:48    988s] | Num insts Upsized                 |       0  |       0    |
[03/18 23:00:48    988s] | Num multiple commits+uncommits    |       5  |       -    |
[03/18 23:00:48    988s] --------------------------------------------------------------
[03/18 23:00:48    988s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:00:48    988s] Layer 3 has 64 constrained nets 
[03/18 23:00:48    988s] Layer 7 has 3 constrained nets 
[03/18 23:00:48    988s] **** End NDR-Layer Usage Statistics ****
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] =======================================================================
[03/18 23:00:48    988s]                 Reasons for not reclaiming further
[03/18 23:00:48    988s] =======================================================================
[03/18 23:00:48    988s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] Resizing failure reasons
[03/18 23:00:48    988s] ------------------------------------------------
[03/18 23:00:48    988s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] Number of insts committed for which the initial cell was dont use = 0
[03/18 23:00:48    988s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/18 23:00:48    988s] End: Core Power Optimization (cpu = 0:00:13.2) (real = 0:00:13.0) **
[03/18 23:00:48    988s] (I,S,L,T): WC_VIEW: 35.4747, 5.44041, 0.517251, 41.4324
[03/18 23:00:48    988s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.26
[03/18 23:00:48    988s] *** PowerOpt [finish] : cpu/real = 0:00:13.3/0:00:13.3 (1.0), totSession cpu/real = 0:16:28.5/0:18:26.8 (0.9), mem = 1989.3M
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] =============================================================================================
[03/18 23:00:48    988s]  Step TAT Report for PowerOpt #4
[03/18 23:00:48    988s] =============================================================================================
[03/18 23:00:48    988s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:00:48    988s] ---------------------------------------------------------------------------------------------
[03/18 23:00:48    988s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:00:48    988s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/18 23:00:48    988s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    1.0
[03/18 23:00:48    988s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:48    988s] [ BottleneckAnalyzerInit ]      2   0:00:04.0  (  30.1 % )     0:00:04.0 /  0:00:04.0    1.0
[03/18 23:00:48    988s] [ OptSingleIteration     ]      8   0:00:00.3  (   2.4 % )     0:00:07.3 /  0:00:07.3    1.0
[03/18 23:00:48    988s] [ OptGetWeight           ]     66   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[03/18 23:00:48    988s] [ OptEval                ]     66   0:00:06.2  (  46.8 % )     0:00:06.2 /  0:00:06.2    1.0
[03/18 23:00:48    988s] [ OptCommit              ]     66   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:00:48    988s] [ IncrTimingUpdate       ]     14   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:00:48    988s] [ PostCommitDelayUpdate  ]     45   0:00:00.1  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.1
[03/18 23:00:48    988s] [ IncrDelayCalc          ]     55   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.1
[03/18 23:00:48    988s] [ DrvFindVioNets         ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:00:48    988s] [ MISC                   ]          0:00:01.6  (  12.3 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 23:00:48    988s] ---------------------------------------------------------------------------------------------
[03/18 23:00:48    988s]  PowerOpt #4 TOTAL                  0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:13.3    1.0
[03/18 23:00:48    988s] ---------------------------------------------------------------------------------------------
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1989.3M
[03/18 23:00:48    988s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:1989.3M
[03/18 23:00:48    988s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1989.3M
[03/18 23:00:48    988s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1989.3M
[03/18 23:00:48    988s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1989.3M
[03/18 23:00:48    988s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.081, MEM:1989.3M
[03/18 23:00:48    988s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.102, MEM:1989.3M
[03/18 23:00:48    988s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.102, MEM:1989.3M
[03/18 23:00:48    988s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.21
[03/18 23:00:48    988s] OPERPROF: Starting RefinePlace at level 1, MEM:1989.3M
[03/18 23:00:48    988s] *** Starting refinePlace (0:16:29 mem=1989.3M) ***
[03/18 23:00:48    988s] Total net bbox length = 1.887e+05 (8.217e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:00:48    988s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:00:48    988s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1989.3M
[03/18 23:00:48    988s] Starting refinePlace ...
[03/18 23:00:48    988s] 
[03/18 23:00:48    988s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:00:49    989s] Move report: legalization moves 4 insts, mean move: 0.65 um, max move: 1.80 um
[03/18 23:00:49    989s] 	Max move on inst (U4073): (242.40, 177.40) --> (242.40, 179.20)
[03/18 23:00:49    989s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1989.3MB) @(0:16:29 - 0:16:29).
[03/18 23:00:49    989s] Move report: Detail placement moves 4 insts, mean move: 0.65 um, max move: 1.80 um
[03/18 23:00:49    989s] 	Max move on inst (U4073): (242.40, 177.40) --> (242.40, 179.20)
[03/18 23:00:49    989s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1989.3MB
[03/18 23:00:49    989s] Statistics of distance of Instance movement in refine placement:
[03/18 23:00:49    989s]   maximum (X+Y) =         1.80 um
[03/18 23:00:49    989s]   inst (U4073) with max move: (242.4, 177.4) -> (242.4, 179.2)
[03/18 23:00:49    989s]   mean    (X+Y) =         0.65 um
[03/18 23:00:49    989s] Summary Report:
[03/18 23:00:49    989s] Instances move: 4 (out of 14079 movable)
[03/18 23:00:49    989s] Instances flipped: 0
[03/18 23:00:49    989s] Mean displacement: 0.65 um
[03/18 23:00:49    989s] Max displacement: 1.80 um (Instance: U4073) (242.4, 177.4) -> (242.4, 179.2)
[03/18 23:00:49    989s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/18 23:00:49    989s] Total instances moved : 4
[03/18 23:00:49    989s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.345, MEM:1989.3M
[03/18 23:00:49    989s] Total net bbox length = 1.887e+05 (8.217e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:00:49    989s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1989.3MB
[03/18 23:00:49    989s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1989.3MB) @(0:16:29 - 0:16:29).
[03/18 23:00:49    989s] *** Finished refinePlace (0:16:29 mem=1989.3M) ***
[03/18 23:00:49    989s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.21
[03/18 23:00:49    989s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.380, MEM:1989.3M
[03/18 23:00:49    989s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1989.3M
[03/18 23:00:49    989s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:1989.3M
[03/18 23:00:49    989s] Finished re-routing un-routed nets (0:00:00.0 1989.3M)
[03/18 23:00:49    989s] 
[03/18 23:00:49    989s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.3M
[03/18 23:00:49    989s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.3M
[03/18 23:00:49    989s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:1989.3M
[03/18 23:00:49    989s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.112, MEM:1989.3M
[03/18 23:00:49    989s] 
[03/18 23:00:49    989s] Density : 0.5102
[03/18 23:00:49    989s] Max route overflow : 0.0000
[03/18 23:00:49    989s] 
[03/18 23:00:49    989s] 
[03/18 23:00:49    989s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1989.3M) ***
[03/18 23:00:49    989s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:00:49    989s]   Timing Snapshot: (TGT)
[03/18 23:00:49    989s]      Weighted WNS: -0.002
[03/18 23:00:49    989s]       All  PG WNS: -0.002
[03/18 23:00:49    989s]       High PG WNS: -0.002
[03/18 23:00:49    989s]       All  PG TNS: -0.008
[03/18 23:00:49    989s]       High PG TNS: -0.008
[03/18 23:00:49    989s]    Category Slack: { [L, -0.002] [H, -0.002] }
[03/18 23:00:49    989s] 
[03/18 23:00:49    989s] Checking setup slack degradation ...
[03/18 23:00:49    989s] 
[03/18 23:00:49    989s] Recovery Manager:
[03/18 23:00:49    989s]   Low  Effort WNS Jump: 0.002 (REF: 0.000, TGT: -0.002, Threshold: 0.010) - Skip
[03/18 23:00:49    989s]   High Effort WNS Jump: 0.002 (REF: 0.000, TGT: -0.002, Threshold: 0.010) - Skip
[03/18 23:00:49    989s]   Low  Effort TNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 10.000) - Skip
[03/18 23:00:49    989s]   High Effort TNS Jump: 0.008 (REF: 0.000, TGT: -0.008, Threshold: 5.000) - Skip
[03/18 23:00:49    989s] 
[03/18 23:00:50    990s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/18 23:00:50    990s] Info: 50 nets with fixed/cover wires excluded.
[03/18 23:00:50    990s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:00:50    990s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:30.2/0:18:28.4 (0.9), mem = 1989.3M
[03/18 23:00:50    990s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.27
[03/18 23:00:50    990s] (I,S,L,T): WC_VIEW: 35.4747, 5.44041, 0.517251, 41.4324
[03/18 23:00:50    990s] ### Creating RouteCongInterface, started
[03/18 23:00:50    990s] 
[03/18 23:00:50    990s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 23:00:50    990s] 
[03/18 23:00:50    990s] #optDebug: {0, 1.200}
[03/18 23:00:50    990s] ### Creating RouteCongInterface, finished
[03/18 23:00:50    990s] ### Creating LA Mngr. totSessionCpu=0:16:30 mem=1989.3M
[03/18 23:00:50    990s] ### Creating LA Mngr, finished. totSessionCpu=0:16:30 mem=1989.3M
[03/18 23:00:55    995s] Info: 50 nets with fixed/cover wires excluded.
[03/18 23:00:55    995s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:00:57    997s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1998.9M
[03/18 23:00:57    997s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1998.9M
[03/18 23:00:58    998s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 23:00:58    998s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 23:00:58    998s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 23:00:58    998s] |  -0.002|   -0.002|  -0.008|   -0.008|    51.02%|   0:00:01.0| 1998.9M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
[03/18 23:00:58    998s] |        |         |        |         |          |            |        |          |         | l_inst_mac_16in_instance_product1_4by4_reg_reg_7_/ |
[03/18 23:00:58    998s] |        |         |        |         |          |            |        |          |         | D                                                  |
[03/18 23:00:58    998s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 23:00:58    998s] 
[03/18 23:00:58    998s] *** Finish post-CTS Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2017.9M) ***
[03/18 23:00:58    998s] 
[03/18 23:00:58    998s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2017.9M) ***
[03/18 23:00:58    998s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:00:58    998s] Layer 3 has 64 constrained nets 
[03/18 23:00:58    998s] Layer 7 has 3 constrained nets 
[03/18 23:00:58    998s] **** End NDR-Layer Usage Statistics ****
[03/18 23:00:58    998s] (I,S,L,T): WC_VIEW: 35.4747, 5.44041, 0.517251, 41.4324
[03/18 23:00:58    998s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.27
[03/18 23:00:58    998s] *** SetupOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:16:38.4/0:18:36.6 (0.9), mem = 2008.4M
[03/18 23:00:58    998s] 
[03/18 23:00:58    998s] =============================================================================================
[03/18 23:00:58    998s]  Step TAT Report for HardenOpt #2
[03/18 23:00:58    998s] =============================================================================================
[03/18 23:00:58    998s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:00:58    998s] ---------------------------------------------------------------------------------------------
[03/18 23:00:58    998s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:00:58    998s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:58    998s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[03/18 23:00:58    998s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:58    998s] [ TransformInit          ]      1   0:00:07.4  (  89.7 % )     0:00:07.4 /  0:00:07.4    1.0
[03/18 23:00:58    998s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:00:58    998s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/18 23:00:58    998s] [ OptEval                ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:00:58    998s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:58    998s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:58    998s] [ SetupOptGetWorkingSet  ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:00:58    998s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:00:58    998s] [ MISC                   ]          0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:00:58    998s] ---------------------------------------------------------------------------------------------
[03/18 23:00:58    998s]  HardenOpt #2 TOTAL                 0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.2    1.0
[03/18 23:00:58    998s] ---------------------------------------------------------------------------------------------
[03/18 23:00:58    998s] 
[03/18 23:00:58    998s] Executing incremental physical updates
[03/18 23:00:58    998s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2008.4M
[03/18 23:00:58    998s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:2008.4M
[03/18 23:00:58    998s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2008.4M
[03/18 23:00:58    998s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2008.4M
[03/18 23:00:58    998s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2008.4M
[03/18 23:00:58    998s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.080, MEM:2008.4M
[03/18 23:00:58    998s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.100, MEM:2008.4M
[03/18 23:00:58    998s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.101, MEM:2008.4M
[03/18 23:00:58    998s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.22
[03/18 23:00:58    998s] OPERPROF: Starting RefinePlace at level 1, MEM:2008.4M
[03/18 23:00:58    998s] *** Starting refinePlace (0:16:39 mem=2008.4M) ***
[03/18 23:00:58    998s] Total net bbox length = 1.887e+05 (8.217e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:00:58    998s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:00:58    998s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2008.4M
[03/18 23:00:58    998s] Starting refinePlace ...
[03/18 23:00:58    998s] 
[03/18 23:00:58    998s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:00:59    999s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:00:59    999s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2008.4MB) @(0:16:39 - 0:16:39).
[03/18 23:00:59    999s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:00:59    999s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2008.4MB
[03/18 23:00:59    999s] Statistics of distance of Instance movement in refine placement:
[03/18 23:00:59    999s]   maximum (X+Y) =         0.00 um
[03/18 23:00:59    999s]   mean    (X+Y) =         0.00 um
[03/18 23:00:59    999s] Summary Report:
[03/18 23:00:59    999s] Instances move: 0 (out of 14079 movable)
[03/18 23:00:59    999s] Instances flipped: 0
[03/18 23:00:59    999s] Mean displacement: 0.00 um
[03/18 23:00:59    999s] Max displacement: 0.00 um 
[03/18 23:00:59    999s] Total instances moved : 0
[03/18 23:00:59    999s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.330, REAL:0.328, MEM:2008.4M
[03/18 23:00:59    999s] Total net bbox length = 1.887e+05 (8.217e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:00:59    999s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2008.4MB
[03/18 23:00:59    999s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2008.4MB) @(0:16:39 - 0:16:39).
[03/18 23:00:59    999s] *** Finished refinePlace (0:16:39 mem=2008.4M) ***
[03/18 23:00:59    999s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.22
[03/18 23:00:59    999s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.361, MEM:2008.4M
[03/18 23:00:59    999s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2008.4M
[03/18 23:00:59    999s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.035, MEM:2008.4M
[03/18 23:00:59    999s] Finished re-routing un-routed nets (0:00:00.0 2008.4M)
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] OPERPROF: Starting DPlace-Init at level 1, MEM:2008.4M
[03/18 23:00:59    999s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2008.4M
[03/18 23:00:59    999s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.083, MEM:2008.4M
[03/18 23:00:59    999s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.105, MEM:2008.4M
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Density : 0.5102
[03/18 23:00:59    999s] Max route overflow : 0.0000
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2008.4M) ***
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Begin Power Analysis
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s]              0V	    VSS
[03/18 23:00:59    999s]            0.9V	    VDD
[03/18 23:00:59    999s] Begin Processing Timing Library for Power Calculation
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Begin Processing Timing Library for Power Calculation
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1509.77MB/3163.87MB/1511.28MB)
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1509.77MB/3163.87MB/1511.28MB)
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Begin Processing User Attributes
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1509.77MB/3163.87MB/1511.28MB)
[03/18 23:00:59    999s] 
[03/18 23:00:59    999s] Begin Processing Signal Activity
[03/18 23:00:59    999s] 
[03/18 23:01:00   1000s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1509.77MB/3163.87MB/1511.28MB)
[03/18 23:01:00   1000s] 
[03/18 23:01:00   1000s] Begin Power Computation
[03/18 23:01:00   1000s] 
[03/18 23:01:00   1000s]       ----------------------------------------------------------
[03/18 23:01:00   1000s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:01:00   1000s]       # of cell(s) missing power table: 1
[03/18 23:01:00   1000s]       # of cell(s) missing leakage table: 0
[03/18 23:01:00   1000s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:01:00   1000s]       ----------------------------------------------------------
[03/18 23:01:00   1000s] CellName                                  Missing Table(s)
[03/18 23:01:00   1000s] TIEL                                      internal power, 
[03/18 23:01:00   1000s] 
[03/18 23:01:00   1000s] 
[03/18 23:01:02   1002s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1509.77MB/3163.87MB/1511.28MB)
[03/18 23:01:02   1002s] 
[03/18 23:01:02   1002s] Begin Processing User Attributes
[03/18 23:01:02   1002s] 
[03/18 23:01:02   1002s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1509.77MB/3163.87MB/1511.28MB)
[03/18 23:01:02   1002s] 
[03/18 23:01:02   1002s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1509.77MB/3163.87MB/1511.28MB)
[03/18 23:01:02   1002s] 
[03/18 23:01:02   1002s] *



[03/18 23:01:02   1002s] Total Power
[03/18 23:01:02   1002s] -----------------------------------------------------------------------------------------
[03/18 23:01:02   1002s] Total Internal Power:       37.05487083 	   77.1363%
[03/18 23:01:02   1002s] Total Switching Power:      10.45153763 	   21.7567%
[03/18 23:01:02   1002s] Total Leakage Power:         0.53175513 	    1.1069%
[03/18 23:01:02   1002s] Total Power:                48.03816367
[03/18 23:01:02   1002s] -----------------------------------------------------------------------------------------
[03/18 23:01:02   1002s] Processing average sequential pin duty cycle 
[03/18 23:01:02   1002s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1958.1M
[03/18 23:01:02   1002s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:1958.1M
[03/18 23:01:02   1002s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:01:02   1002s] ** Power Reclaim End WNS Slack -0.002  TNS Slack -0.008 
[03/18 23:01:02   1002s] End: Power Optimization (cpu=0:00:57, real=0:00:57, mem=1841.06M, totSessionCpu=0:16:43).
[03/18 23:01:02   1002s] **optDesign ... cpu = 0:06:04, real = 0:06:04, mem = 1471.0M, totSessionCpu=0:16:43 **
[03/18 23:01:02   1002s] #optDebug: fT-D <X 1 0 0 0>
[03/18 23:01:02   1002s] 
[03/18 23:01:02   1002s] Active setup views:
[03/18 23:01:02   1002s]  WC_VIEW
[03/18 23:01:02   1002s]   Dominating endpoints: 0
[03/18 23:01:02   1002s]   Dominating TNS: -0.000
[03/18 23:01:02   1002s] 
[03/18 23:01:02   1002s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'preRoute' .
[03/18 23:01:02   1002s] PreRoute RC Extraction called for design fullchip.
[03/18 23:01:02   1002s] RC Extraction called in multi-corner(2) mode.
[03/18 23:01:02   1002s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:01:02   1002s] RCMode: PreRoute
[03/18 23:01:02   1002s]       RC Corner Indexes            0       1   
[03/18 23:01:02   1002s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:01:02   1002s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:01:02   1002s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:01:02   1002s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:01:02   1002s] Shrink Factor                : 1.00000
[03/18 23:01:02   1002s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 23:01:02   1002s] Using capacitance table file ...
[03/18 23:01:02   1002s] RC Grid backup saved.
[03/18 23:01:03   1003s] LayerId::1 widthSet size::4
[03/18 23:01:03   1003s] LayerId::2 widthSet size::4
[03/18 23:01:03   1003s] LayerId::3 widthSet size::4
[03/18 23:01:03   1003s] LayerId::4 widthSet size::4
[03/18 23:01:03   1003s] LayerId::5 widthSet size::4
[03/18 23:01:03   1003s] LayerId::6 widthSet size::4
[03/18 23:01:03   1003s] LayerId::7 widthSet size::4
[03/18 23:01:03   1003s] LayerId::8 widthSet size::4
[03/18 23:01:03   1003s] Skipped RC grid update for preRoute extraction.
[03/18 23:01:03   1003s] Initializing multi-corner capacitance tables ... 
[03/18 23:01:03   1003s] Initializing multi-corner resistance tables ...
[03/18 23:01:03   1003s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.815200 ; wcR: 0.636400 ; newSi: 0.088900 ; pMod: 83 ; 
[03/18 23:01:03   1003s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1825.547M)
[03/18 23:01:03   1003s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1825.55 MB )
[03/18 23:01:03   1003s] (I)       Started Loading and Dumping File ( Curr Mem: 1825.55 MB )
[03/18 23:01:03   1003s] (I)       Reading DB...
[03/18 23:01:03   1003s] (I)       Read data from FE... (mem=1825.5M)
[03/18 23:01:03   1003s] (I)       Read nodes and places... (mem=1825.5M)
[03/18 23:01:03   1003s] (I)       Done Read nodes and places (cpu=0.010s, mem=1827.7M)
[03/18 23:01:03   1003s] (I)       Read nets... (mem=1827.7M)
[03/18 23:01:03   1003s] (I)       Done Read nets (cpu=0.050s, mem=1829.7M)
[03/18 23:01:03   1003s] (I)       Done Read data from FE (cpu=0.060s, mem=1829.7M)
[03/18 23:01:03   1003s] (I)       before initializing RouteDB syMemory usage = 1829.7 MB
[03/18 23:01:03   1003s] (I)       Build term to term wires: false
[03/18 23:01:03   1003s] (I)       Honor MSV route constraint: false
[03/18 23:01:03   1003s] (I)       Maximum routing layer  : 127
[03/18 23:01:03   1003s] (I)       Minimum routing layer  : 2
[03/18 23:01:03   1003s] (I)       Supply scale factor H  : 1.00
[03/18 23:01:03   1003s] (I)       Supply scale factor V  : 1.00
[03/18 23:01:03   1003s] (I)       Tracks used by clock wire: 0
[03/18 23:01:03   1003s] (I)       Reverse direction      : 
[03/18 23:01:03   1003s] (I)       Honor partition pin guides: true
[03/18 23:01:03   1003s] (I)       Route selected nets only: false
[03/18 23:01:03   1003s] (I)       Route secondary PG pins: false
[03/18 23:01:03   1003s] (I)       Second PG max fanout   : 2147483647
[03/18 23:01:03   1003s] (I)       Apply function for special wires: true
[03/18 23:01:03   1003s] (I)       Layer by layer blockage reading: true
[03/18 23:01:03   1003s] (I)       Offset calculation fix : true
[03/18 23:01:03   1003s] (I)       Route stripe layer range: 
[03/18 23:01:03   1003s] (I)       Honor partition fences : 
[03/18 23:01:03   1003s] (I)       Honor partition pin    : 
[03/18 23:01:03   1003s] (I)       Honor partition fences with feedthrough: 
[03/18 23:01:03   1003s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 23:01:03   1003s] (I)       Use row-based GCell size
[03/18 23:01:03   1003s] (I)       Use row-based GCell align
[03/18 23:01:03   1003s] (I)       GCell unit size   : 3600
[03/18 23:01:03   1003s] (I)       GCell multiplier  : 1
[03/18 23:01:03   1003s] (I)       GCell row height  : 3600
[03/18 23:01:03   1003s] (I)       Actual row height : 3600
[03/18 23:01:03   1003s] (I)       GCell align ref   : 20000 20000
[03/18 23:01:03   1003s] [NR-eGR] Track table information for default rule: 
[03/18 23:01:03   1003s] [NR-eGR] M1 has no routable track
[03/18 23:01:03   1003s] [NR-eGR] M2 has single uniform track structure
[03/18 23:01:03   1003s] [NR-eGR] M3 has single uniform track structure
[03/18 23:01:03   1003s] [NR-eGR] M4 has single uniform track structure
[03/18 23:01:03   1003s] [NR-eGR] M5 has single uniform track structure
[03/18 23:01:03   1003s] [NR-eGR] M6 has single uniform track structure
[03/18 23:01:03   1003s] [NR-eGR] M7 has single uniform track structure
[03/18 23:01:03   1003s] [NR-eGR] M8 has single uniform track structure
[03/18 23:01:03   1003s] (I)       ===========================================================================
[03/18 23:01:03   1003s] (I)       == Report All Rule Vias ==
[03/18 23:01:03   1003s] (I)       ===========================================================================
[03/18 23:01:03   1003s] (I)        Via Rule : (Default)
[03/18 23:01:03   1003s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 23:01:03   1003s] (I)       ---------------------------------------------------------------------------
[03/18 23:01:03   1003s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/18 23:01:03   1003s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 23:01:03   1003s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 23:01:03   1003s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 23:01:03   1003s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/18 23:01:03   1003s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/18 23:01:03   1003s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/18 23:01:03   1003s] (I)        8    0 : ---                         0 : ---                      
[03/18 23:01:03   1003s] (I)       ===========================================================================
[03/18 23:01:03   1003s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1829.67 MB )
[03/18 23:01:03   1003s] [NR-eGR] Read 20172 PG shapes
[03/18 23:01:03   1003s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1829.67 MB )
[03/18 23:01:03   1003s] [NR-eGR] #Routing Blockages  : 0
[03/18 23:01:03   1003s] [NR-eGR] #Instance Blockages : 0
[03/18 23:01:03   1003s] [NR-eGR] #PG Blockages       : 20172
[03/18 23:01:03   1003s] [NR-eGR] #Bump Blockages     : 0
[03/18 23:01:03   1003s] [NR-eGR] #Boundary Blockages : 0
[03/18 23:01:03   1003s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 23:01:03   1003s] [NR-eGR] Num Prerouted Nets = 50  Num Prerouted Wires = 14893
[03/18 23:01:03   1003s] (I)       readDataFromPlaceDB
[03/18 23:01:03   1003s] (I)       Read net information..
[03/18 23:01:03   1003s] [NR-eGR] Read numTotalNets=15922  numIgnoredNets=50
[03/18 23:01:03   1003s] (I)       Read testcase time = 0.010 seconds
[03/18 23:01:03   1003s] 
[03/18 23:01:03   1003s] (I)       early_global_route_priority property id does not exist.
[03/18 23:01:03   1003s] (I)       Start initializing grid graph
[03/18 23:01:03   1003s] (I)       End initializing grid graph
[03/18 23:01:03   1003s] (I)       Model blockages into capacity
[03/18 23:01:03   1003s] (I)       Read Num Blocks=20172  Num Prerouted Wires=14893  Num CS=0
[03/18 23:01:03   1003s] (I)       Started Modeling ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 1 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 2 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 4811
[03/18 23:01:03   1003s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 3 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 8036
[03/18 23:01:03   1003s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 4 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 1641
[03/18 23:01:03   1003s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 5 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 351
[03/18 23:01:03   1003s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 6 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 54
[03/18 23:01:03   1003s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 7 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 23:01:03   1003s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Started Modeling Layer 8 ( Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 23:01:03   1003s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1833.19 MB )
[03/18 23:01:03   1003s] (I)       -- layer congestion ratio --
[03/18 23:01:03   1003s] (I)       Layer 1 : 0.100000
[03/18 23:01:03   1003s] (I)       Layer 2 : 0.700000
[03/18 23:01:03   1003s] (I)       Layer 3 : 0.700000
[03/18 23:01:03   1003s] (I)       Layer 4 : 0.700000
[03/18 23:01:03   1003s] (I)       Layer 5 : 0.700000
[03/18 23:01:03   1003s] (I)       Layer 6 : 0.700000
[03/18 23:01:03   1003s] (I)       Layer 7 : 0.700000
[03/18 23:01:03   1003s] (I)       Layer 8 : 0.700000
[03/18 23:01:03   1003s] (I)       ----------------------------
[03/18 23:01:03   1003s] (I)       Number of ignored nets = 50
[03/18 23:01:03   1003s] (I)       Number of fixed nets = 50.  Ignored: Yes
[03/18 23:01:03   1003s] (I)       Number of clock nets = 64.  Ignored: No
[03/18 23:01:03   1003s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 23:01:03   1003s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 23:01:03   1003s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 23:01:03   1003s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 23:01:03   1003s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 23:01:03   1003s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 23:01:03   1003s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 23:01:03   1003s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[03/18 23:01:03   1003s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1833.2 MB
[03/18 23:01:03   1003s] (I)       Ndr track 0 does not exist
[03/18 23:01:03   1003s] (I)       Ndr track 0 does not exist
[03/18 23:01:03   1003s] (I)       Layer1  viaCost=300.00
[03/18 23:01:03   1003s] (I)       Layer2  viaCost=100.00
[03/18 23:01:03   1003s] (I)       Layer3  viaCost=100.00
[03/18 23:01:03   1003s] (I)       Layer4  viaCost=100.00
[03/18 23:01:03   1003s] (I)       Layer5  viaCost=100.00
[03/18 23:01:03   1003s] (I)       Layer6  viaCost=200.00
[03/18 23:01:03   1003s] (I)       Layer7  viaCost=100.00
[03/18 23:01:03   1003s] (I)       ---------------------Grid Graph Info--------------------
[03/18 23:01:03   1003s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 23:01:03   1003s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 23:01:03   1003s] (I)       Site width          :   400  (dbu)
[03/18 23:01:03   1003s] (I)       Row height          :  3600  (dbu)
[03/18 23:01:03   1003s] (I)       GCell row height    :  3600  (dbu)
[03/18 23:01:03   1003s] (I)       GCell width         :  3600  (dbu)
[03/18 23:01:03   1003s] (I)       GCell height        :  3600  (dbu)
[03/18 23:01:03   1003s] (I)       Grid                :   219   219     8
[03/18 23:01:03   1003s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 23:01:03   1003s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 23:01:03   1003s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 23:01:03   1003s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 23:01:03   1003s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 23:01:03   1003s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 23:01:03   1003s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 23:01:03   1003s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 23:01:03   1003s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 23:01:03   1003s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 23:01:03   1003s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 23:01:03   1003s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 23:01:03   1003s] (I)       --------------------------------------------------------
[03/18 23:01:03   1003s] 
[03/18 23:01:03   1003s] [NR-eGR] ============ Routing rule table ============
[03/18 23:01:03   1003s] [NR-eGR] Rule id: 0  Nets: 15858 
[03/18 23:01:03   1003s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 23:01:03   1003s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 23:01:03   1003s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 23:01:03   1003s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 23:01:03   1003s] [NR-eGR] Rule id: 1  Nets: 14 
[03/18 23:01:03   1003s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 23:01:03   1003s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 23:01:03   1003s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 23:01:03   1003s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 23:01:03   1003s] [NR-eGR] ========================================
[03/18 23:01:03   1003s] [NR-eGR] 
[03/18 23:01:03   1003s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 23:01:03   1003s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 23:01:03   1003s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 23:01:03   1003s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 23:01:03   1003s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 23:01:03   1003s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 23:01:03   1003s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 23:01:03   1003s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 23:01:03   1003s] (I)       After initializing earlyGlobalRoute syMemory usage = 1835.1 MB
[03/18 23:01:03   1003s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Started Global Routing ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       ============= Initialization =============
[03/18 23:01:03   1003s] (I)       totalPins=47639  totalGlobalPin=46296 (97.18%)
[03/18 23:01:03   1003s] (I)       Started Build MST ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Generate topology with single threads
[03/18 23:01:03   1003s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       total 2D Cap : 711763 = (404502 H, 307261 V)
[03/18 23:01:03   1003s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[03/18 23:01:03   1003s] (I)       ============  Phase 1a Route ============
[03/18 23:01:03   1003s] (I)       Started Phase 1a ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 23:01:03   1003s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       ============  Phase 1b Route ============
[03/18 23:01:03   1003s] (I)       Started Phase 1b ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.458000e+02um
[03/18 23:01:03   1003s] (I)       ============  Phase 1c Route ============
[03/18 23:01:03   1003s] (I)       Started Phase 1c ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Level2 Grid: 44 x 44
[03/18 23:01:03   1003s] (I)       Started Two Level Routing ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       ============  Phase 1d Route ============
[03/18 23:01:03   1003s] (I)       Started Phase 1d ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       ============  Phase 1e Route ============
[03/18 23:01:03   1003s] (I)       Started Phase 1e ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.458000e+02um
[03/18 23:01:03   1003s] [NR-eGR] 
[03/18 23:01:03   1003s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Running layer assignment with 1 threads
[03/18 23:01:03   1003s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Started Build MST ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Generate topology with single threads
[03/18 23:01:03   1003s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       total 2D Cap : 2161493 = (944118 H, 1217375 V)
[03/18 23:01:03   1003s] [NR-eGR] Layer group 2: route 15858 net(s) in layer range [2, 8]
[03/18 23:01:03   1003s] (I)       ============  Phase 1a Route ============
[03/18 23:01:03   1003s] (I)       Started Phase 1a ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       ============  Phase 1b Route ============
[03/18 23:01:03   1003s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.187234e+05um
[03/18 23:01:03   1003s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 23:01:03   1003s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 23:01:03   1003s] (I)       ============  Phase 1c Route ============
[03/18 23:01:03   1003s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       ============  Phase 1d Route ============
[03/18 23:01:03   1003s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] (I)       ============  Phase 1e Route ============
[03/18 23:01:03   1003s] (I)       Started Phase 1e ( Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.187234e+05um
[03/18 23:01:03   1003s] [NR-eGR] 
[03/18 23:01:03   1003s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       Running layer assignment with 1 threads
[03/18 23:01:03   1003s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       ============  Phase 1l Route ============
[03/18 23:01:03   1003s] (I)       
[03/18 23:01:03   1003s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 23:01:03   1003s] [NR-eGR]                        OverCon           OverCon            
[03/18 23:01:03   1003s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 23:01:03   1003s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 23:01:03   1003s] [NR-eGR] ---------------------------------------------------------------
[03/18 23:01:03   1003s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:03   1003s] [NR-eGR]      M2  (2)        54( 0.12%)         1( 0.00%)   ( 0.12%) 
[03/18 23:01:03   1003s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:03   1003s] [NR-eGR]      M4  (4)        83( 0.20%)         1( 0.00%)   ( 0.21%) 
[03/18 23:01:03   1003s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:03   1003s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:03   1003s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:03   1003s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:03   1003s] [NR-eGR] ---------------------------------------------------------------
[03/18 23:01:03   1003s] [NR-eGR] Total              138( 0.04%)         2( 0.00%)   ( 0.04%) 
[03/18 23:01:03   1003s] [NR-eGR] 
[03/18 23:01:03   1003s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] (I)       total 2D Cap : 2176885 = (947485 H, 1229400 V)
[03/18 23:01:03   1003s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 23:01:03   1003s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 23:01:03   1003s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1835.11 MB )
[03/18 23:01:03   1003s] OPERPROF: Starting HotSpotCal at level 1, MEM:1835.1M
[03/18 23:01:03   1003s] [hotspot] +------------+---------------+---------------+
[03/18 23:01:03   1003s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 23:01:03   1003s] [hotspot] +------------+---------------+---------------+
[03/18 23:01:03   1003s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 23:01:03   1003s] [hotspot] +------------+---------------+---------------+
[03/18 23:01:03   1003s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 23:01:03   1003s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 23:01:03   1003s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1835.1M
[03/18 23:01:03   1003s] <optDesign CMD> Restore Using all VT Cells
[03/18 23:01:03   1003s] Starting delay calculation for Setup views
[03/18 23:01:03   1003s] #################################################################################
[03/18 23:01:03   1003s] # Design Stage: PreRoute
[03/18 23:01:03   1003s] # Design Name: fullchip
[03/18 23:01:03   1003s] # Design Mode: 65nm
[03/18 23:01:03   1003s] # Analysis Mode: MMMC Non-OCV 
[03/18 23:01:03   1003s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:01:03   1003s] # Signoff Settings: SI Off 
[03/18 23:01:03   1003s] #################################################################################
[03/18 23:01:04   1004s] Calculate delays in BcWc mode...
[03/18 23:01:04   1004s] Topological Sorting (REAL = 0:00:00.0, MEM = 1827.3M, InitMEM = 1825.1M)
[03/18 23:01:04   1004s] Start delay calculation (fullDC) (1 T). (MEM=1827.27)
[03/18 23:01:04   1004s] End AAE Lib Interpolated Model. (MEM=1838.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:01:07   1007s] Total number of fetched objects 15922
[03/18 23:01:07   1007s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:01:07   1007s] End delay calculation. (MEM=1886.48 CPU=0:00:02.3 REAL=0:00:02.0)
[03/18 23:01:07   1007s] End delay calculation (fullDC). (MEM=1886.48 CPU=0:00:03.2 REAL=0:00:03.0)
[03/18 23:01:07   1007s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1886.5M) ***
[03/18 23:01:07   1008s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:16:48 mem=1886.5M)
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Begin Power Analysis
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s]              0V	    VSS
[03/18 23:01:08   1008s]            0.9V	    VDD
[03/18 23:01:08   1008s] Begin Processing Timing Library for Power Calculation
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Begin Processing Timing Library for Power Calculation
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.64MB/3041.94MB/1511.28MB)
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.64MB/3041.94MB/1511.28MB)
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Begin Processing User Attributes
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.64MB/3041.94MB/1511.28MB)
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Begin Processing Signal Activity
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.84MB/3041.94MB/1511.28MB)
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] Begin Power Computation
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s]       ----------------------------------------------------------
[03/18 23:01:08   1008s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:01:08   1008s]       # of cell(s) missing power table: 1
[03/18 23:01:08   1008s]       # of cell(s) missing leakage table: 0
[03/18 23:01:08   1008s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:01:08   1008s]       ----------------------------------------------------------
[03/18 23:01:08   1008s] CellName                                  Missing Table(s)
[03/18 23:01:08   1008s] TIEL                                      internal power, 
[03/18 23:01:08   1008s] 
[03/18 23:01:08   1008s] 
[03/18 23:01:10   1010s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1482.85MB/3041.94MB/1511.28MB)
[03/18 23:01:10   1010s] 
[03/18 23:01:10   1010s] Begin Processing User Attributes
[03/18 23:01:10   1010s] 
[03/18 23:01:10   1010s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1482.85MB/3041.94MB/1511.28MB)
[03/18 23:01:10   1010s] 
[03/18 23:01:10   1010s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1482.85MB/3041.94MB/1511.28MB)
[03/18 23:01:10   1010s] 
[03/18 23:01:10   1010s] *



[03/18 23:01:10   1010s] Total Power
[03/18 23:01:10   1010s] -----------------------------------------------------------------------------------------
[03/18 23:01:10   1010s] Total Internal Power:       37.05487883 	   77.1363%
[03/18 23:01:10   1010s] Total Switching Power:      10.45153763 	   21.7567%
[03/18 23:01:10   1010s] Total Leakage Power:         0.53175513 	    1.1069%
[03/18 23:01:10   1010s] Total Power:                48.03817167
[03/18 23:01:10   1010s] -----------------------------------------------------------------------------------------
[03/18 23:01:11   1011s] Processing average sequential pin duty cycle 
[03/18 23:01:11   1011s] **optDesign ... cpu = 0:06:13, real = 0:06:13, mem = 1467.8M, totSessionCpu=0:16:51 **
[03/18 23:01:11   1011s] cleaningup cpe interface
[03/18 23:01:11   1011s] Reported timing to dir ./timingReports
[03/18 23:01:11   1011s] **optDesign ... cpu = 0:06:13, real = 0:06:13, mem = 1464.5M, totSessionCpu=0:16:51 **
[03/18 23:01:11   1011s] ** Profile ** Start :  cpu=0:00:00.0, mem=1831.5M
[03/18 23:01:11   1011s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1831.5M
[03/18 23:01:11   1011s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.079, MEM:1831.5M
[03/18 23:01:11   1011s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1831.5M
[03/18 23:01:11   1011s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1841.5M
[03/18 23:01:11   1011s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1833.5M
[03/18 23:01:13   1012s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1831.5M
[03/18 23:01:13   1012s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.078  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.017%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1831.5M
[03/18 23:01:13   1012s] **optDesign ... cpu = 0:06:14, real = 0:06:15, mem = 1464.7M, totSessionCpu=0:16:53 **
[03/18 23:01:13   1012s] *** Finished optDesign ***
[03/18 23:01:13   1012s] cleaningup cpe interface
[03/18 23:01:13   1012s] 
[03/18 23:01:13   1012s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:29 real=  0:06:30)
[03/18 23:01:13   1012s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:14.2 real=0:00:14.1)
[03/18 23:01:13   1012s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:04:02 real=  0:04:01)
[03/18 23:01:13   1012s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:08.8 real=0:00:08.8)
[03/18 23:01:13   1012s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:18.6 real=0:00:18.6)
[03/18 23:01:13   1012s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:02 real=  0:01:02)
[03/18 23:01:13   1012s] Info: pop threads available for lower-level modules during optimization.
[03/18 23:01:13   1012s] Deleting Lib Analyzer.
[03/18 23:01:13   1012s] Info: Destroy the CCOpt slew target map.
[03/18 23:01:13   1012s] clean pInstBBox. size 0
[03/18 23:01:13   1012s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 23:01:13   1012s] Deleting Cell Server ...
[03/18 23:01:13   1012s] Set place::cacheFPlanSiteMark to 0
[03/18 23:01:13   1012s] All LLGs are deleted
[03/18 23:01:13   1012s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1831.5M
[03/18 23:01:13   1012s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1829.9M
[03/18 23:01:13   1012s] cleaningup cpe interface
[03/18 23:01:13   1012s] 
[03/18 23:01:13   1012s] *** Summary of all messages that are not suppressed in this session:
[03/18 23:01:13   1012s] Severity  ID               Count  Summary                                  
[03/18 23:01:13   1012s] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/18 23:01:13   1012s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/18 23:01:13   1012s] WARNING   IMPCCOPT-2332       35  The property %s is deprecated. It still ...
[03/18 23:01:13   1012s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[03/18 23:01:13   1012s] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[03/18 23:01:13   1012s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/18 23:01:13   1012s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/18 23:01:13   1012s] *** Message Summary: 51 warning(s), 0 error(s)
[03/18 23:01:13   1012s] 
[03/18 23:01:13   1012s] 
[03/18 23:01:13   1012s] =============================================================================================
[03/18 23:01:13   1012s]  Final TAT Report for ccopt_design
[03/18 23:01:13   1012s] =============================================================================================
[03/18 23:01:13   1012s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:01:13   1012s] ---------------------------------------------------------------------------------------------
[03/18 23:01:13   1012s] [ WnsOpt                 ]      3   0:04:17.7  (  56.9 % )     0:04:21.8 /  0:04:22.0    1.0
[03/18 23:01:13   1012s] [ TnsOpt                 ]      1   0:00:13.1  (   2.9 % )     0:00:14.1 /  0:00:14.1    1.0
[03/18 23:01:13   1012s] [ HardenOpt              ]      1   0:00:08.2  (   1.8 % )     0:00:08.2 /  0:00:08.2    1.0
[03/18 23:01:13   1012s] [ DrvOpt                 ]      2   0:00:08.0  (   1.8 % )     0:00:09.0 /  0:00:09.0    1.0
[03/18 23:01:13   1012s] [ AreaOpt                ]      1   0:00:07.5  (   1.7 % )     0:00:08.5 /  0:00:08.5    1.0
[03/18 23:01:13   1012s] [ PowerOpt               ]      2   0:00:23.1  (   5.1 % )     0:00:23.1 /  0:00:23.1    1.0
[03/18 23:01:13   1012s] [ ViewPruning            ]      7   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:01:13   1012s] [ IncrReplace            ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 23:01:13   1012s] [ RefinePlace            ]      8   0:00:09.9  (   2.2 % )     0:00:09.9 /  0:00:10.0    1.0
[03/18 23:01:13   1012s] [ TimingUpdate           ]      6   0:00:00.8  (   0.2 % )     0:00:08.0 /  0:00:08.0    1.0
[03/18 23:01:13   1012s] [ FullDelayCalc          ]      2   0:00:07.2  (   1.6 % )     0:00:07.2 /  0:00:07.2    1.0
[03/18 23:01:13   1012s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.1 % )     0:00:07.8 /  0:00:06.6    0.9
[03/18 23:01:13   1012s] [ TimingReport           ]      3   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 23:01:13   1012s] [ DrvReport              ]      3   0:00:02.7  (   0.6 % )     0:00:02.7 /  0:00:01.6    0.6
[03/18 23:01:13   1012s] [ PowerReport            ]      3   0:00:09.8  (   2.2 % )     0:00:09.8 /  0:00:09.8    1.0
[03/18 23:01:13   1012s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:01:13   1012s] [ PropagateActivity      ]      1   0:00:01.9  (   0.4 % )     0:00:01.9 /  0:00:01.9    1.0
[03/18 23:01:13   1012s] [ MISC                   ]          0:01:40.7  (  22.2 % )     0:01:40.7 /  0:01:40.7    1.0
[03/18 23:01:13   1012s] ---------------------------------------------------------------------------------------------
[03/18 23:01:13   1012s]  ccopt_design TOTAL                 0:07:32.9  ( 100.0 % )     0:07:32.9 /  0:07:32.2    1.0
[03/18 23:01:13   1012s] ---------------------------------------------------------------------------------------------
[03/18 23:01:13   1012s] 
[03/18 23:01:13   1012s] #% End ccopt_design (date=03/18 23:01:13, total cpu=0:07:32, real=0:07:33, peak res=1527.9M, current mem=1386.0M)
[03/18 23:01:13   1012s] <CMD> set_propagated_clock [all_clocks]
[03/18 23:01:13   1012s] <CMD> optDesign -postCTS -hold
[03/18 23:01:13   1012s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1352.6M, totSessionCpu=0:16:53 **
[03/18 23:01:13   1012s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 23:01:13   1012s] GigaOpt running with 1 threads.
[03/18 23:01:13   1012s] Info: 1 threads available for lower-level modules during optimization.
[03/18 23:01:14   1013s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:01:14   1013s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:01:14   1013s] Summary for sequential cells identification: 
[03/18 23:01:14   1013s]   Identified SBFF number: 199
[03/18 23:01:14   1013s]   Identified MBFF number: 0
[03/18 23:01:14   1013s]   Identified SB Latch number: 0
[03/18 23:01:14   1013s]   Identified MB Latch number: 0
[03/18 23:01:14   1013s]   Not identified SBFF number: 0
[03/18 23:01:14   1013s]   Not identified MBFF number: 0
[03/18 23:01:14   1013s]   Not identified SB Latch number: 0
[03/18 23:01:14   1013s]   Not identified MB Latch number: 0
[03/18 23:01:14   1013s]   Number of sequential cells which are not FFs: 104
[03/18 23:01:14   1013s]  Visiting view : WC_VIEW
[03/18 23:01:14   1013s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 23:01:14   1013s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:01:14   1013s]  Visiting view : BC_VIEW
[03/18 23:01:14   1013s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 23:01:14   1013s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:01:14   1013s]  Setting StdDelay to 14.50
[03/18 23:01:14   1013s] Creating Cell Server, finished. 
[03/18 23:01:14   1013s] 
[03/18 23:01:14   1013s] Need call spDPlaceInit before registerPrioInstLoc.
[03/18 23:01:14   1013s] OPERPROF: Starting DPlace-Init at level 1, MEM:1767.4M
[03/18 23:01:14   1013s] z: 2, totalTracks: 1
[03/18 23:01:14   1013s] z: 4, totalTracks: 1
[03/18 23:01:14   1013s] z: 6, totalTracks: 1
[03/18 23:01:14   1013s] z: 8, totalTracks: 1
[03/18 23:01:14   1013s] #spOpts: N=65 mergeVia=F 
[03/18 23:01:14   1013s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1767.4M
[03/18 23:01:14   1013s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1767.4M
[03/18 23:01:14   1013s] Core basic site is core
[03/18 23:01:14   1013s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:01:14   1013s] SiteArray: use 1,703,936 bytes
[03/18 23:01:14   1013s] SiteArray: current memory after site array memory allocation 1769.0M
[03/18 23:01:14   1013s] SiteArray: FP blocked sites are writable
[03/18 23:01:14   1013s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 23:01:14   1013s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1769.0M
[03/18 23:01:14   1013s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 23:01:14   1013s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1769.0M
[03/18 23:01:14   1013s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.119, MEM:1769.0M
[03/18 23:01:14   1013s] OPERPROF:     Starting CMU at level 3, MEM:1769.0M
[03/18 23:01:14   1013s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1769.0M
[03/18 23:01:14   1013s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.127, MEM:1769.0M
[03/18 23:01:14   1013s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1769.0MB).
[03/18 23:01:14   1013s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.149, MEM:1769.0M
[03/18 23:01:14   1013s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:01:14   1013s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 23:01:14   1013s] 	Cell FILL1_LL, site bcore.
[03/18 23:01:14   1013s] 	Cell FILL_NW_HH, site bcore.
[03/18 23:01:14   1013s] 	Cell FILL_NW_LL, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHCD1, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHCD2, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHCD4, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHCD8, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHD1, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHD2, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHD4, site bcore.
[03/18 23:01:14   1013s] 	Cell LVLLHD8, site bcore.
[03/18 23:01:14   1013s] .
[03/18 23:01:14   1013s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1769.0M
[03/18 23:01:14   1013s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:1769.0M
[03/18 23:01:14   1013s] 
[03/18 23:01:14   1013s] Creating Lib Analyzer ...
[03/18 23:01:14   1013s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:01:14   1013s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:01:14   1013s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:01:14   1013s] 
[03/18 23:01:15   1014s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:55 mem=1775.0M
[03/18 23:01:15   1014s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:55 mem=1775.0M
[03/18 23:01:15   1014s] Creating Lib Analyzer, finished. 
[03/18 23:01:16   1015s] #################################################################################
[03/18 23:01:16   1015s] # Design Stage: PreRoute
[03/18 23:01:16   1015s] # Design Name: fullchip
[03/18 23:01:16   1015s] # Design Mode: 65nm
[03/18 23:01:16   1015s] # Analysis Mode: MMMC Non-OCV 
[03/18 23:01:16   1015s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:01:16   1015s] # Signoff Settings: SI Off 
[03/18 23:01:16   1015s] #################################################################################
[03/18 23:01:16   1015s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1773.0M) ***
[03/18 23:01:17   1015s]              0V	    VSS
[03/18 23:01:17   1015s]            0.9V	    VDD
[03/18 23:01:17   1016s] Processing average sequential pin duty cycle 
[03/18 23:01:18   1016s] Processing average sequential pin duty cycle 
[03/18 23:01:18   1016s] Initializing cpe interface
[03/18 23:01:19   1018s] Processing average sequential pin duty cycle 
[03/18 23:01:22   1021s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1405.5M, totSessionCpu=0:17:02 **
[03/18 23:01:22   1021s] *** optDesign -postCTS ***
[03/18 23:01:22   1021s] DRC Margin: user margin 0.0
[03/18 23:01:22   1021s] Hold Target Slack: user slack 0
[03/18 23:01:22   1021s] Setup Target Slack: user slack 0;
[03/18 23:01:22   1021s] setUsefulSkewMode -ecoRoute false
[03/18 23:01:22   1021s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1801.4M
[03/18 23:01:22   1021s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.078, MEM:1801.4M
[03/18 23:01:22   1021s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1801.4M
[03/18 23:01:22   1021s] All LLGs are deleted
[03/18 23:01:22   1021s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1801.4M
[03/18 23:01:22   1021s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1799.7M
[03/18 23:01:22   1021s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1799.7M
[03/18 23:01:22   1021s] Start to check current routing status for nets...
[03/18 23:01:22   1021s] All nets are already routed correctly.
[03/18 23:01:22   1021s] End to check current routing status for nets (mem=1799.7M)
[03/18 23:01:22   1021s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:01:22   1021s] ### Creating PhyDesignMc. totSessionCpu=0:17:02 mem=1799.7M
[03/18 23:01:22   1021s] OPERPROF: Starting DPlace-Init at level 1, MEM:1799.7M
[03/18 23:01:22   1021s] z: 2, totalTracks: 1
[03/18 23:01:22   1021s] z: 4, totalTracks: 1
[03/18 23:01:22   1021s] z: 6, totalTracks: 1
[03/18 23:01:22   1021s] z: 8, totalTracks: 1
[03/18 23:01:22   1021s] #spOpts: N=65 mergeVia=F 
[03/18 23:01:22   1021s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1799.7M
[03/18 23:01:22   1021s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1799.7M
[03/18 23:01:22   1021s] Core basic site is core
[03/18 23:01:23   1021s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:01:23   1021s] SiteArray: use 1,703,936 bytes
[03/18 23:01:23   1021s] SiteArray: current memory after site array memory allocation 1801.4M
[03/18 23:01:23   1021s] SiteArray: FP blocked sites are writable
[03/18 23:01:23   1021s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 23:01:23   1021s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1801.4M
[03/18 23:01:23   1021s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 23:01:23   1021s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1801.4M
[03/18 23:01:23   1021s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.102, MEM:1801.4M
[03/18 23:01:23   1021s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1801.4M
[03/18 23:01:23   1022s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1801.4MB).
[03/18 23:01:23   1022s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1801.4M
[03/18 23:01:23   1022s] TotalInstCnt at PhyDesignMc Initialization: 14,128
[03/18 23:01:23   1022s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:02 mem=1801.4M
[03/18 23:01:23   1022s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1801.4M
[03/18 23:01:23   1022s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:1801.4M
[03/18 23:01:23   1022s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:01:23   1022s] GigaOpt Hold Optimizer is used
[03/18 23:01:23   1022s] Include MVT Delays for Hold Opt
[03/18 23:01:23   1022s] Deleting Cell Server ...
[03/18 23:01:23   1022s] Deleting Lib Analyzer.
[03/18 23:01:23   1022s] <optDesign CMD> fixhold  no -lvt Cells
[03/18 23:01:23   1022s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[03/18 23:01:23   1022s] optDesignOneStep: Power Flow
[03/18 23:01:23   1022s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[03/18 23:01:23   1022s] End AAE Lib Interpolated Model. (MEM=1801.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:01:23   1022s] 
[03/18 23:01:23   1022s] Creating Lib Analyzer ...
[03/18 23:01:23   1022s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:01:23   1022s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:01:23   1022s] Summary for sequential cells identification: 
[03/18 23:01:23   1022s]   Identified SBFF number: 199
[03/18 23:01:23   1022s]   Identified MBFF number: 0
[03/18 23:01:23   1022s]   Identified SB Latch number: 0
[03/18 23:01:23   1022s]   Identified MB Latch number: 0
[03/18 23:01:23   1022s]   Not identified SBFF number: 0
[03/18 23:01:23   1022s]   Not identified MBFF number: 0
[03/18 23:01:23   1022s]   Not identified SB Latch number: 0
[03/18 23:01:23   1022s]   Not identified MB Latch number: 0
[03/18 23:01:23   1022s]   Number of sequential cells which are not FFs: 104
[03/18 23:01:23   1022s]  Visiting view : WC_VIEW
[03/18 23:01:23   1022s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/18 23:01:23   1022s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:01:23   1022s]  Visiting view : BC_VIEW
[03/18 23:01:23   1022s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 23:01:23   1022s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:01:23   1022s]  Setting StdDelay to 25.80
[03/18 23:01:23   1022s] Creating Cell Server, finished. 
[03/18 23:01:23   1022s] 
[03/18 23:01:23   1022s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/18 23:01:23   1022s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 23:01:23   1022s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:01:23   1022s] 
[03/18 23:01:24   1023s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:03 mem=1801.4M
[03/18 23:01:24   1023s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:03 mem=1801.4M
[03/18 23:01:24   1023s] Creating Lib Analyzer, finished. 
[03/18 23:01:24   1023s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:17:03 mem=1801.4M ***
[03/18 23:01:24   1023s] Effort level <high> specified for reg2reg path_group
[03/18 23:01:24   1023s] End AAE Lib Interpolated Model. (MEM=1809.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:01:24   1023s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:01:24   1023s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:01:24   1023s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/18 23:01:24   1023s] Starting delay calculation for Hold views
[03/18 23:01:24   1023s] #################################################################################
[03/18 23:01:24   1023s] # Design Stage: PreRoute
[03/18 23:01:24   1023s] # Design Name: fullchip
[03/18 23:01:24   1023s] # Design Mode: 65nm
[03/18 23:01:24   1023s] # Analysis Mode: MMMC Non-OCV 
[03/18 23:01:24   1023s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:01:24   1023s] # Signoff Settings: SI Off 
[03/18 23:01:24   1023s] #################################################################################
[03/18 23:01:24   1023s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:01:24   1023s] Calculate delays in BcWc mode...
[03/18 23:01:24   1023s] Topological Sorting (REAL = 0:00:00.0, MEM = 2.5M, InitMEM = 0.4M)
[03/18 23:01:24   1023s] Start delay calculation (fullDC) (1 T). (MEM=2.54688)
[03/18 23:01:24   1023s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:01:24   1023s] End AAE Lib Interpolated Model. (MEM=14.0625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:01:24   1023s] Total number of fetched objects 15922
[03/18 23:01:24   1023s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/18 23:01:24   1023s] End delay calculation. (MEM=0 CPU=0:00:02.4 REAL=0:00:03.0)
[03/18 23:01:24   1023s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
[03/18 23:01:24   1023s] *** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 0.0M) ***
[03/18 23:01:24   1023s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:00:04.5 mem=0.0M)
[03/18 23:01:24   1023s] 
[03/18 23:01:24   1023s] Active hold views:
[03/18 23:01:24   1023s]  BC_VIEW
[03/18 23:01:24   1023s]   Dominating endpoints: 0
[03/18 23:01:24   1023s]   Dominating TNS: -0.000
[03/18 23:01:24   1023s] 
[03/18 23:01:24   1023s] Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:00:05.0 mem=0.0M ***
[03/18 23:01:24   1023s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/18 23:01:24   1023s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/18 23:01:24   1023s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:05.5 mem=0.0M ***
[03/18 23:01:24   1023s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), mem = 0.0M
[03/18 23:01:24   1023s] 
[03/18 23:01:24   1023s] =============================================================================================
[03/18 23:01:24   1023s]  Step TAT Report for QThreadWorker #1
[03/18 23:01:24   1023s] =============================================================================================
[03/18 23:01:24   1023s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:01:24   1023s] ---------------------------------------------------------------------------------------------
[03/18 23:01:24   1023s] [ ViewPruning            ]      3   0:00:00.1  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:01:24   1023s] [ TimingUpdate           ]      2   0:00:00.4  (   6.7 % )     0:00:03.7 /  0:00:03.7    1.0
[03/18 23:01:24   1023s] [ FullDelayCalc          ]      1   0:00:03.3  (  60.0 % )     0:00:03.3 /  0:00:03.3    1.0
[03/18 23:01:24   1023s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:01:24   1023s] [ SlackTraversorInit     ]      2   0:00:00.5  (   9.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:01:24   1023s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:01:24   1023s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:01:24   1023s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:01:24   1023s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:01:24   1023s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:01:24   1023s] [ MISC                   ]          0:00:00.8  (  14.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 23:01:24   1023s] ---------------------------------------------------------------------------------------------
[03/18 23:01:24   1023s]  QThreadWorker #1 TOTAL             0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.5    1.0
[03/18 23:01:24   1023s] ---------------------------------------------------------------------------------------------
[03/18 23:01:24   1023s] 
[03/18 23:01:30   1028s]  
_______________________________________________________________________
[03/18 23:01:30   1029s] Starting delay calculation for Setup views
[03/18 23:01:30   1029s] #################################################################################
[03/18 23:01:30   1029s] # Design Stage: PreRoute
[03/18 23:01:30   1029s] # Design Name: fullchip
[03/18 23:01:30   1029s] # Design Mode: 65nm
[03/18 23:01:30   1029s] # Analysis Mode: MMMC Non-OCV 
[03/18 23:01:30   1029s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:01:30   1029s] # Signoff Settings: SI Off 
[03/18 23:01:30   1029s] #################################################################################
[03/18 23:01:30   1029s] Calculate delays in BcWc mode...
[03/18 23:01:30   1029s] Topological Sorting (REAL = 0:00:00.0, MEM = 1811.5M, InitMEM = 1809.4M)
[03/18 23:01:30   1029s] Start delay calculation (fullDC) (1 T). (MEM=1811.55)
[03/18 23:01:30   1029s] End AAE Lib Interpolated Model. (MEM=1823.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:01:33   1032s] Total number of fetched objects 15922
[03/18 23:01:33   1032s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:01:33   1032s] End delay calculation. (MEM=1870.76 CPU=0:00:02.4 REAL=0:00:02.0)
[03/18 23:01:33   1032s] End delay calculation (fullDC). (MEM=1870.76 CPU=0:00:03.0 REAL=0:00:03.0)
[03/18 23:01:33   1032s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1870.8M) ***
[03/18 23:01:34   1032s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:17:13 mem=1870.8M)
[03/18 23:01:34   1032s] Done building cte setup timing graph (fixHold) cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:17:13 mem=1870.8M ***
[03/18 23:01:34   1032s] ** Profile ** Start :  cpu=0:00:00.0, mem=1870.8M
[03/18 23:01:34   1032s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1870.8M
[03/18 23:01:35   1033s] *info: category slack lower bound [L -2.3] default
[03/18 23:01:35   1033s] *info: category slack lower bound [H -2.3] reg2reg 
[03/18 23:01:35   1033s] --------------------------------------------------- 
[03/18 23:01:35   1033s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/18 23:01:35   1033s] --------------------------------------------------- 
[03/18 23:01:35   1033s]          WNS    reg2regWNS
[03/18 23:01:35   1033s]    -0.002 ns     -0.002 ns
[03/18 23:01:35   1033s] --------------------------------------------------- 
[03/18 23:01:35   1033s] Restoring Auto Hold Views:  BC_VIEW
[03/18 23:01:35   1033s] Restoring Active Hold Views:  BC_VIEW 
[03/18 23:01:35   1033s] Restoring Hold Target Slack: 0
[03/18 23:01:35   1033s] 
[03/18 23:01:35   1033s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/18 23:01:35   1033s] *Info: worst delay setup view: WC_VIEW
[03/18 23:01:35   1033s] Footprint list for hold buffering (delay unit: ps)
[03/18 23:01:35   1033s] =================================================================
[03/18 23:01:35   1033s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/18 23:01:35   1033s] ------------------------------------------------------------------
[03/18 23:01:35   1033s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/18 23:01:35   1033s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/18 23:01:35   1033s] =================================================================
[03/18 23:01:35   1033s] Deleting Cell Server ...
[03/18 23:01:35   1033s] Deleting Lib Analyzer.
[03/18 23:01:35   1033s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:01:35   1033s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:01:35   1033s] Summary for sequential cells identification: 
[03/18 23:01:35   1033s]   Identified SBFF number: 199
[03/18 23:01:35   1033s]   Identified MBFF number: 0
[03/18 23:01:35   1033s]   Identified SB Latch number: 0
[03/18 23:01:35   1033s]   Identified MB Latch number: 0
[03/18 23:01:35   1033s]   Not identified SBFF number: 0
[03/18 23:01:35   1033s]   Not identified MBFF number: 0
[03/18 23:01:35   1033s]   Not identified SB Latch number: 0
[03/18 23:01:35   1033s]   Not identified MB Latch number: 0
[03/18 23:01:35   1033s]   Number of sequential cells which are not FFs: 104
[03/18 23:01:35   1033s]  Visiting view : WC_VIEW
[03/18 23:01:35   1033s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/18 23:01:35   1033s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:01:35   1033s]  Visiting view : BC_VIEW
[03/18 23:01:35   1033s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 23:01:35   1033s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:01:35   1033s]  Setting StdDelay to 25.80
[03/18 23:01:35   1033s] Creating Cell Server, finished. 
[03/18 23:01:35   1033s] 
[03/18 23:01:35   1033s] Hold Timer stdDelay = 25.8ps
[03/18 23:01:35   1033s]  Visiting view : BC_VIEW
[03/18 23:01:35   1033s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 23:01:35   1033s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:01:35   1033s] ** Profile ** Start :  cpu=0:00:00.0, mem=1870.8M
[03/18 23:01:35   1033s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1870.8M
[03/18 23:01:35   1033s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.091, MEM:1870.8M
[03/18 23:01:35   1033s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1870.8M
[03/18 23:01:35   1034s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1870.8M
[03/18 23:01:35   1034s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.078  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.086  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.017%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1438.6M, totSessionCpu=0:17:14 **
[03/18 23:01:35   1034s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:14.1/0:19:13.9 (0.9), mem = 1812.8M
[03/18 23:01:35   1034s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.28
[03/18 23:01:35   1034s] (I,S,L,T): WC_VIEW: 35.4702, 5.43855, 0.517252, 41.426
[03/18 23:01:36   1034s] ### Creating LA Mngr. totSessionCpu=0:17:14 mem=1933.1M
[03/18 23:01:37   1035s] ### Creating LA Mngr, finished. totSessionCpu=0:17:16 mem=1933.1M
[03/18 23:01:37   1035s] 
[03/18 23:01:37   1035s] Creating Lib Analyzer ...
[03/18 23:01:37   1035s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:01:37   1035s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 23:01:37   1035s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:01:37   1035s] 
[03/18 23:01:38   1036s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:17 mem=1933.1M
[03/18 23:01:38   1036s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:17 mem=1933.1M
[03/18 23:01:38   1036s] Creating Lib Analyzer, finished. 
[03/18 23:01:38   1036s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 23:01:38   1036s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 23:01:38   1036s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 23:01:38   1036s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 23:01:38   1036s] *info: Run optDesign holdfix with 1 thread.
[03/18 23:01:38   1036s] Info: 50 nets with fixed/cover wires excluded.
[03/18 23:01:38   1036s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:01:38   1036s] --------------------------------------------------- 
[03/18 23:01:38   1036s]    Hold Timing Summary  - Initial 
[03/18 23:01:38   1036s] --------------------------------------------------- 
[03/18 23:01:38   1036s]  Target slack:       0.0000 ns
[03/18 23:01:38   1036s]  View: BC_VIEW 
[03/18 23:01:38   1036s]    WNS:       0.0540
[03/18 23:01:38   1036s]    TNS:       0.0000
[03/18 23:01:38   1036s]    VP :            0
[03/18 23:01:38   1036s]    Worst hold path end point: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_23_/D 
[03/18 23:01:38   1036s] --------------------------------------------------- 
[03/18 23:01:38   1036s] *** Hold timing is met. Hold fixing is not needed 
[03/18 23:01:38   1036s] **INFO: total 0 insts, 0 nets marked don't touch
[03/18 23:01:38   1036s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/18 23:01:38   1036s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/18 23:01:38   1036s] 
[03/18 23:01:38   1036s] Capturing REF for hold ...
[03/18 23:01:38   1036s]    Hold Timing Snapshot: (REF)
[03/18 23:01:38   1036s]              All PG WNS: 0.000
[03/18 23:01:38   1036s]              All PG TNS: 0.000
[03/18 23:01:38   1037s] (I,S,L,T): WC_VIEW: 35.4702, 5.43855, 0.517252, 41.426
[03/18 23:01:38   1037s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.28
[03/18 23:01:38   1037s] *** HoldOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:17:17.0/0:19:16.9 (0.9), mem = 1933.1M
[03/18 23:01:38   1037s] 
[03/18 23:01:38   1037s] =============================================================================================
[03/18 23:01:38   1037s]  Step TAT Report for HoldOpt #1
[03/18 23:01:38   1037s] =============================================================================================
[03/18 23:01:38   1037s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:01:38   1037s] ---------------------------------------------------------------------------------------------
[03/18 23:01:38   1037s] [ ViewPruning            ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 23:01:38   1037s] [ TimingUpdate           ]      2   0:00:00.4  (   2.6 % )     0:00:03.5 /  0:00:03.5    1.0
[03/18 23:01:38   1037s] [ FullDelayCalc          ]      1   0:00:03.1  (  20.3 % )     0:00:03.1 /  0:00:03.2    1.0
[03/18 23:01:38   1037s] [ QThreadMaster          ]      1   0:00:05.6  (  36.4 % )     0:00:05.6 /  0:00:05.0    0.9
[03/18 23:01:38   1037s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:01:38   1037s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:01:38   1037s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:01:38   1037s] [ SlackTraversorInit     ]      2   0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:01:38   1037s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 23:01:38   1037s] [ LibAnalyzerInit        ]      3   0:00:03.2  (  20.9 % )     0:00:03.2 /  0:00:03.2    1.0
[03/18 23:01:38   1037s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[03/18 23:01:38   1037s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:01:38   1037s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:01:38   1037s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:01:38   1037s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:01:38   1037s] [ GenerateDrvReportData  ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:01:38   1037s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:01:38   1037s] [ MISC                   ]          0:00:01.6  (  10.1 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 23:01:38   1037s] ---------------------------------------------------------------------------------------------
[03/18 23:01:38   1037s]  HoldOpt #1 TOTAL                   0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:14.9    1.0
[03/18 23:01:38   1037s] ---------------------------------------------------------------------------------------------
[03/18 23:01:38   1037s] 
[03/18 23:01:38   1037s] 
[03/18 23:01:38   1037s] Active setup views:
[03/18 23:01:38   1037s]  WC_VIEW
[03/18 23:01:38   1037s]   Dominating endpoints: 0
[03/18 23:01:38   1037s]   Dominating TNS: -0.000
[03/18 23:01:38   1037s] 
[03/18 23:01:38   1037s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1871.07 MB )
[03/18 23:01:38   1037s] (I)       Started Loading and Dumping File ( Curr Mem: 1871.07 MB )
[03/18 23:01:38   1037s] (I)       Reading DB...
[03/18 23:01:38   1037s] (I)       Read data from FE... (mem=1871.1M)
[03/18 23:01:38   1037s] (I)       Read nodes and places... (mem=1871.1M)
[03/18 23:01:38   1037s] (I)       Done Read nodes and places (cpu=0.020s, mem=1873.2M)
[03/18 23:01:38   1037s] (I)       Read nets... (mem=1873.2M)
[03/18 23:01:38   1037s] (I)       Done Read nets (cpu=0.040s, mem=1875.2M)
[03/18 23:01:38   1037s] (I)       Done Read data from FE (cpu=0.060s, mem=1875.2M)
[03/18 23:01:38   1037s] (I)       before initializing RouteDB syMemory usage = 1875.2 MB
[03/18 23:01:38   1037s] (I)       Build term to term wires: false
[03/18 23:01:38   1037s] (I)       Honor MSV route constraint: false
[03/18 23:01:38   1037s] (I)       Maximum routing layer  : 127
[03/18 23:01:38   1037s] (I)       Minimum routing layer  : 2
[03/18 23:01:38   1037s] (I)       Supply scale factor H  : 1.00
[03/18 23:01:38   1037s] (I)       Supply scale factor V  : 1.00
[03/18 23:01:38   1037s] (I)       Tracks used by clock wire: 0
[03/18 23:01:38   1037s] (I)       Reverse direction      : 
[03/18 23:01:38   1037s] (I)       Honor partition pin guides: true
[03/18 23:01:38   1037s] (I)       Route selected nets only: false
[03/18 23:01:38   1037s] (I)       Route secondary PG pins: false
[03/18 23:01:38   1037s] (I)       Second PG max fanout   : 2147483647
[03/18 23:01:38   1037s] (I)       Apply function for special wires: true
[03/18 23:01:38   1037s] (I)       Layer by layer blockage reading: true
[03/18 23:01:38   1037s] (I)       Offset calculation fix : true
[03/18 23:01:38   1037s] (I)       Route stripe layer range: 
[03/18 23:01:38   1037s] (I)       Honor partition fences : 
[03/18 23:01:38   1037s] (I)       Honor partition pin    : 
[03/18 23:01:38   1037s] (I)       Honor partition fences with feedthrough: 
[03/18 23:01:38   1037s] (I)       Counted 12921 PG shapes. We will not process PG shapes layer by layer.
[03/18 23:01:38   1037s] (I)       Use row-based GCell size
[03/18 23:01:38   1037s] (I)       Use row-based GCell align
[03/18 23:01:38   1037s] (I)       GCell unit size   : 3600
[03/18 23:01:38   1037s] (I)       GCell multiplier  : 1
[03/18 23:01:38   1037s] (I)       GCell row height  : 3600
[03/18 23:01:38   1037s] (I)       Actual row height : 3600
[03/18 23:01:38   1037s] (I)       GCell align ref   : 20000 20000
[03/18 23:01:38   1037s] [NR-eGR] Track table information for default rule: 
[03/18 23:01:38   1037s] [NR-eGR] M1 has no routable track
[03/18 23:01:38   1037s] [NR-eGR] M2 has single uniform track structure
[03/18 23:01:38   1037s] [NR-eGR] M3 has single uniform track structure
[03/18 23:01:38   1037s] [NR-eGR] M4 has single uniform track structure
[03/18 23:01:38   1037s] [NR-eGR] M5 has single uniform track structure
[03/18 23:01:38   1037s] [NR-eGR] M6 has single uniform track structure
[03/18 23:01:38   1037s] [NR-eGR] M7 has single uniform track structure
[03/18 23:01:38   1037s] [NR-eGR] M8 has single uniform track structure
[03/18 23:01:38   1037s] (I)       ===========================================================================
[03/18 23:01:38   1037s] (I)       == Report All Rule Vias ==
[03/18 23:01:38   1037s] (I)       ===========================================================================
[03/18 23:01:38   1037s] (I)        Via Rule : (Default)
[03/18 23:01:38   1037s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 23:01:38   1037s] (I)       ---------------------------------------------------------------------------
[03/18 23:01:38   1037s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/18 23:01:38   1037s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 23:01:38   1037s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 23:01:38   1037s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 23:01:38   1037s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/18 23:01:38   1037s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/18 23:01:38   1037s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/18 23:01:38   1037s] (I)        8    0 : ---                         0 : ---                      
[03/18 23:01:38   1037s] (I)       ===========================================================================
[03/18 23:01:38   1037s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1875.20 MB )
[03/18 23:01:38   1037s] [NR-eGR] Read 20172 PG shapes
[03/18 23:01:38   1037s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1875.20 MB )
[03/18 23:01:38   1037s] [NR-eGR] #Routing Blockages  : 0
[03/18 23:01:38   1037s] [NR-eGR] #Instance Blockages : 0
[03/18 23:01:38   1037s] [NR-eGR] #PG Blockages       : 20172
[03/18 23:01:38   1037s] [NR-eGR] #Bump Blockages     : 0
[03/18 23:01:38   1037s] [NR-eGR] #Boundary Blockages : 0
[03/18 23:01:38   1037s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 23:01:38   1037s] [NR-eGR] Num Prerouted Nets = 50  Num Prerouted Wires = 14893
[03/18 23:01:38   1037s] (I)       readDataFromPlaceDB
[03/18 23:01:38   1037s] (I)       Read net information..
[03/18 23:01:38   1037s] [NR-eGR] Read numTotalNets=15922  numIgnoredNets=50
[03/18 23:01:38   1037s] (I)       Read testcase time = 0.010 seconds
[03/18 23:01:38   1037s] 
[03/18 23:01:38   1037s] (I)       early_global_route_priority property id does not exist.
[03/18 23:01:38   1037s] (I)       Start initializing grid graph
[03/18 23:01:38   1037s] (I)       End initializing grid graph
[03/18 23:01:38   1037s] (I)       Model blockages into capacity
[03/18 23:01:38   1037s] (I)       Read Num Blocks=20172  Num Prerouted Wires=14893  Num CS=0
[03/18 23:01:38   1037s] (I)       Started Modeling ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 1 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 2 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Layer 1 (V) : #blockages 8207 : #preroutes 4811
[03/18 23:01:38   1037s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 3 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Layer 2 (H) : #blockages 7987 : #preroutes 8036
[03/18 23:01:38   1037s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 4 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Layer 3 (V) : #blockages 3978 : #preroutes 1641
[03/18 23:01:38   1037s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 5 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 351
[03/18 23:01:38   1037s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 6 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 54
[03/18 23:01:38   1037s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 7 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 23:01:38   1037s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Started Modeling Layer 8 ( Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 23:01:38   1037s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1878.71 MB )
[03/18 23:01:38   1037s] (I)       -- layer congestion ratio --
[03/18 23:01:38   1037s] (I)       Layer 1 : 0.100000
[03/18 23:01:38   1037s] (I)       Layer 2 : 0.700000
[03/18 23:01:38   1037s] (I)       Layer 3 : 0.700000
[03/18 23:01:38   1037s] (I)       Layer 4 : 0.700000
[03/18 23:01:38   1037s] (I)       Layer 5 : 0.700000
[03/18 23:01:38   1037s] (I)       Layer 6 : 0.700000
[03/18 23:01:38   1037s] (I)       Layer 7 : 0.700000
[03/18 23:01:38   1037s] (I)       Layer 8 : 0.700000
[03/18 23:01:38   1037s] (I)       ----------------------------
[03/18 23:01:38   1037s] (I)       Number of ignored nets = 50
[03/18 23:01:38   1037s] (I)       Number of fixed nets = 50.  Ignored: Yes
[03/18 23:01:38   1037s] (I)       Number of clock nets = 64.  Ignored: No
[03/18 23:01:38   1037s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 23:01:38   1037s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 23:01:38   1037s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 23:01:38   1037s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 23:01:38   1037s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 23:01:38   1037s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 23:01:38   1037s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 23:01:38   1037s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[03/18 23:01:38   1037s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1878.7 MB
[03/18 23:01:38   1037s] (I)       Ndr track 0 does not exist
[03/18 23:01:38   1037s] (I)       Ndr track 0 does not exist
[03/18 23:01:38   1037s] (I)       Layer1  viaCost=300.00
[03/18 23:01:38   1037s] (I)       Layer2  viaCost=100.00
[03/18 23:01:38   1037s] (I)       Layer3  viaCost=100.00
[03/18 23:01:38   1037s] (I)       Layer4  viaCost=100.00
[03/18 23:01:38   1037s] (I)       Layer5  viaCost=100.00
[03/18 23:01:38   1037s] (I)       Layer6  viaCost=200.00
[03/18 23:01:38   1037s] (I)       Layer7  viaCost=100.00
[03/18 23:01:38   1037s] (I)       ---------------------Grid Graph Info--------------------
[03/18 23:01:38   1037s] (I)       Routing area        : (0, 0) - (789200, 788800)
[03/18 23:01:38   1037s] (I)       Core area           : (20000, 20000) - (769200, 768800)
[03/18 23:01:38   1037s] (I)       Site width          :   400  (dbu)
[03/18 23:01:38   1037s] (I)       Row height          :  3600  (dbu)
[03/18 23:01:38   1037s] (I)       GCell row height    :  3600  (dbu)
[03/18 23:01:38   1037s] (I)       GCell width         :  3600  (dbu)
[03/18 23:01:38   1037s] (I)       GCell height        :  3600  (dbu)
[03/18 23:01:38   1037s] (I)       Grid                :   219   219     8
[03/18 23:01:38   1037s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 23:01:38   1037s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 23:01:38   1037s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 23:01:38   1037s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 23:01:38   1037s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 23:01:38   1037s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 23:01:38   1037s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 23:01:38   1037s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 23:01:38   1037s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 23:01:38   1037s] (I)       Total num of tracks :     0  1973  1971  1973  1971  1973   493   493
[03/18 23:01:38   1037s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 23:01:38   1037s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 23:01:38   1037s] (I)       --------------------------------------------------------
[03/18 23:01:38   1037s] 
[03/18 23:01:38   1037s] [NR-eGR] ============ Routing rule table ============
[03/18 23:01:38   1037s] [NR-eGR] Rule id: 0  Nets: 15858 
[03/18 23:01:38   1037s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 23:01:38   1037s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 23:01:38   1037s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 23:01:38   1037s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 23:01:38   1037s] [NR-eGR] Rule id: 1  Nets: 14 
[03/18 23:01:38   1037s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/18 23:01:38   1037s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/18 23:01:38   1037s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/18 23:01:38   1037s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 23:01:38   1037s] [NR-eGR] ========================================
[03/18 23:01:38   1037s] [NR-eGR] 
[03/18 23:01:38   1037s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 23:01:38   1037s] (I)       blocked tracks on layer2 : = 109139 / 432087 (25.26%)
[03/18 23:01:38   1037s] (I)       blocked tracks on layer3 : = 30049 / 431649 (6.96%)
[03/18 23:01:38   1037s] (I)       blocked tracks on layer4 : = 125177 / 432087 (28.97%)
[03/18 23:01:38   1037s] (I)       blocked tracks on layer5 : = 0 / 431649 (0.00%)
[03/18 23:01:38   1037s] (I)       blocked tracks on layer6 : = 0 / 432087 (0.00%)
[03/18 23:01:38   1037s] (I)       blocked tracks on layer7 : = 0 / 107967 (0.00%)
[03/18 23:01:38   1037s] (I)       blocked tracks on layer8 : = 0 / 107967 (0.00%)
[03/18 23:01:38   1037s] (I)       After initializing earlyGlobalRoute syMemory usage = 1880.6 MB
[03/18 23:01:38   1037s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Started Global Routing ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       ============= Initialization =============
[03/18 23:01:38   1037s] (I)       totalPins=47639  totalGlobalPin=46296 (97.18%)
[03/18 23:01:38   1037s] (I)       Started Build MST ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Generate topology with single threads
[03/18 23:01:38   1037s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       total 2D Cap : 711763 = (404502 H, 307261 V)
[03/18 23:01:38   1037s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[03/18 23:01:38   1037s] (I)       ============  Phase 1a Route ============
[03/18 23:01:38   1037s] (I)       Started Phase 1a ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 23:01:38   1037s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:38   1037s] (I)       
[03/18 23:01:38   1037s] (I)       ============  Phase 1b Route ============
[03/18 23:01:38   1037s] (I)       Started Phase 1b ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:38   1037s] (I)       
[03/18 23:01:38   1037s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.458000e+02um
[03/18 23:01:38   1037s] (I)       ============  Phase 1c Route ============
[03/18 23:01:38   1037s] (I)       Started Phase 1c ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Level2 Grid: 44 x 44
[03/18 23:01:38   1037s] (I)       Started Two Level Routing ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:38   1037s] (I)       
[03/18 23:01:38   1037s] (I)       ============  Phase 1d Route ============
[03/18 23:01:38   1037s] (I)       Started Phase 1d ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:38   1037s] (I)       
[03/18 23:01:38   1037s] (I)       ============  Phase 1e Route ============
[03/18 23:01:38   1037s] (I)       Started Phase 1e ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Usage: 81 = (43 H, 38 V) = (0.01% H, 0.01% V) = (7.740e+01um H, 6.840e+01um V)
[03/18 23:01:38   1037s] (I)       
[03/18 23:01:38   1037s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.458000e+02um
[03/18 23:01:38   1037s] [NR-eGR] 
[03/18 23:01:38   1037s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Running layer assignment with 1 threads
[03/18 23:01:38   1037s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Started Build MST ( Curr Mem: 1880.63 MB )
[03/18 23:01:38   1037s] (I)       Generate topology with single threads
[03/18 23:01:39   1037s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       total 2D Cap : 2161493 = (944118 H, 1217375 V)
[03/18 23:01:39   1037s] [NR-eGR] Layer group 2: route 15858 net(s) in layer range [2, 8]
[03/18 23:01:39   1037s] (I)       ============  Phase 1a Route ============
[03/18 23:01:39   1037s] (I)       Started Phase 1a ( Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:39   1037s] (I)       
[03/18 23:01:39   1037s] (I)       ============  Phase 1b Route ============
[03/18 23:01:39   1037s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:39   1037s] (I)       
[03/18 23:01:39   1037s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.187234e+05um
[03/18 23:01:39   1037s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/18 23:01:39   1037s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 23:01:39   1037s] (I)       ============  Phase 1c Route ============
[03/18 23:01:39   1037s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:39   1037s] (I)       
[03/18 23:01:39   1037s] (I)       ============  Phase 1d Route ============
[03/18 23:01:39   1037s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:39   1037s] (I)       
[03/18 23:01:39   1037s] (I)       ============  Phase 1e Route ============
[03/18 23:01:39   1037s] (I)       Started Phase 1e ( Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       Usage: 121513 = (54518 H, 66995 V) = (5.77% H, 5.50% V) = (9.813e+04um H, 1.206e+05um V)
[03/18 23:01:39   1037s] (I)       
[03/18 23:01:39   1037s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.187234e+05um
[03/18 23:01:39   1037s] [NR-eGR] 
[03/18 23:01:39   1037s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       Running layer assignment with 1 threads
[03/18 23:01:39   1037s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       ============  Phase 1l Route ============
[03/18 23:01:39   1037s] (I)       
[03/18 23:01:39   1037s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 23:01:39   1037s] [NR-eGR]                        OverCon           OverCon            
[03/18 23:01:39   1037s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 23:01:39   1037s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 23:01:39   1037s] [NR-eGR] ---------------------------------------------------------------
[03/18 23:01:39   1037s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:39   1037s] [NR-eGR]      M2  (2)        54( 0.12%)         1( 0.00%)   ( 0.12%) 
[03/18 23:01:39   1037s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:39   1037s] [NR-eGR]      M4  (4)        83( 0.20%)         1( 0.00%)   ( 0.21%) 
[03/18 23:01:39   1037s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:39   1037s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:39   1037s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:39   1037s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 23:01:39   1037s] [NR-eGR] ---------------------------------------------------------------
[03/18 23:01:39   1037s] [NR-eGR] Total              138( 0.04%)         2( 0.00%)   ( 0.04%) 
[03/18 23:01:39   1037s] [NR-eGR] 
[03/18 23:01:39   1037s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] (I)       total 2D Cap : 2176885 = (947485 H, 1229400 V)
[03/18 23:01:39   1037s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 23:01:39   1037s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 23:01:39   1037s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1880.63 MB )
[03/18 23:01:39   1037s] OPERPROF: Starting HotSpotCal at level 1, MEM:1880.6M
[03/18 23:01:39   1037s] [hotspot] +------------+---------------+---------------+
[03/18 23:01:39   1037s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 23:01:39   1037s] [hotspot] +------------+---------------+---------------+
[03/18 23:01:39   1037s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 23:01:39   1037s] [hotspot] +------------+---------------+---------------+
[03/18 23:01:39   1037s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 23:01:39   1037s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 23:01:39   1037s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1880.6M
[03/18 23:01:39   1037s] Deleting Cell Server ...
[03/18 23:01:39   1037s] Deleting Lib Analyzer.
[03/18 23:01:39   1037s] <optDesign CMD> Restore Using all VT Cells
[03/18 23:01:39   1037s] cleaningup cpe interface
[03/18 23:01:39   1037s] Reported timing to dir ./timingReports
[03/18 23:01:39   1037s] **optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1499.9M, totSessionCpu=0:17:18 **
[03/18 23:01:39   1037s] ** Profile ** Start :  cpu=0:00:00.0, mem=1865.6M
[03/18 23:01:39   1037s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1865.6M
[03/18 23:01:39   1037s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.077, MEM:1865.6M
[03/18 23:01:39   1037s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1865.6M
[03/18 23:01:39   1037s] End AAE Lib Interpolated Model. (MEM=1865.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:01:39   1037s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:01:39   1037s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:01:39   1037s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[03/18 23:01:39   1037s] Starting delay calculation for Hold views
[03/18 23:01:39   1037s] #################################################################################
[03/18 23:01:39   1037s] # Design Stage: PreRoute
[03/18 23:01:39   1037s] # Design Name: fullchip
[03/18 23:01:39   1037s] # Design Mode: 65nm
[03/18 23:01:39   1037s] # Analysis Mode: MMMC Non-OCV 
[03/18 23:01:39   1037s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:01:39   1037s] # Signoff Settings: SI Off 
[03/18 23:01:39   1037s] #################################################################################
[03/18 23:01:39   1037s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:01:39   1037s] Calculate delays in BcWc mode...
[03/18 23:01:39   1037s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 23:01:39   1037s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:01:39   1037s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:01:39   1037s] End AAE Lib Interpolated Model. (MEM=2.8125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:01:39   1037s] Total number of fetched objects 15922
[03/18 23:01:39   1037s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:01:39   1037s] End delay calculation. (MEM=0 CPU=0:00:02.3 REAL=0:00:02.0)
[03/18 23:01:39   1037s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
[03/18 23:01:39   1037s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 0.0M) ***
[03/18 23:01:39   1037s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:00:09.4 mem=0.0M)
[03/18 23:01:39   1037s] ** Profile ** Overall slacks :  cpu=0:00:03.8, mem=0.0M
[03/18 23:01:39   1037s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/18 23:01:39   1037s] *** QThread HoldRpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), mem = 0.0M
[03/18 23:01:39   1037s] 
[03/18 23:01:39   1037s] =============================================================================================
[03/18 23:01:39   1037s]  Step TAT Report for QThreadWorker #1
[03/18 23:01:39   1037s] =============================================================================================
[03/18 23:01:39   1037s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:01:39   1037s] ---------------------------------------------------------------------------------------------
[03/18 23:01:39   1037s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:01:39   1037s] [ TimingUpdate           ]      1   0:00:00.4  (   8.1 % )     0:00:03.5 /  0:00:03.5    1.0
[03/18 23:01:39   1037s] [ FullDelayCalc          ]      1   0:00:03.1  (  65.5 % )     0:00:03.1 /  0:00:03.1    1.0
[03/18 23:01:39   1037s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:01:39   1037s] [ GenerateReports        ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:01:39   1037s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:01:39   1037s] [ MISC                   ]          0:00:00.8  (  17.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 23:01:39   1037s] ---------------------------------------------------------------------------------------------
[03/18 23:01:39   1037s]  QThreadWorker #1 TOTAL             0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[03/18 23:01:39   1037s] ---------------------------------------------------------------------------------------------
[03/18 23:01:39   1037s] 
[03/18 23:01:44   1041s]  
_______________________________________________________________________
[03/18 23:01:44   1042s] ** Profile ** Overall slacks :  cpu=0:00:04.6, mem=1875.7M
[03/18 23:01:44   1042s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1867.7M
[03/18 23:01:46   1043s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1865.7M
[03/18 23:01:46   1043s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.078  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.086  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.017%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1865.7M
[03/18 23:01:46   1043s] *** Final Summary (holdfix) CPU=0:00:05.6, REAL=0:00:07.0, MEM=1865.7M
[03/18 23:01:46   1043s] **optDesign ... cpu = 0:00:30, real = 0:00:33, mem = 1499.3M, totSessionCpu=0:17:23 **
[03/18 23:01:46   1043s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/18 23:01:46   1043s] *** Finished optDesign ***
[03/18 23:01:46   1043s] cleaningup cpe interface
[03/18 23:01:46   1043s] cleaningup cpe interface
[03/18 23:01:46   1043s] 
[03/18 23:01:46   1043s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:29.6 real=0:00:32.0)
[03/18 23:01:46   1043s] Info: pop threads available for lower-level modules during optimization.
[03/18 23:01:46   1043s] Info: Destroy the CCOpt slew target map.
[03/18 23:01:46   1043s] clean pInstBBox. size 0
[03/18 23:01:46   1043s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 23:01:46   1043s] All LLGs are deleted
[03/18 23:01:46   1043s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1865.6M
[03/18 23:01:46   1043s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1864.0M
[03/18 23:01:46   1043s] 
[03/18 23:01:46   1043s] =============================================================================================
[03/18 23:01:46   1043s]  Final TAT Report for optDesign
[03/18 23:01:46   1043s] =============================================================================================
[03/18 23:01:46   1043s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:01:46   1043s] ---------------------------------------------------------------------------------------------
[03/18 23:01:46   1043s] [ HoldOpt                ]      1   0:00:05.5  (  17.0 % )     0:00:15.4 /  0:00:14.9    1.0
[03/18 23:01:46   1043s] [ ViewPruning            ]      3   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:01:46   1043s] [ TimingUpdate           ]      4   0:00:00.4  (   1.2 % )     0:00:03.5 /  0:00:03.5    1.0
[03/18 23:01:46   1043s] [ FullDelayCalc          ]      1   0:00:03.1  (   9.7 % )     0:00:03.1 /  0:00:03.2    1.0
[03/18 23:01:46   1043s] [ QThreadMaster          ]      2   0:00:10.5  (  32.5 % )     0:00:10.5 /  0:00:09.1    0.9
[03/18 23:01:46   1043s] [ OptSummaryReport       ]      2   0:00:00.5  (   1.7 % )     0:00:08.0 /  0:00:06.2    0.8
[03/18 23:01:46   1043s] [ TimingReport           ]      2   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:01:46   1043s] [ DrvReport              ]      2   0:00:02.1  (   6.5 % )     0:00:02.1 /  0:00:01.1    0.5
[03/18 23:01:46   1043s] [ GenerateReports        ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:01:46   1043s] [ PropagateActivity      ]      1   0:00:01.9  (   5.8 % )     0:00:01.9 /  0:00:01.9    1.0
[03/18 23:01:46   1043s] [ MISC                   ]          0:00:07.3  (  22.6 % )     0:00:07.3 /  0:00:07.3    1.0
[03/18 23:01:46   1043s] ---------------------------------------------------------------------------------------------
[03/18 23:01:46   1043s]  optDesign TOTAL                    0:00:32.2  ( 100.0 % )     0:00:32.2 /  0:00:29.8    0.9
[03/18 23:01:46   1043s] ---------------------------------------------------------------------------------------------
[03/18 23:01:46   1043s] 
[03/18 23:01:46   1043s] <CMD> saveDesign cts.enc
[03/18 23:01:46   1043s] #% Begin save design ... (date=03/18 23:01:46, mem=1427.6M)
[03/18 23:01:46   1043s] % Begin Save ccopt configuration ... (date=03/18 23:01:46, mem=1427.6M)
[03/18 23:01:47   1043s] % End Save ccopt configuration ... (date=03/18 23:01:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=1427.8M, current mem=1427.8M)
[03/18 23:01:47   1043s] % Begin Save netlist data ... (date=03/18 23:01:47, mem=1427.8M)
[03/18 23:01:47   1043s] Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
[03/18 23:01:47   1043s] % End Save netlist data ... (date=03/18 23:01:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1427.8M, current mem=1427.8M)
[03/18 23:01:47   1043s] Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
[03/18 23:01:47   1043s] % Begin Save AAE data ... (date=03/18 23:01:47, mem=1428.0M)
[03/18 23:01:47   1043s] Saving AAE Data ...
[03/18 23:01:47   1043s] % End Save AAE data ... (date=03/18 23:01:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.0M, current mem=1428.0M)
[03/18 23:01:47   1043s] % Begin Save clock tree data ... (date=03/18 23:01:47, mem=1428.1M)
[03/18 23:01:47   1043s] % End Save clock tree data ... (date=03/18 23:01:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.1M, current mem=1428.1M)
[03/18 23:01:47   1043s] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/18 23:01:47   1043s] Saving mode setting ...
[03/18 23:01:47   1043s] Saving global file ...
[03/18 23:01:48   1043s] % Begin Save floorplan data ... (date=03/18 23:01:48, mem=1428.2M)
[03/18 23:01:48   1043s] Saving floorplan file ...
[03/18 23:01:48   1043s] % End Save floorplan data ... (date=03/18 23:01:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.2M, current mem=1428.2M)
[03/18 23:01:48   1043s] Saving PG file cts.enc.dat/fullchip.pg.gz
[03/18 23:01:48   1044s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1816.0M) ***
[03/18 23:01:48   1044s] Saving Drc markers ...
[03/18 23:01:48   1044s] ... No Drc file written since there is no markers found.
[03/18 23:01:48   1044s] % Begin Save placement data ... (date=03/18 23:01:48, mem=1428.4M)
[03/18 23:01:48   1044s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 23:01:48   1044s] Save Adaptive View Pruing View Names to Binary file
[03/18 23:01:48   1044s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1819.0M) ***
[03/18 23:01:48   1044s] % End Save placement data ... (date=03/18 23:01:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.4M, current mem=1428.4M)
[03/18 23:01:48   1044s] % Begin Save routing data ... (date=03/18 23:01:48, mem=1428.4M)
[03/18 23:01:48   1044s] Saving route file ...
[03/18 23:01:48   1044s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1816.0M) ***
[03/18 23:01:48   1044s] % End Save routing data ... (date=03/18 23:01:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1428.5M, current mem=1428.5M)
[03/18 23:01:48   1044s] Saving property file cts.enc.dat/fullchip.prop
[03/18 23:01:48   1044s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1819.0M) ***
[03/18 23:01:49   1044s] #Saving pin access data to file cts.enc.dat/fullchip.apa ...
[03/18 23:01:49   1044s] #
[03/18 23:01:49   1044s] Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
[03/18 23:01:49   1044s] % Begin Save power constraints data ... (date=03/18 23:01:49, mem=1428.5M)
[03/18 23:01:49   1044s] % End Save power constraints data ... (date=03/18 23:01:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.5M, current mem=1428.5M)
[03/18 23:01:51   1046s] Generated self-contained design cts.enc.dat
[03/18 23:01:51   1046s] #% End save design ... (date=03/18 23:01:51, total cpu=0:00:02.8, real=0:00:05.0, peak res=1429.0M, current mem=1429.0M)
[03/18 23:01:51   1046s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 23:01:51   1046s] 
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/18 23:04:46   1072s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/18 23:04:46   1072s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/18 23:04:46   1072s] <CMD> routeDesign
[03/18 23:04:46   1072s] #% Begin routeDesign (date=03/18 23:04:46, mem=1429.6M)
[03/18 23:04:46   1072s] ### Time Record (routeDesign) is installed.
[03/18 23:04:46   1072s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.62 (MB), peak = 1528.09 (MB)
[03/18 23:04:46   1072s] #Cmax has no qx tech file defined
[03/18 23:04:46   1072s] #No active RC corner or QRC tech file is missing.
[03/18 23:04:46   1072s] #**INFO: setDesignMode -flowEffort standard
[03/18 23:04:46   1072s] #**INFO: multi-cut via swapping will be performed after routing.
[03/18 23:04:46   1072s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/18 23:04:46   1072s] OPERPROF: Starting checkPlace at level 1, MEM:1816.3M
[03/18 23:04:46   1072s] z: 2, totalTracks: 1
[03/18 23:04:46   1072s] z: 4, totalTracks: 1
[03/18 23:04:46   1072s] z: 6, totalTracks: 1
[03/18 23:04:46   1072s] z: 8, totalTracks: 1
[03/18 23:04:46   1072s] #spOpts: N=65 
[03/18 23:04:46   1072s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1816.3M
[03/18 23:04:46   1072s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1816.3M
[03/18 23:04:46   1072s] Core basic site is core
[03/18 23:04:46   1072s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:04:46   1072s] SiteArray: use 1,703,936 bytes
[03/18 23:04:46   1072s] SiteArray: current memory after site array memory allocation 1817.9M
[03/18 23:04:46   1072s] SiteArray: FP blocked sites are writable
[03/18 23:04:46   1072s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1817.9M
[03/18 23:04:46   1072s] Begin checking placement ... (start mem=1816.3M, init mem=1817.9M)
[03/18 23:04:46   1072s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.040, REAL:0.039, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1817.9M
[03/18 23:04:46   1072s] *info: Placed = 14128          (Fixed = 49)
[03/18 23:04:46   1072s] *info: Unplaced = 0           
[03/18 23:04:46   1072s] Placement Density:51.02%(71551/140250)
[03/18 23:04:46   1072s] Placement Density (including fixed std cells):51.02%(71551/140250)
[03/18 23:04:46   1072s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1817.9M
[03/18 23:04:46   1072s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1816.3M
[03/18 23:04:46   1072s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1816.3M)
[03/18 23:04:46   1072s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.102, MEM:1816.3M
[03/18 23:04:46   1072s] 
[03/18 23:04:46   1072s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/18 23:04:46   1072s] *** Changed status on (50) nets in Clock.
[03/18 23:04:46   1072s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1816.3M) ***
[03/18 23:04:46   1072s] #Start route 64 clock and analog nets...
[03/18 23:04:46   1073s] % Begin globalDetailRoute (date=03/18 23:04:46, mem=1429.7M)
[03/18 23:04:46   1073s] 
[03/18 23:04:46   1073s] globalDetailRoute
[03/18 23:04:46   1073s] 
[03/18 23:04:46   1073s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:04:46   1073s] #setNanoRouteMode -drouteEndIteration 5
[03/18 23:04:46   1073s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:04:46   1073s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/18 23:04:46   1073s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/18 23:04:46   1073s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:04:46   1073s] #setNanoRouteMode -routeWithEco true
[03/18 23:04:46   1073s] #setNanoRouteMode -routeWithSiDriven true
[03/18 23:04:46   1073s] #setNanoRouteMode -routeWithTimingDriven true
[03/18 23:04:46   1073s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:04:46   1073s] #Start globalDetailRoute on Sat Mar 18 23:04:46 2023
[03/18 23:04:46   1073s] #
[03/18 23:04:46   1073s] ### Time Record (Pre Callback) is installed.
[03/18 23:04:46   1073s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:04:46   1073s] ### Time Record (DB Import) is installed.
[03/18 23:04:46   1073s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:04:46   1073s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:04:46   1073s] LayerId::1 widthSet size::4
[03/18 23:04:46   1073s] LayerId::2 widthSet size::4
[03/18 23:04:46   1073s] LayerId::3 widthSet size::4
[03/18 23:04:46   1073s] LayerId::4 widthSet size::4
[03/18 23:04:46   1073s] LayerId::5 widthSet size::4
[03/18 23:04:46   1073s] LayerId::6 widthSet size::4
[03/18 23:04:46   1073s] LayerId::7 widthSet size::4
[03/18 23:04:46   1073s] LayerId::8 widthSet size::4
[03/18 23:04:46   1073s] Skipped RC grid update for preRoute extraction.
[03/18 23:04:46   1073s] Initializing multi-corner capacitance tables ... 
[03/18 23:04:46   1073s] Initializing multi-corner resistance tables ...
[03/18 23:04:46   1073s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.815200 ; wcR: 0.636400 ; newSi: 0.088900 ; pMod: 83 ; 
[03/18 23:04:46   1073s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/18 23:04:46   1073s] ### Net info: total nets: 15942
[03/18 23:04:46   1073s] ### Net info: dirty nets: 75
[03/18 23:04:46   1073s] ### Net info: marked as disconnected nets: 0
[03/18 23:04:46   1073s] #num needed restored net=15878
[03/18 23:04:46   1073s] #need_extraction net=15878 (total=15942)
[03/18 23:04:46   1073s] ### Net info: fully routed nets: 50
[03/18 23:04:46   1073s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:04:46   1073s] ### Net info: unrouted nets: 15872
[03/18 23:04:46   1073s] ### Net info: re-extraction nets: 0
[03/18 23:04:46   1073s] ### Net info: ignored nets: 0
[03/18 23:04:46   1073s] ### Net info: skip routing nets: 15878
[03/18 23:04:46   1073s] ### Time Record (DB Import) is uninstalled.
[03/18 23:04:46   1073s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:04:46   1073s] #RTESIG:78da8dd13d4fc3400c0660667e8575ed10a4b6d8f7115fd64aac802a60ad52714d23a589
[03/18 23:04:46   1073s] #       747719f8f704c418e27af523bfafe4d5fae3e9008aaa1df13621f391e0f9a091c8e01635
[03/18 23:04:46   1073s] #       f22355c769f5be57f7abf5cbeb1b5105ea5c7729282872887d1dbf3630a61021859cdbbe
[03/18 23:04:46   1073s] #       79f883c6428e6380e2340cdd2cd11ac141d1f6393421ce12e33de03271ba9482bc43f8ed
[03/18 23:04:46   1073s] #       bc60889064648c03b23b873f03c5b91beafc8f7495548b0c5b39d26a9691b308ead23697
[03/18 23:04:46   1073s] #       e92b29c76933ef3c6ab1954727077a2250d7f0d98e5729b2747224db1b4c79432de68543
[03/18 23:04:46   1073s] #       77dff68ae3e9
[03/18 23:04:46   1073s] #
[03/18 23:04:46   1073s] #Skip comparing routing design signature in db-snapshot flow
[03/18 23:04:47   1073s] #RTESIG:78da8dd14d4bc340100660cffd15c3b68708b6ceec4766732d785529eab544dca6813481
[03/18 23:04:47   1073s] #       ddcdc17f6f14c14bcc74aef330ef0bb3debc3d1c4051b523de26643e123c1e341219dca2
[03/18 23:04:47   1073s] #       46bea7ea38ad5ef76ab5de3c3dbf1055a04e759782822287d8d7f1f30ec61422a49073db
[03/18 23:04:47   1073s] #       37b7bfd058c8710c50bc0f43374bb4467050b47d0e4d88b3c4780fb84c9c2ea520ef107e
[03/18 23:04:47   1073s] #       3a2f1822241919e380eccee1f74071ea863aff235d25d522c3568eb49a65e42c823ab7cd
[03/18 23:04:47   1073s] #       79fa4aca71daccbbd2dabff72d418f5aacefd1c9cd3c11a84bf868c78b14593a3992ed15
[03/18 23:04:47   1073s] #       a6bca216f3c2a19b2f63d5f09c
[03/18 23:04:47   1073s] #
[03/18 23:04:47   1073s] ### Time Record (Global Routing) is installed.
[03/18 23:04:47   1073s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:04:47   1073s] ### Time Record (Data Preparation) is installed.
[03/18 23:04:47   1073s] #Start routing data preparation on Sat Mar 18 23:04:47 2023
[03/18 23:04:47   1073s] #
[03/18 23:04:47   1073s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:04:47   1073s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:04:47   1073s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:04:47   1073s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 23:04:47   1073s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:04:47   1073s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:04:47   1073s] #Initial pin access analysis.
[03/18 23:04:48   1075s] #Detail pin access analysis.
[03/18 23:04:48   1075s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:04:49   1075s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:04:49   1075s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:04:49   1075s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:04:49   1075s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:04:49   1075s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:04:49   1075s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:04:49   1075s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:04:49   1075s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:04:49   1075s] #Regenerating Ggrids automatically.
[03/18 23:04:49   1075s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:04:49   1075s] #Using automatically generated G-grids.
[03/18 23:04:49   1076s] #Done routing data preparation.
[03/18 23:04:49   1076s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1435.62 (MB), peak = 1528.09 (MB)
[03/18 23:04:49   1076s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:04:49   1076s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:04:49   1076s] #Merging special wires: starts on Sat Mar 18 23:04:49 2023 with memory = 1436.42 (MB), peak = 1528.09 (MB)
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:49   1076s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #Finished routing data preparation on Sat Mar 18 23:04:49 2023
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #Cpu time = 00:00:03
[03/18 23:04:49   1076s] #Elapsed time = 00:00:03
[03/18 23:04:49   1076s] #Increased memory = 14.21 (MB)
[03/18 23:04:49   1076s] #Total memory = 1436.82 (MB)
[03/18 23:04:49   1076s] #Peak memory = 1528.09 (MB)
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] ### Time Record (Global Routing) is installed.
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #Start global routing on Sat Mar 18 23:04:49 2023
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #Start global routing initialization on Sat Mar 18 23:04:49 2023
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #Number of eco nets is 39
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] #Start global routing data preparation on Sat Mar 18 23:04:49 2023
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 23:04:49 2023 with memory = 1437.03 (MB), peak = 1528.09 (MB)
[03/18 23:04:49   1076s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:49   1076s] #Start routing resource analysis on Sat Mar 18 23:04:49 2023
[03/18 23:04:49   1076s] #
[03/18 23:04:49   1076s] ### init_is_bin_blocked starts on Sat Mar 18 23:04:49 2023 with memory = 1437.03 (MB), peak = 1528.09 (MB)
[03/18 23:04:49   1076s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:49   1076s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 23:04:49 2023 with memory = 1440.99 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### adjust_flow_cap starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### adjust_partial_route_blockage starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### set_via_blocked starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### copy_flow starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] #Routing resource analysis is done on Sat Mar 18 23:04:50 2023
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] ### report_flow_cap starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] #  Resource Analysis:
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 23:04:50   1076s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 23:04:50   1076s] #  --------------------------------------------------------------
[03/18 23:04:50   1076s] #  M1             H        1892          79       17292    58.80%
[03/18 23:04:50   1076s] #  M2             V        1889          84       17292     1.58%
[03/18 23:04:50   1076s] #  M3             H        1971           0       17292     0.21%
[03/18 23:04:50   1076s] #  M4             V        1399         574       17292     3.01%
[03/18 23:04:50   1076s] #  M5             H        1971           0       17292     0.00%
[03/18 23:04:50   1076s] #  M6             V        1973           0       17292     0.00%
[03/18 23:04:50   1076s] #  M7             H         493           0       17292     0.00%
[03/18 23:04:50   1076s] #  M8             V         493           0       17292     0.00%
[03/18 23:04:50   1076s] #  --------------------------------------------------------------
[03/18 23:04:50   1076s] #  Total                  12081       4.67%      138336     7.95%
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] #  64 nets (0.40%) with 1 preferred extra spacing.
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### analyze_m2_tracks starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### report_initial_resource starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### mark_pg_pins_accessibility starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### set_net_region starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] #Global routing data preparation is done on Sat Mar 18 23:04:50 2023
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] ### prepare_level starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init level 1 starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### Level 1 hgrid = 132 X 131
[03/18 23:04:50   1076s] ### init level 2 starts on Sat Mar 18 23:04:50 2023 with memory = 1441.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### Level 2 hgrid = 33 X 33  (large_net only)
[03/18 23:04:50   1076s] ### init level 3 starts on Sat Mar 18 23:04:50 2023 with memory = 1442.30 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### Level 3 hgrid = 9 X 9  (large_net only)
[03/18 23:04:50   1076s] ### prepare_level_flow starts on Sat Mar 18 23:04:50 2023 with memory = 1442.59 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init_flow_edge starts on Sat Mar 18 23:04:50 2023 with memory = 1442.59 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### init_flow_edge starts on Sat Mar 18 23:04:50 2023 with memory = 1444.36 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### init_flow_edge starts on Sat Mar 18 23:04:50 2023 with memory = 1444.36 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] #Global routing initialization is done on Sat Mar 18 23:04:50 2023
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1444.36 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] #
[03/18 23:04:50   1076s] ### routing large nets 
[03/18 23:04:50   1076s] #start global routing iteration 1...
[03/18 23:04:50   1076s] ### init_flow_edge starts on Sat Mar 18 23:04:50 2023 with memory = 1444.37 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1076s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:04:50   1076s] ### routing at level 3 (topmost level) iter 0
[03/18 23:04:50   1077s] ### routing at level 2 iter 0 for 0 hboxes
[03/18 23:04:50   1077s] ### routing at level 1 iter 0 for 0 hboxes
[03/18 23:04:50   1077s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.50 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #start global routing iteration 2...
[03/18 23:04:50   1077s] ### init_flow_edge starts on Sat Mar 18 23:04:50 2023 with memory = 1491.58 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### cal_flow starts on Sat Mar 18 23:04:50 2023 with memory = 1491.58 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### routing at level 1 (topmost level) iter 0
[03/18 23:04:50   1077s] ### measure_qor starts on Sat Mar 18 23:04:50 2023 with memory = 1491.61 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### measure_congestion starts on Sat Mar 18 23:04:50 2023 with memory = 1491.61 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.61 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #start global routing iteration 3...
[03/18 23:04:50   1077s] ### routing at level 1 (topmost level) iter 1
[03/18 23:04:50   1077s] ### measure_qor starts on Sat Mar 18 23:04:50 2023 with memory = 1491.61 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### measure_congestion starts on Sat Mar 18 23:04:50 2023 with memory = 1491.61 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.61 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] ### route_end starts on Sat Mar 18 23:04:50 2023 with memory = 1491.61 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[03/18 23:04:50   1077s] #Total number of nets with skipped attribute = 15858 (skipped).
[03/18 23:04:50   1077s] #Total number of routable nets = 64.
[03/18 23:04:50   1077s] #Total number of nets in the design = 15942.
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #53 routable nets have only global wires.
[03/18 23:04:50   1077s] #11 routable nets have only detail routed wires.
[03/18 23:04:50   1077s] #15858 skipped nets have only detail routed wires.
[03/18 23:04:50   1077s] #53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:04:50   1077s] #11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #Routed net constraints summary:
[03/18 23:04:50   1077s] #------------------------------------------------
[03/18 23:04:50   1077s] #        Rules   Pref Extra Space   Unconstrained  
[03/18 23:04:50   1077s] #------------------------------------------------
[03/18 23:04:50   1077s] #      Default                 53               0  
[03/18 23:04:50   1077s] #------------------------------------------------
[03/18 23:04:50   1077s] #        Total                 53               0  
[03/18 23:04:50   1077s] #------------------------------------------------
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #Routing constraints summary of the whole design:
[03/18 23:04:50   1077s] #-------------------------------------------------------------------------------
[03/18 23:04:50   1077s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/18 23:04:50   1077s] #-------------------------------------------------------------------------------
[03/18 23:04:50   1077s] #      Default                 64            3                 3           15855  
[03/18 23:04:50   1077s] #-------------------------------------------------------------------------------
[03/18 23:04:50   1077s] #        Total                 64            3                 3           15855  
[03/18 23:04:50   1077s] #-------------------------------------------------------------------------------
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] ### cal_base_flow starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### init_flow_edge starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### cal_flow starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### report_overcon starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #                 OverCon          
[03/18 23:04:50   1077s] #                  #Gcell    %Gcell
[03/18 23:04:50   1077s] #     Layer           (1)   OverCon  Flow/Cap
[03/18 23:04:50   1077s] #  ----------------------------------------------
[03/18 23:04:50   1077s] #  M1            0(0.00%)   (0.00%)     0.50  
[03/18 23:04:50   1077s] #  M2            0(0.00%)   (0.00%)     0.19  
[03/18 23:04:50   1077s] #  M3            0(0.00%)   (0.00%)     0.09  
[03/18 23:04:50   1077s] #  M4            0(0.00%)   (0.00%)     0.01  
[03/18 23:04:50   1077s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/18 23:04:50   1077s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/18 23:04:50   1077s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/18 23:04:50   1077s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/18 23:04:50   1077s] #  ----------------------------------------------
[03/18 23:04:50   1077s] #     Total      0(0.00%)   (0.00%)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/18 23:04:50   1077s] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### cal_base_flow starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### init_flow_edge starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### cal_flow starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### export_cong_map starts on Sat Mar 18 23:04:50 2023 with memory = 1491.63 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 23:04:50 2023 with memory = 1491.93 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### import_cong_map starts on Sat Mar 18 23:04:50 2023 with memory = 1491.93 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### update starts on Sat Mar 18 23:04:50 2023 with memory = 1491.93 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] #Complete Global Routing.
[03/18 23:04:50   1077s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:04:50   1077s] #Total wire length = 18640 um.
[03/18 23:04:50   1077s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M1 = 0 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M2 = 232 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M3 = 8235 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M4 = 8419 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M5 = 1105 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M6 = 649 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:04:50   1077s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:04:50   1077s] #Total number of vias = 14370
[03/18 23:04:50   1077s] #Total number of multi-cut vias = 37 (  0.3%)
[03/18 23:04:50   1077s] #Total number of single cut vias = 14333 ( 99.7%)
[03/18 23:04:50   1077s] #Up-Via Summary (total 14370):
[03/18 23:04:50   1077s] #                   single-cut          multi-cut      Total
[03/18 23:04:50   1077s] #-----------------------------------------------------------
[03/18 23:04:50   1077s] # M1              4527 ( 99.2%)        37 (  0.8%)       4564
[03/18 23:04:50   1077s] # M2              4542 (100.0%)         0 (  0.0%)       4542
[03/18 23:04:50   1077s] # M3              4732 (100.0%)         0 (  0.0%)       4732
[03/18 23:04:50   1077s] # M4               383 (100.0%)         0 (  0.0%)        383
[03/18 23:04:50   1077s] # M5               149 (100.0%)         0 (  0.0%)        149
[03/18 23:04:50   1077s] #-----------------------------------------------------------
[03/18 23:04:50   1077s] #                14333 ( 99.7%)        37 (  0.3%)      14370 
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #Total number of involved priority nets 53
[03/18 23:04:50   1077s] #Maximum src to sink distance for priority net 211.0
[03/18 23:04:50   1077s] #Average of max src_to_sink distance for priority net 67.0
[03/18 23:04:50   1077s] #Average of ave src_to_sink distance for priority net 38.6
[03/18 23:04:50   1077s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### report_overcon starts on Sat Mar 18 23:04:50 2023 with memory = 1492.35 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### report_overcon starts on Sat Mar 18 23:04:50 2023 with memory = 1492.35 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] #Max overcon = 0 track.
[03/18 23:04:50   1077s] #Total overcon = 0.00%.
[03/18 23:04:50   1077s] #Worst layer Gcell overcon rate = 0.00%.
[03/18 23:04:50   1077s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #Global routing statistics:
[03/18 23:04:50   1077s] #Cpu time = 00:00:01
[03/18 23:04:50   1077s] #Elapsed time = 00:00:01
[03/18 23:04:50   1077s] #Increased memory = 55.52 (MB)
[03/18 23:04:50   1077s] #Total memory = 1492.35 (MB)
[03/18 23:04:50   1077s] #Peak memory = 1528.09 (MB)
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #Finished global routing on Sat Mar 18 23:04:50 2023
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] #
[03/18 23:04:50   1077s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:04:50   1077s] ### Time Record (Track Assignment) is installed.
[03/18 23:04:50   1077s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:04:50   1077s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1456.29 (MB), peak = 1528.09 (MB)
[03/18 23:04:50   1077s] ### Time Record (Track Assignment) is installed.
[03/18 23:04:50   1077s] #Start Track Assignment.
[03/18 23:04:51   1077s] #Done with 62 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
[03/18 23:04:51   1077s] #Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/18 23:04:51   1078s] #Complete Track Assignment.
[03/18 23:04:51   1078s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:04:51   1078s] #Total wire length = 18836 um.
[03/18 23:04:51   1078s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M1 = 45 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M2 = 235 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M3 = 8371 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M4 = 8429 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M5 = 1107 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M6 = 649 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:04:51   1078s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:04:51   1078s] #Total number of vias = 14370
[03/18 23:04:51   1078s] #Total number of multi-cut vias = 37 (  0.3%)
[03/18 23:04:51   1078s] #Total number of single cut vias = 14333 ( 99.7%)
[03/18 23:04:51   1078s] #Up-Via Summary (total 14370):
[03/18 23:04:51   1078s] #                   single-cut          multi-cut      Total
[03/18 23:04:51   1078s] #-----------------------------------------------------------
[03/18 23:04:51   1078s] # M1              4527 ( 99.2%)        37 (  0.8%)       4564
[03/18 23:04:51   1078s] # M2              4542 (100.0%)         0 (  0.0%)       4542
[03/18 23:04:51   1078s] # M3              4732 (100.0%)         0 (  0.0%)       4732
[03/18 23:04:51   1078s] # M4               383 (100.0%)         0 (  0.0%)        383
[03/18 23:04:51   1078s] # M5               149 (100.0%)         0 (  0.0%)        149
[03/18 23:04:51   1078s] #-----------------------------------------------------------
[03/18 23:04:51   1078s] #                14333 ( 99.7%)        37 (  0.3%)      14370 
[03/18 23:04:51   1078s] #
[03/18 23:04:51   1078s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:04:51   1078s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.16 (MB), peak = 1528.09 (MB)
[03/18 23:04:51   1078s] #
[03/18 23:04:51   1078s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:04:51   1078s] #Cpu time = 00:00:04
[03/18 23:04:51   1078s] #Elapsed time = 00:00:04
[03/18 23:04:51   1078s] #Increased memory = 43.56 (MB)
[03/18 23:04:51   1078s] #Total memory = 1466.16 (MB)
[03/18 23:04:51   1078s] #Peak memory = 1528.09 (MB)
[03/18 23:04:51   1078s] ### Time Record (Detail Routing) is installed.
[03/18 23:04:51   1078s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:04:52   1078s] #
[03/18 23:04:52   1078s] #Start Detail Routing..
[03/18 23:04:52   1078s] #start initial detail routing ...
[03/18 23:04:52   1078s] ### Design has 13 dirty nets, 14782 dirty-areas)
[03/18 23:05:10   1097s] # ECO: 43.6% of the total area was rechecked for DRC, and 20.5% required routing.
[03/18 23:05:10   1097s] #   number of violations = 1
[03/18 23:05:10   1097s] #
[03/18 23:05:10   1097s] #    By Layer and Type :
[03/18 23:05:10   1097s] #	         MetSpc   Totals
[03/18 23:05:10   1097s] #	M1            1        1
[03/18 23:05:10   1097s] #	Totals        1        1
[03/18 23:05:10   1097s] #14079 out of 14128 instances (99.7%) need to be verified(marked ipoed), dirty area = 54.0%.
[03/18 23:05:15   1102s] #   number of violations = 5
[03/18 23:05:15   1102s] #
[03/18 23:05:15   1102s] #    By Layer and Type :
[03/18 23:05:15   1102s] #	         MetSpc   MinStp   Totals
[03/18 23:05:15   1102s] #	M1            3        2        5
[03/18 23:05:15   1102s] #	Totals        3        2        5
[03/18 23:05:15   1102s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1494.00 (MB), peak = 1528.09 (MB)
[03/18 23:05:16   1102s] #start 1st optimization iteration ...
[03/18 23:05:16   1102s] #   number of violations = 0
[03/18 23:05:16   1102s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1499.50 (MB), peak = 1528.09 (MB)
[03/18 23:05:16   1102s] #Complete Detail Routing.
[03/18 23:05:16   1102s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:05:16   1102s] #Total wire length = 18920 um.
[03/18 23:05:16   1102s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M2 = 1169 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M3 = 8495 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M4 = 7853 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:05:16   1102s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:05:16   1102s] #Total number of vias = 13492
[03/18 23:05:16   1102s] #Total number of multi-cut vias = 63 (  0.5%)
[03/18 23:05:16   1102s] #Total number of single cut vias = 13429 ( 99.5%)
[03/18 23:05:16   1102s] #Up-Via Summary (total 13492):
[03/18 23:05:16   1102s] #                   single-cut          multi-cut      Total
[03/18 23:05:16   1102s] #-----------------------------------------------------------
[03/18 23:05:16   1102s] # M1              4518 ( 98.6%)        63 (  1.4%)       4581
[03/18 23:05:16   1102s] # M2              4331 (100.0%)         0 (  0.0%)       4331
[03/18 23:05:16   1102s] # M3              4173 (100.0%)         0 (  0.0%)       4173
[03/18 23:05:16   1102s] # M4               288 (100.0%)         0 (  0.0%)        288
[03/18 23:05:16   1102s] # M5               119 (100.0%)         0 (  0.0%)        119
[03/18 23:05:16   1102s] #-----------------------------------------------------------
[03/18 23:05:16   1102s] #                13429 ( 99.5%)        63 (  0.5%)      13492 
[03/18 23:05:16   1102s] #
[03/18 23:05:16   1102s] #Total number of DRC violations = 0
[03/18 23:05:16   1102s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:05:16   1102s] #Cpu time = 00:00:25
[03/18 23:05:16   1102s] #Elapsed time = 00:00:25
[03/18 23:05:16   1102s] #Increased memory = -5.61 (MB)
[03/18 23:05:16   1102s] #Total memory = 1460.55 (MB)
[03/18 23:05:16   1102s] #Peak memory = 1528.09 (MB)
[03/18 23:05:16   1102s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:05:16   1102s] #
[03/18 23:05:16   1102s] #start routing for process antenna violation fix ...
[03/18 23:05:16   1102s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:05:16   1103s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1462.10 (MB), peak = 1528.09 (MB)
[03/18 23:05:16   1103s] #
[03/18 23:05:16   1103s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:05:16   1103s] #Total wire length = 18920 um.
[03/18 23:05:16   1103s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M2 = 1169 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M3 = 8495 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M4 = 7853 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:05:16   1103s] #Total number of vias = 13492
[03/18 23:05:16   1103s] #Total number of multi-cut vias = 63 (  0.5%)
[03/18 23:05:16   1103s] #Total number of single cut vias = 13429 ( 99.5%)
[03/18 23:05:16   1103s] #Up-Via Summary (total 13492):
[03/18 23:05:16   1103s] #                   single-cut          multi-cut      Total
[03/18 23:05:16   1103s] #-----------------------------------------------------------
[03/18 23:05:16   1103s] # M1              4518 ( 98.6%)        63 (  1.4%)       4581
[03/18 23:05:16   1103s] # M2              4331 (100.0%)         0 (  0.0%)       4331
[03/18 23:05:16   1103s] # M3              4173 (100.0%)         0 (  0.0%)       4173
[03/18 23:05:16   1103s] # M4               288 (100.0%)         0 (  0.0%)        288
[03/18 23:05:16   1103s] # M5               119 (100.0%)         0 (  0.0%)        119
[03/18 23:05:16   1103s] #-----------------------------------------------------------
[03/18 23:05:16   1103s] #                13429 ( 99.5%)        63 (  0.5%)      13492 
[03/18 23:05:16   1103s] #
[03/18 23:05:16   1103s] #Total number of DRC violations = 0
[03/18 23:05:16   1103s] #Total number of net violated process antenna rule = 0
[03/18 23:05:16   1103s] #
[03/18 23:05:16   1103s] #
[03/18 23:05:16   1103s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:05:16   1103s] #Total wire length = 18920 um.
[03/18 23:05:16   1103s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M2 = 1169 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M3 = 8495 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M4 = 7853 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:05:16   1103s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:05:16   1103s] #Total number of vias = 13492
[03/18 23:05:16   1103s] #Total number of multi-cut vias = 63 (  0.5%)
[03/18 23:05:16   1103s] #Total number of single cut vias = 13429 ( 99.5%)
[03/18 23:05:16   1103s] #Up-Via Summary (total 13492):
[03/18 23:05:16   1103s] #                   single-cut          multi-cut      Total
[03/18 23:05:16   1103s] #-----------------------------------------------------------
[03/18 23:05:16   1103s] # M1              4518 ( 98.6%)        63 (  1.4%)       4581
[03/18 23:05:16   1103s] # M2              4331 (100.0%)         0 (  0.0%)       4331
[03/18 23:05:16   1103s] # M3              4173 (100.0%)         0 (  0.0%)       4173
[03/18 23:05:16   1103s] # M4               288 (100.0%)         0 (  0.0%)        288
[03/18 23:05:16   1103s] # M5               119 (100.0%)         0 (  0.0%)        119
[03/18 23:05:16   1103s] #-----------------------------------------------------------
[03/18 23:05:16   1103s] #                13429 ( 99.5%)        63 (  0.5%)      13492 
[03/18 23:05:16   1103s] #
[03/18 23:05:16   1103s] #Total number of DRC violations = 0
[03/18 23:05:16   1103s] #Total number of net violated process antenna rule = 0
[03/18 23:05:16   1103s] #
[03/18 23:05:16   1103s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:05:16   1103s] #detailRoute Statistics:
[03/18 23:05:16   1103s] #Cpu time = 00:00:26
[03/18 23:05:16   1103s] #Elapsed time = 00:00:26
[03/18 23:05:16   1103s] #Increased memory = -3.59 (MB)
[03/18 23:05:16   1103s] #Total memory = 1462.57 (MB)
[03/18 23:05:16   1103s] #Peak memory = 1528.09 (MB)
[03/18 23:05:16   1103s] #Skip updating routing design signature in db-snapshot flow
[03/18 23:05:16   1103s] ### Time Record (DB Export) is installed.
[03/18 23:05:17   1103s] ### Time Record (DB Export) is uninstalled.
[03/18 23:05:17   1103s] ### Time Record (Post Callback) is installed.
[03/18 23:05:17   1103s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:05:17   1103s] #
[03/18 23:05:17   1103s] #globalDetailRoute statistics:
[03/18 23:05:17   1103s] #Cpu time = 00:00:31
[03/18 23:05:17   1103s] #Elapsed time = 00:00:31
[03/18 23:05:17   1103s] #Increased memory = 1.18 (MB)
[03/18 23:05:17   1103s] #Total memory = 1430.89 (MB)
[03/18 23:05:17   1103s] #Peak memory = 1528.09 (MB)
[03/18 23:05:17   1103s] #Number of warnings = 1
[03/18 23:05:17   1103s] #Total number of warnings = 7
[03/18 23:05:17   1103s] #Number of fails = 0
[03/18 23:05:17   1103s] #Total number of fails = 0
[03/18 23:05:17   1103s] #Complete globalDetailRoute on Sat Mar 18 23:05:17 2023
[03/18 23:05:17   1103s] #
[03/18 23:05:17   1103s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:05:17   1103s] % End globalDetailRoute (date=03/18 23:05:17, total cpu=0:00:31.0, real=0:00:31.0, peak res=1467.7M, current mem=1406.3M)
[03/18 23:05:17   1103s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/18 23:05:17   1103s] % Begin globalDetailRoute (date=03/18 23:05:17, mem=1406.3M)
[03/18 23:05:17   1103s] 
[03/18 23:05:17   1103s] globalDetailRoute
[03/18 23:05:17   1103s] 
[03/18 23:05:17   1103s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:05:17   1103s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:05:17   1103s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/18 23:05:17   1103s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/18 23:05:17   1103s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/18 23:05:17   1103s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:05:17   1103s] #setNanoRouteMode -routeWithSiDriven true
[03/18 23:05:17   1103s] #setNanoRouteMode -routeWithTimingDriven true
[03/18 23:05:17   1103s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:05:17   1103s] #Start globalDetailRoute on Sat Mar 18 23:05:17 2023
[03/18 23:05:17   1103s] #
[03/18 23:05:17   1103s] ### Time Record (Pre Callback) is installed.
[03/18 23:05:17   1103s] Saved RC grid cleaned up.
[03/18 23:05:17   1103s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:05:17   1103s] ### Time Record (DB Import) is installed.
[03/18 23:05:17   1103s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:05:17   1103s] #Generating timing data, please wait...
[03/18 23:05:17   1104s] #15922 total nets, 64 already routed, 64 will ignore in trialRoute
[03/18 23:05:17   1104s] ### run_trial_route starts on Sat Mar 18 23:05:17 2023 with memory = 1400.04 (MB), peak = 1528.09 (MB)
[03/18 23:05:17   1104s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:17   1104s] ### dump_timing_file starts on Sat Mar 18 23:05:17 2023 with memory = 1403.27 (MB), peak = 1528.09 (MB)
[03/18 23:05:17   1104s] ### extractRC starts on Sat Mar 18 23:05:17 2023 with memory = 1403.27 (MB), peak = 1528.09 (MB)
[03/18 23:05:17   1104s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:05:18   1104s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:18   1104s] #Dump tif for version 2.1
[03/18 23:05:19   1105s] End AAE Lib Interpolated Model. (MEM=1828.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:05:21   1108s] Total number of fetched objects 15922
[03/18 23:05:21   1108s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:05:21   1108s] End delay calculation. (MEM=1876.52 CPU=0:00:02.4 REAL=0:00:02.0)
[03/18 23:05:24   1110s] #Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1431.37 (MB), peak = 1528.09 (MB)
[03/18 23:05:24   1110s] ### dump_timing_file cpu:00:00:06, real:00:00:06, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:24   1110s] #Done generating timing data.
[03/18 23:05:24   1110s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:05:24   1110s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/18 23:05:24   1110s] ### Net info: total nets: 15942
[03/18 23:05:24   1110s] ### Net info: dirty nets: 0
[03/18 23:05:24   1110s] ### Net info: marked as disconnected nets: 0
[03/18 23:05:24   1111s] #num needed restored net=0
[03/18 23:05:24   1111s] #need_extraction net=0 (total=15942)
[03/18 23:05:24   1111s] ### Net info: fully routed nets: 64
[03/18 23:05:24   1111s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:05:24   1111s] ### Net info: unrouted nets: 15858
[03/18 23:05:24   1111s] ### Net info: re-extraction nets: 0
[03/18 23:05:24   1111s] ### Net info: ignored nets: 0
[03/18 23:05:24   1111s] ### Net info: skip routing nets: 0
[03/18 23:05:24   1111s] #Start reading timing information from file .timing_file_9826.tif.gz ...
[03/18 23:05:24   1111s] #Read in timing information for 205 ports, 14128 instances from timing file .timing_file_9826.tif.gz.
[03/18 23:05:24   1111s] ### Time Record (DB Import) is uninstalled.
[03/18 23:05:24   1111s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:05:24   1111s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/18 23:05:24   1111s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/18 23:05:24   1111s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/18 23:05:24   1111s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/18 23:05:24   1111s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/18 23:05:24   1111s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/18 23:05:24   1111s] #       c5c51a
[03/18 23:05:24   1111s] #
[03/18 23:05:24   1111s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/18 23:05:24   1111s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/18 23:05:24   1111s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/18 23:05:24   1111s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/18 23:05:24   1111s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/18 23:05:24   1111s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/18 23:05:24   1111s] #       915acf88eebe00bc51d1cd
[03/18 23:05:24   1111s] #
[03/18 23:05:24   1111s] ### Time Record (Global Routing) is installed.
[03/18 23:05:24   1111s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:05:24   1111s] ### Time Record (Data Preparation) is installed.
[03/18 23:05:24   1111s] #Start routing data preparation on Sat Mar 18 23:05:24 2023
[03/18 23:05:24   1111s] #
[03/18 23:05:24   1111s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:05:24   1111s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:05:24   1111s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:05:24   1111s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 23:05:24   1111s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:05:24   1111s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:05:24   1111s] #Initial pin access analysis.
[03/18 23:05:24   1111s] #Detail pin access analysis.
[03/18 23:05:24   1111s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:05:25   1111s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:05:25   1111s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:05:25   1111s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:05:25   1111s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:05:25   1111s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:05:25   1111s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:05:25   1111s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:05:25   1111s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:05:25   1111s] #Regenerating Ggrids automatically.
[03/18 23:05:25   1111s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:05:25   1111s] #Using automatically generated G-grids.
[03/18 23:05:25   1112s] #Done routing data preparation.
[03/18 23:05:25   1112s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1412.75 (MB), peak = 1528.09 (MB)
[03/18 23:05:25   1112s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:05:25   1112s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:05:25   1112s] #Merging special wires: starts on Sat Mar 18 23:05:25 2023 with memory = 1413.46 (MB), peak = 1528.09 (MB)
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:25   1112s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #Finished routing data preparation on Sat Mar 18 23:05:25 2023
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #Cpu time = 00:00:01
[03/18 23:05:25   1112s] #Elapsed time = 00:00:01
[03/18 23:05:25   1112s] #Increased memory = 11.82 (MB)
[03/18 23:05:25   1112s] #Total memory = 1413.87 (MB)
[03/18 23:05:25   1112s] #Peak memory = 1528.09 (MB)
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] ### Time Record (Global Routing) is installed.
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #Start global routing on Sat Mar 18 23:05:25 2023
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #Start global routing initialization on Sat Mar 18 23:05:25 2023
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #Number of eco nets is 0
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] #Start global routing data preparation on Sat Mar 18 23:05:25 2023
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 23:05:25 2023 with memory = 1413.89 (MB), peak = 1528.09 (MB)
[03/18 23:05:25   1112s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:25   1112s] #Start routing resource analysis on Sat Mar 18 23:05:25 2023
[03/18 23:05:25   1112s] #
[03/18 23:05:25   1112s] ### init_is_bin_blocked starts on Sat Mar 18 23:05:25 2023 with memory = 1413.89 (MB), peak = 1528.09 (MB)
[03/18 23:05:25   1112s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:25   1112s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 23:05:25 2023 with memory = 1417.85 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### adjust_flow_cap starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### adjust_partial_route_blockage starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### set_via_blocked starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### copy_flow starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] #Routing resource analysis is done on Sat Mar 18 23:05:26 2023
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] ### report_flow_cap starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] #  Resource Analysis:
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 23:05:26   1112s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 23:05:26   1112s] #  --------------------------------------------------------------
[03/18 23:05:26   1112s] #  M1             H        1892          79       17292    58.80%
[03/18 23:05:26   1112s] #  M2             V        1889          84       17292     1.58%
[03/18 23:05:26   1112s] #  M3             H        1971           0       17292     0.21%
[03/18 23:05:26   1112s] #  M4             V        1399         574       17292     3.01%
[03/18 23:05:26   1112s] #  M5             H        1971           0       17292     0.00%
[03/18 23:05:26   1112s] #  M6             V        1973           0       17292     0.00%
[03/18 23:05:26   1112s] #  M7             H         493           0       17292     0.00%
[03/18 23:05:26   1112s] #  M8             V         493           0       17292     0.00%
[03/18 23:05:26   1112s] #  --------------------------------------------------------------
[03/18 23:05:26   1112s] #  Total                  12081       4.67%      138336     7.95%
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #  64 nets (0.40%) with 1 preferred extra spacing.
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### analyze_m2_tracks starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### report_initial_resource starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### mark_pg_pins_accessibility starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### set_net_region starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #Global routing data preparation is done on Sat Mar 18 23:05:26 2023
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] ### prepare_level starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### init level 1 starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### Level 1 hgrid = 132 X 131
[03/18 23:05:26   1112s] ### prepare_level_flow starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #Global routing initialization is done on Sat Mar 18 23:05:26 2023
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] #
[03/18 23:05:26   1112s] #start global routing iteration 1...
[03/18 23:05:26   1112s] ### init_flow_edge starts on Sat Mar 18 23:05:26 2023 with memory = 1417.95 (MB), peak = 1528.09 (MB)
[03/18 23:05:26   1112s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:26   1112s] ### routing at level 1 (topmost level) iter 0
[03/18 23:05:31   1118s] ### measure_qor starts on Sat Mar 18 23:05:31 2023 with memory = 1464.82 (MB), peak = 1528.09 (MB)
[03/18 23:05:31   1118s] ### measure_congestion starts on Sat Mar 18 23:05:31 2023 with memory = 1464.82 (MB), peak = 1528.09 (MB)
[03/18 23:05:31   1118s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:31   1118s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:31   1118s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1464.82 (MB), peak = 1528.09 (MB)
[03/18 23:05:31   1118s] #
[03/18 23:05:31   1118s] #start global routing iteration 2...
[03/18 23:05:31   1118s] ### routing at level 1 (topmost level) iter 1
[03/18 23:05:33   1120s] ### measure_qor starts on Sat Mar 18 23:05:33 2023 with memory = 1468.74 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### measure_congestion starts on Sat Mar 18 23:05:33 2023 with memory = 1468.74 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1468.74 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] ### route_end starts on Sat Mar 18 23:05:33 2023 with memory = 1468.74 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[03/18 23:05:33   1120s] #Total number of routable nets = 15922.
[03/18 23:05:33   1120s] #Total number of nets in the design = 15942.
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #15858 routable nets have only global wires.
[03/18 23:05:33   1120s] #64 routable nets have only detail routed wires.
[03/18 23:05:33   1120s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:05:33   1120s] #64 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #Routed nets constraints summary:
[03/18 23:05:33   1120s] #------------------------------------------------------------
[03/18 23:05:33   1120s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/18 23:05:33   1120s] #------------------------------------------------------------
[03/18 23:05:33   1120s] #      Default            3                 3           15855  
[03/18 23:05:33   1120s] #------------------------------------------------------------
[03/18 23:05:33   1120s] #        Total            3                 3           15855  
[03/18 23:05:33   1120s] #------------------------------------------------------------
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #Routing constraints summary of the whole design:
[03/18 23:05:33   1120s] #-------------------------------------------------------------------------------
[03/18 23:05:33   1120s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/18 23:05:33   1120s] #-------------------------------------------------------------------------------
[03/18 23:05:33   1120s] #      Default                 64            3                 3           15855  
[03/18 23:05:33   1120s] #-------------------------------------------------------------------------------
[03/18 23:05:33   1120s] #        Total                 64            3                 3           15855  
[03/18 23:05:33   1120s] #-------------------------------------------------------------------------------
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] ### cal_base_flow starts on Sat Mar 18 23:05:33 2023 with memory = 1468.74 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### init_flow_edge starts on Sat Mar 18 23:05:33 2023 with memory = 1468.74 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### cal_flow starts on Sat Mar 18 23:05:33 2023 with memory = 1471.68 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### report_overcon starts on Sat Mar 18 23:05:33 2023 with memory = 1471.68 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #                 OverCon       OverCon       OverCon          
[03/18 23:05:33   1120s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/18 23:05:33   1120s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[03/18 23:05:33   1120s] #  --------------------------------------------------------------------------
[03/18 23:05:33   1120s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.50  
[03/18 23:05:33   1120s] #  M2          184(1.08%)     35(0.21%)      3(0.02%)   (1.30%)     0.43  
[03/18 23:05:33   1120s] #  M3            1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.30  
[03/18 23:05:33   1120s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[03/18 23:05:33   1120s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[03/18 23:05:33   1120s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 23:05:33   1120s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 23:05:33   1120s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 23:05:33   1120s] #  --------------------------------------------------------------------------
[03/18 23:05:33   1120s] #     Total    185(0.14%)     35(0.03%)      3(0.00%)   (0.17%)
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/18 23:05:33   1120s] #  Overflow after GR: 0.00% H + 0.17% V
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### cal_base_flow starts on Sat Mar 18 23:05:33 2023 with memory = 1471.68 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### init_flow_edge starts on Sat Mar 18 23:05:33 2023 with memory = 1471.68 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### cal_flow starts on Sat Mar 18 23:05:33 2023 with memory = 1471.68 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### export_cong_map starts on Sat Mar 18 23:05:33 2023 with memory = 1471.68 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 23:05:33 2023 with memory = 1471.98 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### import_cong_map starts on Sat Mar 18 23:05:33 2023 with memory = 1471.98 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] #Hotspot report including placement blocked areas
[03/18 23:05:33   1120s] OPERPROF: Starting HotSpotCal at level 1, MEM:1824.4M
[03/18 23:05:33   1120s] [hotspot] +------------+---------------+---------------+
[03/18 23:05:33   1120s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/18 23:05:33   1120s] [hotspot] +------------+---------------+---------------+
[03/18 23:05:33   1120s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] |    M2(V)   |          0.44 |          1.78 |
[03/18 23:05:33   1120s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] +------------+---------------+---------------+
[03/18 23:05:33   1120s] [hotspot] |   worst    | (M2)     0.44 | (M2)     1.78 |
[03/18 23:05:33   1120s] [hotspot] +------------+---------------+---------------+
[03/18 23:05:33   1120s] [hotspot] | all layers |          0.00 |          0.00 |
[03/18 23:05:33   1120s] [hotspot] +------------+---------------+---------------+
[03/18 23:05:33   1120s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 23:05:33   1120s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/18 23:05:33   1120s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 23:05:33   1120s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.034, MEM:1824.4M
[03/18 23:05:33   1120s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### update starts on Sat Mar 18 23:05:33 2023 with memory = 1471.98 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] #Complete Global Routing.
[03/18 23:05:33   1120s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:05:33   1120s] #Total wire length = 231018 um.
[03/18 23:05:33   1120s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M1 = 346 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M2 = 81212 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M3 = 103104 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M4 = 41019 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M5 = 4468 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M6 = 519 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M7 = 63 um.
[03/18 23:05:33   1120s] #Total wire length on LAYER M8 = 288 um.
[03/18 23:05:33   1120s] #Total number of vias = 92138
[03/18 23:05:33   1120s] #Total number of multi-cut vias = 63 (  0.1%)
[03/18 23:05:33   1120s] #Total number of single cut vias = 92075 ( 99.9%)
[03/18 23:05:33   1120s] #Up-Via Summary (total 92138):
[03/18 23:05:33   1120s] #                   single-cut          multi-cut      Total
[03/18 23:05:33   1120s] #-----------------------------------------------------------
[03/18 23:05:33   1120s] # M1             49772 ( 99.9%)        63 (  0.1%)      49835
[03/18 23:05:33   1120s] # M2             34085 (100.0%)         0 (  0.0%)      34085
[03/18 23:05:33   1120s] # M3              7528 (100.0%)         0 (  0.0%)       7528
[03/18 23:05:33   1120s] # M4               496 (100.0%)         0 (  0.0%)        496
[03/18 23:05:33   1120s] # M5               148 (100.0%)         0 (  0.0%)        148
[03/18 23:05:33   1120s] # M6                25 (100.0%)         0 (  0.0%)         25
[03/18 23:05:33   1120s] # M7                21 (100.0%)         0 (  0.0%)         21
[03/18 23:05:33   1120s] #-----------------------------------------------------------
[03/18 23:05:33   1120s] #                92075 ( 99.9%)        63 (  0.1%)      92138 
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### report_overcon starts on Sat Mar 18 23:05:33 2023 with memory = 1472.40 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### report_overcon starts on Sat Mar 18 23:05:33 2023 with memory = 1472.40 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] #Max overcon = 5 tracks.
[03/18 23:05:33   1120s] #Total overcon = 0.17%.
[03/18 23:05:33   1120s] #Worst layer Gcell overcon rate = 0.01%.
[03/18 23:05:33   1120s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #Global routing statistics:
[03/18 23:05:33   1120s] #Cpu time = 00:00:08
[03/18 23:05:33   1120s] #Elapsed time = 00:00:08
[03/18 23:05:33   1120s] #Increased memory = 58.52 (MB)
[03/18 23:05:33   1120s] #Total memory = 1472.40 (MB)
[03/18 23:05:33   1120s] #Peak memory = 1528.09 (MB)
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #Finished global routing on Sat Mar 18 23:05:33 2023
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] #
[03/18 23:05:33   1120s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:05:33   1120s] ### Time Record (Track Assignment) is installed.
[03/18 23:05:33   1120s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:05:33   1120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.75 (MB), peak = 1528.09 (MB)
[03/18 23:05:33   1120s] ### Time Record (Track Assignment) is installed.
[03/18 23:05:34   1120s] #Start Track Assignment.
[03/18 23:05:36   1122s] #Done with 20029 horizontal wires in 1 hboxes and 20731 vertical wires in 1 hboxes.
[03/18 23:05:38   1124s] #Done with 4136 horizontal wires in 1 hboxes and 4258 vertical wires in 1 hboxes.
[03/18 23:05:38   1125s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/18 23:05:38   1125s] #
[03/18 23:05:38   1125s] #Track assignment summary:
[03/18 23:05:38   1125s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/18 23:05:38   1125s] #------------------------------------------------------------------------
[03/18 23:05:38   1125s] # M1           298.91 	  0.00%  	  0.00% 	  0.00%
[03/18 23:05:38   1125s] # M2         79841.22 	  0.04%  	  0.00% 	  0.00%
[03/18 23:05:38   1125s] # M3         93061.92 	  0.06%  	  0.00% 	  0.00%
[03/18 23:05:38   1125s] # M4         33080.38 	  0.03%  	  0.00% 	  0.03%
[03/18 23:05:38   1125s] # M5          3623.10 	  0.00%  	  0.00% 	  0.00%
[03/18 23:05:38   1125s] # M6             9.30 	  0.00%  	  0.00% 	  0.00%
[03/18 23:05:38   1125s] # M7            67.60 	  0.00%  	  0.00% 	  0.00%
[03/18 23:05:38   1125s] # M8           291.20 	  0.00%  	  0.00% 	  0.00%
[03/18 23:05:38   1125s] #------------------------------------------------------------------------
[03/18 23:05:38   1125s] # All      210273.63  	  0.05% 	  0.00% 	  0.00%
[03/18 23:05:38   1125s] #Complete Track Assignment.
[03/18 23:05:38   1125s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:05:38   1125s] #Total wire length = 242916 um.
[03/18 23:05:38   1125s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M1 = 9528 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M2 = 80506 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M3 = 106375 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M4 = 41139 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M5 = 4498 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M6 = 519 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M7 = 63 um.
[03/18 23:05:38   1125s] #Total wire length on LAYER M8 = 288 um.
[03/18 23:05:38   1125s] #Total number of vias = 92138
[03/18 23:05:38   1125s] #Total number of multi-cut vias = 63 (  0.1%)
[03/18 23:05:38   1125s] #Total number of single cut vias = 92075 ( 99.9%)
[03/18 23:05:38   1125s] #Up-Via Summary (total 92138):
[03/18 23:05:38   1125s] #                   single-cut          multi-cut      Total
[03/18 23:05:38   1125s] #-----------------------------------------------------------
[03/18 23:05:38   1125s] # M1             49772 ( 99.9%)        63 (  0.1%)      49835
[03/18 23:05:38   1125s] # M2             34085 (100.0%)         0 (  0.0%)      34085
[03/18 23:05:38   1125s] # M3              7528 (100.0%)         0 (  0.0%)       7528
[03/18 23:05:38   1125s] # M4               496 (100.0%)         0 (  0.0%)        496
[03/18 23:05:38   1125s] # M5               148 (100.0%)         0 (  0.0%)        148
[03/18 23:05:38   1125s] # M6                25 (100.0%)         0 (  0.0%)         25
[03/18 23:05:38   1125s] # M7                21 (100.0%)         0 (  0.0%)         21
[03/18 23:05:38   1125s] #-----------------------------------------------------------
[03/18 23:05:38   1125s] #                92075 ( 99.9%)        63 (  0.1%)      92138 
[03/18 23:05:38   1125s] #
[03/18 23:05:38   1125s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:05:38   1125s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1464.93 (MB), peak = 1528.09 (MB)
[03/18 23:05:38   1125s] #
[03/18 23:05:38   1125s] #number of short segments in preferred routing layers
[03/18 23:05:38   1125s] #	M7        M8        Total 
[03/18 23:05:38   1125s] #	8         10        18        
[03/18 23:05:38   1125s] #
[03/18 23:05:38   1125s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:05:38   1125s] #Cpu time = 00:00:14
[03/18 23:05:38   1125s] #Elapsed time = 00:00:14
[03/18 23:05:38   1125s] #Increased memory = 63.30 (MB)
[03/18 23:05:38   1125s] #Total memory = 1465.35 (MB)
[03/18 23:05:38   1125s] #Peak memory = 1528.09 (MB)
[03/18 23:05:38   1125s] ### Time Record (Detail Routing) is installed.
[03/18 23:05:38   1125s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:05:39   1126s] #
[03/18 23:05:39   1126s] #Start Detail Routing..
[03/18 23:05:39   1126s] #start initial detail routing ...
[03/18 23:05:39   1126s] ### Design has 0 dirty nets, 10705 dirty-areas), has valid drcs
[03/18 23:07:05   1212s] #   number of violations = 31
[03/18 23:07:05   1212s] #
[03/18 23:07:05   1212s] #    By Layer and Type :
[03/18 23:07:05   1212s] #	         MetSpc    Short   MinStp   CutSpc   Totals
[03/18 23:07:05   1212s] #	M1            0        0        1        4        5
[03/18 23:07:05   1212s] #	M2            2       24        0        0       26
[03/18 23:07:05   1212s] #	Totals        2       24        1        4       31
[03/18 23:07:05   1212s] #cpu time = 00:01:26, elapsed time = 00:01:26, memory = 1513.92 (MB), peak = 1528.09 (MB)
[03/18 23:07:05   1212s] #start 1st optimization iteration ...
[03/18 23:07:06   1213s] #   number of violations = 21
[03/18 23:07:06   1213s] #
[03/18 23:07:06   1213s] #    By Layer and Type :
[03/18 23:07:06   1213s] #	         MetSpc   EOLSpc    Short   Totals
[03/18 23:07:06   1213s] #	M1            0        0        0        0
[03/18 23:07:06   1213s] #	M2            6        2       13       21
[03/18 23:07:06   1213s] #	Totals        6        2       13       21
[03/18 23:07:06   1213s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1516.26 (MB), peak = 1528.09 (MB)
[03/18 23:07:06   1213s] #start 2nd optimization iteration ...
[03/18 23:07:07   1214s] #   number of violations = 19
[03/18 23:07:07   1214s] #
[03/18 23:07:07   1214s] #    By Layer and Type :
[03/18 23:07:07   1214s] #	         MetSpc    Short   Totals
[03/18 23:07:07   1214s] #	M1            0        0        0
[03/18 23:07:07   1214s] #	M2            7       12       19
[03/18 23:07:07   1214s] #	Totals        7       12       19
[03/18 23:07:07   1214s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1521.38 (MB), peak = 1528.09 (MB)
[03/18 23:07:07   1214s] #start 3rd optimization iteration ...
[03/18 23:07:08   1215s] #   number of violations = 0
[03/18 23:07:08   1215s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1521.47 (MB), peak = 1528.09 (MB)
[03/18 23:07:08   1215s] #Complete Detail Routing.
[03/18 23:07:08   1215s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:07:08   1215s] #Total wire length = 248229 um.
[03/18 23:07:08   1215s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M1 = 5635 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M2 = 85804 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M3 = 97899 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M4 = 52828 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M5 = 5260 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:07:08   1215s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:07:08   1215s] #Total number of vias = 100382
[03/18 23:07:08   1215s] #Total number of multi-cut vias = 107 (  0.1%)
[03/18 23:07:08   1215s] #Total number of single cut vias = 100275 ( 99.9%)
[03/18 23:07:08   1215s] #Up-Via Summary (total 100382):
[03/18 23:07:08   1215s] #                   single-cut          multi-cut      Total
[03/18 23:07:08   1215s] #-----------------------------------------------------------
[03/18 23:07:08   1215s] # M1             51370 ( 99.8%)       100 (  0.2%)      51470
[03/18 23:07:08   1215s] # M2             37582 (100.0%)         0 (  0.0%)      37582
[03/18 23:07:08   1215s] # M3             10576 (100.0%)         0 (  0.0%)      10576
[03/18 23:07:08   1215s] # M4               615 (100.0%)         0 (  0.0%)        615
[03/18 23:07:08   1215s] # M5               119 ( 94.4%)         7 (  5.6%)        126
[03/18 23:07:08   1215s] # M6                 7 (100.0%)         0 (  0.0%)          7
[03/18 23:07:08   1215s] # M7                 6 (100.0%)         0 (  0.0%)          6
[03/18 23:07:08   1215s] #-----------------------------------------------------------
[03/18 23:07:08   1215s] #               100275 ( 99.9%)       107 (  0.1%)     100382 
[03/18 23:07:08   1215s] #
[03/18 23:07:08   1215s] #Total number of DRC violations = 0
[03/18 23:07:08   1215s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:07:08   1215s] #Cpu time = 00:01:31
[03/18 23:07:08   1215s] #Elapsed time = 00:01:30
[03/18 23:07:08   1215s] #Increased memory = -17.30 (MB)
[03/18 23:07:08   1215s] #Total memory = 1448.16 (MB)
[03/18 23:07:08   1215s] #Peak memory = 1528.09 (MB)
[03/18 23:07:08   1215s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:07:09   1215s] #
[03/18 23:07:09   1215s] #start routing for process antenna violation fix ...
[03/18 23:07:09   1215s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:07:09   1216s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1449.70 (MB), peak = 1528.09 (MB)
[03/18 23:07:09   1216s] #
[03/18 23:07:10   1216s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:07:10   1216s] #Total wire length = 248229 um.
[03/18 23:07:10   1216s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M1 = 5635 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M2 = 85804 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M3 = 97899 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M4 = 52828 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M5 = 5260 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:07:10   1216s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:07:10   1216s] #Total number of vias = 100382
[03/18 23:07:10   1216s] #Total number of multi-cut vias = 107 (  0.1%)
[03/18 23:07:10   1216s] #Total number of single cut vias = 100275 ( 99.9%)
[03/18 23:07:10   1216s] #Up-Via Summary (total 100382):
[03/18 23:07:10   1216s] #                   single-cut          multi-cut      Total
[03/18 23:07:10   1216s] #-----------------------------------------------------------
[03/18 23:07:10   1216s] # M1             51370 ( 99.8%)       100 (  0.2%)      51470
[03/18 23:07:10   1216s] # M2             37582 (100.0%)         0 (  0.0%)      37582
[03/18 23:07:10   1216s] # M3             10576 (100.0%)         0 (  0.0%)      10576
[03/18 23:07:10   1216s] # M4               615 (100.0%)         0 (  0.0%)        615
[03/18 23:07:10   1216s] # M5               119 ( 94.4%)         7 (  5.6%)        126
[03/18 23:07:10   1216s] # M6                 7 (100.0%)         0 (  0.0%)          7
[03/18 23:07:10   1216s] # M7                 6 (100.0%)         0 (  0.0%)          6
[03/18 23:07:10   1216s] #-----------------------------------------------------------
[03/18 23:07:10   1216s] #               100275 ( 99.9%)       107 (  0.1%)     100382 
[03/18 23:07:10   1216s] #
[03/18 23:07:10   1216s] #Total number of DRC violations = 0
[03/18 23:07:10   1216s] #Total number of net violated process antenna rule = 0
[03/18 23:07:10   1216s] #
[03/18 23:07:10   1217s] #
[03/18 23:07:10   1217s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:07:10   1217s] #Total wire length = 248229 um.
[03/18 23:07:10   1217s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M1 = 5635 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M2 = 85804 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M3 = 97899 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M4 = 52828 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M5 = 5260 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:07:10   1217s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:07:10   1217s] #Total number of vias = 100382
[03/18 23:07:10   1217s] #Total number of multi-cut vias = 107 (  0.1%)
[03/18 23:07:10   1217s] #Total number of single cut vias = 100275 ( 99.9%)
[03/18 23:07:10   1217s] #Up-Via Summary (total 100382):
[03/18 23:07:10   1217s] #                   single-cut          multi-cut      Total
[03/18 23:07:10   1217s] #-----------------------------------------------------------
[03/18 23:07:10   1217s] # M1             51370 ( 99.8%)       100 (  0.2%)      51470
[03/18 23:07:10   1217s] # M2             37582 (100.0%)         0 (  0.0%)      37582
[03/18 23:07:10   1217s] # M3             10576 (100.0%)         0 (  0.0%)      10576
[03/18 23:07:10   1217s] # M4               615 (100.0%)         0 (  0.0%)        615
[03/18 23:07:10   1217s] # M5               119 ( 94.4%)         7 (  5.6%)        126
[03/18 23:07:10   1217s] # M6                 7 (100.0%)         0 (  0.0%)          7
[03/18 23:07:10   1217s] # M7                 6 (100.0%)         0 (  0.0%)          6
[03/18 23:07:10   1217s] #-----------------------------------------------------------
[03/18 23:07:10   1217s] #               100275 ( 99.9%)       107 (  0.1%)     100382 
[03/18 23:07:10   1217s] #
[03/18 23:07:10   1217s] #Total number of DRC violations = 0
[03/18 23:07:10   1217s] #Total number of net violated process antenna rule = 0
[03/18 23:07:10   1217s] #
[03/18 23:07:10   1217s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:07:11   1217s] ### Time Record (Post Route Via Swapping) is installed.
[03/18 23:07:11   1217s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:07:11   1217s] #
[03/18 23:07:11   1217s] #Start Post Route via swapping...
[03/18 23:07:11   1217s] #73.21% of area are rerouted by ECO routing.
[03/18 23:07:23   1230s] #   number of violations = 0
[03/18 23:07:23   1230s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1450.33 (MB), peak = 1528.09 (MB)
[03/18 23:07:24   1230s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 23:07:24   1230s] #Total number of DRC violations = 0
[03/18 23:07:24   1230s] #Total number of net violated process antenna rule = 0
[03/18 23:07:24   1230s] #Post Route via swapping is done.
[03/18 23:07:24   1230s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/18 23:07:24   1230s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:07:24   1230s] #Total wire length = 248229 um.
[03/18 23:07:24   1230s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M1 = 5635 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M2 = 85804 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M3 = 97899 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M4 = 52828 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M5 = 5260 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:07:24   1230s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:07:24   1230s] #Total number of vias = 100382
[03/18 23:07:24   1230s] #Total number of multi-cut vias = 67827 ( 67.6%)
[03/18 23:07:24   1230s] #Total number of single cut vias = 32555 ( 32.4%)
[03/18 23:07:24   1230s] #Up-Via Summary (total 100382):
[03/18 23:07:24   1230s] #                   single-cut          multi-cut      Total
[03/18 23:07:24   1230s] #-----------------------------------------------------------
[03/18 23:07:24   1230s] # M1             32405 ( 63.0%)     19065 ( 37.0%)      51470
[03/18 23:07:24   1230s] # M2               142 (  0.4%)     37440 ( 99.6%)      37582
[03/18 23:07:24   1230s] # M3                 8 (  0.1%)     10568 ( 99.9%)      10576
[03/18 23:07:24   1230s] # M4                 0 (  0.0%)       615 (100.0%)        615
[03/18 23:07:24   1230s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:07:24   1230s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:07:24   1230s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:07:24   1230s] #-----------------------------------------------------------
[03/18 23:07:24   1230s] #                32555 ( 32.4%)     67827 ( 67.6%)     100382 
[03/18 23:07:24   1230s] #
[03/18 23:07:24   1231s] ### Time Record (Post Route Wire Spreading) is installed.
[03/18 23:07:24   1231s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:07:25   1232s] #
[03/18 23:07:25   1232s] #Start Post Route wire spreading..
[03/18 23:07:25   1232s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:07:25   1232s] #
[03/18 23:07:25   1232s] #Start DRC checking..
[03/18 23:07:34   1241s] #   number of violations = 0
[03/18 23:07:34   1241s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1477.03 (MB), peak = 1528.09 (MB)
[03/18 23:07:34   1241s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 23:07:34   1241s] #Total number of DRC violations = 0
[03/18 23:07:34   1241s] #Total number of net violated process antenna rule = 0
[03/18 23:07:34   1241s] #
[03/18 23:07:34   1241s] #Start data preparation for wire spreading...
[03/18 23:07:34   1241s] #
[03/18 23:07:34   1241s] #Data preparation is done on Sat Mar 18 23:07:34 2023
[03/18 23:07:34   1241s] #
[03/18 23:07:35   1241s] #
[03/18 23:07:35   1241s] #Start Post Route Wire Spread.
[03/18 23:07:36   1243s] #Done with 2805 horizontal wires in 3 hboxes and 2748 vertical wires in 3 hboxes.
[03/18 23:07:36   1243s] #Complete Post Route Wire Spread.
[03/18 23:07:36   1243s] #
[03/18 23:07:36   1243s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:07:36   1243s] #Total wire length = 250371 um.
[03/18 23:07:36   1243s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M1 = 5640 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M2 = 86378 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M3 = 98996 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M4 = 53289 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M5 = 5266 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:07:36   1243s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:07:36   1243s] #Total number of vias = 100382
[03/18 23:07:36   1243s] #Total number of multi-cut vias = 67827 ( 67.6%)
[03/18 23:07:36   1243s] #Total number of single cut vias = 32555 ( 32.4%)
[03/18 23:07:36   1243s] #Up-Via Summary (total 100382):
[03/18 23:07:36   1243s] #                   single-cut          multi-cut      Total
[03/18 23:07:36   1243s] #-----------------------------------------------------------
[03/18 23:07:36   1243s] # M1             32405 ( 63.0%)     19065 ( 37.0%)      51470
[03/18 23:07:36   1243s] # M2               142 (  0.4%)     37440 ( 99.6%)      37582
[03/18 23:07:36   1243s] # M3                 8 (  0.1%)     10568 ( 99.9%)      10576
[03/18 23:07:36   1243s] # M4                 0 (  0.0%)       615 (100.0%)        615
[03/18 23:07:36   1243s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:07:36   1243s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:07:36   1243s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:07:36   1243s] #-----------------------------------------------------------
[03/18 23:07:36   1243s] #                32555 ( 32.4%)     67827 ( 67.6%)     100382 
[03/18 23:07:36   1243s] #
[03/18 23:07:37   1243s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:07:37   1243s] #
[03/18 23:07:37   1243s] #Start DRC checking..
[03/18 23:07:46   1253s] #   number of violations = 0
[03/18 23:07:46   1253s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1503.57 (MB), peak = 1528.09 (MB)
[03/18 23:07:46   1253s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 23:07:46   1253s] #Total number of DRC violations = 0
[03/18 23:07:46   1253s] #Total number of net violated process antenna rule = 0
[03/18 23:07:46   1253s] #   number of violations = 0
[03/18 23:07:46   1253s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1453.54 (MB), peak = 1528.09 (MB)
[03/18 23:07:46   1253s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 23:07:46   1253s] #Total number of DRC violations = 0
[03/18 23:07:46   1253s] #Total number of net violated process antenna rule = 0
[03/18 23:07:46   1253s] #Post Route wire spread is done.
[03/18 23:07:46   1253s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/18 23:07:46   1253s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:07:46   1253s] #Total wire length = 250371 um.
[03/18 23:07:46   1253s] #Total half perimeter of net bounding box = 205354 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M1 = 5640 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M2 = 86378 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M3 = 98996 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M4 = 53289 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M5 = 5266 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:07:46   1253s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:07:46   1253s] #Total number of vias = 100382
[03/18 23:07:46   1253s] #Total number of multi-cut vias = 67827 ( 67.6%)
[03/18 23:07:46   1253s] #Total number of single cut vias = 32555 ( 32.4%)
[03/18 23:07:46   1253s] #Up-Via Summary (total 100382):
[03/18 23:07:46   1253s] #                   single-cut          multi-cut      Total
[03/18 23:07:46   1253s] #-----------------------------------------------------------
[03/18 23:07:46   1253s] # M1             32405 ( 63.0%)     19065 ( 37.0%)      51470
[03/18 23:07:46   1253s] # M2               142 (  0.4%)     37440 ( 99.6%)      37582
[03/18 23:07:46   1253s] # M3                 8 (  0.1%)     10568 ( 99.9%)      10576
[03/18 23:07:46   1253s] # M4                 0 (  0.0%)       615 (100.0%)        615
[03/18 23:07:46   1253s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:07:46   1253s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:07:46   1253s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:07:46   1253s] #-----------------------------------------------------------
[03/18 23:07:46   1253s] #                32555 ( 32.4%)     67827 ( 67.6%)     100382 
[03/18 23:07:46   1253s] #
[03/18 23:07:46   1253s] #detailRoute Statistics:
[03/18 23:07:46   1253s] #Cpu time = 00:02:08
[03/18 23:07:46   1253s] #Elapsed time = 00:02:08
[03/18 23:07:46   1253s] #Increased memory = -13.65 (MB)
[03/18 23:07:46   1253s] #Total memory = 1451.81 (MB)
[03/18 23:07:46   1253s] #Peak memory = 1528.09 (MB)
[03/18 23:07:46   1253s] ### Time Record (DB Export) is installed.
[03/18 23:07:47   1254s] ### Time Record (DB Export) is uninstalled.
[03/18 23:07:47   1254s] ### Time Record (Post Callback) is installed.
[03/18 23:07:47   1254s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:07:47   1254s] #
[03/18 23:07:47   1254s] #globalDetailRoute statistics:
[03/18 23:07:47   1254s] #Cpu time = 00:02:30
[03/18 23:07:47   1254s] #Elapsed time = 00:02:30
[03/18 23:07:47   1254s] #Increased memory = 27.39 (MB)
[03/18 23:07:47   1254s] #Total memory = 1433.73 (MB)
[03/18 23:07:47   1254s] #Peak memory = 1528.09 (MB)
[03/18 23:07:47   1254s] #Number of warnings = 1
[03/18 23:07:47   1254s] #Total number of warnings = 9
[03/18 23:07:47   1254s] #Number of fails = 0
[03/18 23:07:47   1254s] #Total number of fails = 0
[03/18 23:07:47   1254s] #Complete globalDetailRoute on Sat Mar 18 23:07:47 2023
[03/18 23:07:47   1254s] #
[03/18 23:07:47   1254s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:07:47   1254s] % End globalDetailRoute (date=03/18 23:07:47, total cpu=0:02:30, real=0:02:30, peak res=1521.2M, current mem=1433.0M)
[03/18 23:07:47   1254s] #Default setup view is reset to WC_VIEW.
[03/18 23:07:47   1254s] #Default setup view is reset to WC_VIEW.
[03/18 23:07:47   1254s] #routeDesign: cpu time = 00:03:02, elapsed time = 00:03:02, memory = 1412.59 (MB), peak = 1528.09 (MB)
[03/18 23:07:47   1254s] 
[03/18 23:07:47   1254s] *** Summary of all messages that are not suppressed in this session:
[03/18 23:07:47   1254s] Severity  ID               Count  Summary                                  
[03/18 23:07:47   1254s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/18 23:07:47   1254s] *** Message Summary: 1 warning(s), 0 error(s)
[03/18 23:07:47   1254s] 
[03/18 23:07:47   1254s] ### Time Record (routeDesign) is uninstalled.
[03/18 23:07:47   1254s] ### 
[03/18 23:07:47   1254s] ###   Scalability Statistics
[03/18 23:07:47   1254s] ### 
[03/18 23:07:47   1254s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:07:47   1254s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/18 23:07:47   1254s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:07:47   1254s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 23:07:47   1254s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 23:07:47   1254s] ###   Timing Data Generation        |        00:00:07|        00:00:07|             1.0|
[03/18 23:07:47   1254s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/18 23:07:47   1254s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/18 23:07:47   1254s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[03/18 23:07:47   1254s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 23:07:47   1254s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/18 23:07:47   1254s] ###   Global Routing                |        00:00:09|        00:00:09|             1.0|
[03/18 23:07:47   1254s] ###   Track Assignment              |        00:00:05|        00:00:05|             1.0|
[03/18 23:07:47   1254s] ###   Detail Routing                |        00:01:55|        00:01:55|             1.0|
[03/18 23:07:47   1254s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/18 23:07:47   1254s] ###   Post Route Via Swapping       |        00:00:13|        00:00:13|             1.0|
[03/18 23:07:47   1254s] ###   Post Route Wire Spreading     |        00:00:22|        00:00:22|             1.0|
[03/18 23:07:47   1254s] ###   Entire Command                |        00:03:02|        00:03:02|             1.0|
[03/18 23:07:47   1254s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:07:47   1254s] ### 
[03/18 23:07:47   1254s] #% End routeDesign (date=03/18 23:07:47, total cpu=0:03:02, real=0:03:01, peak res=1521.2M, current mem=1412.6M)
[03/18 23:07:47   1254s] <CMD> setExtractRCMode -engine postRoute
[03/18 23:07:47   1254s] <CMD> extractRC
[03/18 23:07:47   1254s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:07:47   1254s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:07:47   1254s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:07:47   1254s] RC Extraction called in multi-corner(2) mode.
[03/18 23:07:47   1254s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:07:47   1254s] Process corner(s) are loaded.
[03/18 23:07:47   1254s]  Corner: Cmax
[03/18 23:07:47   1254s]  Corner: Cmin
[03/18 23:07:47   1254s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d  -extended
[03/18 23:07:47   1254s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:07:47   1254s]       RC Corner Indexes            0       1   
[03/18 23:07:47   1254s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:07:47   1254s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:07:47   1254s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:07:47   1254s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:07:47   1254s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:07:47   1254s] Shrink Factor                : 1.00000
[03/18 23:07:48   1254s] LayerId::1 widthSet size::4
[03/18 23:07:48   1254s] LayerId::2 widthSet size::4
[03/18 23:07:48   1254s] LayerId::3 widthSet size::4
[03/18 23:07:48   1254s] LayerId::4 widthSet size::4
[03/18 23:07:48   1254s] LayerId::5 widthSet size::4
[03/18 23:07:48   1254s] LayerId::6 widthSet size::4
[03/18 23:07:48   1254s] LayerId::7 widthSet size::4
[03/18 23:07:48   1254s] LayerId::8 widthSet size::4
[03/18 23:07:48   1254s] Initializing multi-corner capacitance tables ... 
[03/18 23:07:48   1254s] Initializing multi-corner resistance tables ...
[03/18 23:07:48   1254s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226903 ; uaWl: 0.998289 ; uaWlH: 0.211350 ; aWlH: 0.001311 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:07:48   1254s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1803.6M)
[03/18 23:07:48   1254s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:07:48   1255s] Extracted 10.0008% (CPU Time= 0:00:00.4  MEM= 1875.1M)
[03/18 23:07:48   1255s] Extracted 20.0009% (CPU Time= 0:00:00.6  MEM= 1875.1M)
[03/18 23:07:48   1255s] Extracted 30.0009% (CPU Time= 0:00:00.7  MEM= 1875.1M)
[03/18 23:07:48   1255s] Extracted 40.001% (CPU Time= 0:00:00.8  MEM= 1875.1M)
[03/18 23:07:48   1255s] Extracted 50.0011% (CPU Time= 0:00:00.9  MEM= 1875.1M)
[03/18 23:07:48   1255s] Extracted 60.0011% (CPU Time= 0:00:01.0  MEM= 1875.1M)
[03/18 23:07:49   1255s] Extracted 70.0012% (CPU Time= 0:00:01.1  MEM= 1875.1M)
[03/18 23:07:49   1256s] Extracted 80.0013% (CPU Time= 0:00:01.3  MEM= 1875.1M)
[03/18 23:07:49   1256s] Extracted 90.0013% (CPU Time= 0:00:01.5  MEM= 1879.1M)
[03/18 23:07:49   1256s] Extracted 100% (CPU Time= 0:00:02.1  MEM= 1879.1M)
[03/18 23:07:50   1256s] Number of Extracted Resistors     : 257015
[03/18 23:07:50   1256s] Number of Extracted Ground Cap.   : 255559
[03/18 23:07:50   1256s] Number of Extracted Coupling Cap. : 370772
[03/18 23:07:50   1256s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1839.035M)
[03/18 23:07:50   1256s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:07:50   1256s]  Corner: Cmax
[03/18 23:07:50   1256s]  Corner: Cmin
[03/18 23:07:50   1256s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1839.0M)
[03/18 23:07:50   1256s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:07:50   1257s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 1843.035M)
[03/18 23:07:50   1257s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1843.035M)
[03/18 23:07:50   1257s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1843.035M)
[03/18 23:07:50   1257s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:07:50   1257s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 1843.035M)
[03/18 23:07:50   1257s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=1843.035M)
[03/18 23:07:50   1257s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1843.035M)
[03/18 23:07:50   1257s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/18 23:07:50   1257s] <CMD> optDesign -postRoute -setup -hold
[03/18 23:07:50   1257s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1387.2M, totSessionCpu=0:20:58 **
[03/18 23:07:50   1257s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 23:07:50   1257s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 23:07:51   1258s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:07:51   1258s] Summary for sequential cells identification: 
[03/18 23:07:51   1258s]   Identified SBFF number: 199
[03/18 23:07:51   1258s]   Identified MBFF number: 0
[03/18 23:07:51   1258s]   Identified SB Latch number: 0
[03/18 23:07:51   1258s]   Identified MB Latch number: 0
[03/18 23:07:51   1258s]   Not identified SBFF number: 0
[03/18 23:07:51   1258s]   Not identified MBFF number: 0
[03/18 23:07:51   1258s]   Not identified SB Latch number: 0
[03/18 23:07:51   1258s]   Not identified MB Latch number: 0
[03/18 23:07:51   1258s]   Number of sequential cells which are not FFs: 104
[03/18 23:07:51   1258s]  Visiting view : WC_VIEW
[03/18 23:07:51   1258s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 23:07:51   1258s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:07:51   1258s]  Visiting view : BC_VIEW
[03/18 23:07:51   1258s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 23:07:51   1258s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:07:51   1258s]  Setting StdDelay to 14.50
[03/18 23:07:51   1258s] Creating Cell Server, finished. 
[03/18 23:07:51   1258s] 
[03/18 23:07:51   1258s] Need call spDPlaceInit before registerPrioInstLoc.
[03/18 23:07:51   1258s] Switching SI Aware to true by default in postroute mode   
[03/18 23:07:51   1258s] GigaOpt running with 1 threads.
[03/18 23:07:51   1258s] Info: 1 threads available for lower-level modules during optimization.
[03/18 23:07:51   1258s] OPERPROF: Starting DPlace-Init at level 1, MEM:1819.6M
[03/18 23:07:51   1258s] z: 2, totalTracks: 1
[03/18 23:07:51   1258s] z: 4, totalTracks: 1
[03/18 23:07:51   1258s] z: 6, totalTracks: 1
[03/18 23:07:51   1258s] z: 8, totalTracks: 1
[03/18 23:07:51   1258s] #spOpts: N=65 
[03/18 23:07:51   1258s] All LLGs are deleted
[03/18 23:07:51   1258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1819.6M
[03/18 23:07:51   1258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1819.6M
[03/18 23:07:51   1258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1819.6M
[03/18 23:07:51   1258s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1819.6M
[03/18 23:07:51   1258s] Core basic site is core
[03/18 23:07:51   1258s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:07:51   1258s] SiteArray: use 1,703,936 bytes
[03/18 23:07:51   1258s] SiteArray: current memory after site array memory allocation 1821.2M
[03/18 23:07:51   1258s] SiteArray: FP blocked sites are writable
[03/18 23:07:51   1258s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 23:07:51   1258s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1821.2M
[03/18 23:07:51   1258s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 23:07:51   1258s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1821.2M
[03/18 23:07:51   1258s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.102, MEM:1821.2M
[03/18 23:07:51   1258s] OPERPROF:     Starting CMU at level 3, MEM:1821.2M
[03/18 23:07:51   1258s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1821.2M
[03/18 23:07:51   1258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:1821.2M
[03/18 23:07:51   1258s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1821.2MB).
[03/18 23:07:51   1258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.155, MEM:1821.2M
[03/18 23:07:51   1258s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:07:51   1258s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 23:07:51   1258s] 	Cell FILL1_LL, site bcore.
[03/18 23:07:51   1258s] 	Cell FILL_NW_HH, site bcore.
[03/18 23:07:51   1258s] 	Cell FILL_NW_LL, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHCD1, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHCD2, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHCD4, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHCD8, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHD1, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHD2, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHD4, site bcore.
[03/18 23:07:51   1258s] 	Cell LVLLHD8, site bcore.
[03/18 23:07:51   1258s] .
[03/18 23:07:51   1258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1821.2M
[03/18 23:07:51   1258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:1821.2M
[03/18 23:07:51   1258s] LayerId::1 widthSet size::4
[03/18 23:07:51   1258s] LayerId::2 widthSet size::4
[03/18 23:07:51   1258s] LayerId::3 widthSet size::4
[03/18 23:07:51   1258s] LayerId::4 widthSet size::4
[03/18 23:07:51   1258s] LayerId::5 widthSet size::4
[03/18 23:07:51   1258s] LayerId::6 widthSet size::4
[03/18 23:07:51   1258s] LayerId::7 widthSet size::4
[03/18 23:07:51   1258s] LayerId::8 widthSet size::4
[03/18 23:07:51   1258s] Initializing multi-corner capacitance tables ... 
[03/18 23:07:51   1258s] Initializing multi-corner resistance tables ...
[03/18 23:07:52   1259s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226903 ; uaWl: 0.998289 ; uaWlH: 0.211350 ; aWlH: 0.001311 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:07:52   1259s] 
[03/18 23:07:52   1259s] Creating Lib Analyzer ...
[03/18 23:07:52   1259s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/18 23:07:52   1259s] Type 'man IMPOPT-7077' for more detail.
[03/18 23:07:52   1259s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:07:52   1259s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:07:52   1259s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:07:52   1259s] 
[03/18 23:07:53   1260s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:00 mem=1827.2M
[03/18 23:07:53   1260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:00 mem=1827.2M
[03/18 23:07:53   1260s] Creating Lib Analyzer, finished. 
[03/18 23:07:53   1260s] Effort level <high> specified for reg2reg path_group
[03/18 23:07:53   1260s] AAE DB initialization (MEM=1846.29 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/18 23:07:54   1260s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:07:54   1261s] #################################################################################
[03/18 23:07:54   1261s] # Design Stage: PostRoute
[03/18 23:07:54   1261s] # Design Name: fullchip
[03/18 23:07:54   1261s] # Design Mode: 65nm
[03/18 23:07:54   1261s] # Analysis Mode: MMMC OCV 
[03/18 23:07:54   1261s] # Parasitics Mode: SPEF/RCDB
[03/18 23:07:54   1261s] # Signoff Settings: SI On 
[03/18 23:07:54   1261s] #################################################################################
[03/18 23:07:54   1261s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:07:54   1261s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1846.3M) ***
[03/18 23:07:55   1262s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1846.3M)
[03/18 23:07:55   1262s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:07:55   1262s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1846.3M)
[03/18 23:07:55   1262s] Starting SI iteration 2
[03/18 23:07:55   1262s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1842.3M) ***
[03/18 23:07:55   1262s]              0V	    VSS
[03/18 23:07:55   1262s]            0.9V	    VDD
[03/18 23:07:57   1264s] Processing average sequential pin duty cycle 
[03/18 23:07:57   1264s] Processing average sequential pin duty cycle 
[03/18 23:07:57   1264s] Initializing cpe interface
[03/18 23:07:58   1265s] Processing average sequential pin duty cycle 
[03/18 23:08:01   1268s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1445.9M, totSessionCpu=0:21:09 **
[03/18 23:08:01   1268s] Existing Dirty Nets : 0
[03/18 23:08:01   1268s] New Signature Flow (optDesignCheckOptions) ....
[03/18 23:08:01   1268s] #Taking db snapshot
[03/18 23:08:02   1268s] #Taking db snapshot ... done
[03/18 23:08:02   1268s] OPERPROF: Starting checkPlace at level 1, MEM:1864.8M
[03/18 23:08:02   1268s] z: 2, totalTracks: 1
[03/18 23:08:02   1268s] z: 4, totalTracks: 1
[03/18 23:08:02   1268s] z: 6, totalTracks: 1
[03/18 23:08:02   1268s] z: 8, totalTracks: 1
[03/18 23:08:02   1268s] #spOpts: N=65 
[03/18 23:08:02   1268s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.078, MEM:1864.8M
[03/18 23:08:02   1269s] Begin checking placement ... (start mem=1864.8M, init mem=1864.8M)
[03/18 23:08:02   1269s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.069, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1864.8M
[03/18 23:08:02   1269s] *info: Placed = 14128          (Fixed = 49)
[03/18 23:08:02   1269s] *info: Unplaced = 0           
[03/18 23:08:02   1269s] Placement Density:51.02%(71551/140250)
[03/18 23:08:02   1269s] Placement Density (including fixed std cells):51.02%(71551/140250)
[03/18 23:08:02   1269s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1863.1M
[03/18 23:08:02   1269s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1863.1M)
[03/18 23:08:02   1269s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.202, MEM:1863.1M
[03/18 23:08:02   1269s]  Initial DC engine is -> aae
[03/18 23:08:02   1269s]  
[03/18 23:08:02   1269s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 23:08:02   1269s]  
[03/18 23:08:02   1269s]  
[03/18 23:08:02   1269s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 23:08:02   1269s]  
[03/18 23:08:02   1269s] Reset EOS DB
[03/18 23:08:02   1269s] Ignoring AAE DB Resetting ...
[03/18 23:08:02   1269s]  Set Options for AAE Based Opt flow 
[03/18 23:08:02   1269s] *** optDesign -postRoute ***
[03/18 23:08:02   1269s] DRC Margin: user margin 0.0; extra margin 0
[03/18 23:08:02   1269s] Setup Target Slack: user slack 0
[03/18 23:08:02   1269s] Hold Target Slack: user slack 0
[03/18 23:08:02   1269s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 23:08:02   1269s] All LLGs are deleted
[03/18 23:08:02   1269s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1863.1M
[03/18 23:08:02   1269s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1863.1M
[03/18 23:08:02   1269s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1863.1M
[03/18 23:08:02   1269s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1863.1M
[03/18 23:08:02   1269s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.021, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:1864.8M
[03/18 23:08:02   1269s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.124, MEM:1864.8M
[03/18 23:08:02   1269s] Include MVT Delays for Hold Opt
[03/18 23:08:02   1269s] Deleting Cell Server ...
[03/18 23:08:02   1269s] Deleting Lib Analyzer.
[03/18 23:08:02   1269s] ** INFO : this run is activating 'postRoute' automaton
[03/18 23:08:02   1269s] 
[03/18 23:08:02   1269s] Power view               = WC_VIEW
[03/18 23:08:02   1269s] Number of VT partitions  = 2
[03/18 23:08:02   1269s] Standard cells in design = 811
[03/18 23:08:02   1269s] Instances in design      = 14128
[03/18 23:08:02   1269s] 
[03/18 23:08:02   1269s] Instance distribution across the VT partitions:
[03/18 23:08:02   1269s] 
[03/18 23:08:02   1269s]  LVT : inst = 942 (6.7%), cells = 335 (41.31%)
[03/18 23:08:02   1269s]    Lib tcbn65gpluswc        : inst = 942 (6.7%)
[03/18 23:08:02   1269s] 
[03/18 23:08:02   1269s]  HVT : inst = 13186 (93.3%), cells = 461 (56.84%)
[03/18 23:08:02   1269s]    Lib tcbn65gpluswc        : inst = 13186 (93.3%)
[03/18 23:08:02   1269s] 
[03/18 23:08:02   1269s] Reporting took 0 sec
[03/18 23:08:02   1269s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:08:02   1269s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:08:02   1269s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:08:02   1269s] RC Extraction called in multi-corner(2) mode.
[03/18 23:08:02   1269s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:08:02   1269s] Process corner(s) are loaded.
[03/18 23:08:02   1269s]  Corner: Cmax
[03/18 23:08:02   1269s]  Corner: Cmin
[03/18 23:08:02   1269s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d -maxResLength 200  -extended
[03/18 23:08:02   1269s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:08:02   1269s]       RC Corner Indexes            0       1   
[03/18 23:08:02   1269s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:08:02   1269s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:08:02   1269s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:08:02   1269s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:08:02   1269s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:08:02   1269s] Shrink Factor                : 1.00000
[03/18 23:08:02   1269s] LayerId::1 widthSet size::4
[03/18 23:08:02   1269s] LayerId::2 widthSet size::4
[03/18 23:08:02   1269s] LayerId::3 widthSet size::4
[03/18 23:08:02   1269s] LayerId::4 widthSet size::4
[03/18 23:08:02   1269s] LayerId::5 widthSet size::4
[03/18 23:08:02   1269s] LayerId::6 widthSet size::4
[03/18 23:08:02   1269s] LayerId::7 widthSet size::4
[03/18 23:08:02   1269s] LayerId::8 widthSet size::4
[03/18 23:08:02   1269s] Initializing multi-corner capacitance tables ... 
[03/18 23:08:02   1269s] Initializing multi-corner resistance tables ...
[03/18 23:08:02   1269s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226903 ; uaWl: 0.998289 ; uaWlH: 0.211350 ; aWlH: 0.001311 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:08:03   1270s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1856.8M)
[03/18 23:08:03   1270s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:08:03   1270s] Extracted 10.0008% (CPU Time= 0:00:00.5  MEM= 1928.2M)
[03/18 23:08:03   1270s] Extracted 20.0009% (CPU Time= 0:00:00.7  MEM= 1928.2M)
[03/18 23:08:03   1270s] Extracted 30.0009% (CPU Time= 0:00:00.8  MEM= 1928.2M)
[03/18 23:08:03   1270s] Extracted 40.001% (CPU Time= 0:00:00.8  MEM= 1928.2M)
[03/18 23:08:03   1270s] Extracted 50.0011% (CPU Time= 0:00:00.9  MEM= 1928.2M)
[03/18 23:08:03   1270s] Extracted 60.0011% (CPU Time= 0:00:01.0  MEM= 1928.2M)
[03/18 23:08:03   1270s] Extracted 70.0012% (CPU Time= 0:00:01.2  MEM= 1928.2M)
[03/18 23:08:04   1271s] Extracted 80.0013% (CPU Time= 0:00:01.4  MEM= 1928.2M)
[03/18 23:08:04   1271s] Extracted 90.0013% (CPU Time= 0:00:01.6  MEM= 1932.2M)
[03/18 23:08:04   1271s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1932.2M)
[03/18 23:08:04   1271s] Number of Extracted Resistors     : 257015
[03/18 23:08:04   1271s] Number of Extracted Ground Cap.   : 255559
[03/18 23:08:04   1271s] Number of Extracted Coupling Cap. : 370772
[03/18 23:08:04   1271s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1892.176M)
[03/18 23:08:04   1271s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:08:04   1271s]  Corner: Cmax
[03/18 23:08:04   1271s]  Corner: Cmin
[03/18 23:08:05   1272s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1892.2M)
[03/18 23:08:05   1272s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:08:05   1272s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 1896.176M)
[03/18 23:08:05   1272s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1896.176M)
[03/18 23:08:05   1272s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1896.176M)
[03/18 23:08:05   1272s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:08:05   1273s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 1896.176M)
[03/18 23:08:05   1273s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1896.176M)
[03/18 23:08:05   1273s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1896.176M)
[03/18 23:08:05   1273s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1896.176M)
[03/18 23:08:05   1273s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1896.2M)
[03/18 23:08:05   1273s] LayerId::1 widthSet size::4
[03/18 23:08:05   1273s] LayerId::2 widthSet size::4
[03/18 23:08:05   1273s] LayerId::3 widthSet size::4
[03/18 23:08:05   1273s] LayerId::4 widthSet size::4
[03/18 23:08:05   1273s] LayerId::5 widthSet size::4
[03/18 23:08:05   1273s] LayerId::6 widthSet size::4
[03/18 23:08:05   1273s] LayerId::7 widthSet size::4
[03/18 23:08:05   1273s] LayerId::8 widthSet size::4
[03/18 23:08:05   1273s] Initializing multi-corner capacitance tables ... 
[03/18 23:08:06   1273s] Initializing multi-corner resistance tables ...
[03/18 23:08:06   1273s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226903 ; uaWl: 0.998289 ; uaWlH: 0.211350 ; aWlH: 0.001311 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:08:06   1273s] Start AAE Lib Loading. (MEM=1896.18)
[03/18 23:08:06   1273s] End AAE Lib Loading. (MEM=1915.25 CPU=0:00:00.0 Real=0:00:00.0)
[03/18 23:08:06   1273s] End AAE Lib Interpolated Model. (MEM=1915.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:06   1273s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:08:06   1273s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:08:06   1273s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[03/18 23:08:06   1273s] Starting delay calculation for Hold views
[03/18 23:08:06   1273s] #################################################################################
[03/18 23:08:06   1273s] # Design Stage: PostRoute
[03/18 23:08:06   1273s] # Design Name: fullchip
[03/18 23:08:06   1273s] # Design Mode: 65nm
[03/18 23:08:06   1273s] # Analysis Mode: MMMC OCV 
[03/18 23:08:06   1273s] # Parasitics Mode: SPEF/RCDB
[03/18 23:08:06   1273s] # Signoff Settings: SI Off 
[03/18 23:08:06   1273s] #################################################################################
[03/18 23:08:06   1273s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:08:06   1273s] Calculate late delays in OCV mode...
[03/18 23:08:06   1273s] Calculate early delays in OCV mode...
[03/18 23:08:06   1273s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.3M, InitMEM = 0.3M)
[03/18 23:08:06   1273s] Start delay calculation (fullDC) (1 T). (MEM=0.253906)
[03/18 23:08:06   1273s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:08:06   1273s] End AAE Lib Interpolated Model. (MEM=19.9805 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:06   1273s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:08:06   1273s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:08:06   1273s] Total number of fetched objects 15922
[03/18 23:08:06   1273s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:08:06   1273s] End delay calculation. (MEM=0 CPU=0:00:02.6 REAL=0:00:02.0)
[03/18 23:08:06   1273s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
[03/18 23:08:06   1273s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
[03/18 23:08:06   1273s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:14.2 mem=0.0M)
[03/18 23:08:06   1273s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:14.2 mem=0.0M ***
[03/18 23:08:06   1273s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), mem = 0.0M
[03/18 23:08:06   1273s] 
[03/18 23:08:06   1273s] =============================================================================================
[03/18 23:08:06   1273s]  Step TAT Report for QThreadWorker #1
[03/18 23:08:06   1273s] =============================================================================================
[03/18 23:08:06   1273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:08:06   1273s] ---------------------------------------------------------------------------------------------
[03/18 23:08:06   1273s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:06   1273s] [ TimingUpdate           ]      1   0:00:00.6  (  11.3 % )     0:00:04.2 /  0:00:04.2    1.0
[03/18 23:08:06   1273s] [ FullDelayCalc          ]      1   0:00:03.5  (  61.9 % )     0:00:03.5 /  0:00:03.6    1.0
[03/18 23:08:06   1273s] [ SlackTraversorInit     ]      1   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:08:06   1273s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:06   1273s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:06   1273s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:06   1273s] [ MISC                   ]          0:00:01.1  (  19.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 23:08:06   1273s] ---------------------------------------------------------------------------------------------
[03/18 23:08:06   1273s]  QThreadWorker #1 TOTAL             0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.7    1.0
[03/18 23:08:06   1273s] ---------------------------------------------------------------------------------------------
[03/18 23:08:06   1273s] 
[03/18 23:08:12   1278s]  
_______________________________________________________________________
[03/18 23:08:12   1279s] Starting delay calculation for Setup views
[03/18 23:08:12   1279s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:08:13   1279s] #################################################################################
[03/18 23:08:13   1279s] # Design Stage: PostRoute
[03/18 23:08:13   1279s] # Design Name: fullchip
[03/18 23:08:13   1279s] # Design Mode: 65nm
[03/18 23:08:13   1279s] # Analysis Mode: MMMC OCV 
[03/18 23:08:13   1279s] # Parasitics Mode: SPEF/RCDB
[03/18 23:08:13   1279s] # Signoff Settings: SI On 
[03/18 23:08:13   1279s] #################################################################################
[03/18 23:08:13   1279s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:08:13   1279s] Setting infinite Tws ...
[03/18 23:08:13   1279s] First Iteration Infinite Tw... 
[03/18 23:08:13   1279s] Calculate early delays in OCV mode...
[03/18 23:08:13   1279s] Calculate late delays in OCV mode...
[03/18 23:08:13   1279s] Topological Sorting (REAL = 0:00:00.0, MEM = 1915.3M, InitMEM = 1915.3M)
[03/18 23:08:13   1279s] Start delay calculation (fullDC) (1 T). (MEM=1915.25)
[03/18 23:08:13   1280s] End AAE Lib Interpolated Model. (MEM=1926.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:18   1284s] Total number of fetched objects 15922
[03/18 23:08:18   1284s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:08:18   1284s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:08:18   1284s] End delay calculation. (MEM=1982.55 CPU=0:00:04.6 REAL=0:00:04.0)
[03/18 23:08:18   1285s] End delay calculation (fullDC). (MEM=1955.47 CPU=0:00:05.3 REAL=0:00:05.0)
[03/18 23:08:18   1285s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 1955.5M) ***
[03/18 23:08:19   1285s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1955.5M)
[03/18 23:08:19   1285s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:08:19   1286s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1955.5M)
[03/18 23:08:19   1286s] 
[03/18 23:08:19   1286s] Executing IPO callback for view pruning ..
[03/18 23:08:19   1286s] Starting SI iteration 2
[03/18 23:08:19   1286s] Calculate early delays in OCV mode...
[03/18 23:08:19   1286s] Calculate late delays in OCV mode...
[03/18 23:08:19   1286s] Start delay calculation (fullDC) (1 T). (MEM=1902.59)
[03/18 23:08:20   1286s] End AAE Lib Interpolated Model. (MEM=1902.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:20   1287s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:08:20   1287s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:08:20   1287s] Total number of fetched objects 15922
[03/18 23:08:20   1287s] AAE_INFO-618: Total number of nets in the design is 15942,  6.0 percent of the nets selected for SI analysis
[03/18 23:08:20   1287s] End delay calculation. (MEM=1908.74 CPU=0:00:00.8 REAL=0:00:00.0)
[03/18 23:08:20   1287s] End delay calculation (fullDC). (MEM=1908.74 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 23:08:20   1287s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1908.7M) ***
[03/18 23:08:21   1288s] *** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:21:28 mem=1908.7M)
[03/18 23:08:21   1288s] End AAE Lib Interpolated Model. (MEM=1908.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:21   1288s] ** Profile ** Start :  cpu=0:00:00.0, mem=1908.7M
[03/18 23:08:21   1288s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1908.7M
[03/18 23:08:21   1288s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1908.7M
[03/18 23:08:21   1288s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1908.7M
[03/18 23:08:22   1288s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1908.7M
[03/18 23:08:22   1288s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1924.0M
[03/18 23:08:22   1289s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |  0.108  |
|           TNS (ns):| -0.114  | -0.114  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.017%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1527.3M, totSessionCpu=0:21:29 **
[03/18 23:08:22   1289s] Setting latch borrow mode to budget during optimization.
[03/18 23:08:23   1290s] Info: Done creating the CCOpt slew target map.
[03/18 23:08:23   1290s] Glitch fixing enabled
[03/18 23:08:23   1290s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:23   1290s] optDesignOneStep: Power Flow
[03/18 23:08:23   1290s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:23   1290s] Running CCOpt-PRO on entire clock network
[03/18 23:08:23   1290s] Net route status summary:
[03/18 23:08:23   1290s]   Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:08:23   1290s]   Non-clock: 15878 (unrouted=20, trialRouted=0, noStatus=0, routed=15858, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:08:23   1290s] Clock tree cells fixed by user: 0 out of 63 (0%)
[03/18 23:08:23   1290s] PRO...
[03/18 23:08:23   1290s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/18 23:08:23   1290s] Initializing clock structures...
[03/18 23:08:23   1290s]   Creating own balancer
[03/18 23:08:23   1290s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/18 23:08:23   1290s]   Removing CTS place status from clock tree and sinks.
[03/18 23:08:23   1290s]   Removed CTS place status from 49 clock cells (out of 65 ) and 0 clock sinks (out of 0 ).
[03/18 23:08:23   1290s]   Initializing legalizer
[03/18 23:08:23   1290s]   Using cell based legalization.
[03/18 23:08:23   1290s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.5M
[03/18 23:08:23   1290s] z: 2, totalTracks: 1
[03/18 23:08:23   1290s] z: 4, totalTracks: 1
[03/18 23:08:23   1290s] z: 6, totalTracks: 1
[03/18 23:08:23   1290s] z: 8, totalTracks: 1
[03/18 23:08:23   1290s] #spOpts: N=65 mergeVia=F 
[03/18 23:08:23   1290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.5M
[03/18 23:08:23   1290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.088, MEM:1895.5M
[03/18 23:08:23   1290s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.5MB).
[03/18 23:08:23   1290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.109, MEM:1895.5M
[03/18 23:08:23   1290s] (I)       Load db... (mem=1895.5M)
[03/18 23:08:23   1290s] (I)       Read data from FE... (mem=1895.5M)
[03/18 23:08:23   1290s] (I)       Read nodes and places... (mem=1895.5M)
[03/18 23:08:23   1290s] (I)       Number of ignored instance 0
[03/18 23:08:23   1290s] (I)       Number of inbound cells 0
[03/18 23:08:23   1290s] (I)       numMoveCells=14128, numMacros=0  numPads=205  numMultiRowHeightInsts=0
[03/18 23:08:23   1290s] (I)       cell height: 3600, count: 14128
[03/18 23:08:23   1290s] (I)       Done Read nodes and places (cpu=0.020s, mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Read rows... (mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Done Read rows (cpu=0.000s, mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Done Read data from FE (cpu=0.020s, mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Done Load db (cpu=0.020s, mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Constructing placeable region... (mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Constructing bin map
[03/18 23:08:23   1290s] (I)       Initialize bin information with width=36000 height=36000
[03/18 23:08:23   1290s] (I)       Done constructing bin map
[03/18 23:08:23   1290s] (I)       Removing 0 blocked bin with high fixed inst density
[03/18 23:08:23   1290s] (I)       Compute region effective width... (mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Done Compute region effective width (cpu=0.000s, mem=1897.7M)
[03/18 23:08:23   1290s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1897.7M)
[03/18 23:08:23   1290s]   Accumulated time to calculate placeable region: 0
[03/18 23:08:23   1290s]   Accumulated time to calculate placeable region: 0
[03/18 23:08:23   1290s]   Reconstructing clock tree datastructures...
[03/18 23:08:23   1290s]     Validating CTS configuration...
[03/18 23:08:23   1290s]     Checking module port directions...
[03/18 23:08:23   1290s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:08:23   1290s]     Non-default CCOpt properties:
[03/18 23:08:23   1290s]     adjacent_rows_legal: true (default: false)
[03/18 23:08:23   1290s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/18 23:08:23   1290s]     cell_density is set for at least one key
[03/18 23:08:23   1290s]     cell_halo_rows: 0 (default: 1)
[03/18 23:08:23   1290s]     cell_halo_sites: 0 (default: 4)
[03/18 23:08:23   1290s]     clock_nets_detailed_routed: 1 (default: false)
[03/18 23:08:23   1290s]     cloning_copy_activity: 1 (default: false)
[03/18 23:08:23   1290s]     force_design_routing_status: 1 (default: auto)
[03/18 23:08:23   1290s]     primary_delay_corner: WC (default: )
[03/18 23:08:23   1290s]     route_type is set for at least one key
[03/18 23:08:23   1290s]     target_insertion_delay is set for at least one key
[03/18 23:08:23   1290s]     target_skew is set for at least one key
[03/18 23:08:23   1290s]     target_skew_wire is set for at least one key
[03/18 23:08:23   1290s]     update_io_latency: 0 (default: true)
[03/18 23:08:24   1290s]     Route type trimming info:
[03/18 23:08:24   1290s]       No route type modifications were made.
[03/18 23:08:24   1290s] (I)       Initializing Steiner engine. 
[03/18 23:08:24   1290s] End AAE Lib Interpolated Model. (MEM=1902 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:24   1290s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/18 23:08:24   1290s]     Original list had 9 cells:
[03/18 23:08:24   1290s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:08:24   1290s]     Library trimming was not able to trim any cells:
[03/18 23:08:24   1290s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:08:24   1290s]     Accumulated time to calculate placeable region: 0
[03/18 23:08:24   1290s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/18 23:08:24   1290s]     Original list had 8 cells:
[03/18 23:08:24   1290s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:08:24   1290s]     Library trimming was not able to trim any cells:
[03/18 23:08:24   1290s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:08:24   1290s]     Accumulated time to calculate placeable region: 0.01
[03/18 23:08:25   1291s]     Clock tree balancer configuration for clock_tree clk:
[03/18 23:08:25   1291s]     Non-default CCOpt properties:
[03/18 23:08:25   1291s]       cell_density: 1 (default: 0.75)
[03/18 23:08:25   1291s]       route_type (leaf): default_route_type_leaf (default: default)
[03/18 23:08:25   1291s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/18 23:08:25   1291s]       route_type (top): default_route_type_nonleaf (default: default)
[03/18 23:08:25   1291s]     For power domain auto-default:
[03/18 23:08:25   1291s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:08:25   1291s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:08:25   1291s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/18 23:08:25   1291s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 140250.240um^2
[03/18 23:08:25   1291s]     Top Routing info:
[03/18 23:08:25   1291s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:08:25   1291s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/18 23:08:25   1291s]     Trunk Routing info:
[03/18 23:08:25   1291s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:08:25   1291s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 23:08:25   1291s]     Leaf Routing info:
[03/18 23:08:25   1291s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:08:25   1291s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 23:08:25   1291s]     For timing_corner WC:setup, late and power domain auto-default:
[03/18 23:08:25   1291s]       Slew time target (leaf):    0.105ns
[03/18 23:08:25   1291s]       Slew time target (trunk):   0.105ns
[03/18 23:08:25   1291s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/18 23:08:25   1291s]       Buffer unit delay: 0.057ns
[03/18 23:08:25   1291s]       Buffer max distance: 562.449um
[03/18 23:08:25   1291s]     Fastest wire driving cells and distances:
[03/18 23:08:25   1291s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/18 23:08:25   1291s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/18 23:08:25   1291s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     Logic Sizing Table:
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     ----------------------------------------------------------
[03/18 23:08:25   1291s]     Cell    Instance count    Source    Eligible library cells
[03/18 23:08:25   1291s]     ----------------------------------------------------------
[03/18 23:08:25   1291s]       (empty table)
[03/18 23:08:25   1291s]     ----------------------------------------------------------
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     Clock tree balancer configuration for skew_group clk/CON:
[03/18 23:08:25   1291s]       Sources:                     pin clk
[03/18 23:08:25   1291s]       Total number of sinks:       4472
[03/18 23:08:25   1291s]       Delay constrained sinks:     4472
[03/18 23:08:25   1291s]       Non-leaf sinks:              0
[03/18 23:08:25   1291s]       Ignore pins:                 0
[03/18 23:08:25   1291s]      Timing corner WC:setup.late:
[03/18 23:08:25   1291s]       Skew target:                 0.057ns
[03/18 23:08:25   1291s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:08:25   1291s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:08:25   1291s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:08:25   1291s]     Primary reporting skew groups are:
[03/18 23:08:25   1291s]     skew_group clk/CON with 4472 clock sinks
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     Via Selection for Estimated Routes (rule default):
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     --------------------------------------------------------------
[03/18 23:08:25   1291s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/18 23:08:25   1291s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/18 23:08:25   1291s]     --------------------------------------------------------------
[03/18 23:08:25   1291s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/18 23:08:25   1291s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/18 23:08:25   1291s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/18 23:08:25   1291s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/18 23:08:25   1291s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/18 23:08:25   1291s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/18 23:08:25   1291s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/18 23:08:25   1291s]     --------------------------------------------------------------
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     No ideal or dont_touch nets found in the clock tree
[03/18 23:08:25   1291s]     No dont_touch hnets found in the clock tree
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     Filtering reasons for cell type: buffer
[03/18 23:08:25   1291s]     =======================================
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:08:25   1291s]     Clock trees    Power domain    Reason                         Library cells
[03/18 23:08:25   1291s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:08:25   1291s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/18 23:08:25   1291s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     Filtering reasons for cell type: inverter
[03/18 23:08:25   1291s]     =========================================
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:08:25   1291s]     Clock trees    Power domain    Reason                         Library cells
[03/18 23:08:25   1291s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:08:25   1291s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/18 23:08:25   1291s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     
[03/18 23:08:25   1291s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/18 23:08:25   1291s]     CCOpt configuration status: all checks passed.
[03/18 23:08:25   1291s]   Reconstructing clock tree datastructures done.
[03/18 23:08:25   1291s] Initializing clock structures done.
[03/18 23:08:25   1291s] PRO...
[03/18 23:08:25   1291s]   PRO active optimizations:
[03/18 23:08:25   1291s]    - DRV fixing with cell sizing
[03/18 23:08:25   1291s]   
[03/18 23:08:25   1291s]   Detected clock skew data from CTS
[03/18 23:08:25   1291s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 23:08:25   1291s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 23:08:25   1291s]   Clock DAG stats PRO initial state:
[03/18 23:08:25   1291s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:08:25   1291s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:08:25   1291s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:08:25   1291s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:08:25   1291s]     wire capacitance : top=0.000pF, trunk=0.229pF, leaf=2.779pF, total=3.009pF
[03/18 23:08:25   1291s]     wire lengths     : top=0.000um, trunk=1776.800um, leaf=17142.990um, total=18919.790um
[03/18 23:08:25   1291s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.400um, total=5531.800um
[03/18 23:08:25   1291s]   Clock DAG net violations PRO initial state: none
[03/18 23:08:25   1291s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/18 23:08:25   1291s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.011ns max=0.087ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:08:25   1291s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:08:25   1291s]   Clock DAG library cell distribution PRO initial state {count}:
[03/18 23:08:25   1291s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:08:25   1291s]   Primary reporting skew groups PRO initial state:
[03/18 23:08:25   1291s]     skew_group default.clk/CON: unconstrained
[03/18 23:08:25   1291s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:08:25   1291s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:08:25   1291s]   Skew group summary PRO initial state:
[03/18 23:08:25   1291s]     skew_group clk/CON: insertion delay [min=0.163, max=0.288, avg=0.203, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.163, 0.220} (wid=0.025 ws=0.023) (gid=0.264 gs=0.112)
[03/18 23:08:25   1291s]   Recomputing CTS skew targets...
[03/18 23:08:25   1291s]   Resolving skew group constraints...
[03/18 23:08:25   1292s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/18 23:08:25   1292s]   Resolving skew group constraints done.
[03/18 23:08:25   1292s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 23:08:25   1292s]   Fixing DRVs...
[03/18 23:08:25   1292s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/18 23:08:25   1292s]   CCOpt-PRO: considered: 64, tested: 64, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/18 23:08:25   1292s]   
[03/18 23:08:25   1292s]   PRO Statistics: Fix DRVs (cell sizing):
[03/18 23:08:25   1292s]   =======================================
[03/18 23:08:25   1292s]   
[03/18 23:08:25   1292s]   Cell changes by Net Type:
[03/18 23:08:25   1292s]   
[03/18 23:08:25   1292s]   -------------------------------------------------------------------------------------------------
[03/18 23:08:25   1292s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/18 23:08:25   1292s]   -------------------------------------------------------------------------------------------------
[03/18 23:08:25   1292s]   top                0            0           0            0                    0                0
[03/18 23:08:25   1292s]   trunk              0            0           0            0                    0                0
[03/18 23:08:25   1292s]   leaf               0            0           0            0                    0                0
[03/18 23:08:25   1292s]   -------------------------------------------------------------------------------------------------
[03/18 23:08:25   1292s]   Total              0            0           0            0                    0                0
[03/18 23:08:25   1292s]   -------------------------------------------------------------------------------------------------
[03/18 23:08:25   1292s]   
[03/18 23:08:25   1292s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/18 23:08:25   1292s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/18 23:08:25   1292s]   
[03/18 23:08:25   1292s]   Clock DAG stats PRO after DRV fixing:
[03/18 23:08:25   1292s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:08:25   1292s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:08:25   1292s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:08:25   1292s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:08:25   1292s]     wire capacitance : top=0.000pF, trunk=0.229pF, leaf=2.779pF, total=3.009pF
[03/18 23:08:25   1292s]     wire lengths     : top=0.000um, trunk=1776.800um, leaf=17142.990um, total=18919.790um
[03/18 23:08:25   1292s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.400um, total=5531.800um
[03/18 23:08:25   1292s]   Clock DAG net violations PRO after DRV fixing: none
[03/18 23:08:25   1292s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/18 23:08:25   1292s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.011ns max=0.087ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:08:25   1292s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:08:25   1292s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/18 23:08:25   1292s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:08:25   1292s]   Primary reporting skew groups PRO after DRV fixing:
[03/18 23:08:25   1292s]     skew_group default.clk/CON: unconstrained
[03/18 23:08:25   1292s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:08:25   1292s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:08:26   1292s]   Skew group summary PRO after DRV fixing:
[03/18 23:08:26   1292s]     skew_group clk/CON: insertion delay [min=0.163, max=0.288, avg=0.203, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.163, 0.220} (wid=0.025 ws=0.023) (gid=0.264 gs=0.112)
[03/18 23:08:26   1292s]   Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   Slew Diagnostics: After DRV fixing
[03/18 23:08:26   1292s]   ==================================
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   Global Causes:
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   -------------------------------------
[03/18 23:08:26   1292s]   Cause
[03/18 23:08:26   1292s]   -------------------------------------
[03/18 23:08:26   1292s]   DRV fixing with buffering is disabled
[03/18 23:08:26   1292s]   -------------------------------------
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   Top 5 overslews:
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   ---------------------------------
[03/18 23:08:26   1292s]   Overslew    Causes    Driving Pin
[03/18 23:08:26   1292s]   ---------------------------------
[03/18 23:08:26   1292s]     (empty table)
[03/18 23:08:26   1292s]   ---------------------------------
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   -------------------
[03/18 23:08:26   1292s]   Cause    Occurences
[03/18 23:08:26   1292s]   -------------------
[03/18 23:08:26   1292s]     (empty table)
[03/18 23:08:26   1292s]   -------------------
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   -------------------
[03/18 23:08:26   1292s]   Cause    Occurences
[03/18 23:08:26   1292s]   -------------------
[03/18 23:08:26   1292s]     (empty table)
[03/18 23:08:26   1292s]   -------------------
[03/18 23:08:26   1292s]   
[03/18 23:08:26   1292s]   Reconnecting optimized routes...
[03/18 23:08:26   1292s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:08:26   1292s]   Set dirty flag on 0 insts, 0 nets
[03/18 23:08:26   1292s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 23:08:26   1292s] End AAE Lib Interpolated Model. (MEM=1943.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:26   1292s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 23:08:26   1292s]   Clock DAG stats PRO final:
[03/18 23:08:26   1292s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:08:26   1292s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:08:26   1292s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:08:26   1292s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:08:26   1292s]     wire capacitance : top=0.000pF, trunk=0.229pF, leaf=2.779pF, total=3.009pF
[03/18 23:08:26   1292s]     wire lengths     : top=0.000um, trunk=1776.800um, leaf=17142.990um, total=18919.790um
[03/18 23:08:26   1292s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.400um, total=5531.800um
[03/18 23:08:26   1292s]   Clock DAG net violations PRO final: none
[03/18 23:08:26   1292s]   Clock DAG primary half-corner transition distribution PRO final:
[03/18 23:08:26   1292s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.011ns max=0.087ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:08:26   1292s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:08:26   1292s]   Clock DAG library cell distribution PRO final {count}:
[03/18 23:08:26   1292s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:08:26   1292s]   Primary reporting skew groups PRO final:
[03/18 23:08:26   1292s]     skew_group default.clk/CON: unconstrained
[03/18 23:08:26   1292s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:08:26   1292s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:08:26   1292s]   Skew group summary PRO final:
[03/18 23:08:26   1292s]     skew_group clk/CON: insertion delay [min=0.163, max=0.288, avg=0.203, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.163, 0.220} (wid=0.025 ws=0.023) (gid=0.264 gs=0.112)
[03/18 23:08:26   1292s] PRO done.
[03/18 23:08:26   1292s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/18 23:08:26   1292s] numClockCells = 65, numClockCellsFixed = 0, numClockCellsRestored = 49, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/18 23:08:26   1292s] Net route status summary:
[03/18 23:08:26   1292s]   Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:08:26   1292s]   Non-clock: 15878 (unrouted=20, trialRouted=0, noStatus=0, routed=15858, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:08:26   1292s] Updating delays...
[03/18 23:08:26   1293s] Updating delays done.
[03/18 23:08:26   1293s] PRO done. (took cpu=0:00:02.9 real=0:00:02.9)
[03/18 23:08:26   1293s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1981.4M
[03/18 23:08:26   1293s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.062, MEM:1981.4M
[03/18 23:08:27   1293s] skipped the cell partition in DRV
[03/18 23:08:27   1293s] <optDesign CMD> fixdrv  all VT Cells
[03/18 23:08:27   1293s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 23:08:27   1293s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/18 23:08:27   1293s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:27   1293s] optDesignOneStep: Power Flow
[03/18 23:08:27   1293s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:27   1293s] **INFO: Start fixing DRV (Mem = 1894.36M) ...
[03/18 23:08:27   1293s] Begin: GigaOpt DRV Optimization
[03/18 23:08:27   1293s] Glitch fixing enabled
[03/18 23:08:27   1293s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/18 23:08:27   1293s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:08:27   1293s] End AAE Lib Interpolated Model. (MEM=1894.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:27   1293s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:33.6/0:26:05.4 (0.8), mem = 1894.4M
[03/18 23:08:27   1293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.29
[03/18 23:08:27   1293s] (I,S,L,T): WC_VIEW: 35.4442, 5.10372, 0.517252, 41.0652
[03/18 23:08:27   1293s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:08:27   1293s] ### Creating PhyDesignMc. totSessionCpu=0:21:34 mem=1894.4M
[03/18 23:08:27   1293s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.4M
[03/18 23:08:27   1293s] z: 2, totalTracks: 1
[03/18 23:08:27   1293s] z: 4, totalTracks: 1
[03/18 23:08:27   1293s] z: 6, totalTracks: 1
[03/18 23:08:27   1293s] z: 8, totalTracks: 1
[03/18 23:08:27   1293s] #spOpts: N=65 mergeVia=F 
[03/18 23:08:27   1293s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.4M
[03/18 23:08:27   1293s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1894.4M
[03/18 23:08:27   1293s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1894.4MB).
[03/18 23:08:27   1293s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:1894.4M
[03/18 23:08:27   1293s] TotalInstCnt at PhyDesignMc Initialization: 14,128
[03/18 23:08:27   1293s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:34 mem=1894.4M
[03/18 23:08:27   1294s] ### Creating RouteCongInterface, started
[03/18 23:08:27   1294s] ### Creating LA Mngr. totSessionCpu=0:21:34 mem=2020.9M
[03/18 23:08:28   1295s] ### Creating LA Mngr, finished. totSessionCpu=0:21:35 mem=2036.9M
[03/18 23:08:28   1295s] ### Creating RouteCongInterface, finished
[03/18 23:08:28   1295s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 23:08:28   1295s] 
[03/18 23:08:28   1295s] Creating Lib Analyzer ...
[03/18 23:08:29   1295s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:08:29   1295s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:08:29   1295s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:08:29   1295s] 
[03/18 23:08:30   1296s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:37 mem=2036.9M
[03/18 23:08:30   1296s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:37 mem=2036.9M
[03/18 23:08:30   1296s] Creating Lib Analyzer, finished. 
[03/18 23:08:32   1299s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/18 23:08:32   1299s] **INFO: Disabling fanout fix in postRoute stage.
[03/18 23:08:32   1299s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2056.0M
[03/18 23:08:32   1299s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2056.0M
[03/18 23:08:32   1299s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:08:32   1299s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/18 23:08:32   1299s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:08:32   1299s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 23:08:32   1299s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:08:33   1299s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:08:33   1299s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.11|       0|       0|       0|  51.02|          |         |
[03/18 23:08:33   1299s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:08:33   1299s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.11|       0|       0|       0|  51.02| 0:00:00.0|  2056.0M|
[03/18 23:08:33   1299s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:08:33   1299s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:08:33   1299s] Layer 3 has 64 constrained nets 
[03/18 23:08:33   1299s] Layer 7 has 3 constrained nets 
[03/18 23:08:33   1299s] **** End NDR-Layer Usage Statistics ****
[03/18 23:08:33   1299s] 
[03/18 23:08:33   1299s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2056.0M) ***
[03/18 23:08:33   1299s] 
[03/18 23:08:33   1299s] Begin: glitch net info
[03/18 23:08:33   1299s] glitch slack range: number of glitch nets
[03/18 23:08:33   1299s] glitch slack < -0.32 : 0
[03/18 23:08:33   1299s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:08:33   1299s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:08:33   1299s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:08:33   1299s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:08:33   1299s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:08:33   1299s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:08:33   1299s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:08:33   1299s] -0.04 < glitch slack : 0
[03/18 23:08:33   1299s] End: glitch net info
[03/18 23:08:33   1299s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2036.9M
[03/18 23:08:33   1299s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:2036.9M
[03/18 23:08:33   1299s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:08:33   1299s] (I,S,L,T): WC_VIEW: 35.4442, 5.10372, 0.517252, 41.0652
[03/18 23:08:33   1299s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.29
[03/18 23:08:33   1299s] *** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:21:39.9/0:26:11.7 (0.8), mem = 2036.9M
[03/18 23:08:33   1299s] 
[03/18 23:08:33   1299s] =============================================================================================
[03/18 23:08:33   1299s]  Step TAT Report for DrvOpt #7
[03/18 23:08:33   1299s] =============================================================================================
[03/18 23:08:33   1299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:08:33   1299s] ---------------------------------------------------------------------------------------------
[03/18 23:08:33   1299s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[03/18 23:08:33   1299s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[03/18 23:08:33   1299s] [ LibAnalyzerInit        ]      2   0:00:02.4  (  38.3 % )     0:00:02.4 /  0:00:02.4    1.0
[03/18 23:08:33   1299s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.4
[03/18 23:08:33   1299s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:08:33   1299s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 23:08:33   1299s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:08:33   1299s] [ DrvFindVioNets         ]      2   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:08:33   1299s] [ DrvComputeSummary      ]      2   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:08:33   1299s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 23:08:33   1299s] [ MISC                   ]          0:00:02.9  (  45.7 % )     0:00:02.9 /  0:00:02.9    1.0
[03/18 23:08:33   1299s] ---------------------------------------------------------------------------------------------
[03/18 23:08:33   1299s]  DrvOpt #7 TOTAL                    0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[03/18 23:08:33   1299s] ---------------------------------------------------------------------------------------------
[03/18 23:08:33   1299s] 
[03/18 23:08:33   1299s] drv optimizer changes nothing and skips refinePlace
[03/18 23:08:33   1299s] End: GigaOpt DRV Optimization
[03/18 23:08:33   1299s] **optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1649.6M, totSessionCpu=0:21:40 **
[03/18 23:08:33   1299s] *info:
[03/18 23:08:33   1299s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1980.93M).
[03/18 23:08:33   1299s] Leakage Power Opt: resetting the buf/inv selection
[03/18 23:08:33   1299s] ** Profile ** Start :  cpu=0:00:00.0, mem=1980.9M
[03/18 23:08:33   1299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1980.9M
[03/18 23:08:33   1300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.086, MEM:1980.9M
[03/18 23:08:33   1300s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1980.9M
[03/18 23:08:33   1300s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1990.9M
[03/18 23:08:34   1300s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1990.9M
[03/18 23:08:34   1300s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=1980.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |  0.108  |
|           TNS (ns):| -0.114  | -0.114  |  0.000  |
|    Violating Paths:|   11    |   11    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.017%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1990.9M
[03/18 23:08:34   1300s] **optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1638.3M, totSessionCpu=0:21:41 **
[03/18 23:08:34   1300s]   DRV Snapshot: (REF)
[03/18 23:08:34   1300s]          Tran DRV: 0
[03/18 23:08:34   1300s]           Cap DRV: 0
[03/18 23:08:34   1300s]        Fanout DRV: 0
[03/18 23:08:34   1300s]            Glitch: 0
[03/18 23:08:34   1301s] *** Timing NOT met, worst failing slack is -0.013
[03/18 23:08:34   1301s] *** Check timing (0:00:00.0)
[03/18 23:08:34   1301s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:34   1301s] optDesignOneStep: Power Flow
[03/18 23:08:34   1301s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:34   1301s] Deleting Lib Analyzer.
[03/18 23:08:34   1301s] Begin: GigaOpt Optimization in WNS mode
[03/18 23:08:34   1301s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[03/18 23:08:34   1301s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:08:34   1301s] End AAE Lib Interpolated Model. (MEM=1971.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:34   1301s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:41.1/0:26:12.9 (0.8), mem = 1971.4M
[03/18 23:08:34   1301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.30
[03/18 23:08:34   1301s] (I,S,L,T): WC_VIEW: 35.4442, 5.10372, 0.517252, 41.0652
[03/18 23:08:34   1301s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:08:34   1301s] ### Creating PhyDesignMc. totSessionCpu=0:21:41 mem=1971.4M
[03/18 23:08:34   1301s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 23:08:34   1301s] OPERPROF: Starting DPlace-Init at level 1, MEM:1971.4M
[03/18 23:08:34   1301s] z: 2, totalTracks: 1
[03/18 23:08:34   1301s] z: 4, totalTracks: 1
[03/18 23:08:34   1301s] z: 6, totalTracks: 1
[03/18 23:08:34   1301s] z: 8, totalTracks: 1
[03/18 23:08:34   1301s] #spOpts: N=65 mergeVia=F 
[03/18 23:08:34   1301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1971.4M
[03/18 23:08:34   1301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.077, MEM:1971.4M
[03/18 23:08:34   1301s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1971.4MB).
[03/18 23:08:34   1301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:1971.4M
[03/18 23:08:34   1301s] TotalInstCnt at PhyDesignMc Initialization: 14,128
[03/18 23:08:34   1301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:41 mem=1971.4M
[03/18 23:08:34   1301s] ### Creating RouteCongInterface, started
[03/18 23:08:35   1301s] ### Creating RouteCongInterface, finished
[03/18 23:08:35   1301s] 
[03/18 23:08:35   1301s] Creating Lib Analyzer ...
[03/18 23:08:35   1301s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:08:35   1301s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:08:35   1301s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:08:35   1301s] 
[03/18 23:08:36   1302s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:43 mem=1971.4M
[03/18 23:08:36   1302s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:43 mem=1971.4M
[03/18 23:08:36   1302s] Creating Lib Analyzer, finished. 
[03/18 23:08:41   1308s] *info: 64 clock nets excluded
[03/18 23:08:41   1308s] *info: 2 special nets excluded.
[03/18 23:08:41   1308s] *info: 10 no-driver nets excluded.
[03/18 23:08:44   1310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9826.11
[03/18 23:08:44   1310s] PathGroup :  reg2reg  TargetSlack : 0 
[03/18 23:08:44   1310s] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.114 Density 51.02
[03/18 23:08:44   1310s] Optimizer WNS Pass 0
[03/18 23:08:44   1310s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.108| 0.000|
|reg2reg   |-0.013|-0.114|
|HEPG      |-0.013|-0.114|
|All Paths |-0.013|-0.114|
+----------+------+------+

[03/18 23:08:44   1310s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2005.5M
[03/18 23:08:44   1310s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2005.5M
[03/18 23:08:44   1310s] Active Path Group: reg2reg  
[03/18 23:08:44   1310s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 23:08:44   1310s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 23:08:44   1310s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 23:08:44   1310s] |  -0.013|   -0.013|  -0.114|   -0.114|    51.02%|   0:00:00.0| 2009.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 23:08:44   1310s] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/18 23:08:45   1311s] |   0.000|    0.002|   0.000|    0.000|    51.03%|   0:00:01.0| 2106.3M|   WC_VIEW|       NA| NA                                                 |
[03/18 23:08:45   1311s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 23:08:45   1311s] 
[03/18 23:08:45   1311s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2106.3M) ***
[03/18 23:08:45   1311s] 
[03/18 23:08:45   1311s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=2106.3M) ***
[03/18 23:08:45   1311s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.108|0.000|
|reg2reg   |0.002|0.000|
|HEPG      |0.002|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

[03/18 23:08:45   1311s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 51.03
[03/18 23:08:45   1311s] Update Timing Windows (Threshold 0.015) ...
[03/18 23:08:45   1311s] Re Calculate Delays on 1 Nets
[03/18 23:08:45   1311s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.108|0.000|
|reg2reg   |0.002|0.000|
|HEPG      |0.002|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

[03/18 23:08:45   1311s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:08:45   1311s] Layer 3 has 64 constrained nets 
[03/18 23:08:45   1311s] Layer 7 has 3 constrained nets 
[03/18 23:08:45   1311s] **** End NDR-Layer Usage Statistics ****
[03/18 23:08:45   1311s] 
[03/18 23:08:45   1311s] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2106.3M) ***
[03/18 23:08:45   1311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9826.11
[03/18 23:08:45   1311s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2087.3M
[03/18 23:08:45   1311s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.064, MEM:2087.3M
[03/18 23:08:45   1311s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:08:45   1311s] (I,S,L,T): WC_VIEW: 35.4513, 5.1062, 0.517481, 41.075
[03/18 23:08:45   1311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.30
[03/18 23:08:45   1311s] *** SetupOpt [finish] : cpu/real = 0:00:10.8/0:00:10.8 (1.0), totSession cpu/real = 0:21:51.9/0:26:23.7 (0.8), mem = 2087.3M
[03/18 23:08:45   1311s] 
[03/18 23:08:45   1311s] =============================================================================================
[03/18 23:08:45   1311s]  Step TAT Report for WnsOpt #8
[03/18 23:08:45   1311s] =============================================================================================
[03/18 23:08:45   1311s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:08:45   1311s] ---------------------------------------------------------------------------------------------
[03/18 23:08:45   1311s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:08:45   1311s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  11.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 23:08:45   1311s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.3
[03/18 23:08:45   1311s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:08:45   1311s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:08:45   1311s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:45   1311s] [ TransformInit          ]      1   0:00:07.4  (  68.9 % )     0:00:08.6 /  0:00:08.6    1.0
[03/18 23:08:45   1311s] [ SpefRCNetCheck         ]      1   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:08:45   1311s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 23:08:45   1311s] [ OptGetWeight           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.6
[03/18 23:08:45   1311s] [ OptEval                ]      4   0:00:00.6  (   5.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:08:45   1311s] [ OptCommit              ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 23:08:45   1311s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 23:08:45   1311s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/18 23:08:45   1311s] [ IncrDelayCalc          ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/18 23:08:45   1311s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 23:08:45   1311s] [ SetupOptGetWorkingSet  ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:45   1311s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:45   1311s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:45   1311s] [ MISC                   ]          0:00:00.5  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:08:45   1311s] ---------------------------------------------------------------------------------------------
[03/18 23:08:45   1311s]  WnsOpt #8 TOTAL                    0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:10.8    1.0
[03/18 23:08:45   1311s] ---------------------------------------------------------------------------------------------
[03/18 23:08:45   1311s] 
[03/18 23:08:45   1311s] Running refinePlace -preserveRouting true -hardFence false
[03/18 23:08:45   1311s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2087.3M
[03/18 23:08:45   1311s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2087.3M
[03/18 23:08:45   1311s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2087.3M
[03/18 23:08:45   1311s] z: 2, totalTracks: 1
[03/18 23:08:45   1311s] z: 4, totalTracks: 1
[03/18 23:08:45   1311s] z: 6, totalTracks: 1
[03/18 23:08:45   1311s] z: 8, totalTracks: 1
[03/18 23:08:45   1311s] #spOpts: N=65 
[03/18 23:08:45   1311s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2087.3M
[03/18 23:08:45   1311s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.084, MEM:2087.3M
[03/18 23:08:45   1311s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2087.3MB).
[03/18 23:08:45   1311s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.106, MEM:2087.3M
[03/18 23:08:45   1311s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.100, REAL:0.106, MEM:2087.3M
[03/18 23:08:45   1311s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.23
[03/18 23:08:45   1311s] OPERPROF:   Starting RefinePlace at level 2, MEM:2087.3M
[03/18 23:08:45   1311s] *** Starting refinePlace (0:21:52 mem=2087.3M) ***
[03/18 23:08:45   1311s] Total net bbox length = 1.888e+05 (8.218e+04 1.066e+05) (ext = 9.401e+03)
[03/18 23:08:45   1312s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2087.3M
[03/18 23:08:45   1312s] Starting refinePlace ...
[03/18 23:08:45   1312s]   Spread Effort: high, post-route mode, useDDP on.
[03/18 23:08:45   1312s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2087.3MB) @(0:21:52 - 0:21:52).
[03/18 23:08:45   1312s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:08:45   1312s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 23:08:45   1312s] 
[03/18 23:08:45   1312s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:08:45   1312s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:08:45   1312s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2087.3MB) @(0:21:52 - 0:21:52).
[03/18 23:08:45   1312s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:08:45   1312s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2087.3MB
[03/18 23:08:45   1312s] Statistics of distance of Instance movement in refine placement:
[03/18 23:08:45   1312s]   maximum (X+Y) =         0.00 um
[03/18 23:08:45   1312s]   mean    (X+Y) =         0.00 um
[03/18 23:08:45   1312s] Summary Report:
[03/18 23:08:45   1312s] Instances move: 0 (out of 14079 movable)
[03/18 23:08:45   1312s] Instances flipped: 0
[03/18 23:08:45   1312s] Mean displacement: 0.00 um
[03/18 23:08:45   1312s] Max displacement: 0.00 um 
[03/18 23:08:45   1312s] Total instances moved : 0
[03/18 23:08:45   1312s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.390, REAL:0.392, MEM:2087.3M
[03/18 23:08:45   1312s] Total net bbox length = 1.888e+05 (8.218e+04 1.066e+05) (ext = 9.401e+03)
[03/18 23:08:45   1312s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2087.3MB
[03/18 23:08:45   1312s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2087.3MB) @(0:21:52 - 0:21:52).
[03/18 23:08:45   1312s] *** Finished refinePlace (0:21:52 mem=2087.3M) ***
[03/18 23:08:45   1312s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.23
[03/18 23:08:45   1312s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.430, REAL:0.430, MEM:2087.3M
[03/18 23:08:45   1312s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2087.3M
[03/18 23:08:46   1312s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.065, MEM:2087.3M
[03/18 23:08:46   1312s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.590, REAL:0.601, MEM:2087.3M
[03/18 23:08:46   1312s] End: GigaOpt Optimization in WNS mode
[03/18 23:08:46   1312s] Skipping post route harden opt
[03/18 23:08:46   1312s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:46   1312s] optDesignOneStep: Power Flow
[03/18 23:08:46   1312s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:08:46   1312s] Deleting Lib Analyzer.
[03/18 23:08:46   1312s] GigaOpt: target slack met, skip TNS optimization
[03/18 23:08:46   1312s]   Timing Snapshot: (REF)
[03/18 23:08:46   1312s]      Weighted WNS: 0.000
[03/18 23:08:46   1312s]       All  PG WNS: 0.000
[03/18 23:08:46   1312s]       High PG WNS: 0.000
[03/18 23:08:46   1312s]       All  PG TNS: 0.000
[03/18 23:08:46   1312s]       High PG TNS: 0.000
[03/18 23:08:46   1312s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:08:46   1312s] 
[03/18 23:08:46   1312s] 
[03/18 23:08:46   1312s] Creating Lib Analyzer ...
[03/18 23:08:46   1312s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:08:46   1312s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:08:46   1312s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:08:46   1312s] 
[03/18 23:08:47   1313s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:54 mem=2005.3M
[03/18 23:08:47   1313s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:54 mem=2005.3M
[03/18 23:08:47   1313s] Creating Lib Analyzer, finished. 
[03/18 23:08:47   1313s] **optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 1665.4M, totSessionCpu=0:21:54 **
[03/18 23:08:47   1313s] ** Profile ** Start :  cpu=0:00:00.0, mem=2005.3M
[03/18 23:08:47   1313s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2005.3M
[03/18 23:08:47   1314s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:2005.3M
[03/18 23:08:47   1314s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2005.3M
[03/18 23:08:47   1314s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2015.3M
[03/18 23:08:48   1314s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2015.3M
[03/18 23:08:48   1314s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.108  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.026%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2015.3M
[03/18 23:08:48   1314s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[03/18 23:08:48   1314s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:08:48   1314s] ### Creating LA Mngr. totSessionCpu=0:21:55 mem=2015.3M
[03/18 23:08:48   1314s] ### Creating LA Mngr, finished. totSessionCpu=0:21:55 mem=2015.3M
[03/18 23:08:48   1314s] End AAE Lib Interpolated Model. (MEM=2015.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Begin: Power Optimization
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Begin Power Analysis
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s]              0V	    VSS
[03/18 23:08:48   1314s]            0.9V	    VDD
[03/18 23:08:48   1314s] Begin Processing Timing Library for Power Calculation
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Begin Processing Timing Library for Power Calculation
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.62MB/3180.16MB/1665.62MB)
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.62MB/3180.16MB/1665.62MB)
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Begin Processing User Attributes
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.62MB/3180.16MB/1665.62MB)
[03/18 23:08:48   1314s] 
[03/18 23:08:48   1314s] Begin Processing Signal Activity
[03/18 23:08:48   1314s] 
[03/18 23:08:49   1315s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.91MB/3180.16MB/1665.91MB)
[03/18 23:08:49   1315s] 
[03/18 23:08:49   1315s] Begin Power Computation
[03/18 23:08:49   1315s] 
[03/18 23:08:49   1315s]       ----------------------------------------------------------
[03/18 23:08:49   1315s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:08:49   1315s]       # of cell(s) missing power table: 1
[03/18 23:08:49   1315s]       # of cell(s) missing leakage table: 0
[03/18 23:08:49   1315s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:08:49   1315s]       ----------------------------------------------------------
[03/18 23:08:49   1315s] CellName                                  Missing Table(s)
[03/18 23:08:49   1315s] TIEL                                      internal power, 
[03/18 23:08:49   1315s] 
[03/18 23:08:49   1315s] 
[03/18 23:08:50   1317s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1666.21MB/3180.16MB/1666.21MB)
[03/18 23:08:50   1317s] 
[03/18 23:08:50   1317s] Begin Processing User Attributes
[03/18 23:08:50   1317s] 
[03/18 23:08:50   1317s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1666.21MB/3180.16MB/1666.21MB)
[03/18 23:08:50   1317s] 
[03/18 23:08:50   1317s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1666.21MB/3180.16MB/1666.21MB)
[03/18 23:08:50   1317s] 
[03/18 23:08:50   1317s] *



[03/18 23:08:50   1317s] Total Power
[03/18 23:08:50   1317s] -----------------------------------------------------------------------------------------
[03/18 23:08:50   1317s] Total Internal Power:       37.03797752 	   77.8292%
[03/18 23:08:50   1317s] Total Switching Power:      10.01884485 	   21.0529%
[03/18 23:08:50   1317s] Total Leakage Power:         0.53199168 	    1.1179%
[03/18 23:08:50   1317s] Total Power:                47.58881407
[03/18 23:08:50   1317s] -----------------------------------------------------------------------------------------
[03/18 23:08:50   1317s] Processing average sequential pin duty cycle 
[03/18 23:08:51   1317s]   Timing Snapshot: (REF)
[03/18 23:08:51   1317s]      Weighted WNS: 0.000
[03/18 23:08:51   1317s]       All  PG WNS: 0.000
[03/18 23:08:51   1317s]       High PG WNS: 0.000
[03/18 23:08:51   1317s]       All  PG TNS: 0.000
[03/18 23:08:51   1317s]       High PG TNS: 0.000
[03/18 23:08:51   1317s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:08:51   1317s] 
[03/18 23:08:51   1317s] Begin: Core Power Optimization
[03/18 23:08:51   1317s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:57.5/0:26:29.3 (0.8), mem = 2034.4M
[03/18 23:08:51   1317s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.31
[03/18 23:08:51   1317s] (I,S,L,T): WC_VIEW: 35.4513, 5.1062, 0.517481, 41.075
[03/18 23:08:51   1317s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:08:51   1317s] ### Creating PhyDesignMc. totSessionCpu=0:21:58 mem=2034.4M
[03/18 23:08:51   1317s] OPERPROF: Starting DPlace-Init at level 1, MEM:2034.4M
[03/18 23:08:51   1317s] z: 2, totalTracks: 1
[03/18 23:08:51   1317s] z: 4, totalTracks: 1
[03/18 23:08:51   1317s] z: 6, totalTracks: 1
[03/18 23:08:51   1317s] z: 8, totalTracks: 1
[03/18 23:08:51   1317s] #spOpts: N=65 mergeVia=F 
[03/18 23:08:51   1317s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2034.4M
[03/18 23:08:51   1317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:2034.4M
[03/18 23:08:51   1317s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2034.4MB).
[03/18 23:08:51   1317s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.109, MEM:2034.4M
[03/18 23:08:51   1317s] TotalInstCnt at PhyDesignMc Initialization: 14,128
[03/18 23:08:51   1317s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:58 mem=2034.4M
[03/18 23:08:51   1317s] ### Creating RouteCongInterface, started
[03/18 23:08:51   1317s] ### Creating RouteCongInterface, finished
[03/18 23:08:51   1318s] Usable buffer cells for single buffer setup transform:
[03/18 23:08:51   1318s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/18 23:08:51   1318s] Number of usable buffer cells above: 18
[03/18 23:08:52   1318s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2034.4M
[03/18 23:08:52   1318s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2034.4M
[03/18 23:08:52   1319s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:08:52   1319s] Begin: glitch net info
[03/18 23:08:52   1319s] glitch slack range: number of glitch nets
[03/18 23:08:52   1319s] glitch slack < -0.32 : 0
[03/18 23:08:52   1319s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:08:52   1319s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:08:52   1319s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:08:52   1319s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:08:52   1319s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:08:52   1319s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:08:52   1319s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:08:52   1319s] -0.04 < glitch slack : 0
[03/18 23:08:52   1319s] End: glitch net info
[03/18 23:08:52   1319s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 51.03
[03/18 23:08:52   1319s] +----------+---------+--------+--------+------------+--------+
[03/18 23:08:52   1319s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 23:08:52   1319s] +----------+---------+--------+--------+------------+--------+
[03/18 23:08:52   1319s] |    51.03%|        -|   0.000|   0.000|   0:00:00.0| 2034.4M|
[03/18 23:08:52   1319s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 23:08:52   1319s] Running power reclaim iteration with 2.90954 cutoff 
[03/18 23:08:58   1324s] |    50.98%|      352|   0.000|   0.000|   0:00:06.0| 2110.7M|
[03/18 23:08:58   1325s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[03/18 23:08:58   1325s] +----------+---------+--------+--------+------------+--------+
[03/18 23:08:58   1325s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.98
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 350 **
[03/18 23:08:58   1325s] --------------------------------------------------------------
[03/18 23:08:58   1325s] |                                   | Total     | Sequential |
[03/18 23:08:58   1325s] --------------------------------------------------------------
[03/18 23:08:58   1325s] | Num insts resized                 |     339  |      22    |
[03/18 23:08:58   1325s] | Num insts undone                  |       2  |       0    |
[03/18 23:08:58   1325s] | Num insts Downsized               |      91  |      20    |
[03/18 23:08:58   1325s] | Num insts Samesized               |     248  |       2    |
[03/18 23:08:58   1325s] | Num insts Upsized                 |       0  |       0    |
[03/18 23:08:58   1325s] | Num multiple commits+uncommits    |      11  |       -    |
[03/18 23:08:58   1325s] --------------------------------------------------------------
[03/18 23:08:58   1325s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:08:58   1325s] Layer 3 has 64 constrained nets 
[03/18 23:08:58   1325s] Layer 7 has 3 constrained nets 
[03/18 23:08:58   1325s] **** End NDR-Layer Usage Statistics ****
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] =======================================================================
[03/18 23:08:58   1325s]                 Reasons for not reclaiming further
[03/18 23:08:58   1325s] =======================================================================
[03/18 23:08:58   1325s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] Resizing failure reasons
[03/18 23:08:58   1325s] ------------------------------------------------
[03/18 23:08:58   1325s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] Number of insts committed for which the initial cell was dont use = 0
[03/18 23:08:58   1325s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/18 23:08:58   1325s] End: Core Power Optimization (cpu = 0:00:07.5) (real = 0:00:07.0) **
[03/18 23:08:58   1325s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2110.7M
[03/18 23:08:58   1325s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2110.7M
[03/18 23:08:58   1325s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:08:58   1325s] (I,S,L,T): WC_VIEW: 35.4214, 5.08378, 0.515204, 41.0204
[03/18 23:08:58   1325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.31
[03/18 23:08:58   1325s] *** PowerOpt [finish] : cpu/real = 0:00:07.7/0:00:07.6 (1.0), totSession cpu/real = 0:22:05.2/0:26:37.0 (0.8), mem = 2110.7M
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] =============================================================================================
[03/18 23:08:58   1325s]  Step TAT Report for PowerOpt #5
[03/18 23:08:58   1325s] =============================================================================================
[03/18 23:08:58   1325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:08:58   1325s] ---------------------------------------------------------------------------------------------
[03/18 23:08:58   1325s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:08:58   1325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:58   1325s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:08:58   1325s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:08:58   1325s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:58   1325s] [ BottleneckAnalyzerInit ]      1   0:00:01.1  (  14.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 23:08:58   1325s] [ OptSingleIteration     ]      5   0:00:00.2  (   3.2 % )     0:00:04.3 /  0:00:04.3    1.0
[03/18 23:08:58   1325s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:08:58   1325s] [ OptEval                ]      6   0:00:02.2  (  29.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/18 23:08:58   1325s] [ OptCommit              ]      6   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.1
[03/18 23:08:58   1325s] [ IncrTimingUpdate       ]      6   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:08:58   1325s] [ PostCommitDelayUpdate  ]      5   0:00:00.2  (   2.7 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 23:08:58   1325s] [ IncrDelayCalc          ]     41   0:00:01.3  (  17.6 % )     0:00:01.3 /  0:00:01.4    1.0
[03/18 23:08:58   1325s] [ DrvFindVioNets         ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:08:58   1325s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 23:08:58   1325s] [ MISC                   ]          0:00:01.4  (  18.7 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 23:08:58   1325s] ---------------------------------------------------------------------------------------------
[03/18 23:08:58   1325s]  PowerOpt #5 TOTAL                  0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.7    1.0
[03/18 23:08:58   1325s] ---------------------------------------------------------------------------------------------
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] Running refinePlace -preserveRouting true -hardFence false
[03/18 23:08:58   1325s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2110.7M
[03/18 23:08:58   1325s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2110.7M
[03/18 23:08:58   1325s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2110.7M
[03/18 23:08:58   1325s] z: 2, totalTracks: 1
[03/18 23:08:58   1325s] z: 4, totalTracks: 1
[03/18 23:08:58   1325s] z: 6, totalTracks: 1
[03/18 23:08:58   1325s] z: 8, totalTracks: 1
[03/18 23:08:58   1325s] #spOpts: N=65 
[03/18 23:08:58   1325s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2110.7M
[03/18 23:08:58   1325s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.083, MEM:2110.7M
[03/18 23:08:58   1325s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2110.7MB).
[03/18 23:08:58   1325s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.105, MEM:2110.7M
[03/18 23:08:58   1325s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.100, REAL:0.105, MEM:2110.7M
[03/18 23:08:58   1325s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.24
[03/18 23:08:58   1325s] OPERPROF:   Starting RefinePlace at level 2, MEM:2110.7M
[03/18 23:08:58   1325s] *** Starting refinePlace (0:22:05 mem=2110.7M) ***
[03/18 23:08:58   1325s] Total net bbox length = 1.888e+05 (8.219e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:08:58   1325s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2110.7M
[03/18 23:08:58   1325s] Starting refinePlace ...
[03/18 23:08:58   1325s]   Spread Effort: high, post-route mode, useDDP on.
[03/18 23:08:58   1325s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2110.7MB) @(0:22:05 - 0:22:05).
[03/18 23:08:58   1325s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:08:58   1325s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 23:08:58   1325s] 
[03/18 23:08:58   1325s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:08:59   1325s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:08:59   1325s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2110.7MB) @(0:22:05 - 0:22:06).
[03/18 23:08:59   1325s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:08:59   1325s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2110.7MB
[03/18 23:08:59   1325s] Statistics of distance of Instance movement in refine placement:
[03/18 23:08:59   1325s]   maximum (X+Y) =         0.00 um
[03/18 23:08:59   1325s]   mean    (X+Y) =         0.00 um
[03/18 23:08:59   1325s] Summary Report:
[03/18 23:08:59   1325s] Instances move: 0 (out of 14079 movable)
[03/18 23:08:59   1325s] Instances flipped: 0
[03/18 23:08:59   1325s] Mean displacement: 0.00 um
[03/18 23:08:59   1325s] Max displacement: 0.00 um 
[03/18 23:08:59   1325s] Total instances moved : 0
[03/18 23:08:59   1325s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.370, REAL:0.370, MEM:2110.7M
[03/18 23:08:59   1325s] Total net bbox length = 1.888e+05 (8.219e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:08:59   1325s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2110.7MB
[03/18 23:08:59   1325s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2110.7MB) @(0:22:05 - 0:22:06).
[03/18 23:08:59   1325s] *** Finished refinePlace (0:22:06 mem=2110.7M) ***
[03/18 23:08:59   1325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.24
[03/18 23:08:59   1325s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.410, REAL:0.410, MEM:2110.7M
[03/18 23:08:59   1325s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2110.7M
[03/18 23:08:59   1325s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.061, MEM:2110.7M
[03/18 23:08:59   1325s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.570, REAL:0.576, MEM:2110.7M
[03/18 23:08:59   1325s] Running postRoute recovery in powerReclaim mode
[03/18 23:08:59   1325s] **optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 1676.1M, totSessionCpu=0:22:06 **
[03/18 23:08:59   1326s]   Timing/DRV Snapshot: (TGT)
[03/18 23:08:59   1326s]      Weighted WNS: 0.000
[03/18 23:08:59   1326s]       All  PG WNS: 0.000
[03/18 23:08:59   1326s]       High PG WNS: 0.000
[03/18 23:08:59   1326s]       All  PG TNS: 0.000
[03/18 23:08:59   1326s]       High PG TNS: 0.000
[03/18 23:08:59   1326s]          Tran DRV: 0
[03/18 23:08:59   1326s]           Cap DRV: 0
[03/18 23:08:59   1326s]        Fanout DRV: 0
[03/18 23:08:59   1326s]            Glitch: 0
[03/18 23:08:59   1326s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Checking setup slack degradation ...
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Recovery Manager:
[03/18 23:08:59   1326s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/18 23:08:59   1326s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[03/18 23:08:59   1326s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[03/18 23:08:59   1326s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Checking DRV degradation...
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Recovery Manager:
[03/18 23:08:59   1326s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:08:59   1326s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:08:59   1326s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:08:59   1326s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:08:59   1326s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=2102.69M, totSessionCpu=0:22:06).
[03/18 23:08:59   1326s] **optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 1676.1M, totSessionCpu=0:22:06 **
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Begin Power Analysis
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s]              0V	    VSS
[03/18 23:08:59   1326s]            0.9V	    VDD
[03/18 23:08:59   1326s] Begin Processing Timing Library for Power Calculation
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Begin Processing Timing Library for Power Calculation
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1676.12MB/3267.55MB/1676.12MB)
[03/18 23:08:59   1326s] 
[03/18 23:08:59   1326s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:08:59   1326s] 
[03/18 23:09:00   1326s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1676.12MB/3267.55MB/1676.12MB)
[03/18 23:09:00   1326s] 
[03/18 23:09:00   1326s] Begin Processing User Attributes
[03/18 23:09:00   1326s] 
[03/18 23:09:00   1326s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1676.12MB/3267.55MB/1676.12MB)
[03/18 23:09:00   1326s] 
[03/18 23:09:00   1326s] Begin Processing Signal Activity
[03/18 23:09:00   1326s] 
[03/18 23:09:00   1327s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1676.12MB/3267.55MB/1676.12MB)
[03/18 23:09:00   1327s] 
[03/18 23:09:00   1327s] Begin Power Computation
[03/18 23:09:00   1327s] 
[03/18 23:09:00   1327s]       ----------------------------------------------------------
[03/18 23:09:00   1327s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:09:00   1327s]       # of cell(s) missing power table: 1
[03/18 23:09:00   1327s]       # of cell(s) missing leakage table: 0
[03/18 23:09:00   1327s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:09:00   1327s]       ----------------------------------------------------------
[03/18 23:09:00   1327s] CellName                                  Missing Table(s)
[03/18 23:09:00   1327s] TIEL                                      internal power, 
[03/18 23:09:00   1327s] 
[03/18 23:09:00   1327s] 
[03/18 23:09:02   1328s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1676.28MB/3267.55MB/1676.28MB)
[03/18 23:09:02   1328s] 
[03/18 23:09:02   1328s] Begin Processing User Attributes
[03/18 23:09:02   1328s] 
[03/18 23:09:02   1328s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1676.28MB/3267.55MB/1676.28MB)
[03/18 23:09:02   1328s] 
[03/18 23:09:02   1328s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1676.28MB/3267.55MB/1676.28MB)
[03/18 23:09:02   1328s] 
[03/18 23:09:02   1328s] *



[03/18 23:09:02   1328s] Total Power
[03/18 23:09:02   1328s] -----------------------------------------------------------------------------------------
[03/18 23:09:02   1328s] Total Internal Power:       37.00717042 	   77.8561%
[03/18 23:09:02   1328s] Total Switching Power:       9.99588407 	   21.0295%
[03/18 23:09:02   1328s] Total Leakage Power:         0.52972696 	    1.1144%
[03/18 23:09:02   1328s] Total Power:                47.53278144
[03/18 23:09:02   1328s] -----------------------------------------------------------------------------------------
[03/18 23:09:02   1328s] Processing average sequential pin duty cycle 
[03/18 23:09:02   1329s] ** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
[03/18 23:09:02   1329s] End: Power Optimization (cpu=0:00:12, real=0:00:11, mem=2007.36M, totSessionCpu=0:22:09).
[03/18 23:09:02   1329s] **optDesign ... cpu = 0:01:11, real = 0:01:12, mem = 1668.2M, totSessionCpu=0:22:09 **
[03/18 23:09:02   1329s]   Timing/DRV Snapshot: (REF)
[03/18 23:09:02   1329s]      Weighted WNS: 0.000
[03/18 23:09:02   1329s]       All  PG WNS: 0.000
[03/18 23:09:02   1329s]       High PG WNS: 0.000
[03/18 23:09:02   1329s]       All  PG TNS: 0.000
[03/18 23:09:02   1329s]       High PG TNS: 0.000
[03/18 23:09:02   1329s]          Tran DRV: 0
[03/18 23:09:02   1329s]           Cap DRV: 0
[03/18 23:09:02   1329s]        Fanout DRV: 0
[03/18 23:09:02   1329s]            Glitch: 0
[03/18 23:09:02   1329s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:09:02   1329s] 
[03/18 23:09:03   1329s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2007.4M
[03/18 23:09:03   1329s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:2007.4M
[03/18 23:09:03   1329s] GigaOpt Hold Optimizer is used
[03/18 23:09:03   1329s] Include MVT Delays for Hold Opt
[03/18 23:09:03   1329s] Deleting Cell Server ...
[03/18 23:09:03   1329s] Deleting Lib Analyzer.
[03/18 23:09:03   1329s] <optDesign CMD> fixhold  no -lvt Cells
[03/18 23:09:03   1329s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[03/18 23:09:03   1329s] optDesignOneStep: Power Flow
[03/18 23:09:03   1329s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[03/18 23:09:03   1329s] End AAE Lib Interpolated Model. (MEM=2007.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:09:03   1329s] 
[03/18 23:09:03   1329s] Creating Lib Analyzer ...
[03/18 23:09:03   1329s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:09:03   1329s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:09:03   1329s] Summary for sequential cells identification: 
[03/18 23:09:03   1329s]   Identified SBFF number: 199
[03/18 23:09:03   1329s]   Identified MBFF number: 0
[03/18 23:09:03   1329s]   Identified SB Latch number: 0
[03/18 23:09:03   1329s]   Identified MB Latch number: 0
[03/18 23:09:03   1329s]   Not identified SBFF number: 0
[03/18 23:09:03   1329s]   Not identified MBFF number: 0
[03/18 23:09:03   1329s]   Not identified SB Latch number: 0
[03/18 23:09:03   1329s]   Not identified MB Latch number: 0
[03/18 23:09:03   1329s]   Number of sequential cells which are not FFs: 104
[03/18 23:09:03   1329s]  Visiting view : WC_VIEW
[03/18 23:09:03   1329s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/18 23:09:03   1329s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:09:03   1329s]  Visiting view : BC_VIEW
[03/18 23:09:03   1329s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 23:09:03   1329s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:09:03   1329s]  Setting StdDelay to 25.80
[03/18 23:09:03   1329s] Creating Cell Server, finished. 
[03/18 23:09:03   1329s] 
[03/18 23:09:03   1329s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/18 23:09:03   1329s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 23:09:03   1329s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:09:03   1329s] 
[03/18 23:09:04   1330s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:10 mem=2007.4M
[03/18 23:09:04   1330s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:10 mem=2007.4M
[03/18 23:09:04   1330s] Creating Lib Analyzer, finished. 
[03/18 23:09:04   1330s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:22:10 mem=2007.4M ***
[03/18 23:09:04   1330s] End AAE Lib Interpolated Model. (MEM=2007.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:09:04   1330s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:09:04   1330s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:09:04   1330s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/18 23:09:04   1330s] Latch borrow mode reset to max_borrow
[03/18 23:09:04   1330s] Starting delay calculation for Hold views
[03/18 23:09:04   1330s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:09:04   1330s] #################################################################################
[03/18 23:09:04   1330s] # Design Stage: PostRoute
[03/18 23:09:04   1330s] # Design Name: fullchip
[03/18 23:09:04   1330s] # Design Mode: 65nm
[03/18 23:09:04   1330s] # Analysis Mode: MMMC OCV 
[03/18 23:09:04   1330s] # Parasitics Mode: SPEF/RCDB
[03/18 23:09:04   1330s] # Signoff Settings: SI On 
[03/18 23:09:04   1330s] #################################################################################
[03/18 23:09:04   1330s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:09:04   1330s] Setting infinite Tws ...
[03/18 23:09:04   1330s] First Iteration Infinite Tw... 
[03/18 23:09:04   1330s] Calculate late delays in OCV mode...
[03/18 23:09:04   1330s] Calculate early delays in OCV mode...
[03/18 23:09:04   1330s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 23:09:04   1330s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:09:04   1330s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:09:04   1330s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:09:04   1330s] Total number of fetched objects 15922
[03/18 23:09:04   1330s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:09:04   1330s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:09:04   1330s] End delay calculation. (MEM=0 CPU=0:00:04.3 REAL=0:00:04.0)
[03/18 23:09:04   1330s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
[03/18 23:09:04   1330s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 0.0M) ***
[03/18 23:09:04   1330s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:09:04   1330s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:09:04   1330s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:09:04   1330s] 
[03/18 23:09:04   1330s] Executing IPO callback for view pruning ..
[03/18 23:09:04   1330s] 
[03/18 23:09:04   1330s] Active hold views:
[03/18 23:09:04   1330s]  BC_VIEW
[03/18 23:09:04   1330s]   Dominating endpoints: 0
[03/18 23:09:04   1330s]   Dominating TNS: -0.000
[03/18 23:09:04   1330s] 
[03/18 23:09:04   1330s] Starting SI iteration 2
[03/18 23:09:04   1330s] Calculate late delays in OCV mode...
[03/18 23:09:04   1330s] Calculate early delays in OCV mode...
[03/18 23:09:04   1330s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:09:04   1330s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:09:04   1330s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:09:04   1330s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:09:04   1330s] Total number of fetched objects 15922
[03/18 23:09:04   1330s] AAE_INFO-618: Total number of nets in the design is 15942,  0.0 percent of the nets selected for SI analysis
[03/18 23:09:04   1330s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
[03/18 23:09:04   1330s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
[03/18 23:09:04   1330s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
[03/18 23:09:04   1330s] *** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:22.8 mem=0.0M)
[03/18 23:09:04   1330s] Done building cte hold timing graph (fixHold) cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:00:22.8 mem=0.0M ***
[03/18 23:09:04   1330s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/18 23:09:04   1330s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
[03/18 23:09:04   1330s] Timing Data dump into file /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/coe_eosdata_lWG9aV/BC_VIEW.twf, for view: BC_VIEW 
[03/18 23:09:04   1330s] 	 Dumping view 1 BC_VIEW 
[03/18 23:09:04   1330s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:00:24.0 mem=0.0M ***
[03/18 23:09:04   1330s] *** QThread HoldInit [finish] : cpu/real = 0:00:10.0/0:00:09.9 (1.0), mem = 0.0M
[03/18 23:09:04   1330s] 
[03/18 23:09:04   1330s] =============================================================================================
[03/18 23:09:04   1330s]  Step TAT Report for QThreadWorker #1
[03/18 23:09:04   1330s] =============================================================================================
[03/18 23:09:04   1330s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:09:04   1330s] ---------------------------------------------------------------------------------------------
[03/18 23:09:04   1330s] [ ViewPruning            ]      5   0:00:00.1  (   0.9 % )     0:00:00.3 /  0:00:00.3    0.9
[03/18 23:09:04   1330s] [ TimingUpdate           ]      2   0:00:00.7  (   7.0 % )     0:00:08.0 /  0:00:08.0    1.0
[03/18 23:09:04   1330s] [ FullDelayCalc          ]      1   0:00:07.0  (  70.4 % )     0:00:07.3 /  0:00:07.3    1.0
[03/18 23:09:04   1330s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:09:04   1330s] [ SlackTraversorInit     ]      2   0:00:00.7  (   6.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 23:09:04   1330s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:04   1330s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:04   1330s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:04   1330s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:09:04   1330s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:09:04   1330s] [ MISC                   ]          0:00:00.8  (   8.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 23:09:04   1330s] ---------------------------------------------------------------------------------------------
[03/18 23:09:04   1330s]  QThreadWorker #1 TOTAL             0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:10.0    1.0
[03/18 23:09:04   1330s] ---------------------------------------------------------------------------------------------
[03/18 23:09:04   1330s] 
[03/18 23:09:14   1339s]  
_______________________________________________________________________
[03/18 23:09:14   1339s] Done building cte setup timing graph (fixHold) cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:22:20 mem=2007.4M ***
[03/18 23:09:14   1339s] ** Profile ** Start :  cpu=0:00:00.0, mem=2007.4M
[03/18 23:09:14   1339s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2017.4M
[03/18 23:09:14   1340s] *info: category slack lower bound [L 0.0] default
[03/18 23:09:14   1340s] *info: category slack lower bound [H 0.0] reg2reg 
[03/18 23:09:14   1340s] --------------------------------------------------- 
[03/18 23:09:14   1340s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/18 23:09:14   1340s] --------------------------------------------------- 
[03/18 23:09:14   1340s]          WNS    reg2regWNS
[03/18 23:09:14   1340s]     0.002 ns      0.002 ns
[03/18 23:09:14   1340s] --------------------------------------------------- 
[03/18 23:09:14   1340s] Restoring Auto Hold Views:  BC_VIEW
[03/18 23:09:14   1340s] Restoring Active Hold Views:  BC_VIEW 
[03/18 23:09:14   1340s] Restoring Hold Target Slack: 0
[03/18 23:09:14   1340s] Loading timing data from /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/coe_eosdata_lWG9aV/BC_VIEW.twf 
[03/18 23:09:14   1340s] 	 Loading view 1 BC_VIEW 
[03/18 23:09:14   1340s] 
[03/18 23:09:14   1340s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/18 23:09:14   1340s] *Info: worst delay setup view: WC_VIEW
[03/18 23:09:14   1340s] Footprint list for hold buffering (delay unit: ps)
[03/18 23:09:14   1340s] =================================================================
[03/18 23:09:14   1340s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/18 23:09:14   1340s] ------------------------------------------------------------------
[03/18 23:09:14   1340s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/18 23:09:14   1340s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/18 23:09:14   1340s] =================================================================
[03/18 23:09:14   1340s] Deleting Cell Server ...
[03/18 23:09:14   1340s] Deleting Lib Analyzer.
[03/18 23:09:14   1340s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:09:14   1340s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:09:14   1340s] Summary for sequential cells identification: 
[03/18 23:09:14   1340s]   Identified SBFF number: 199
[03/18 23:09:14   1340s]   Identified MBFF number: 0
[03/18 23:09:14   1340s]   Identified SB Latch number: 0
[03/18 23:09:14   1340s]   Identified MB Latch number: 0
[03/18 23:09:14   1340s]   Not identified SBFF number: 0
[03/18 23:09:14   1340s]   Not identified MBFF number: 0
[03/18 23:09:14   1340s]   Not identified SB Latch number: 0
[03/18 23:09:14   1340s]   Not identified MB Latch number: 0
[03/18 23:09:14   1340s]   Number of sequential cells which are not FFs: 104
[03/18 23:09:14   1340s]  Visiting view : WC_VIEW
[03/18 23:09:14   1340s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/18 23:09:14   1340s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:09:14   1340s]  Visiting view : BC_VIEW
[03/18 23:09:14   1340s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 23:09:14   1340s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:09:14   1340s]  Setting StdDelay to 25.80
[03/18 23:09:14   1340s] Creating Cell Server, finished. 
[03/18 23:09:14   1340s] 
[03/18 23:09:14   1340s] Hold Timer stdDelay = 25.8ps
[03/18 23:09:14   1340s]  Visiting view : BC_VIEW
[03/18 23:09:14   1340s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 23:09:14   1340s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:09:14   1340s] ** Profile ** Start :  cpu=0:00:00.0, mem=2017.4M
[03/18 23:09:14   1340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2017.4M
[03/18 23:09:14   1340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.083, MEM:2017.4M
[03/18 23:09:14   1340s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2017.4M
[03/18 23:09:15   1340s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=2017.4M
[03/18 23:09:15   1340s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:23, real = 0:01:25, mem = 1656.4M, totSessionCpu=0:22:21 **
[03/18 23:09:15   1340s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:20.5/0:26:53.3 (0.8), mem = 1999.4M
[03/18 23:09:15   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.32
[03/18 23:09:15   1340s] (I,S,L,T): WC_VIEW: 35.4214, 5.08378, 0.515204, 41.0204
[03/18 23:09:15   1340s] 
[03/18 23:09:15   1340s] Creating Lib Analyzer ...
[03/18 23:09:15   1340s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:09:15   1340s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 23:09:15   1340s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:09:15   1340s] 
[03/18 23:09:16   1341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:22 mem=2007.4M
[03/18 23:09:16   1341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:22 mem=2007.4M
[03/18 23:09:16   1341s] Creating Lib Analyzer, finished. 
[03/18 23:09:16   1341s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 23:09:16   1341s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 23:09:16   1341s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 23:09:16   1341s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 23:09:16   1341s] *info: Run optDesign holdfix with 1 thread.
[03/18 23:09:16   1341s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:09:16   1342s] --------------------------------------------------- 
[03/18 23:09:16   1342s]    Hold Timing Summary  - Initial 
[03/18 23:09:16   1342s] --------------------------------------------------- 
[03/18 23:09:16   1342s]  Target slack:       0.0000 ns
[03/18 23:09:16   1342s]  View: BC_VIEW 
[03/18 23:09:16   1342s]    WNS:       0.0525
[03/18 23:09:16   1342s]    TNS:       0.0000
[03/18 23:09:16   1342s]    VP :            0
[03/18 23:09:16   1342s]    Worst hold path end point: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_29_/D 
[03/18 23:09:16   1342s] --------------------------------------------------- 
[03/18 23:09:16   1342s] *** Hold timing is met. Hold fixing is not needed 
[03/18 23:09:16   1342s] **INFO: total 0 insts, 0 nets marked don't touch
[03/18 23:09:16   1342s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/18 23:09:16   1342s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/18 23:09:16   1342s] 
[03/18 23:09:16   1342s] Capturing REF for hold ...
[03/18 23:09:16   1342s]    Hold Timing Snapshot: (REF)
[03/18 23:09:16   1342s]              All PG WNS: 0.000
[03/18 23:09:16   1342s]              All PG TNS: 0.000
[03/18 23:09:16   1342s] (I,S,L,T): WC_VIEW: 35.4214, 5.08378, 0.515204, 41.0204
[03/18 23:09:16   1342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.32
[03/18 23:09:16   1342s] *** HoldOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:22:22.1/0:26:54.8 (0.8), mem = 2007.4M
[03/18 23:09:16   1342s] 
[03/18 23:09:16   1342s] =============================================================================================
[03/18 23:09:16   1342s]  Step TAT Report for HoldOpt #2
[03/18 23:09:16   1342s] =============================================================================================
[03/18 23:09:16   1342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:09:16   1342s] ---------------------------------------------------------------------------------------------
[03/18 23:09:16   1342s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 23:09:16   1342s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[03/18 23:09:16   1342s] [ QThreadMaster          ]      1   0:00:10.0  (  74.8 % )     0:00:10.0 /  0:00:09.0    0.9
[03/18 23:09:16   1342s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:09:16   1342s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:09:16   1342s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:09:16   1342s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:09:16   1342s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 23:09:16   1342s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  14.9 % )     0:00:02.0 /  0:00:02.0    1.0
[03/18 23:09:16   1342s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:16   1342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:16   1342s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:16   1342s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:16   1342s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:09:16   1342s] [ GenerateDrvReportData  ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:09:16   1342s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:09:16   1342s] [ MISC                   ]          0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:09:16   1342s] ---------------------------------------------------------------------------------------------
[03/18 23:09:16   1342s]  HoldOpt #2 TOTAL                   0:00:13.4  ( 100.0 % )     0:00:13.4 /  0:00:12.4    0.9
[03/18 23:09:16   1342s] ---------------------------------------------------------------------------------------------
[03/18 23:09:16   1342s] 
[03/18 23:09:16   1342s] Deleting Cell Server ...
[03/18 23:09:16   1342s] Deleting Lib Analyzer.
[03/18 23:09:16   1342s] Running postRoute recovery in preEcoRoute mode
[03/18 23:09:16   1342s] **optDesign ... cpu = 0:01:24, real = 0:01:26, mem = 1656.4M, totSessionCpu=0:22:22 **
[03/18 23:09:16   1342s]   DRV Snapshot: (TGT)
[03/18 23:09:16   1342s]          Tran DRV: 0
[03/18 23:09:16   1342s]           Cap DRV: 0
[03/18 23:09:16   1342s]        Fanout DRV: 0
[03/18 23:09:16   1342s]            Glitch: 0
[03/18 23:09:16   1342s] 
[03/18 23:09:16   1342s] Creating Lib Analyzer ...
[03/18 23:09:16   1342s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:09:16   1342s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:09:16   1342s] Summary for sequential cells identification: 
[03/18 23:09:16   1342s]   Identified SBFF number: 199
[03/18 23:09:16   1342s]   Identified MBFF number: 0
[03/18 23:09:16   1342s]   Identified SB Latch number: 0
[03/18 23:09:16   1342s]   Identified MB Latch number: 0
[03/18 23:09:16   1342s]   Not identified SBFF number: 0
[03/18 23:09:16   1342s]   Not identified MBFF number: 0
[03/18 23:09:16   1342s]   Not identified SB Latch number: 0
[03/18 23:09:16   1342s]   Not identified MB Latch number: 0
[03/18 23:09:16   1342s]   Number of sequential cells which are not FFs: 104
[03/18 23:09:16   1342s]  Visiting view : WC_VIEW
[03/18 23:09:16   1342s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 23:09:16   1342s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:09:16   1342s]  Visiting view : BC_VIEW
[03/18 23:09:16   1342s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 23:09:16   1342s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:09:16   1342s]  Setting StdDelay to 14.50
[03/18 23:09:16   1342s] Creating Cell Server, finished. 
[03/18 23:09:16   1342s] 
[03/18 23:09:17   1342s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:09:17   1342s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:09:17   1342s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:09:17   1342s] 
[03/18 23:09:18   1343s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:24 mem=2009.4M
[03/18 23:09:18   1343s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:24 mem=2009.4M
[03/18 23:09:18   1343s] Creating Lib Analyzer, finished. 
[03/18 23:09:18   1343s] Checking DRV degradation...
[03/18 23:09:18   1343s] 
[03/18 23:09:18   1343s] Recovery Manager:
[03/18 23:09:18   1343s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:09:18   1343s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:09:18   1343s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:09:18   1343s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:09:18   1343s] 
[03/18 23:09:18   1343s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:09:18   1343s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2007.41M, totSessionCpu=0:22:24).
[03/18 23:09:18   1343s] **optDesign ... cpu = 0:01:26, real = 0:01:28, mem = 1662.6M, totSessionCpu=0:22:24 **
[03/18 23:09:18   1343s] 
[03/18 23:09:18   1343s]   DRV Snapshot: (REF)
[03/18 23:09:18   1343s]          Tran DRV: 0
[03/18 23:09:18   1343s]           Cap DRV: 0
[03/18 23:09:18   1343s]        Fanout DRV: 0
[03/18 23:09:18   1343s]            Glitch: 0
[03/18 23:09:18   1343s] Skipping post route harden opt
[03/18 23:09:18   1343s] ### Creating LA Mngr. totSessionCpu=0:22:24 mem=2007.4M
[03/18 23:09:18   1343s] ### Creating LA Mngr, finished. totSessionCpu=0:22:24 mem=2007.4M
[03/18 23:09:18   1344s] Default Rule : ""
[03/18 23:09:18   1344s] Non Default Rules :
[03/18 23:09:18   1344s] Worst Slack : 0.002 ns
[03/18 23:09:18   1344s] 
[03/18 23:09:18   1344s] Start Layer Assignment ...
[03/18 23:09:18   1344s] WNS(0.002ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 23:09:18   1344s] 
[03/18 23:09:18   1344s] Select 0 cadidates out of 15942.
[03/18 23:09:18   1344s] No critical nets selected. Skipped !
[03/18 23:09:18   1344s] GigaOpt: setting up router preferences
[03/18 23:09:18   1344s]         design wns: 0.0020
[03/18 23:09:18   1344s]         slack threshold: 1.4520
[03/18 23:09:18   1344s] GigaOpt: 2 nets assigned router directives
[03/18 23:09:18   1344s] 
[03/18 23:09:18   1344s] Start Assign Priority Nets ...
[03/18 23:09:18   1344s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 23:09:18   1344s] Existing Priority Nets 0 (0.0%)
[03/18 23:09:18   1344s] Total Assign Priority Nets 390 (2.5%)
[03/18 23:09:18   1344s] ### Creating LA Mngr. totSessionCpu=0:22:24 mem=2007.4M
[03/18 23:09:18   1344s] ### Creating LA Mngr, finished. totSessionCpu=0:22:24 mem=2007.4M
[03/18 23:09:18   1344s] Default Rule : ""
[03/18 23:09:18   1344s] Non Default Rules :
[03/18 23:09:18   1344s] Worst Slack : 0.002 ns
[03/18 23:09:18   1344s] 
[03/18 23:09:18   1344s] Start Layer Assignment ...
[03/18 23:09:18   1344s] WNS(0.002ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 23:09:18   1344s] 
[03/18 23:09:18   1344s] Select 0 cadidates out of 15942.
[03/18 23:09:18   1344s] No critical nets selected. Skipped !
[03/18 23:09:18   1344s] GigaOpt: setting up router preferences
[03/18 23:09:18   1344s]         design wns: 0.0020
[03/18 23:09:18   1344s]         slack threshold: 1.4520
[03/18 23:09:19   1344s] GigaOpt: 0 nets assigned router directives
[03/18 23:09:19   1344s] 
[03/18 23:09:19   1344s] Start Assign Priority Nets ...
[03/18 23:09:19   1344s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 23:09:19   1344s] Existing Priority Nets 0 (0.0%)
[03/18 23:09:19   1344s] Total Assign Priority Nets 416 (2.6%)
[03/18 23:09:19   1344s] ** Profile ** Start :  cpu=0:00:00.0, mem=2077.7M
[03/18 23:09:19   1344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2077.7M
[03/18 23:09:19   1344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:2077.7M
[03/18 23:09:19   1344s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2077.7M
[03/18 23:09:19   1345s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2077.7M
[03/18 23:09:19   1345s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2077.7M
[03/18 23:09:19   1345s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2077.7M
[03/18 23:09:19   1345s] **optDesign ... cpu = 0:01:27, real = 0:01:29, mem = 1600.8M, totSessionCpu=0:22:25 **
[03/18 23:09:19   1345s] -routeWithEco false                       # bool, default=false
[03/18 23:09:19   1345s] -routeWithEco true                        # bool, default=false, user setting
[03/18 23:09:19   1345s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:09:19   1345s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:09:19   1345s] -routeWithTimingDriven false              # bool, default=false
[03/18 23:09:19   1345s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:09:19   1345s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/18 23:09:19   1345s] Existing Dirty Nets : 0
[03/18 23:09:19   1345s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/18 23:09:19   1345s] Reset Dirty Nets : 0
[03/18 23:09:19   1345s] 
[03/18 23:09:19   1345s] globalDetailRoute
[03/18 23:09:19   1345s] 
[03/18 23:09:19   1345s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:09:19   1345s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:09:19   1345s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:09:19   1345s] #setNanoRouteMode -routeWithEco true
[03/18 23:09:19   1345s] #setNanoRouteMode -routeWithSiDriven false
[03/18 23:09:19   1345s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:09:19   1345s] #Start globalDetailRoute on Sat Mar 18 23:09:19 2023
[03/18 23:09:19   1345s] #
[03/18 23:09:19   1345s] ### Time Record (Pre Callback) is installed.
[03/18 23:09:19   1345s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 47799 access done (mem: 1958.727M)
[03/18 23:09:19   1345s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:09:19   1345s] ### Time Record (DB Import) is installed.
[03/18 23:09:19   1345s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:09:19   1345s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:09:20   1345s] ### Net info: total nets: 15942
[03/18 23:09:20   1345s] ### Net info: dirty nets: 0
[03/18 23:09:20   1345s] ### Net info: marked as disconnected nets: 0
[03/18 23:09:20   1345s] #num needed restored net=0
[03/18 23:09:20   1345s] #need_extraction net=0 (total=15942)
[03/18 23:09:20   1345s] ### Net info: fully routed nets: 15922
[03/18 23:09:20   1345s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:09:20   1345s] ### Net info: unrouted nets: 0
[03/18 23:09:20   1345s] ### Net info: re-extraction nets: 0
[03/18 23:09:20   1345s] ### Net info: ignored nets: 0
[03/18 23:09:20   1345s] ### Net info: skip routing nets: 0
[03/18 23:09:20   1346s] #Processed 319 dirty instances, 34 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/18 23:09:20   1346s] #(318 insts marked dirty, reset pre-exisiting dirty flag on 345 insts, 846 nets marked need extraction)
[03/18 23:09:20   1346s] ### Time Record (DB Import) is uninstalled.
[03/18 23:09:20   1346s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:09:20   1346s] #RTESIG:78da8dd1bd0ac230100060679fe2481d2ad89a6b9a5eba0aae2aa2aea5622a85fe40920e
[03/18 23:09:20   1346s] #       bebd551cadf1d6fbb8df6071d91e81611e234596131508bb63c211058f78c2698d7931a6
[03/18 23:09:20   1346s] #       ce1b360f16fbc309310756958dd50c42a74d579ac70a06ab0d58ed5cdddd971f28527066
[03/18 23:09:20   1346s] #       d0105efbbef94a6492f988921cdedd7e18144202a6b1e4af80b06afad24d4899ff518e52
[03/18 23:09:20   1346s] #       3f4a13f2a30c856f41cc48790da1f750a8b8f40fa41081b5fa560fedf83eebcc989b9099
[03/18 23:09:20   1346s] #       f4b7fce7508a7ecd3e7b02c042c23d
[03/18 23:09:20   1346s] #
[03/18 23:09:20   1346s] #Skip comparing routing design signature in db-snapshot flow
[03/18 23:09:20   1346s] #RTESIG:78da8d903b0b02311084adfd154bb438c147f692dce65ac15645d4f638318a700f487285
[03/18 23:09:20   1346s] #       ffde07828dba6e3b1f33b33318ee171b10984f912641121508cb4d2a11959cc854d20cf3
[03/18 23:09:20   1346s] #       e22eede6a23f18aed65bc41cc4a9ac82139044e79bd25fc7d005e721b8182fcd79f40295
[03/18 23:09:20   1346s] #       86e83b07c9a16dab8f8849330eb146c233ed07834a19403d35f271909caab68c5f4893ff
[03/18 23:09:20   1346s] #       61479a87744a3c94a1e21ec44cebf7a021fabbf40524cb9a11b28ba295866f6e1141d4ee
[03/18 23:09:20   1346s] #       78e96aa696cd0c1ff9cfa2967e75efdd00c82ccef0
[03/18 23:09:20   1346s] #
[03/18 23:09:20   1346s] ### Time Record (Global Routing) is installed.
[03/18 23:09:20   1346s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:09:20   1346s] ### Time Record (Data Preparation) is installed.
[03/18 23:09:20   1346s] #Start routing data preparation on Sat Mar 18 23:09:20 2023
[03/18 23:09:20   1346s] #
[03/18 23:09:20   1346s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:09:20   1346s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:09:20   1346s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:09:20   1346s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 23:09:20   1346s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:09:20   1346s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:09:20   1346s] #Initial pin access analysis.
[03/18 23:09:21   1346s] #Detail pin access analysis.
[03/18 23:09:21   1346s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:09:21   1346s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:09:21   1346s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:09:21   1346s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:09:21   1346s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:09:21   1346s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:09:21   1346s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:09:21   1346s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:09:21   1346s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:09:21   1347s] #Regenerating Ggrids automatically.
[03/18 23:09:21   1347s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:09:21   1347s] #Using automatically generated G-grids.
[03/18 23:09:22   1347s] #Done routing data preparation.
[03/18 23:09:22   1347s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1559.66 (MB), peak = 1685.69 (MB)
[03/18 23:09:22   1347s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:09:22   1347s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:09:22   1347s] #Merging special wires: starts on Sat Mar 18 23:09:22 2023 with memory = 1559.66 (MB), peak = 1685.69 (MB)
[03/18 23:09:22   1347s] #
[03/18 23:09:22   1347s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:22   1347s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 203.12000 37.71000 ) on M1 for NET CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 234.32000 30.51000 ) on M1 for NET CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 230.47500 25.49000 ) on M1 for NET CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 248.92000 19.71000 ) on M1 for NET CTS_33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 256.92000 18.29000 ) on M1 for NET CTS_33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 178.07500 243.09000 ) on M1 for NET CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 127.27500 264.69000 ) on M1 for NET CTS_46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 368.87500 133.31000 ) on M1 for NET CTS_31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 282.27500 201.71000 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 278.07500 162.11000 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 204.29500 37.90000 ) on M1 for NET FE_OFN89_n11444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 235.49500 30.70000 ) on M1 for NET FE_OFN89_n11444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 229.30000 25.30000 ) on M1 for NET FE_OFN89_n11444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 125.86500 61.50500 ) on M1 for NET n7744. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 18.84500 189.07000 ) on M1 for NET FE_OFN79_n7328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 13.83000 176.61500 ) on M1 for NET FE_OFN65_n1945. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 17.24500 174.67000 ) on M1 for NET FE_OFN63_n1943. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 241.52000 16.20000 ) on M1 for NET FE_OFN1_n8527. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 250.09500 19.90000 ) on M1 for NET FE_OFN90_n11444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 258.09500 18.10000 ) on M1 for NET FE_OFN90_n11444. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:09:22   1348s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/18 23:09:22   1348s] #To increase the message display limit, refer to the product command reference manual.
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Connectivity extraction summary:
[03/18 23:09:22   1348s] #844 routed nets are extracted.
[03/18 23:09:22   1348s] #    251 (1.57%) extracted nets are partially routed.
[03/18 23:09:22   1348s] #15078 routed net(s) are imported.
[03/18 23:09:22   1348s] #20 nets are fixed|skipped|trivial (not extracted).
[03/18 23:09:22   1348s] #Total number of nets = 15942.
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Found 0 nets for post-route si or timing fixing.
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Finished routing data preparation on Sat Mar 18 23:09:22 2023
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Cpu time = 00:00:02
[03/18 23:09:22   1348s] #Elapsed time = 00:00:02
[03/18 23:09:22   1348s] #Increased memory = 5.92 (MB)
[03/18 23:09:22   1348s] #Total memory = 1559.66 (MB)
[03/18 23:09:22   1348s] #Peak memory = 1685.69 (MB)
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] ### Time Record (Global Routing) is installed.
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Start global routing on Sat Mar 18 23:09:22 2023
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Start global routing initialization on Sat Mar 18 23:09:22 2023
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Number of eco nets is 251
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] #Start global routing data preparation on Sat Mar 18 23:09:22 2023
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 23:09:22 2023 with memory = 1559.70 (MB), peak = 1685.69 (MB)
[03/18 23:09:22   1348s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:22   1348s] #Start routing resource analysis on Sat Mar 18 23:09:22 2023
[03/18 23:09:22   1348s] #
[03/18 23:09:22   1348s] ### init_is_bin_blocked starts on Sat Mar 18 23:09:22 2023 with memory = 1559.70 (MB), peak = 1685.69 (MB)
[03/18 23:09:22   1348s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:22   1348s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 23:09:22 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### adjust_flow_cap starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### adjust_partial_route_blockage starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### set_via_blocked starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### copy_flow starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] #Routing resource analysis is done on Sat Mar 18 23:09:23 2023
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] ### report_flow_cap starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] #  Resource Analysis:
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 23:09:23   1348s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 23:09:23   1348s] #  --------------------------------------------------------------
[03/18 23:09:23   1348s] #  M1             H        1892          79       17292    58.81%
[03/18 23:09:23   1348s] #  M2             V        1889          84       17292     1.58%
[03/18 23:09:23   1348s] #  M3             H        1971           0       17292     0.21%
[03/18 23:09:23   1348s] #  M4             V        1399         574       17292     3.01%
[03/18 23:09:23   1348s] #  M5             H        1971           0       17292     0.00%
[03/18 23:09:23   1348s] #  M6             V        1973           0       17292     0.00%
[03/18 23:09:23   1348s] #  M7             H         493           0       17292     0.00%
[03/18 23:09:23   1348s] #  M8             V         493           0       17292     0.00%
[03/18 23:09:23   1348s] #  --------------------------------------------------------------
[03/18 23:09:23   1348s] #  Total                  12081       4.67%      138336     7.95%
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] #  66 nets (0.41%) with 1 preferred extra spacing.
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### analyze_m2_tracks starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### report_initial_resource starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### mark_pg_pins_accessibility starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### set_net_region starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] #Global routing data preparation is done on Sat Mar 18 23:09:23 2023
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] #
[03/18 23:09:23   1348s] ### prepare_level starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### init level 1 starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### Level 1 hgrid = 132 X 131
[03/18 23:09:23   1348s] ### init level 2 starts on Sat Mar 18 23:09:23 2023 with memory = 1562.24 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### Level 2 hgrid = 33 X 33  (large_net only)
[03/18 23:09:23   1348s] ### init level 3 starts on Sat Mar 18 23:09:23 2023 with memory = 1563.37 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### Level 3 hgrid = 9 X 9  (large_net only)
[03/18 23:09:23   1348s] ### prepare_level_flow starts on Sat Mar 18 23:09:23 2023 with memory = 1563.78 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### init_flow_edge starts on Sat Mar 18 23:09:23 2023 with memory = 1563.78 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1348s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1348s] ### init_flow_edge starts on Sat Mar 18 23:09:23 2023 with memory = 1563.78 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] ### init_flow_edge starts on Sat Mar 18 23:09:23 2023 with memory = 1563.78 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] #
[03/18 23:09:23   1349s] #Global routing initialization is done on Sat Mar 18 23:09:23 2023
[03/18 23:09:23   1349s] #
[03/18 23:09:23   1349s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1563.78 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] #
[03/18 23:09:23   1349s] ### routing large nets 
[03/18 23:09:23   1349s] #start global routing iteration 1...
[03/18 23:09:23   1349s] ### init_flow_edge starts on Sat Mar 18 23:09:23 2023 with memory = 1563.78 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] ### routing at level 3 (topmost level) iter 0
[03/18 23:09:23   1349s] ### routing at level 2 iter 0 for 0 hboxes
[03/18 23:09:23   1349s] ### routing at level 1 iter 0 for 0 hboxes
[03/18 23:09:23   1349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.71 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] #
[03/18 23:09:23   1349s] #start global routing iteration 2...
[03/18 23:09:23   1349s] ### init_flow_edge starts on Sat Mar 18 23:09:23 2023 with memory = 1581.73 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] ### cal_flow starts on Sat Mar 18 23:09:23 2023 with memory = 1581.73 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] ### routing at level 1 (topmost level) iter 0
[03/18 23:09:23   1349s] ### measure_qor starts on Sat Mar 18 23:09:23 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] ### measure_congestion starts on Sat Mar 18 23:09:23 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:23   1349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:23   1349s] #
[03/18 23:09:23   1349s] #start global routing iteration 3...
[03/18 23:09:24   1349s] ### routing at level 1 (topmost level) iter 1
[03/18 23:09:24   1349s] ### measure_qor starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### measure_congestion starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] ### route_end starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[03/18 23:09:24   1349s] #Total number of routable nets = 15922.
[03/18 23:09:24   1349s] #Total number of nets in the design = 15942.
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #251 routable nets have only global wires.
[03/18 23:09:24   1349s] #15671 routable nets have only detail routed wires.
[03/18 23:09:24   1349s] #6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:09:24   1349s] #63 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #Routed nets constraints summary:
[03/18 23:09:24   1349s] #------------------------------------------------
[03/18 23:09:24   1349s] #        Rules   Pref Extra Space   Unconstrained  
[03/18 23:09:24   1349s] #------------------------------------------------
[03/18 23:09:24   1349s] #      Default                  6             245  
[03/18 23:09:24   1349s] #------------------------------------------------
[03/18 23:09:24   1349s] #        Total                  6             245  
[03/18 23:09:24   1349s] #------------------------------------------------
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #Routing constraints summary of the whole design:
[03/18 23:09:24   1349s] #-------------------------------------------------------------------------------
[03/18 23:09:24   1349s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/18 23:09:24   1349s] #-------------------------------------------------------------------------------
[03/18 23:09:24   1349s] #      Default                 66            3                 3           15853  
[03/18 23:09:24   1349s] #-------------------------------------------------------------------------------
[03/18 23:09:24   1349s] #        Total                 66            3                 3           15853  
[03/18 23:09:24   1349s] #-------------------------------------------------------------------------------
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] ### cal_base_flow starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### init_flow_edge starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### cal_flow starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### report_overcon starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #                 OverCon          
[03/18 23:09:24   1349s] #                  #Gcell    %Gcell
[03/18 23:09:24   1349s] #     Layer           (1)   OverCon  Flow/Cap
[03/18 23:09:24   1349s] #  ----------------------------------------------
[03/18 23:09:24   1349s] #  M1            1(0.01%)   (0.01%)     0.51  
[03/18 23:09:24   1349s] #  M2            0(0.00%)   (0.00%)     0.52  
[03/18 23:09:24   1349s] #  M3            0(0.00%)   (0.00%)     0.31  
[03/18 23:09:24   1349s] #  M4            0(0.00%)   (0.00%)     0.16  
[03/18 23:09:24   1349s] #  M5            0(0.00%)   (0.00%)     0.01  
[03/18 23:09:24   1349s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/18 23:09:24   1349s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/18 23:09:24   1349s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/18 23:09:24   1349s] #  ----------------------------------------------
[03/18 23:09:24   1349s] #     Total      1(0.00%)   (0.00%)
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/18 23:09:24   1349s] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### cal_base_flow starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### init_flow_edge starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### cal_flow starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### export_cong_map starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### import_cong_map starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### update starts on Sat Mar 18 23:09:24 2023 with memory = 1581.80 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] #Complete Global Routing.
[03/18 23:09:24   1349s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:09:24   1349s] #Total wire length = 250383 um.
[03/18 23:09:24   1349s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M1 = 5629 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M2 = 86370 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M3 = 99024 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M4 = 53291 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M5 = 5266 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:09:24   1349s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:09:24   1349s] #Total number of vias = 100350
[03/18 23:09:24   1349s] #Total number of multi-cut vias = 67781 ( 67.5%)
[03/18 23:09:24   1349s] #Total number of single cut vias = 32569 ( 32.5%)
[03/18 23:09:24   1349s] #Up-Via Summary (total 100350):
[03/18 23:09:24   1349s] #                   single-cut          multi-cut      Total
[03/18 23:09:24   1349s] #-----------------------------------------------------------
[03/18 23:09:24   1349s] # M1             32396 ( 63.0%)     19046 ( 37.0%)      51442
[03/18 23:09:24   1349s] # M2               163 (  0.4%)     37414 ( 99.6%)      37577
[03/18 23:09:24   1349s] # M3                10 (  0.1%)     10567 ( 99.9%)      10577
[03/18 23:09:24   1349s] # M4                 0 (  0.0%)       615 (100.0%)        615
[03/18 23:09:24   1349s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:09:24   1349s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:09:24   1349s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:09:24   1349s] #-----------------------------------------------------------
[03/18 23:09:24   1349s] #                32569 ( 32.5%)     67781 ( 67.5%)     100350 
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #Total number of involved priority nets 6
[03/18 23:09:24   1349s] #Maximum src to sink distance for priority net 110.9
[03/18 23:09:24   1349s] #Average of max src_to_sink distance for priority net 96.1
[03/18 23:09:24   1349s] #Average of ave src_to_sink distance for priority net 54.6
[03/18 23:09:24   1349s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### report_overcon starts on Sat Mar 18 23:09:24 2023 with memory = 1582.23 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### report_overcon starts on Sat Mar 18 23:09:24 2023 with memory = 1582.23 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1349s] #Max overcon = 1 tracks.
[03/18 23:09:24   1349s] #Total overcon = 0.00%.
[03/18 23:09:24   1349s] #Worst layer Gcell overcon rate = 0.00%.
[03/18 23:09:24   1349s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #Global routing statistics:
[03/18 23:09:24   1349s] #Cpu time = 00:00:02
[03/18 23:09:24   1349s] #Elapsed time = 00:00:02
[03/18 23:09:24   1349s] #Increased memory = 22.53 (MB)
[03/18 23:09:24   1349s] #Total memory = 1582.23 (MB)
[03/18 23:09:24   1349s] #Peak memory = 1685.69 (MB)
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #Finished global routing on Sat Mar 18 23:09:24 2023
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] #
[03/18 23:09:24   1349s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:09:24   1350s] ### Time Record (Track Assignment) is installed.
[03/18 23:09:24   1350s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:09:24   1350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1577.81 (MB), peak = 1685.69 (MB)
[03/18 23:09:24   1350s] ### Time Record (Track Assignment) is installed.
[03/18 23:09:24   1350s] #Start Track Assignment.
[03/18 23:09:25   1350s] #Done with 15 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[03/18 23:09:26   1351s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/18 23:09:26   1351s] #Complete Track Assignment.
[03/18 23:09:26   1351s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:09:26   1351s] #Total wire length = 250448 um.
[03/18 23:09:26   1351s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M1 = 5644 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M2 = 86394 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M3 = 99050 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M4 = 53291 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M5 = 5266 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:09:26   1351s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:09:26   1351s] #Total number of vias = 100350
[03/18 23:09:26   1351s] #Total number of multi-cut vias = 67781 ( 67.5%)
[03/18 23:09:26   1351s] #Total number of single cut vias = 32569 ( 32.5%)
[03/18 23:09:26   1351s] #Up-Via Summary (total 100350):
[03/18 23:09:26   1351s] #                   single-cut          multi-cut      Total
[03/18 23:09:26   1351s] #-----------------------------------------------------------
[03/18 23:09:26   1351s] # M1             32396 ( 63.0%)     19046 ( 37.0%)      51442
[03/18 23:09:26   1351s] # M2               163 (  0.4%)     37414 ( 99.6%)      37577
[03/18 23:09:26   1351s] # M3                10 (  0.1%)     10567 ( 99.9%)      10577
[03/18 23:09:26   1351s] # M4                 0 (  0.0%)       615 (100.0%)        615
[03/18 23:09:26   1351s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:09:26   1351s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:09:26   1351s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:09:26   1351s] #-----------------------------------------------------------
[03/18 23:09:26   1351s] #                32569 ( 32.5%)     67781 ( 67.5%)     100350 
[03/18 23:09:26   1351s] #
[03/18 23:09:26   1351s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:09:26   1351s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1618.09 (MB), peak = 1685.69 (MB)
[03/18 23:09:26   1351s] #
[03/18 23:09:26   1351s] #number of short segments in preferred routing layers
[03/18 23:09:26   1351s] #	M3        Total 
[03/18 23:09:26   1351s] #	1         1         
[03/18 23:09:26   1351s] #
[03/18 23:09:26   1351s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:09:26   1351s] #Cpu time = 00:00:06
[03/18 23:09:26   1351s] #Elapsed time = 00:00:06
[03/18 23:09:26   1351s] #Increased memory = 64.42 (MB)
[03/18 23:09:26   1351s] #Total memory = 1618.09 (MB)
[03/18 23:09:26   1351s] #Peak memory = 1685.69 (MB)
[03/18 23:09:26   1351s] ### Time Record (Detail Routing) is installed.
[03/18 23:09:26   1352s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:09:27   1352s] #
[03/18 23:09:27   1352s] #Start Detail Routing..
[03/18 23:09:27   1352s] #start initial detail routing ...
[03/18 23:09:27   1352s] ### Design has 0 dirty nets, 578 dirty-areas)
[03/18 23:09:39   1364s] # ECO: 20.9% of the total area was rechecked for DRC, and 14.0% required routing.
[03/18 23:09:39   1365s] #   number of violations = 10
[03/18 23:09:39   1365s] #
[03/18 23:09:39   1365s] #    By Layer and Type :
[03/18 23:09:39   1365s] #	         MetSpc    Short   CutSpc   Totals
[03/18 23:09:39   1365s] #	M1            2        0        1        3
[03/18 23:09:39   1365s] #	M2            0        7        0        7
[03/18 23:09:39   1365s] #	Totals        2        7        1       10
[03/18 23:09:39   1365s] #318 out of 14128 instances (2.3%) need to be verified(marked ipoed), dirty area = 0.5%.
[03/18 23:09:39   1365s] #0.0% of the total area is being checked for drcs
[03/18 23:09:39   1365s] #0.0% of the total area was checked
[03/18 23:09:39   1365s] #   number of violations = 10
[03/18 23:09:39   1365s] #
[03/18 23:09:39   1365s] #    By Layer and Type :
[03/18 23:09:39   1365s] #	         MetSpc    Short   CutSpc   Totals
[03/18 23:09:39   1365s] #	M1            2        0        1        3
[03/18 23:09:39   1365s] #	M2            0        7        0        7
[03/18 23:09:39   1365s] #	Totals        2        7        1       10
[03/18 23:09:39   1365s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1648.83 (MB), peak = 1685.69 (MB)
[03/18 23:09:40   1365s] #start 1st optimization iteration ...
[03/18 23:09:40   1365s] #   number of violations = 0
[03/18 23:09:40   1365s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.88 (MB), peak = 1685.69 (MB)
[03/18 23:09:40   1366s] #Complete Detail Routing.
[03/18 23:09:40   1366s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:09:40   1366s] #Total wire length = 250428 um.
[03/18 23:09:40   1366s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M2 = 86321 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M3 = 99102 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M4 = 53312 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:09:40   1366s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:09:40   1366s] #Total number of vias = 100577
[03/18 23:09:40   1366s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:09:40   1366s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:09:40   1366s] #Up-Via Summary (total 100577):
[03/18 23:09:40   1366s] #                   single-cut          multi-cut      Total
[03/18 23:09:40   1366s] #-----------------------------------------------------------
[03/18 23:09:40   1366s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:09:40   1366s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:09:40   1366s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:09:40   1366s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:09:40   1366s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:09:40   1366s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:09:40   1366s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:09:40   1366s] #-----------------------------------------------------------
[03/18 23:09:40   1366s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:09:40   1366s] #
[03/18 23:09:40   1366s] #Total number of DRC violations = 0
[03/18 23:09:40   1366s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:09:40   1366s] #Cpu time = 00:00:14
[03/18 23:09:40   1366s] #Elapsed time = 00:00:14
[03/18 23:09:40   1366s] #Increased memory = -42.26 (MB)
[03/18 23:09:40   1366s] #Total memory = 1575.83 (MB)
[03/18 23:09:40   1366s] #Peak memory = 1685.69 (MB)
[03/18 23:09:40   1366s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:09:40   1366s] #
[03/18 23:09:40   1366s] #start routing for process antenna violation fix ...
[03/18 23:09:40   1366s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:09:41   1367s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1577.37 (MB), peak = 1685.69 (MB)
[03/18 23:09:41   1367s] #
[03/18 23:09:41   1367s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:09:41   1367s] #Total wire length = 250428 um.
[03/18 23:09:41   1367s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M2 = 86321 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M3 = 99102 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M4 = 53312 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:09:41   1367s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:09:41   1367s] #Total number of vias = 100577
[03/18 23:09:41   1367s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:09:41   1367s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:09:41   1367s] #Up-Via Summary (total 100577):
[03/18 23:09:41   1367s] #                   single-cut          multi-cut      Total
[03/18 23:09:41   1367s] #-----------------------------------------------------------
[03/18 23:09:41   1367s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:09:41   1367s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:09:41   1367s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:09:41   1367s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:09:41   1367s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:09:41   1367s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:09:41   1367s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:09:41   1367s] #-----------------------------------------------------------
[03/18 23:09:41   1367s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:09:41   1367s] #
[03/18 23:09:41   1367s] #Total number of DRC violations = 0
[03/18 23:09:41   1367s] #Total number of net violated process antenna rule = 0
[03/18 23:09:41   1367s] #
[03/18 23:09:42   1367s] #
[03/18 23:09:42   1367s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:09:42   1367s] #Total wire length = 250428 um.
[03/18 23:09:42   1367s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M2 = 86321 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M3 = 99102 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M4 = 53312 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:09:42   1367s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:09:42   1367s] #Total number of vias = 100577
[03/18 23:09:42   1367s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:09:42   1367s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:09:42   1367s] #Up-Via Summary (total 100577):
[03/18 23:09:42   1367s] #                   single-cut          multi-cut      Total
[03/18 23:09:42   1367s] #-----------------------------------------------------------
[03/18 23:09:42   1367s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:09:42   1367s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:09:42   1367s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:09:42   1367s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:09:42   1367s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:09:42   1367s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:09:42   1367s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:09:42   1367s] #-----------------------------------------------------------
[03/18 23:09:42   1367s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:09:42   1367s] #
[03/18 23:09:42   1367s] #Total number of DRC violations = 0
[03/18 23:09:42   1367s] #Total number of net violated process antenna rule = 0
[03/18 23:09:42   1367s] #
[03/18 23:09:42   1367s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:09:42   1368s] ### Time Record (Post Route Wire Spreading) is installed.
[03/18 23:09:42   1368s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:09:43   1368s] #
[03/18 23:09:43   1368s] #Start Post Route wire spreading..
[03/18 23:09:43   1369s] #
[03/18 23:09:43   1369s] #Start data preparation for wire spreading...
[03/18 23:09:43   1369s] #
[03/18 23:09:43   1369s] #Data preparation is done on Sat Mar 18 23:09:43 2023
[03/18 23:09:43   1369s] #
[03/18 23:09:44   1369s] #
[03/18 23:09:44   1369s] #Start Post Route Wire Spread.
[03/18 23:09:45   1371s] #Done with 179 horizontal wires in 3 hboxes and 223 vertical wires in 3 hboxes.
[03/18 23:09:45   1371s] #Complete Post Route Wire Spread.
[03/18 23:09:45   1371s] #
[03/18 23:09:45   1371s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:09:45   1371s] #Total wire length = 250489 um.
[03/18 23:09:45   1371s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:09:45   1371s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:09:45   1371s] #Total number of vias = 100577
[03/18 23:09:45   1371s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:09:45   1371s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:09:45   1371s] #Up-Via Summary (total 100577):
[03/18 23:09:45   1371s] #                   single-cut          multi-cut      Total
[03/18 23:09:45   1371s] #-----------------------------------------------------------
[03/18 23:09:45   1371s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:09:45   1371s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:09:45   1371s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:09:45   1371s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:09:45   1371s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:09:45   1371s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:09:45   1371s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:09:45   1371s] #-----------------------------------------------------------
[03/18 23:09:45   1371s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:09:45   1371s] #
[03/18 23:09:46   1371s] #   number of violations = 0
[03/18 23:09:46   1371s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1605.09 (MB), peak = 1685.69 (MB)
[03/18 23:09:46   1371s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 23:09:46   1371s] #Total number of DRC violations = 0
[03/18 23:09:46   1371s] #Total number of net violated process antenna rule = 0
[03/18 23:09:46   1371s] #Post Route wire spread is done.
[03/18 23:09:46   1371s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/18 23:09:46   1371s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:09:46   1371s] #Total wire length = 250489 um.
[03/18 23:09:46   1371s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:09:46   1371s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:09:46   1371s] #Total number of vias = 100577
[03/18 23:09:46   1371s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:09:46   1371s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:09:46   1371s] #Up-Via Summary (total 100577):
[03/18 23:09:46   1371s] #                   single-cut          multi-cut      Total
[03/18 23:09:46   1371s] #-----------------------------------------------------------
[03/18 23:09:46   1371s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:09:46   1371s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:09:46   1371s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:09:46   1371s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:09:46   1371s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:09:46   1371s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:09:46   1371s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:09:46   1371s] #-----------------------------------------------------------
[03/18 23:09:46   1371s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:09:46   1371s] #
[03/18 23:09:46   1371s] #detailRoute Statistics:
[03/18 23:09:46   1371s] #Cpu time = 00:00:20
[03/18 23:09:46   1371s] #Elapsed time = 00:00:20
[03/18 23:09:46   1371s] #Increased memory = -42.13 (MB)
[03/18 23:09:46   1371s] #Total memory = 1575.96 (MB)
[03/18 23:09:46   1371s] #Peak memory = 1685.69 (MB)
[03/18 23:09:46   1371s] #Skip updating routing design signature in db-snapshot flow
[03/18 23:09:46   1371s] ### Time Record (DB Export) is installed.
[03/18 23:09:46   1372s] ### Time Record (DB Export) is uninstalled.
[03/18 23:09:46   1372s] ### Time Record (Post Callback) is installed.
[03/18 23:09:46   1372s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:09:46   1372s] #
[03/18 23:09:46   1372s] #globalDetailRoute statistics:
[03/18 23:09:46   1372s] #Cpu time = 00:00:27
[03/18 23:09:46   1372s] #Elapsed time = 00:00:27
[03/18 23:09:46   1372s] #Increased memory = -59.59 (MB)
[03/18 23:09:46   1372s] #Total memory = 1541.17 (MB)
[03/18 23:09:46   1372s] #Peak memory = 1685.69 (MB)
[03/18 23:09:46   1372s] #Number of warnings = 21
[03/18 23:09:46   1372s] #Total number of warnings = 30
[03/18 23:09:46   1372s] #Number of fails = 0
[03/18 23:09:46   1372s] #Total number of fails = 0
[03/18 23:09:46   1372s] #Complete globalDetailRoute on Sat Mar 18 23:09:46 2023
[03/18 23:09:46   1372s] #
[03/18 23:09:46   1372s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:09:46   1372s] ### 
[03/18 23:09:46   1372s] ###   Scalability Statistics
[03/18 23:09:46   1372s] ### 
[03/18 23:09:46   1372s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:09:46   1372s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/18 23:09:46   1372s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:09:46   1372s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 23:09:46   1372s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 23:09:46   1372s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/18 23:09:46   1372s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/18 23:09:46   1372s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/18 23:09:46   1372s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/18 23:09:46   1372s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 23:09:46   1372s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/18 23:09:46   1372s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[03/18 23:09:46   1372s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[03/18 23:09:46   1372s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[03/18 23:09:46   1372s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[03/18 23:09:46   1372s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[03/18 23:09:46   1372s] ###   Entire Command                |        00:00:27|        00:00:27|             1.0|
[03/18 23:09:46   1372s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:09:46   1372s] ### 
[03/18 23:09:46   1372s] **optDesign ... cpu = 0:01:55, real = 0:01:56, mem = 1506.5M, totSessionCpu=0:22:52 **
[03/18 23:09:46   1372s] -routeWithEco false                       # bool, default=false
[03/18 23:09:46   1372s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:09:46   1372s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:09:46   1372s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:09:46   1372s] New Signature Flow (restoreNanoRouteOptions) ....
[03/18 23:09:46   1372s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:09:46   1372s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:09:46   1372s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:09:46   1372s] RC Extraction called in multi-corner(2) mode.
[03/18 23:09:46   1372s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:09:47   1372s] Process corner(s) are loaded.
[03/18 23:09:47   1372s]  Corner: Cmax
[03/18 23:09:47   1372s]  Corner: Cmin
[03/18 23:09:47   1372s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d -maxResLength 200  -extended
[03/18 23:09:47   1372s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:09:47   1372s]       RC Corner Indexes            0       1   
[03/18 23:09:47   1372s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:09:47   1372s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:09:47   1372s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:09:47   1372s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:09:47   1372s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:09:47   1372s] Shrink Factor                : 1.00000
[03/18 23:09:47   1372s] LayerId::1 widthSet size::4
[03/18 23:09:47   1372s] LayerId::2 widthSet size::4
[03/18 23:09:47   1372s] LayerId::3 widthSet size::4
[03/18 23:09:47   1372s] LayerId::4 widthSet size::4
[03/18 23:09:47   1372s] LayerId::5 widthSet size::4
[03/18 23:09:47   1372s] LayerId::6 widthSet size::4
[03/18 23:09:47   1372s] LayerId::7 widthSet size::4
[03/18 23:09:47   1372s] LayerId::8 widthSet size::4
[03/18 23:09:47   1372s] Initializing multi-corner capacitance tables ... 
[03/18 23:09:47   1372s] Initializing multi-corner resistance tables ...
[03/18 23:09:47   1372s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:09:47   1372s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1930.9M)
[03/18 23:09:47   1373s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:09:47   1373s] Extracted 10.0012% (CPU Time= 0:00:00.5  MEM= 1994.4M)
[03/18 23:09:47   1373s] Extracted 20.001% (CPU Time= 0:00:00.7  MEM= 1994.4M)
[03/18 23:09:47   1373s] Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 1994.4M)
[03/18 23:09:48   1373s] Extracted 40.0013% (CPU Time= 0:00:00.8  MEM= 1994.4M)
[03/18 23:09:48   1373s] Extracted 50.0011% (CPU Time= 0:00:01.0  MEM= 1994.4M)
[03/18 23:09:48   1373s] Extracted 60.0008% (CPU Time= 0:00:01.0  MEM= 1994.4M)
[03/18 23:09:48   1373s] Extracted 70.0013% (CPU Time= 0:00:01.2  MEM= 1994.4M)
[03/18 23:09:48   1374s] Extracted 80.0011% (CPU Time= 0:00:01.4  MEM= 1994.4M)
[03/18 23:09:48   1374s] Extracted 90.0009% (CPU Time= 0:00:01.6  MEM= 1998.4M)
[03/18 23:09:49   1374s] Extracted 100% (CPU Time= 0:00:02.1  MEM= 1998.4M)
[03/18 23:09:49   1374s] Number of Extracted Resistors     : 258418
[03/18 23:09:49   1374s] Number of Extracted Ground Cap.   : 256868
[03/18 23:09:49   1374s] Number of Extracted Coupling Cap. : 373252
[03/18 23:09:49   1374s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1967.105M)
[03/18 23:09:49   1374s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:09:49   1374s]  Corner: Cmax
[03/18 23:09:49   1374s]  Corner: Cmin
[03/18 23:09:49   1374s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1967.1M)
[03/18 23:09:49   1374s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:09:49   1375s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 1971.105M)
[03/18 23:09:49   1375s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1971.105M)
[03/18 23:09:49   1375s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1971.105M)
[03/18 23:09:49   1375s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:09:50   1375s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 1971.105M)
[03/18 23:09:50   1375s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1971.105M)
[03/18 23:09:50   1375s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 1971.105M)
[03/18 23:09:50   1375s] **optDesign ... cpu = 0:01:58, real = 0:02:00, mem = 1502.3M, totSessionCpu=0:22:56 **
[03/18 23:09:50   1375s] Starting delay calculation for Setup views
[03/18 23:09:50   1376s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:09:50   1376s] #################################################################################
[03/18 23:09:50   1376s] # Design Stage: PostRoute
[03/18 23:09:50   1376s] # Design Name: fullchip
[03/18 23:09:50   1376s] # Design Mode: 65nm
[03/18 23:09:50   1376s] # Analysis Mode: MMMC OCV 
[03/18 23:09:50   1376s] # Parasitics Mode: SPEF/RCDB
[03/18 23:09:50   1376s] # Signoff Settings: SI On 
[03/18 23:09:50   1376s] #################################################################################
[03/18 23:09:51   1376s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:09:51   1376s] Setting infinite Tws ...
[03/18 23:09:51   1376s] First Iteration Infinite Tw... 
[03/18 23:09:51   1376s] Calculate early delays in OCV mode...
[03/18 23:09:51   1376s] Calculate late delays in OCV mode...
[03/18 23:09:51   1376s] Topological Sorting (REAL = 0:00:00.0, MEM = 1936.8M, InitMEM = 1934.6M)
[03/18 23:09:51   1376s] Start delay calculation (fullDC) (1 T). (MEM=1936.81)
[03/18 23:09:51   1377s] LayerId::1 widthSet size::4
[03/18 23:09:51   1377s] LayerId::2 widthSet size::4
[03/18 23:09:51   1377s] LayerId::3 widthSet size::4
[03/18 23:09:51   1377s] LayerId::4 widthSet size::4
[03/18 23:09:51   1377s] LayerId::5 widthSet size::4
[03/18 23:09:51   1377s] LayerId::6 widthSet size::4
[03/18 23:09:51   1377s] LayerId::7 widthSet size::4
[03/18 23:09:51   1377s] LayerId::8 widthSet size::4
[03/18 23:09:51   1377s] Initializing multi-corner capacitance tables ... 
[03/18 23:09:51   1377s] Initializing multi-corner resistance tables ...
[03/18 23:09:51   1377s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:09:52   1377s] End AAE Lib Interpolated Model. (MEM=1948.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:09:52   1377s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 1948.418M)
[03/18 23:09:52   1377s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1948.4M)
[03/18 23:09:56   1382s] Total number of fetched objects 15922
[03/18 23:09:56   1382s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:09:56   1382s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:09:56   1382s] End delay calculation. (MEM=1996.1 CPU=0:00:04.5 REAL=0:00:04.0)
[03/18 23:09:56   1382s] End delay calculation (fullDC). (MEM=1996.1 CPU=0:00:05.5 REAL=0:00:05.0)
[03/18 23:09:56   1382s] *** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1996.1M) ***
[03/18 23:09:57   1383s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1996.1M)
[03/18 23:09:57   1383s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:09:57   1383s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1996.1M)
[03/18 23:09:57   1383s] Starting SI iteration 2
[03/18 23:09:58   1383s] Calculate early delays in OCV mode...
[03/18 23:09:58   1383s] Calculate late delays in OCV mode...
[03/18 23:09:58   1383s] Start delay calculation (fullDC) (1 T). (MEM=1962.22)
[03/18 23:09:58   1383s] End AAE Lib Interpolated Model. (MEM=1962.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:09:58   1384s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:09:58   1384s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:09:58   1384s] Total number of fetched objects 15922
[03/18 23:09:58   1384s] AAE_INFO-618: Total number of nets in the design is 15942,  6.4 percent of the nets selected for SI analysis
[03/18 23:09:58   1384s] End delay calculation. (MEM=1949.37 CPU=0:00:00.8 REAL=0:00:00.0)
[03/18 23:09:58   1384s] End delay calculation (fullDC). (MEM=1949.37 CPU=0:00:00.9 REAL=0:00:00.0)
[03/18 23:09:58   1384s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 1949.4M) ***
[03/18 23:10:00   1385s] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:23:06 mem=1949.4M)
[03/18 23:10:00   1385s] End AAE Lib Interpolated Model. (MEM=1949.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:10:00   1385s] ** Profile ** Start :  cpu=0:00:00.0, mem=1949.4M
[03/18 23:10:00   1385s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1949.4M
[03/18 23:10:00   1386s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.079, MEM:1949.4M
[03/18 23:10:00   1386s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1949.4M
[03/18 23:10:00   1386s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1949.4M
[03/18 23:10:00   1386s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1964.6M
[03/18 23:10:00   1386s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1964.6M
[03/18 23:10:01   1386s] **optDesign ... cpu = 0:02:09, real = 0:02:10, mem = 1566.0M, totSessionCpu=0:23:07 **
[03/18 23:10:01   1386s] **optDesign ... cpu = 0:02:09, real = 0:02:11, mem = 1566.0M, totSessionCpu=0:23:07 **
[03/18 23:10:01   1386s] Executing marking Critical Nets1
[03/18 23:10:01   1386s] *** Timing Is met
[03/18 23:10:01   1386s] *** Check timing (0:00:00.0)
[03/18 23:10:01   1386s] Running postRoute recovery in postEcoRoute mode
[03/18 23:10:01   1386s] **optDesign ... cpu = 0:02:09, real = 0:02:11, mem = 1566.0M, totSessionCpu=0:23:07 **
[03/18 23:10:01   1387s]   Timing/DRV Snapshot: (TGT)
[03/18 23:10:01   1387s]      Weighted WNS: 0.000
[03/18 23:10:01   1387s]       All  PG WNS: 0.000
[03/18 23:10:01   1387s]       High PG WNS: 0.000
[03/18 23:10:01   1387s]       All  PG TNS: 0.000
[03/18 23:10:01   1387s]       High PG TNS: 0.000
[03/18 23:10:01   1387s]          Tran DRV: 0
[03/18 23:10:01   1387s]           Cap DRV: 0
[03/18 23:10:01   1387s]        Fanout DRV: 0
[03/18 23:10:01   1387s]            Glitch: 0
[03/18 23:10:01   1387s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:10:01   1387s] 
[03/18 23:10:01   1387s] Checking setup slack degradation ...
[03/18 23:10:01   1387s] 
[03/18 23:10:01   1387s] Recovery Manager:
[03/18 23:10:01   1387s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.145) - Skip
[03/18 23:10:01   1387s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.073) - Skip
[03/18 23:10:01   1387s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/18 23:10:01   1387s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 23:10:01   1387s] 
[03/18 23:10:01   1387s] Checking DRV degradation...
[03/18 23:10:01   1387s] 
[03/18 23:10:01   1387s] Recovery Manager:
[03/18 23:10:01   1387s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:10:01   1387s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:10:01   1387s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:10:01   1387s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:10:01   1387s] 
[03/18 23:10:01   1387s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:10:01   1387s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1945.64M, totSessionCpu=0:23:07).
[03/18 23:10:01   1387s] **optDesign ... cpu = 0:02:09, real = 0:02:11, mem = 1565.4M, totSessionCpu=0:23:07 **
[03/18 23:10:01   1387s] 
[03/18 23:10:01   1387s] Latch borrow mode reset to max_borrow
[03/18 23:10:02   1388s] <optDesign CMD> Restore Using all VT Cells
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Begin Power Analysis
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s]              0V	    VSS
[03/18 23:10:02   1388s]            0.9V	    VDD
[03/18 23:10:02   1388s] Begin Processing Timing Library for Power Calculation
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Begin Processing Timing Library for Power Calculation
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.70MB/3110.55MB/1679.12MB)
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.70MB/3110.55MB/1679.12MB)
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Begin Processing User Attributes
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.70MB/3110.55MB/1679.12MB)
[03/18 23:10:02   1388s] 
[03/18 23:10:02   1388s] Begin Processing Signal Activity
[03/18 23:10:02   1388s] 
[03/18 23:10:03   1388s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.85MB/3110.55MB/1679.12MB)
[03/18 23:10:03   1388s] 
[03/18 23:10:03   1388s] Begin Power Computation
[03/18 23:10:03   1388s] 
[03/18 23:10:03   1388s]       ----------------------------------------------------------
[03/18 23:10:03   1388s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:10:03   1388s]       # of cell(s) missing power table: 1
[03/18 23:10:03   1388s]       # of cell(s) missing leakage table: 0
[03/18 23:10:03   1388s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:10:03   1388s]       ----------------------------------------------------------
[03/18 23:10:03   1388s] CellName                                  Missing Table(s)
[03/18 23:10:03   1388s] TIEL                                      internal power, 
[03/18 23:10:03   1388s] 
[03/18 23:10:03   1388s] 
[03/18 23:10:04   1390s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1566.18MB/3110.55MB/1679.12MB)
[03/18 23:10:04   1390s] 
[03/18 23:10:04   1390s] Begin Processing User Attributes
[03/18 23:10:04   1390s] 
[03/18 23:10:04   1390s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1566.18MB/3110.55MB/1679.12MB)
[03/18 23:10:04   1390s] 
[03/18 23:10:04   1390s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1566.18MB/3110.55MB/1679.12MB)
[03/18 23:10:04   1390s] 
[03/18 23:10:04   1390s] *



[03/18 23:10:04   1390s] Total Power
[03/18 23:10:04   1390s] -----------------------------------------------------------------------------------------
[03/18 23:10:04   1390s] Total Internal Power:       37.00708983 	   77.8599%
[03/18 23:10:04   1390s] Total Switching Power:       9.99353935 	   21.0256%
[03/18 23:10:04   1390s] Total Leakage Power:         0.52972696 	    1.1145%
[03/18 23:10:04   1390s] Total Power:                47.53035619
[03/18 23:10:04   1390s] -----------------------------------------------------------------------------------------
[03/18 23:10:05   1390s] Processing average sequential pin duty cycle 
[03/18 23:10:05   1390s] **optDesign ... cpu = 0:02:13, real = 0:02:15, mem = 1566.7M, totSessionCpu=0:23:11 **
[03/18 23:10:05   1390s] cleaningup cpe interface
[03/18 23:10:05   1390s] Reported timing to dir ./timingReports
[03/18 23:10:05   1390s] **optDesign ... cpu = 0:02:13, real = 0:02:15, mem = 1559.4M, totSessionCpu=0:23:11 **
[03/18 23:10:05   1390s] End AAE Lib Interpolated Model. (MEM=1945.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:10:05   1390s] Begin: glitch net info
[03/18 23:10:05   1390s] glitch slack range: number of glitch nets
[03/18 23:10:05   1390s] glitch slack < -0.32 : 0
[03/18 23:10:05   1390s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:10:05   1390s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:10:05   1390s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:10:05   1390s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:10:05   1390s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:10:05   1390s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:10:05   1390s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:10:05   1390s] -0.04 < glitch slack : 0
[03/18 23:10:05   1390s] End: glitch net info
[03/18 23:10:05   1390s] ** Profile ** Start :  cpu=0:00:00.0, mem=1945.6M
[03/18 23:10:05   1390s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1945.7M
[03/18 23:10:05   1390s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.078, MEM:1945.7M
[03/18 23:10:05   1390s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1945.7M
[03/18 23:10:05   1390s] End AAE Lib Interpolated Model. (MEM=1945.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:10:05   1390s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:10:05   1390s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:10:05   1390s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[03/18 23:10:05   1390s] Starting delay calculation for Hold views
[03/18 23:10:05   1390s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:10:05   1390s] #################################################################################
[03/18 23:10:05   1390s] # Design Stage: PostRoute
[03/18 23:10:05   1390s] # Design Name: fullchip
[03/18 23:10:05   1390s] # Design Mode: 65nm
[03/18 23:10:05   1390s] # Analysis Mode: MMMC OCV 
[03/18 23:10:05   1390s] # Parasitics Mode: SPEF/RCDB
[03/18 23:10:05   1390s] # Signoff Settings: SI On 
[03/18 23:10:05   1390s] #################################################################################
[03/18 23:10:05   1390s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:10:05   1390s] Setting infinite Tws ...
[03/18 23:10:05   1390s] First Iteration Infinite Tw... 
[03/18 23:10:05   1390s] Calculate late delays in OCV mode...
[03/18 23:10:05   1390s] Calculate early delays in OCV mode...
[03/18 23:10:05   1390s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 23:10:05   1390s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:10:05   1390s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:10:05   1390s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:10:05   1390s] Total number of fetched objects 15922
[03/18 23:10:05   1390s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:10:05   1390s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:10:05   1390s] End delay calculation. (MEM=0 CPU=0:00:04.9 REAL=0:00:05.0)
[03/18 23:10:05   1390s] End delay calculation (fullDC). (MEM=0 CPU=0:00:05.5 REAL=0:00:06.0)
[03/18 23:10:05   1390s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 0.0M) ***
[03/18 23:10:05   1390s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:10:05   1390s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:10:05   1390s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:10:05   1390s] Starting SI iteration 2
[03/18 23:10:05   1390s] Calculate late delays in OCV mode...
[03/18 23:10:05   1390s] Calculate early delays in OCV mode...
[03/18 23:10:05   1390s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:10:05   1390s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:10:05   1390s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:10:05   1390s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:10:05   1390s] Total number of fetched objects 15922
[03/18 23:10:05   1390s] AAE_INFO-618: Total number of nets in the design is 15942,  0.0 percent of the nets selected for SI analysis
[03/18 23:10:05   1390s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 23:10:05   1390s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 23:10:05   1390s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[03/18 23:10:05   1390s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=0:00:32.2 mem=0.0M)
[03/18 23:10:05   1390s] ** Profile ** Overall slacks :  cpu=0:00:08.8, mem=0.0M
[03/18 23:10:05   1390s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/18 23:10:05   1390s] *** QThread HoldRpt [finish] : cpu/real = 0:00:09.8/0:00:09.7 (1.0), mem = 0.0M
[03/18 23:10:05   1390s] 
[03/18 23:10:05   1390s] =============================================================================================
[03/18 23:10:05   1390s]  Step TAT Report for QThreadWorker #1
[03/18 23:10:05   1390s] =============================================================================================
[03/18 23:10:05   1390s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:10:05   1390s] ---------------------------------------------------------------------------------------------
[03/18 23:10:05   1390s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:10:05   1390s] [ TimingUpdate           ]      1   0:00:00.8  (   8.7 % )     0:00:08.4 /  0:00:08.4    1.0
[03/18 23:10:05   1390s] [ FullDelayCalc          ]      1   0:00:07.6  (  77.7 % )     0:00:07.6 /  0:00:07.6    1.0
[03/18 23:10:05   1390s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:10:05   1390s] [ GenerateReports        ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:10:05   1390s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:10:05   1390s] [ MISC                   ]          0:00:00.8  (   8.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 23:10:05   1390s] ---------------------------------------------------------------------------------------------
[03/18 23:10:05   1390s]  QThreadWorker #1 TOTAL             0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.8    1.0
[03/18 23:10:05   1390s] ---------------------------------------------------------------------------------------------
[03/18 23:10:05   1390s] 
[03/18 23:10:15   1399s]  
_______________________________________________________________________
[03/18 23:10:15   1400s] ** Profile ** Overall slacks :  cpu=0:00:09.4, mem=1955.7M
[03/18 23:10:15   1400s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1947.7M
[03/18 23:10:17   1401s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1945.7M
[03/18 23:10:17   1401s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1945.7M
[03/18 23:10:17   1401s] *** Final Summary (holdfix) CPU=0:00:10.3, REAL=0:00:12.0, MEM=1945.7M
[03/18 23:10:17   1401s] **optDesign ... cpu = 0:02:23, real = 0:02:27, mem = 1560.9M, totSessionCpu=0:23:21 **
[03/18 23:10:17   1401s]  ReSet Options after AAE Based Opt flow 
[03/18 23:10:17   1401s] *** Finished optDesign ***
[03/18 23:10:17   1401s] cleaningup cpe interface
[03/18 23:10:17   1401s] cleaningup cpe interface
[03/18 23:10:17   1401s] 
[03/18 23:10:17   1401s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:32 real=  0:02:35)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:07.3 real=0:00:07.0)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.8 real=0:00:17.5)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.5 real=0:00:07.5)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:28.5 real=0:00:28.4)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:14.5 real=0:00:15.5)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.3 real=0:00:01.4)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:27.2 real=0:00:27.1)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.7 real=0:00:10.6)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[03/18 23:10:17   1401s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:10:17   1401s] Info: pop threads available for lower-level modules during optimization.
[03/18 23:10:17   1401s] Deleting Lib Analyzer.
[03/18 23:10:17   1401s] Info: Destroy the CCOpt slew target map.
[03/18 23:10:17   1401s] clean pInstBBox. size 0
[03/18 23:10:17   1401s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 23:10:17   1401s] All LLGs are deleted
[03/18 23:10:17   1401s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1945.6M
[03/18 23:10:17   1401s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1944.0M
[03/18 23:10:17   1401s] 
[03/18 23:10:17   1401s] =============================================================================================
[03/18 23:10:17   1401s]  Final TAT Report for optDesign
[03/18 23:10:17   1401s] =============================================================================================
[03/18 23:10:17   1401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:10:17   1401s] ---------------------------------------------------------------------------------------------
[03/18 23:10:17   1401s] [ WnsOpt                 ]      1   0:00:10.8  (   7.4 % )     0:00:10.8 /  0:00:10.8    1.0
[03/18 23:10:17   1401s] [ DrvOpt                 ]      1   0:00:06.4  (   4.4 % )     0:00:06.4 /  0:00:06.4    1.0
[03/18 23:10:17   1401s] [ HoldOpt                ]      1   0:00:02.6  (   1.8 % )     0:00:13.4 /  0:00:12.4    0.9
[03/18 23:10:17   1401s] [ ClockDrv               ]      1   0:00:03.0  (   2.0 % )     0:00:03.0 /  0:00:03.0    1.0
[03/18 23:10:17   1401s] [ PowerOpt               ]      1   0:00:07.6  (   5.2 % )     0:00:07.6 /  0:00:07.7    1.0
[03/18 23:10:17   1401s] [ ViewPruning            ]     14   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[03/18 23:10:17   1401s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:10:17   1401s] [ RefinePlace            ]      2   0:00:01.2  (   0.8 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 23:10:17   1401s] [ LayerAssignment        ]      2   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:10:17   1401s] [ EcoRoute               ]      1   0:00:27.1  (  18.6 % )     0:00:27.1 /  0:00:27.1    1.0
[03/18 23:10:17   1401s] [ ExtractRC              ]      2   0:00:06.7  (   4.6 % )     0:00:06.7 /  0:00:07.0    1.0
[03/18 23:10:17   1401s] [ TimingUpdate           ]     16   0:00:03.9  (   2.7 % )     0:00:20.5 /  0:00:20.6    1.0
[03/18 23:10:17   1401s] [ FullDelayCalc          ]      2   0:00:16.6  (  11.3 % )     0:00:16.6 /  0:00:16.7    1.0
[03/18 23:10:17   1401s] [ QThreadMaster          ]      3   0:00:25.6  (  17.6 % )     0:00:25.6 /  0:00:23.1    0.9
[03/18 23:10:17   1401s] [ OptSummaryReport       ]      7   0:00:00.9  (   0.6 % )     0:00:16.3 /  0:00:14.4    0.9
[03/18 23:10:17   1401s] [ TimingReport           ]      7   0:00:02.4  (   1.7 % )     0:00:02.4 /  0:00:02.4    1.0
[03/18 23:10:17   1401s] [ DrvReport              ]      7   0:00:03.2  (   2.2 % )     0:00:03.2 /  0:00:02.2    0.7
[03/18 23:10:17   1401s] [ PowerReport            ]      3   0:00:07.9  (   5.4 % )     0:00:07.9 /  0:00:07.9    1.0
[03/18 23:10:17   1401s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:10:17   1401s] [ PropagateActivity      ]      1   0:00:03.5  (   2.4 % )     0:00:03.5 /  0:00:03.5    1.0
[03/18 23:10:17   1401s] [ MISC                   ]          0:00:15.6  (  10.7 % )     0:00:15.6 /  0:00:15.5    1.0
[03/18 23:10:17   1401s] ---------------------------------------------------------------------------------------------
[03/18 23:10:17   1401s]  optDesign TOTAL                    0:02:26.0  ( 100.0 % )     0:02:26.0 /  0:02:22.8    1.0
[03/18 23:10:17   1401s] ---------------------------------------------------------------------------------------------
[03/18 23:10:17   1401s] 
[03/18 23:10:17   1401s] Deleting Cell Server ...
[03/18 23:10:17   1401s] <CMD> saveDesign route.enc
[03/18 23:10:17   1401s] The in-memory database contained RC information but was not saved. To save 
[03/18 23:10:17   1401s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/18 23:10:17   1401s] so it should only be saved when it is really desired.
[03/18 23:10:17   1401s] #% Begin save design ... (date=03/18 23:10:17, mem=1549.6M)
[03/18 23:10:17   1401s] % Begin Save ccopt configuration ... (date=03/18 23:10:17, mem=1549.6M)
[03/18 23:10:17   1401s] % End Save ccopt configuration ... (date=03/18 23:10:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=1549.6M, current mem=1543.5M)
[03/18 23:10:17   1401s] % Begin Save netlist data ... (date=03/18 23:10:17, mem=1543.5M)
[03/18 23:10:17   1401s] Writing Binary DB to route.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
[03/18 23:10:17   1401s] % End Save netlist data ... (date=03/18 23:10:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1543.5M, current mem=1543.5M)
[03/18 23:10:18   1401s] Saving congestion map file route.enc.dat.tmp/fullchip.route.congmap.gz ...
[03/18 23:10:18   1401s] % Begin Save AAE data ... (date=03/18 23:10:18, mem=1543.6M)
[03/18 23:10:18   1401s] Saving AAE Data ...
[03/18 23:10:18   1401s] % End Save AAE data ... (date=03/18 23:10:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1543.6M, current mem=1543.6M)
[03/18 23:10:18   1401s] % Begin Save clock tree data ... (date=03/18 23:10:18, mem=1550.6M)
[03/18 23:10:18   1401s] % End Save clock tree data ... (date=03/18 23:10:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.6M, current mem=1550.6M)
[03/18 23:10:18   1401s] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/18 23:10:18   1401s] Saving mode setting ...
[03/18 23:10:18   1401s] Saving global file ...
[03/18 23:10:18   1401s] % Begin Save floorplan data ... (date=03/18 23:10:18, mem=1550.6M)
[03/18 23:10:18   1401s] Saving floorplan file ...
[03/18 23:10:19   1402s] % End Save floorplan data ... (date=03/18 23:10:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1550.6M, current mem=1550.6M)
[03/18 23:10:19   1402s] Saving PG file route.enc.dat.tmp/fullchip.pg.gz
[03/18 23:10:19   1402s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1935.0M) ***
[03/18 23:10:19   1402s] Saving Drc markers ...
[03/18 23:10:19   1402s] ... No Drc file written since there is no markers found.
[03/18 23:10:19   1402s] % Begin Save placement data ... (date=03/18 23:10:19, mem=1550.8M)
[03/18 23:10:19   1402s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 23:10:19   1402s] Save Adaptive View Pruing View Names to Binary file
[03/18 23:10:19   1402s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1938.0M) ***
[03/18 23:10:19   1402s] % End Save placement data ... (date=03/18 23:10:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.8M, current mem=1550.8M)
[03/18 23:10:19   1402s] % Begin Save routing data ... (date=03/18 23:10:19, mem=1550.8M)
[03/18 23:10:19   1402s] Saving route file ...
[03/18 23:10:19   1402s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1935.0M) ***
[03/18 23:10:19   1402s] % End Save routing data ... (date=03/18 23:10:19, total cpu=0:00:00.2, real=0:00:00.0, peak res=1550.9M, current mem=1550.9M)
[03/18 23:10:19   1402s] Saving property file route.enc.dat.tmp/fullchip.prop
[03/18 23:10:19   1402s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1938.0M) ***
[03/18 23:10:19   1402s] #Saving pin access data to file route.enc.dat.tmp/fullchip.apa ...
[03/18 23:10:20   1402s] #
[03/18 23:10:20   1402s] % Begin Save power constraints data ... (date=03/18 23:10:20, mem=1550.9M)
[03/18 23:10:20   1402s] % End Save power constraints data ... (date=03/18 23:10:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1550.9M, current mem=1550.9M)
[03/18 23:10:21   1404s] Generated self-contained design route.enc.dat.tmp
[03/18 23:10:21   1404s] #% End save design ... (date=03/18 23:10:21, total cpu=0:00:03.0, real=0:00:04.0, peak res=1551.1M, current mem=1551.1M)
[03/18 23:10:21   1404s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 23:10:21   1404s] 
[03/18 23:10:40   1407s] <CMD> checkPinAssignment
[03/18 23:10:40   1407s] #% Begin checkPinAssignment (date=03/18 23:10:40, mem=1550.9M)
[03/18 23:10:40   1407s] Checking pins of top cell fullchip ... completed
[03/18 23:10:40   1407s] 
[03/18 23:10:40   1407s] ===========================================================================================================================
[03/18 23:10:40   1407s]                                                 checkPinAssignment Summary
[03/18 23:10:40   1407s] ===========================================================================================================================
[03/18 23:10:40   1407s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 23:10:40   1407s] ===========================================================================================================================
[03/18 23:10:40   1407s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:10:40   1407s] ===========================================================================================================================
[03/18 23:10:40   1407s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:10:40   1407s] ===========================================================================================================================
[03/18 23:10:40   1407s] #% End checkPinAssignment (date=03/18 23:10:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1552.3M, current mem=1552.3M)
[03/18 23:11:57   1419s] <CMD> optDesign -postRoute -drv
[03/18 23:11:57   1419s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1552.3M, totSessionCpu=0:23:39 **
[03/18 23:11:57   1419s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 23:11:57   1419s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 23:11:57   1419s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:11:57   1419s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:11:57   1419s] Summary for sequential cells identification: 
[03/18 23:11:57   1419s]   Identified SBFF number: 199
[03/18 23:11:57   1419s]   Identified MBFF number: 0
[03/18 23:11:57   1419s]   Identified SB Latch number: 0
[03/18 23:11:57   1419s]   Identified MB Latch number: 0
[03/18 23:11:57   1419s]   Not identified SBFF number: 0
[03/18 23:11:57   1419s]   Not identified MBFF number: 0
[03/18 23:11:57   1419s]   Not identified SB Latch number: 0
[03/18 23:11:57   1419s]   Not identified MB Latch number: 0
[03/18 23:11:57   1419s]   Number of sequential cells which are not FFs: 104
[03/18 23:11:57   1419s]  Visiting view : WC_VIEW
[03/18 23:11:57   1419s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 23:11:57   1419s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:11:57   1419s]  Visiting view : BC_VIEW
[03/18 23:11:57   1419s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 23:11:57   1419s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:11:57   1419s]  Setting StdDelay to 14.50
[03/18 23:11:57   1419s] Creating Cell Server, finished. 
[03/18 23:11:57   1419s] 
[03/18 23:11:57   1419s] Need call spDPlaceInit before registerPrioInstLoc.
[03/18 23:11:57   1419s] GigaOpt running with 1 threads.
[03/18 23:11:57   1419s] Info: 1 threads available for lower-level modules during optimization.
[03/18 23:11:57   1419s] OPERPROF: Starting DPlace-Init at level 1, MEM:1939.3M
[03/18 23:11:57   1419s] z: 2, totalTracks: 1
[03/18 23:11:57   1419s] z: 4, totalTracks: 1
[03/18 23:11:57   1419s] z: 6, totalTracks: 1
[03/18 23:11:57   1419s] z: 8, totalTracks: 1
[03/18 23:11:57   1419s] #spOpts: N=65 mergeVia=F 
[03/18 23:11:57   1419s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1939.3M
[03/18 23:11:57   1419s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1939.3M
[03/18 23:11:57   1419s] Core basic site is core
[03/18 23:11:57   1419s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:11:57   1419s] SiteArray: use 1,703,936 bytes
[03/18 23:11:57   1419s] SiteArray: current memory after site array memory allocation 1940.9M
[03/18 23:11:57   1419s] SiteArray: FP blocked sites are writable
[03/18 23:11:57   1419s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 23:11:57   1419s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1940.9M
[03/18 23:11:57   1419s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 23:11:57   1419s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.021, MEM:1940.9M
[03/18 23:11:57   1419s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.102, MEM:1940.9M
[03/18 23:11:57   1419s] OPERPROF:     Starting CMU at level 3, MEM:1940.9M
[03/18 23:11:57   1419s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1940.9M
[03/18 23:11:57   1419s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:1940.9M
[03/18 23:11:57   1419s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1940.9MB).
[03/18 23:11:57   1419s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.141, MEM:1940.9M
[03/18 23:11:57   1419s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:11:57   1419s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 23:11:57   1419s] 	Cell FILL1_LL, site bcore.
[03/18 23:11:57   1419s] 	Cell FILL_NW_HH, site bcore.
[03/18 23:11:57   1419s] 	Cell FILL_NW_LL, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHCD1, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHCD2, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHCD4, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHCD8, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHD1, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHD2, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHD4, site bcore.
[03/18 23:11:57   1419s] 	Cell LVLLHD8, site bcore.
[03/18 23:11:57   1419s] .
[03/18 23:11:57   1419s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1940.9M
[03/18 23:11:57   1419s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.066, MEM:1940.9M
[03/18 23:11:57   1419s] 
[03/18 23:11:57   1419s] Creating Lib Analyzer ...
[03/18 23:11:58   1419s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:11:58   1419s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:11:58   1419s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:11:58   1419s] 
[03/18 23:11:59   1420s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:41 mem=1962.9M
[03/18 23:11:59   1420s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:41 mem=1962.9M
[03/18 23:11:59   1420s] Creating Lib Analyzer, finished. 
[03/18 23:11:59   1420s] Effort level <high> specified for reg2reg path_group
[03/18 23:12:00   1422s]              0V	    VSS
[03/18 23:12:00   1422s]            0.9V	    VDD
[03/18 23:12:01   1422s] Processing average sequential pin duty cycle 
[03/18 23:12:01   1422s] Processing average sequential pin duty cycle 
[03/18 23:12:01   1422s] Initializing cpe interface
[03/18 23:12:03   1424s] Processing average sequential pin duty cycle 
[03/18 23:12:06   1427s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1620.5M, totSessionCpu=0:23:48 **
[03/18 23:12:06   1427s] Existing Dirty Nets : 0
[03/18 23:12:06   1427s] New Signature Flow (optDesignCheckOptions) ....
[03/18 23:12:06   1427s] #Taking db snapshot
[03/18 23:12:06   1427s] #Taking db snapshot ... done
[03/18 23:12:06   1427s] OPERPROF: Starting checkPlace at level 1, MEM:1999.5M
[03/18 23:12:06   1427s] z: 2, totalTracks: 1
[03/18 23:12:06   1427s] z: 4, totalTracks: 1
[03/18 23:12:06   1427s] z: 6, totalTracks: 1
[03/18 23:12:06   1427s] z: 8, totalTracks: 1
[03/18 23:12:06   1427s] #spOpts: N=65 
[03/18 23:12:06   1427s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1999.5M
[03/18 23:12:06   1427s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.073, MEM:1999.5M
[03/18 23:12:06   1427s] Begin checking placement ... (start mem=1999.5M, init mem=1999.5M)
[03/18 23:12:06   1427s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1999.5M
[03/18 23:12:06   1427s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1999.5M
[03/18 23:12:06   1427s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1999.5M
[03/18 23:12:06   1427s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.060, REAL:0.064, MEM:1999.5M
[03/18 23:12:06   1427s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1999.5M
[03/18 23:12:06   1427s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1999.5M
[03/18 23:12:06   1427s] *info: Placed = 14128          (Fixed = 49)
[03/18 23:12:06   1427s] *info: Unplaced = 0           
[03/18 23:12:06   1427s] Placement Density:50.98%(71502/140250)
[03/18 23:12:06   1427s] Placement Density (including fixed std cells):50.98%(71502/140250)
[03/18 23:12:06   1428s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1999.5M
[03/18 23:12:06   1428s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1997.9M
[03/18 23:12:06   1428s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1997.9M)
[03/18 23:12:06   1428s] OPERPROF: Finished checkPlace at level 1, CPU:0.180, REAL:0.186, MEM:1997.9M
[03/18 23:12:06   1428s]  Initial DC engine is -> aae
[03/18 23:12:06   1428s]  
[03/18 23:12:06   1428s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 23:12:06   1428s]  
[03/18 23:12:06   1428s]  
[03/18 23:12:06   1428s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 23:12:06   1428s]  
[03/18 23:12:06   1428s] Reset EOS DB
[03/18 23:12:06   1428s] Ignoring AAE DB Resetting ...
[03/18 23:12:06   1428s]  Set Options for AAE Based Opt flow 
[03/18 23:12:06   1428s] *** optDesign -postRoute ***
[03/18 23:12:06   1428s] DRC Margin: user margin 0.0; extra margin 0
[03/18 23:12:06   1428s] Setup Target Slack: user slack 0
[03/18 23:12:06   1428s] Hold Target Slack: user slack 0
[03/18 23:12:06   1428s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 23:12:06   1428s] All LLGs are deleted
[03/18 23:12:06   1428s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1997.9M
[03/18 23:12:06   1428s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1997.9M
[03/18 23:12:06   1428s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1997.9M
[03/18 23:12:06   1428s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1997.9M
[03/18 23:12:06   1428s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1999.5M
[03/18 23:12:06   1428s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.020, MEM:1999.5M
[03/18 23:12:06   1428s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1999.5M
[03/18 23:12:06   1428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.105, MEM:1999.5M
[03/18 23:12:06   1428s] Include MVT Delays for Hold Opt
[03/18 23:12:06   1428s] Deleting Cell Server ...
[03/18 23:12:06   1428s] Deleting Lib Analyzer.
[03/18 23:12:06   1428s] ** INFO : this run is activating 'postRoute' automaton
[03/18 23:12:06   1428s] 
[03/18 23:12:06   1428s] Power view               = WC_VIEW
[03/18 23:12:06   1428s] Number of VT partitions  = 2
[03/18 23:12:06   1428s] Standard cells in design = 811
[03/18 23:12:06   1428s] Instances in design      = 14128
[03/18 23:12:06   1428s] 
[03/18 23:12:06   1428s] Instance distribution across the VT partitions:
[03/18 23:12:06   1428s] 
[03/18 23:12:06   1428s]  LVT : inst = 768 (5.4%), cells = 335 (41.31%)
[03/18 23:12:06   1428s]    Lib tcbn65gpluswc        : inst = 768 (5.4%)
[03/18 23:12:06   1428s] 
[03/18 23:12:06   1428s]  HVT : inst = 13360 (94.6%), cells = 461 (56.84%)
[03/18 23:12:06   1428s]    Lib tcbn65gpluswc        : inst = 13360 (94.6%)
[03/18 23:12:06   1428s] 
[03/18 23:12:06   1428s] Reporting took 0 sec
[03/18 23:12:06   1428s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 1999.547M)
[03/18 23:12:06   1428s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:12:06   1428s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:12:06   1428s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:12:06   1428s] RC Extraction called in multi-corner(2) mode.
[03/18 23:12:06   1428s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:12:06   1428s] Process corner(s) are loaded.
[03/18 23:12:06   1428s]  Corner: Cmax
[03/18 23:12:06   1428s]  Corner: Cmin
[03/18 23:12:06   1428s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d -maxResLength 200  -extended
[03/18 23:12:06   1428s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:12:06   1428s]       RC Corner Indexes            0       1   
[03/18 23:12:06   1428s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:12:06   1428s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:12:06   1428s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:12:06   1428s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:12:06   1428s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:12:06   1428s] Shrink Factor                : 1.00000
[03/18 23:12:07   1428s] LayerId::1 widthSet size::4
[03/18 23:12:07   1428s] LayerId::2 widthSet size::4
[03/18 23:12:07   1428s] LayerId::3 widthSet size::4
[03/18 23:12:07   1428s] LayerId::4 widthSet size::4
[03/18 23:12:07   1428s] LayerId::5 widthSet size::4
[03/18 23:12:07   1428s] LayerId::6 widthSet size::4
[03/18 23:12:07   1428s] LayerId::7 widthSet size::4
[03/18 23:12:07   1428s] LayerId::8 widthSet size::4
[03/18 23:12:07   1428s] Initializing multi-corner capacitance tables ... 
[03/18 23:12:07   1428s] Initializing multi-corner resistance tables ...
[03/18 23:12:07   1428s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:12:07   1428s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1989.5M)
[03/18 23:12:07   1428s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:12:07   1429s] Extracted 10.0012% (CPU Time= 0:00:00.5  MEM= 2053.0M)
[03/18 23:12:07   1429s] Extracted 20.001% (CPU Time= 0:00:00.7  MEM= 2053.0M)
[03/18 23:12:07   1429s] Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 2053.0M)
[03/18 23:12:07   1429s] Extracted 40.0013% (CPU Time= 0:00:00.9  MEM= 2053.0M)
[03/18 23:12:07   1429s] Extracted 50.0011% (CPU Time= 0:00:01.0  MEM= 2053.0M)
[03/18 23:12:08   1429s] Extracted 60.0008% (CPU Time= 0:00:01.1  MEM= 2053.0M)
[03/18 23:12:08   1429s] Extracted 70.0013% (CPU Time= 0:00:01.2  MEM= 2053.0M)
[03/18 23:12:08   1430s] Extracted 80.0011% (CPU Time= 0:00:01.4  MEM= 2053.0M)
[03/18 23:12:08   1430s] Extracted 90.0009% (CPU Time= 0:00:01.7  MEM= 2057.0M)
[03/18 23:12:09   1430s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 2057.0M)
[03/18 23:12:09   1430s] Number of Extracted Resistors     : 258418
[03/18 23:12:09   1430s] Number of Extracted Ground Cap.   : 256868
[03/18 23:12:09   1430s] Number of Extracted Coupling Cap. : 373252
[03/18 23:12:09   1430s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2025.707M)
[03/18 23:12:09   1430s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:12:09   1430s]  Corner: Cmax
[03/18 23:12:09   1430s]  Corner: Cmin
[03/18 23:12:09   1430s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2025.7M)
[03/18 23:12:09   1430s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:12:09   1431s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2029.707M)
[03/18 23:12:09   1431s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2029.707M)
[03/18 23:12:09   1431s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2029.707M)
[03/18 23:12:09   1431s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:12:10   1431s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 2029.707M)
[03/18 23:12:10   1431s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2029.707M)
[03/18 23:12:10   1431s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 2029.707M)
[03/18 23:12:10   1432s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2011.980M)
[03/18 23:12:10   1432s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2012.0M)
[03/18 23:12:10   1432s] LayerId::1 widthSet size::4
[03/18 23:12:10   1432s] LayerId::2 widthSet size::4
[03/18 23:12:10   1432s] LayerId::3 widthSet size::4
[03/18 23:12:10   1432s] LayerId::4 widthSet size::4
[03/18 23:12:10   1432s] LayerId::5 widthSet size::4
[03/18 23:12:10   1432s] LayerId::6 widthSet size::4
[03/18 23:12:10   1432s] LayerId::7 widthSet size::4
[03/18 23:12:10   1432s] LayerId::8 widthSet size::4
[03/18 23:12:10   1432s] Initializing multi-corner capacitance tables ... 
[03/18 23:12:10   1432s] Initializing multi-corner resistance tables ...
[03/18 23:12:10   1432s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:12:10   1432s] Starting delay calculation for Setup views
[03/18 23:12:10   1432s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:12:10   1432s] #################################################################################
[03/18 23:12:10   1432s] # Design Stage: PostRoute
[03/18 23:12:10   1432s] # Design Name: fullchip
[03/18 23:12:10   1432s] # Design Mode: 65nm
[03/18 23:12:10   1432s] # Analysis Mode: MMMC OCV 
[03/18 23:12:10   1432s] # Parasitics Mode: SPEF/RCDB
[03/18 23:12:10   1432s] # Signoff Settings: SI On 
[03/18 23:12:10   1432s] #################################################################################
[03/18 23:12:11   1433s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:12:11   1433s] Setting infinite Tws ...
[03/18 23:12:11   1433s] First Iteration Infinite Tw... 
[03/18 23:12:11   1433s] Calculate early delays in OCV mode...
[03/18 23:12:11   1433s] Calculate late delays in OCV mode...
[03/18 23:12:11   1433s] Topological Sorting (REAL = 0:00:00.0, MEM = 2010.0M, InitMEM = 2010.0M)
[03/18 23:12:11   1433s] Start delay calculation (fullDC) (1 T). (MEM=2009.98)
[03/18 23:12:12   1433s] End AAE Lib Interpolated Model. (MEM=2021.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:16   1438s] Total number of fetched objects 15922
[03/18 23:12:16   1438s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:12:16   1438s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:12:16   1438s] End delay calculation. (MEM=2059.73 CPU=0:00:04.5 REAL=0:00:04.0)
[03/18 23:12:16   1438s] End delay calculation (fullDC). (MEM=2059.73 CPU=0:00:05.1 REAL=0:00:05.0)
[03/18 23:12:16   1438s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 2059.7M) ***
[03/18 23:12:17   1439s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2059.7M)
[03/18 23:12:17   1439s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:12:17   1439s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2059.7M)
[03/18 23:12:17   1439s] Starting SI iteration 2
[03/18 23:12:17   1439s] Calculate early delays in OCV mode...
[03/18 23:12:17   1439s] Calculate late delays in OCV mode...
[03/18 23:12:17   1439s] Start delay calculation (fullDC) (1 T). (MEM=1996.85)
[03/18 23:12:18   1439s] End AAE Lib Interpolated Model. (MEM=1996.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:18   1440s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:12:18   1440s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:12:18   1440s] Total number of fetched objects 15922
[03/18 23:12:18   1440s] AAE_INFO-618: Total number of nets in the design is 15942,  6.4 percent of the nets selected for SI analysis
[03/18 23:12:18   1440s] End delay calculation. (MEM=2003 CPU=0:00:00.8 REAL=0:00:00.0)
[03/18 23:12:18   1440s] End delay calculation (fullDC). (MEM=2003 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 23:12:18   1440s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2003.0M) ***
[03/18 23:12:19   1441s] *** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:24:02 mem=2003.0M)
[03/18 23:12:19   1441s] End AAE Lib Interpolated Model. (MEM=2003 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:19   1441s] ** Profile ** Start :  cpu=0:00:00.0, mem=2003.0M
[03/18 23:12:19   1441s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2003.0M
[03/18 23:12:19   1441s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.092, MEM:2003.0M
[03/18 23:12:19   1441s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2003.0M
[03/18 23:12:20   1442s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2003.0M
[03/18 23:12:20   1442s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2018.3M
[03/18 23:12:20   1442s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2018.3M
[03/18 23:12:20   1442s] **optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1603.2M, totSessionCpu=0:24:02 **
[03/18 23:12:20   1442s] Setting latch borrow mode to budget during optimization.
[03/18 23:12:21   1443s] Info: Done creating the CCOpt slew target map.
[03/18 23:12:21   1443s] Glitch fixing enabled
[03/18 23:12:21   1443s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:12:21   1443s] optDesignOneStep: Power Flow
[03/18 23:12:21   1443s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:12:21   1443s] Running CCOpt-PRO on entire clock network
[03/18 23:12:21   1443s] Net route status summary:
[03/18 23:12:21   1443s]   Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:12:21   1443s]   Non-clock: 15878 (unrouted=20, trialRouted=0, noStatus=0, routed=15858, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:12:21   1443s] Clock tree cells fixed by user: 0 out of 63 (0%)
[03/18 23:12:21   1443s] PRO...
[03/18 23:12:21   1443s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/18 23:12:21   1443s] Initializing clock structures...
[03/18 23:12:21   1443s]   Creating own balancer
[03/18 23:12:21   1443s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/18 23:12:21   1443s]   Removing CTS place status from clock tree and sinks.
[03/18 23:12:21   1443s]   Removed CTS place status from 49 clock cells (out of 65 ) and 0 clock sinks (out of 0 ).
[03/18 23:12:21   1443s]   Initializing legalizer
[03/18 23:12:21   1443s]   Using cell based legalization.
[03/18 23:12:21   1443s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.8M
[03/18 23:12:21   1443s] z: 2, totalTracks: 1
[03/18 23:12:21   1443s] z: 4, totalTracks: 1
[03/18 23:12:21   1443s] z: 6, totalTracks: 1
[03/18 23:12:21   1443s] z: 8, totalTracks: 1
[03/18 23:12:21   1443s] #spOpts: N=65 mergeVia=F 
[03/18 23:12:21   1443s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.8M
[03/18 23:12:21   1443s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:1989.8M
[03/18 23:12:21   1443s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1989.8MB).
[03/18 23:12:21   1443s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.105, MEM:1989.8M
[03/18 23:12:21   1443s] (I)       Load db... (mem=1989.8M)
[03/18 23:12:21   1443s] (I)       Read data from FE... (mem=1989.8M)
[03/18 23:12:21   1443s] (I)       Read nodes and places... (mem=1989.8M)
[03/18 23:12:21   1443s] (I)       Number of ignored instance 0
[03/18 23:12:21   1443s] (I)       Number of inbound cells 0
[03/18 23:12:21   1443s] (I)       numMoveCells=14128, numMacros=0  numPads=205  numMultiRowHeightInsts=0
[03/18 23:12:21   1443s] (I)       cell height: 3600, count: 14128
[03/18 23:12:21   1443s] (I)       Done Read nodes and places (cpu=0.020s, mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Read rows... (mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Done Read rows (cpu=0.000s, mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Done Read data from FE (cpu=0.020s, mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Done Load db (cpu=0.020s, mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Constructing placeable region... (mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Constructing bin map
[03/18 23:12:21   1443s] (I)       Initialize bin information with width=36000 height=36000
[03/18 23:12:21   1443s] (I)       Done constructing bin map
[03/18 23:12:21   1443s] (I)       Removing 0 blocked bin with high fixed inst density
[03/18 23:12:21   1443s] (I)       Compute region effective width... (mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Done Compute region effective width (cpu=0.000s, mem=1991.9M)
[03/18 23:12:21   1443s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1991.9M)
[03/18 23:12:21   1443s]   Accumulated time to calculate placeable region: 0.01
[03/18 23:12:21   1443s]   Accumulated time to calculate placeable region: 0.01
[03/18 23:12:21   1443s]   Reconstructing clock tree datastructures...
[03/18 23:12:21   1443s]     Validating CTS configuration...
[03/18 23:12:21   1443s]     Checking module port directions...
[03/18 23:12:21   1443s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:12:21   1443s]     Non-default CCOpt properties:
[03/18 23:12:21   1443s]     adjacent_rows_legal: true (default: false)
[03/18 23:12:21   1443s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/18 23:12:21   1443s]     cell_density is set for at least one key
[03/18 23:12:21   1443s]     cell_halo_rows: 0 (default: 1)
[03/18 23:12:21   1443s]     cell_halo_sites: 0 (default: 4)
[03/18 23:12:21   1443s]     clock_nets_detailed_routed: 1 (default: false)
[03/18 23:12:21   1443s]     cloning_copy_activity: 1 (default: false)
[03/18 23:12:22   1443s]     force_design_routing_status: 1 (default: auto)
[03/18 23:12:22   1443s]     primary_delay_corner: WC (default: )
[03/18 23:12:22   1443s]     route_type is set for at least one key
[03/18 23:12:22   1443s]     target_insertion_delay is set for at least one key
[03/18 23:12:22   1443s]     target_skew is set for at least one key
[03/18 23:12:22   1443s]     target_skew_wire is set for at least one key
[03/18 23:12:22   1443s]     update_io_latency: 0 (default: true)
[03/18 23:12:22   1443s]     Route type trimming info:
[03/18 23:12:22   1443s]       No route type modifications were made.
[03/18 23:12:22   1443s] (I)       Initializing Steiner engine. 
[03/18 23:12:22   1443s] End AAE Lib Interpolated Model. (MEM=1996.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:22   1443s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/18 23:12:22   1443s]     Original list had 9 cells:
[03/18 23:12:22   1443s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:12:22   1443s]     Library trimming was not able to trim any cells:
[03/18 23:12:22   1443s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:12:22   1443s]     Accumulated time to calculate placeable region: 0.01
[03/18 23:12:22   1444s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/18 23:12:22   1444s]     Original list had 8 cells:
[03/18 23:12:22   1444s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:12:22   1444s]     Library trimming was not able to trim any cells:
[03/18 23:12:22   1444s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:12:22   1444s]     Accumulated time to calculate placeable region: 0.03
[03/18 23:12:23   1445s]     Clock tree balancer configuration for clock_tree clk:
[03/18 23:12:23   1445s]     Non-default CCOpt properties:
[03/18 23:12:23   1445s]       cell_density: 1 (default: 0.75)
[03/18 23:12:23   1445s]       route_type (leaf): default_route_type_leaf (default: default)
[03/18 23:12:23   1445s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/18 23:12:23   1445s]       route_type (top): default_route_type_nonleaf (default: default)
[03/18 23:12:23   1445s]     For power domain auto-default:
[03/18 23:12:23   1445s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:12:23   1445s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:12:23   1445s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/18 23:12:23   1445s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 140250.240um^2
[03/18 23:12:23   1445s]     Top Routing info:
[03/18 23:12:23   1445s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:12:23   1445s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/18 23:12:23   1445s]     Trunk Routing info:
[03/18 23:12:23   1445s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:12:23   1445s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 23:12:23   1445s]     Leaf Routing info:
[03/18 23:12:23   1445s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:12:23   1445s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 23:12:23   1445s]     For timing_corner WC:setup, late and power domain auto-default:
[03/18 23:12:23   1445s]       Slew time target (leaf):    0.105ns
[03/18 23:12:23   1445s]       Slew time target (trunk):   0.105ns
[03/18 23:12:23   1445s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/18 23:12:23   1445s]       Buffer unit delay: 0.057ns
[03/18 23:12:23   1445s]       Buffer max distance: 562.449um
[03/18 23:12:23   1445s]     Fastest wire driving cells and distances:
[03/18 23:12:23   1445s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/18 23:12:23   1445s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/18 23:12:23   1445s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     Logic Sizing Table:
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     ----------------------------------------------------------
[03/18 23:12:23   1445s]     Cell    Instance count    Source    Eligible library cells
[03/18 23:12:23   1445s]     ----------------------------------------------------------
[03/18 23:12:23   1445s]       (empty table)
[03/18 23:12:23   1445s]     ----------------------------------------------------------
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     Clock tree balancer configuration for skew_group clk/CON:
[03/18 23:12:23   1445s]       Sources:                     pin clk
[03/18 23:12:23   1445s]       Total number of sinks:       4472
[03/18 23:12:23   1445s]       Delay constrained sinks:     4472
[03/18 23:12:23   1445s]       Non-leaf sinks:              0
[03/18 23:12:23   1445s]       Ignore pins:                 0
[03/18 23:12:23   1445s]      Timing corner WC:setup.late:
[03/18 23:12:23   1445s]       Skew target:                 0.057ns
[03/18 23:12:23   1445s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:12:23   1445s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:12:23   1445s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:12:23   1445s]     Primary reporting skew groups are:
[03/18 23:12:23   1445s]     skew_group clk/CON with 4472 clock sinks
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     Via Selection for Estimated Routes (rule default):
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     --------------------------------------------------------------
[03/18 23:12:23   1445s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/18 23:12:23   1445s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/18 23:12:23   1445s]     --------------------------------------------------------------
[03/18 23:12:23   1445s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/18 23:12:23   1445s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/18 23:12:23   1445s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/18 23:12:23   1445s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/18 23:12:23   1445s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/18 23:12:23   1445s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/18 23:12:23   1445s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/18 23:12:23   1445s]     --------------------------------------------------------------
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     No ideal or dont_touch nets found in the clock tree
[03/18 23:12:23   1445s]     No dont_touch hnets found in the clock tree
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     Filtering reasons for cell type: buffer
[03/18 23:12:23   1445s]     =======================================
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]     Clock trees    Power domain    Reason                         Library cells
[03/18 23:12:23   1445s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/18 23:12:23   1445s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     Filtering reasons for cell type: inverter
[03/18 23:12:23   1445s]     =========================================
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]     Clock trees    Power domain    Reason                         Library cells
[03/18 23:12:23   1445s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/18 23:12:23   1445s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     
[03/18 23:12:23   1445s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/18 23:12:23   1445s]     CCOpt configuration status: all checks passed.
[03/18 23:12:23   1445s]   Reconstructing clock tree datastructures done.
[03/18 23:12:23   1445s] Initializing clock structures done.
[03/18 23:12:23   1445s] PRO...
[03/18 23:12:23   1445s]   PRO active optimizations:
[03/18 23:12:23   1445s]    - DRV fixing with cell sizing
[03/18 23:12:23   1445s]   
[03/18 23:12:23   1445s]   Detected clock skew data from CTS
[03/18 23:12:23   1445s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 23:12:23   1445s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 23:12:23   1445s]   Clock DAG stats PRO initial state:
[03/18 23:12:23   1445s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:12:23   1445s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:12:23   1445s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:12:23   1445s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:12:23   1445s]     wire capacitance : top=0.000pF, trunk=0.230pF, leaf=2.778pF, total=3.008pF
[03/18 23:12:23   1445s]     wire lengths     : top=0.000um, trunk=1776.800um, leaf=17142.590um, total=18919.390um
[03/18 23:12:23   1445s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.600um, total=5532.000um
[03/18 23:12:23   1445s]   Clock DAG net violations PRO initial state: none
[03/18 23:12:23   1445s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/18 23:12:23   1445s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.011ns max=0.087ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:12:23   1445s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:12:23   1445s]   Clock DAG library cell distribution PRO initial state {count}:
[03/18 23:12:23   1445s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:12:23   1445s]   Primary reporting skew groups PRO initial state:
[03/18 23:12:23   1445s]     skew_group default.clk/CON: unconstrained
[03/18 23:12:23   1445s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:12:23   1445s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:12:23   1445s]   Skew group summary PRO initial state:
[03/18 23:12:23   1445s]     skew_group clk/CON: insertion delay [min=0.163, max=0.288, avg=0.203, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.163, 0.220} (wid=0.026 ws=0.023) (gid=0.264 gs=0.112)
[03/18 23:12:23   1445s]   Recomputing CTS skew targets...
[03/18 23:12:23   1445s]   Resolving skew group constraints...
[03/18 23:12:23   1445s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/18 23:12:23   1445s]   Resolving skew group constraints done.
[03/18 23:12:23   1445s]   Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/18 23:12:23   1445s]   Fixing DRVs...
[03/18 23:12:23   1445s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/18 23:12:23   1445s]   CCOpt-PRO: considered: 64, tested: 64, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/18 23:12:23   1445s]   
[03/18 23:12:23   1445s]   PRO Statistics: Fix DRVs (cell sizing):
[03/18 23:12:23   1445s]   =======================================
[03/18 23:12:23   1445s]   
[03/18 23:12:23   1445s]   Cell changes by Net Type:
[03/18 23:12:23   1445s]   
[03/18 23:12:23   1445s]   -------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/18 23:12:23   1445s]   -------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]   top                0            0           0            0                    0                0
[03/18 23:12:23   1445s]   trunk              0            0           0            0                    0                0
[03/18 23:12:23   1445s]   leaf               0            0           0            0                    0                0
[03/18 23:12:23   1445s]   -------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]   Total              0            0           0            0                    0                0
[03/18 23:12:23   1445s]   -------------------------------------------------------------------------------------------------
[03/18 23:12:23   1445s]   
[03/18 23:12:23   1445s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/18 23:12:23   1445s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/18 23:12:23   1445s]   
[03/18 23:12:23   1445s]   Clock DAG stats PRO after DRV fixing:
[03/18 23:12:23   1445s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:12:23   1445s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:12:23   1445s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:12:23   1445s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:12:23   1445s]     wire capacitance : top=0.000pF, trunk=0.230pF, leaf=2.778pF, total=3.008pF
[03/18 23:12:23   1445s]     wire lengths     : top=0.000um, trunk=1776.800um, leaf=17142.590um, total=18919.390um
[03/18 23:12:23   1445s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.600um, total=5532.000um
[03/18 23:12:23   1445s]   Clock DAG net violations PRO after DRV fixing: none
[03/18 23:12:23   1445s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/18 23:12:23   1445s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.011ns max=0.087ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:12:23   1445s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:12:23   1445s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/18 23:12:23   1445s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:12:23   1445s]   Primary reporting skew groups PRO after DRV fixing:
[03/18 23:12:23   1445s]     skew_group default.clk/CON: unconstrained
[03/18 23:12:23   1445s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:12:23   1445s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:12:24   1445s]   Skew group summary PRO after DRV fixing:
[03/18 23:12:24   1445s]     skew_group clk/CON: insertion delay [min=0.163, max=0.288, avg=0.203, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.163, 0.220} (wid=0.026 ws=0.023) (gid=0.264 gs=0.112)
[03/18 23:12:24   1445s]   Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   Slew Diagnostics: After DRV fixing
[03/18 23:12:24   1445s]   ==================================
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   Global Causes:
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   -------------------------------------
[03/18 23:12:24   1445s]   Cause
[03/18 23:12:24   1445s]   -------------------------------------
[03/18 23:12:24   1445s]   DRV fixing with buffering is disabled
[03/18 23:12:24   1445s]   -------------------------------------
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   Top 5 overslews:
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   ---------------------------------
[03/18 23:12:24   1445s]   Overslew    Causes    Driving Pin
[03/18 23:12:24   1445s]   ---------------------------------
[03/18 23:12:24   1445s]     (empty table)
[03/18 23:12:24   1445s]   ---------------------------------
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   -------------------
[03/18 23:12:24   1445s]   Cause    Occurences
[03/18 23:12:24   1445s]   -------------------
[03/18 23:12:24   1445s]     (empty table)
[03/18 23:12:24   1445s]   -------------------
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   -------------------
[03/18 23:12:24   1445s]   Cause    Occurences
[03/18 23:12:24   1445s]   -------------------
[03/18 23:12:24   1445s]     (empty table)
[03/18 23:12:24   1445s]   -------------------
[03/18 23:12:24   1445s]   
[03/18 23:12:24   1445s]   Reconnecting optimized routes...
[03/18 23:12:24   1445s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:12:24   1445s]   Set dirty flag on 0 insts, 0 nets
[03/18 23:12:24   1445s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 23:12:24   1445s] End AAE Lib Interpolated Model. (MEM=2037.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:24   1446s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 23:12:24   1446s]   Clock DAG stats PRO final:
[03/18 23:12:24   1446s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:12:24   1446s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:12:24   1446s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:12:24   1446s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:12:24   1446s]     wire capacitance : top=0.000pF, trunk=0.230pF, leaf=2.778pF, total=3.008pF
[03/18 23:12:24   1446s]     wire lengths     : top=0.000um, trunk=1776.800um, leaf=17142.590um, total=18919.390um
[03/18 23:12:24   1446s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.600um, total=5532.000um
[03/18 23:12:24   1446s]   Clock DAG net violations PRO final: none
[03/18 23:12:24   1446s]   Clock DAG primary half-corner transition distribution PRO final:
[03/18 23:12:24   1446s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.011ns max=0.087ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:12:24   1446s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:12:24   1446s]   Clock DAG library cell distribution PRO final {count}:
[03/18 23:12:24   1446s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:12:24   1446s]   Primary reporting skew groups PRO final:
[03/18 23:12:24   1446s]     skew_group default.clk/CON: unconstrained
[03/18 23:12:24   1446s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:12:24   1446s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:12:24   1446s]   Skew group summary PRO final:
[03/18 23:12:24   1446s]     skew_group clk/CON: insertion delay [min=0.163, max=0.288, avg=0.203, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.163, 0.220} (wid=0.026 ws=0.023) (gid=0.264 gs=0.112)
[03/18 23:12:24   1446s] PRO done.
[03/18 23:12:24   1446s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/18 23:12:24   1446s] numClockCells = 65, numClockCellsFixed = 0, numClockCellsRestored = 49, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/18 23:12:24   1446s] Net route status summary:
[03/18 23:12:24   1446s]   Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:12:24   1446s]   Non-clock: 15878 (unrouted=20, trialRouted=0, noStatus=0, routed=15858, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:12:24   1446s] Updating delays...
[03/18 23:12:24   1446s] Updating delays done.
[03/18 23:12:24   1446s] PRO done. (took cpu=0:00:02.9 real=0:00:02.9)
[03/18 23:12:24   1446s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2075.6M
[03/18 23:12:24   1446s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.063, MEM:2075.6M
[03/18 23:12:25   1446s] skipped the cell partition in DRV
[03/18 23:12:25   1446s] <optDesign CMD> fixdrv  all VT Cells
[03/18 23:12:25   1446s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 23:12:25   1446s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/18 23:12:25   1446s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:12:25   1446s] optDesignOneStep: Power Flow
[03/18 23:12:25   1446s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:12:25   1446s] **INFO: Start fixing DRV (Mem = 1989.63M) ...
[03/18 23:12:25   1446s] Begin: GigaOpt DRV Optimization
[03/18 23:12:25   1446s] Glitch fixing enabled
[03/18 23:12:25   1446s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/18 23:12:25   1447s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:12:25   1447s] End AAE Lib Interpolated Model. (MEM=1989.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:25   1447s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:07.0/0:30:03.4 (0.8), mem = 1989.6M
[03/18 23:12:25   1447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.33
[03/18 23:12:25   1447s] (I,S,L,T): WC_VIEW: 35.4214, 5.08208, 0.515204, 41.0187
[03/18 23:12:25   1447s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:12:25   1447s] ### Creating PhyDesignMc. totSessionCpu=0:24:07 mem=1989.6M
[03/18 23:12:25   1447s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.6M
[03/18 23:12:25   1447s] z: 2, totalTracks: 1
[03/18 23:12:25   1447s] z: 4, totalTracks: 1
[03/18 23:12:25   1447s] z: 6, totalTracks: 1
[03/18 23:12:25   1447s] z: 8, totalTracks: 1
[03/18 23:12:25   1447s] #spOpts: N=65 mergeVia=F 
[03/18 23:12:25   1447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.6M
[03/18 23:12:25   1447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:1989.6M
[03/18 23:12:25   1447s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1989.6MB).
[03/18 23:12:25   1447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.101, MEM:1989.6M
[03/18 23:12:25   1447s] TotalInstCnt at PhyDesignMc Initialization: 14,128
[03/18 23:12:25   1447s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:07 mem=1989.6M
[03/18 23:12:25   1447s] ### Creating RouteCongInterface, started
[03/18 23:12:25   1447s] ### Creating LA Mngr. totSessionCpu=0:24:07 mem=2113.1M
[03/18 23:12:26   1448s] ### Creating LA Mngr, finished. totSessionCpu=0:24:09 mem=2129.1M
[03/18 23:12:26   1448s] ### Creating RouteCongInterface, finished
[03/18 23:12:26   1448s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 23:12:26   1448s] 
[03/18 23:12:26   1448s] Creating Lib Analyzer ...
[03/18 23:12:27   1448s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:12:27   1448s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:12:27   1448s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:12:27   1448s] 
[03/18 23:12:28   1449s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:10 mem=2129.1M
[03/18 23:12:28   1449s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:10 mem=2129.1M
[03/18 23:12:28   1449s] Creating Lib Analyzer, finished. 
[03/18 23:12:30   1452s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/18 23:12:30   1452s] **INFO: Disabling fanout fix in postRoute stage.
[03/18 23:12:30   1452s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2148.1M
[03/18 23:12:30   1452s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2148.1M
[03/18 23:12:30   1452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:12:30   1452s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/18 23:12:30   1452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:12:30   1452s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 23:12:30   1452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:12:30   1452s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:12:31   1452s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  50.98|          |         |
[03/18 23:12:31   1452s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:12:31   1452s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  50.98| 0:00:00.0|  2148.1M|
[03/18 23:12:31   1452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:12:31   1452s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:12:31   1452s] Layer 3 has 64 constrained nets 
[03/18 23:12:31   1452s] Layer 7 has 3 constrained nets 
[03/18 23:12:31   1452s] **** End NDR-Layer Usage Statistics ****
[03/18 23:12:31   1452s] 
[03/18 23:12:31   1452s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2148.1M) ***
[03/18 23:12:31   1452s] 
[03/18 23:12:31   1452s] Begin: glitch net info
[03/18 23:12:31   1452s] glitch slack range: number of glitch nets
[03/18 23:12:31   1452s] glitch slack < -0.32 : 0
[03/18 23:12:31   1452s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:12:31   1452s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:12:31   1452s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:12:31   1452s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:12:31   1452s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:12:31   1452s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:12:31   1452s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:12:31   1452s] -0.04 < glitch slack : 0
[03/18 23:12:31   1452s] End: glitch net info
[03/18 23:12:31   1452s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2129.1M
[03/18 23:12:31   1453s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2129.1M
[03/18 23:12:31   1453s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:12:31   1453s] (I,S,L,T): WC_VIEW: 35.4214, 5.08208, 0.515204, 41.0187
[03/18 23:12:31   1453s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.33
[03/18 23:12:31   1453s] *** DrvOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:24:13.1/0:30:09.5 (0.8), mem = 2129.1M
[03/18 23:12:31   1453s] 
[03/18 23:12:31   1453s] =============================================================================================
[03/18 23:12:31   1453s]  Step TAT Report for DrvOpt #8
[03/18 23:12:31   1453s] =============================================================================================
[03/18 23:12:31   1453s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:12:31   1453s] ---------------------------------------------------------------------------------------------
[03/18 23:12:31   1453s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:12:31   1453s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[03/18 23:12:31   1453s] [ LibAnalyzerInit        ]      2   0:00:02.4  (  38.8 % )     0:00:02.4 /  0:00:02.4    1.0
[03/18 23:12:31   1453s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.9
[03/18 23:12:31   1453s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:12:31   1453s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 23:12:31   1453s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:12:31   1453s] [ DrvFindVioNets         ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.2    1.0
[03/18 23:12:31   1453s] [ DrvComputeSummary      ]      2   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:12:31   1453s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 23:12:31   1453s] [ MISC                   ]          0:00:02.6  (  42.1 % )     0:00:02.6 /  0:00:02.6    1.0
[03/18 23:12:31   1453s] ---------------------------------------------------------------------------------------------
[03/18 23:12:31   1453s]  DrvOpt #8 TOTAL                    0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.1    1.0
[03/18 23:12:31   1453s] ---------------------------------------------------------------------------------------------
[03/18 23:12:31   1453s] 
[03/18 23:12:31   1453s] drv optimizer changes nothing and skips refinePlace
[03/18 23:12:31   1453s] End: GigaOpt DRV Optimization
[03/18 23:12:31   1453s] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1717.9M, totSessionCpu=0:24:13 **
[03/18 23:12:31   1453s] *info:
[03/18 23:12:31   1453s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2067.07M).
[03/18 23:12:31   1453s] Leakage Power Opt: resetting the buf/inv selection
[03/18 23:12:31   1453s] ** Profile ** Start :  cpu=0:00:00.0, mem=2067.1M
[03/18 23:12:31   1453s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2067.1M
[03/18 23:12:31   1453s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.082, MEM:2067.1M
[03/18 23:12:31   1453s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2067.1M
[03/18 23:12:31   1453s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2077.1M
[03/18 23:12:32   1453s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=2077.1M
[03/18 23:12:32   1453s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=2067.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2077.1M
[03/18 23:12:32   1453s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1713.6M, totSessionCpu=0:24:14 **
[03/18 23:12:32   1454s]   DRV Snapshot: (REF)
[03/18 23:12:32   1454s]          Tran DRV: 0
[03/18 23:12:32   1454s]           Cap DRV: 0
[03/18 23:12:32   1454s]        Fanout DRV: 0
[03/18 23:12:32   1454s]            Glitch: 0
[03/18 23:12:32   1454s]   Timing Snapshot: (REF)
[03/18 23:12:32   1454s]      Weighted WNS: 0.000
[03/18 23:12:32   1454s]       All  PG WNS: 0.000
[03/18 23:12:32   1454s]       High PG WNS: 0.000
[03/18 23:12:32   1454s]       All  PG TNS: 0.000
[03/18 23:12:32   1454s]       High PG TNS: 0.000
[03/18 23:12:32   1454s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:12:32   1454s] 
[03/18 23:12:32   1454s] Running postRoute recovery in preEcoRoute mode
[03/18 23:12:32   1454s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1705.1M, totSessionCpu=0:24:14 **
[03/18 23:12:32   1454s]   DRV Snapshot: (TGT)
[03/18 23:12:32   1454s]          Tran DRV: 0
[03/18 23:12:32   1454s]           Cap DRV: 0
[03/18 23:12:32   1454s]        Fanout DRV: 0
[03/18 23:12:32   1454s]            Glitch: 0
[03/18 23:12:32   1454s] Checking DRV degradation...
[03/18 23:12:32   1454s] 
[03/18 23:12:32   1454s] Recovery Manager:
[03/18 23:12:32   1454s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:12:32   1454s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:12:32   1454s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:12:32   1454s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:12:32   1454s] 
[03/18 23:12:32   1454s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:12:32   1454s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2057.54M, totSessionCpu=0:24:15).
[03/18 23:12:32   1454s] **optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1705.1M, totSessionCpu=0:24:15 **
[03/18 23:12:32   1454s] 
[03/18 23:12:33   1454s]   DRV Snapshot: (REF)
[03/18 23:12:33   1454s]          Tran DRV: 0
[03/18 23:12:33   1454s]           Cap DRV: 0
[03/18 23:12:33   1454s]        Fanout DRV: 0
[03/18 23:12:33   1454s]            Glitch: 0
[03/18 23:12:33   1454s] Skipping post route harden opt
[03/18 23:12:33   1454s] ** Profile ** Start :  cpu=0:00:00.0, mem=2057.5M
[03/18 23:12:33   1454s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.5M
[03/18 23:12:33   1455s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.078, MEM:2057.5M
[03/18 23:12:33   1455s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2057.5M
[03/18 23:12:33   1455s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2067.5M
[03/18 23:12:33   1455s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=2067.5M
[03/18 23:12:33   1455s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2067.5M
[03/18 23:12:33   1455s] **optDesign ... cpu = 0:00:37, real = 0:00:36, mem = 1705.1M, totSessionCpu=0:24:16 **
[03/18 23:12:33   1455s] Running refinePlace -preserveRouting true -hardFence false
[03/18 23:12:33   1455s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2057.5M
[03/18 23:12:33   1455s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2057.5M
[03/18 23:12:33   1455s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2057.5M
[03/18 23:12:33   1455s] z: 2, totalTracks: 1
[03/18 23:12:33   1455s] z: 4, totalTracks: 1
[03/18 23:12:33   1455s] z: 6, totalTracks: 1
[03/18 23:12:33   1455s] z: 8, totalTracks: 1
[03/18 23:12:33   1455s] #spOpts: N=65 
[03/18 23:12:33   1455s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2057.5M
[03/18 23:12:33   1455s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.080, MEM:2057.5M
[03/18 23:12:33   1455s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2057.5MB).
[03/18 23:12:33   1455s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.104, MEM:2057.5M
[03/18 23:12:33   1455s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.105, MEM:2057.5M
[03/18 23:12:33   1455s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.25
[03/18 23:12:33   1455s] OPERPROF:   Starting RefinePlace at level 2, MEM:2057.5M
[03/18 23:12:33   1455s] *** Starting refinePlace (0:24:16 mem=2057.5M) ***
[03/18 23:12:33   1455s] Total net bbox length = 1.888e+05 (8.219e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:12:33   1455s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2057.5M
[03/18 23:12:33   1455s] Starting refinePlace ...
[03/18 23:12:33   1455s]   Spread Effort: high, post-route mode, useDDP on.
[03/18 23:12:33   1455s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2059.4MB) @(0:24:16 - 0:24:16).
[03/18 23:12:33   1455s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:12:33   1455s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 23:12:34   1455s] 
[03/18 23:12:34   1455s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:12:34   1456s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:12:34   1456s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2059.4MB) @(0:24:16 - 0:24:16).
[03/18 23:12:34   1456s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:12:34   1456s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2059.4MB
[03/18 23:12:34   1456s] Statistics of distance of Instance movement in refine placement:
[03/18 23:12:34   1456s]   maximum (X+Y) =         0.00 um
[03/18 23:12:34   1456s]   mean    (X+Y) =         0.00 um
[03/18 23:12:34   1456s] Summary Report:
[03/18 23:12:34   1456s] Instances move: 0 (out of 14079 movable)
[03/18 23:12:34   1456s] Instances flipped: 0
[03/18 23:12:34   1456s] Mean displacement: 0.00 um
[03/18 23:12:34   1456s] Max displacement: 0.00 um 
[03/18 23:12:34   1456s] Total instances moved : 0
[03/18 23:12:34   1456s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.390, REAL:0.384, MEM:2059.4M
[03/18 23:12:34   1456s] Total net bbox length = 1.888e+05 (8.219e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:12:34   1456s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2059.4MB
[03/18 23:12:34   1456s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2059.4MB) @(0:24:16 - 0:24:16).
[03/18 23:12:34   1456s] *** Finished refinePlace (0:24:16 mem=2059.4M) ***
[03/18 23:12:34   1456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.25
[03/18 23:12:34   1456s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.410, REAL:0.419, MEM:2059.4M
[03/18 23:12:34   1456s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2059.4M
[03/18 23:12:34   1456s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.079, MEM:2059.4M
[03/18 23:12:34   1456s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.600, REAL:0.602, MEM:2059.4M
[03/18 23:12:34   1456s] -routeWithEco false                       # bool, default=false
[03/18 23:12:34   1456s] -routeWithEco true                        # bool, default=false, user setting
[03/18 23:12:34   1456s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:12:34   1456s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:12:34   1456s] -routeWithTimingDriven false              # bool, default=false
[03/18 23:12:34   1456s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:12:34   1456s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/18 23:12:34   1456s] Existing Dirty Nets : 0
[03/18 23:12:34   1456s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/18 23:12:34   1456s] Reset Dirty Nets : 0
[03/18 23:12:34   1456s] 
[03/18 23:12:34   1456s] globalDetailRoute
[03/18 23:12:34   1456s] 
[03/18 23:12:34   1456s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:12:34   1456s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:12:34   1456s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/18 23:12:34   1456s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:12:34   1456s] #setNanoRouteMode -routeWithEco true
[03/18 23:12:34   1456s] #setNanoRouteMode -routeWithSiDriven false
[03/18 23:12:34   1456s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:12:34   1456s] #Start globalDetailRoute on Sat Mar 18 23:12:34 2023
[03/18 23:12:34   1456s] #
[03/18 23:12:34   1456s] ### Time Record (Pre Callback) is installed.
[03/18 23:12:34   1456s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2059.375M)
[03/18 23:12:34   1456s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:12:34   1456s] ### Time Record (DB Import) is installed.
[03/18 23:12:34   1456s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:12:34   1456s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:12:34   1456s] ### Net info: total nets: 15942
[03/18 23:12:34   1456s] ### Net info: dirty nets: 0
[03/18 23:12:34   1456s] ### Net info: marked as disconnected nets: 0
[03/18 23:12:35   1456s] #num needed restored net=0
[03/18 23:12:35   1456s] #need_extraction net=0 (total=15942)
[03/18 23:12:35   1456s] ### Net info: fully routed nets: 15922
[03/18 23:12:35   1456s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:12:35   1456s] ### Net info: unrouted nets: 0
[03/18 23:12:35   1456s] ### Net info: re-extraction nets: 0
[03/18 23:12:35   1456s] ### Net info: ignored nets: 0
[03/18 23:12:35   1456s] ### Net info: skip routing nets: 0
[03/18 23:12:35   1457s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/18 23:12:35   1457s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/18 23:12:35   1457s] ### Time Record (DB Import) is uninstalled.
[03/18 23:12:35   1457s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:12:35   1457s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/18 23:12:35   1457s] #       d2857f6f1197a5e9dbbec3bd87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/18 23:12:35   1457s] #       54f5f0fafb121fcbd56eff0b54242e4d1b9ca02c3a7f6ffce393fae03c0517e3f5febf7e
[03/18 23:12:35   1457s] #       83ca1272f93aca2e6dd7c4714e17147def283b755d3b8a18552611cb249a3e768355887e
[03/18 23:12:35   1457s] #       788c62d6487ac94f44416b4328723343dd5433e2b8484385e2345442a7760023b915ac34
[03/18 23:12:35   1457s] #       e9320b90b8b9f3b5bf4d6f0a5b9a74e59c112c4fb92f9e077cce61
[03/18 23:12:35   1457s] #
[03/18 23:12:35   1457s] #Skip comparing routing design signature in db-snapshot flow
[03/18 23:12:35   1457s] #RTESIG:78da8d914d6bc24010863df7570cab87146abaef7e6436d782d7b6887a95886b11a281dd
[03/18 23:12:35   1457s] #       cda1ffde20855e4236737d1f661ede59ae0e9b2d09d425781d25f311f4b95512d0722d95
[03/18 23:12:35   1457s] #       e477d4c721da7f8897e5eaeb7b07d4242e4d1bbda022f9706fc2ef1bf5d1078a3ea5ebfd
[03/18 23:12:35   1457s] #       e7f50f548e50cae7507169bb268d73da500abda7e2d475ed28625595451c9368fad40d56
[03/18 23:12:35   1457s] #       31852118c59c95f4949f5805ad2dc1947686baad67ac6393878ce23c5441e77a4065ccff
[03/18 23:12:35   1457s] #       7f269a00235b2a9cb4792b0790b8f9f3b5bf654ebacae64fce69cbf194fbe201055cdb14
[03/18 23:12:35   1457s] #
[03/18 23:12:35   1457s] ### Time Record (Global Routing) is installed.
[03/18 23:12:35   1457s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:12:35   1457s] ### Time Record (Data Preparation) is installed.
[03/18 23:12:35   1457s] #Start routing data preparation on Sat Mar 18 23:12:35 2023
[03/18 23:12:35   1457s] #
[03/18 23:12:35   1457s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:12:35   1457s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:12:35   1457s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:12:35   1457s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 23:12:35   1457s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:12:35   1457s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:12:35   1457s] #Initial pin access analysis.
[03/18 23:12:35   1457s] #Detail pin access analysis.
[03/18 23:12:35   1457s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:12:35   1457s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:12:35   1457s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:12:35   1457s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:12:35   1457s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:12:35   1457s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:12:35   1457s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:12:35   1457s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:12:35   1457s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:12:35   1457s] #Regenerating Ggrids automatically.
[03/18 23:12:35   1457s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:12:35   1457s] #Using automatically generated G-grids.
[03/18 23:12:36   1458s] #Done routing data preparation.
[03/18 23:12:36   1458s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1682.50 (MB), peak = 1723.35 (MB)
[03/18 23:12:36   1458s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:12:36   1458s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:12:36   1458s] #Merging special wires: starts on Sat Mar 18 23:12:36 2023 with memory = 1682.69 (MB), peak = 1723.35 (MB)
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[03/18 23:12:36   1458s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:12:36   1458s] #Found 0 nets for post-route si or timing fixing.
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] #Finished routing data preparation on Sat Mar 18 23:12:36 2023
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] #Cpu time = 00:00:01
[03/18 23:12:36   1458s] #Elapsed time = 00:00:01
[03/18 23:12:36   1458s] #Increased memory = 6.06 (MB)
[03/18 23:12:36   1458s] #Total memory = 1682.69 (MB)
[03/18 23:12:36   1458s] #Peak memory = 1723.35 (MB)
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] ### Time Record (Global Routing) is installed.
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] #Start global routing on Sat Mar 18 23:12:36 2023
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] #Start global routing initialization on Sat Mar 18 23:12:36 2023
[03/18 23:12:36   1458s] #
[03/18 23:12:36   1458s] #WARNING (NRGR-22) Design is already detail routed.
[03/18 23:12:36   1458s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:12:36   1458s] ### Time Record (Track Assignment) is installed.
[03/18 23:12:36   1458s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:12:37   1458s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:12:37   1458s] #Cpu time = 00:00:02
[03/18 23:12:37   1458s] #Elapsed time = 00:00:02
[03/18 23:12:37   1458s] #Increased memory = 6.06 (MB)
[03/18 23:12:37   1458s] #Total memory = 1682.69 (MB)
[03/18 23:12:37   1458s] #Peak memory = 1723.35 (MB)
[03/18 23:12:37   1459s] ### Time Record (Detail Routing) is installed.
[03/18 23:12:37   1459s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:12:38   1459s] #
[03/18 23:12:38   1459s] #Start Detail Routing..
[03/18 23:12:38   1459s] #start initial detail routing ...
[03/18 23:12:38   1459s] ### Design has 0 dirty nets, has valid drcs
[03/18 23:12:38   1460s] #   number of violations = 0
[03/18 23:12:38   1460s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1684.52 (MB), peak = 1723.35 (MB)
[03/18 23:12:38   1460s] #Complete Detail Routing.
[03/18 23:12:38   1460s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:12:38   1460s] #Total wire length = 250489 um.
[03/18 23:12:38   1460s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:12:38   1460s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:12:38   1460s] #Total number of vias = 100577
[03/18 23:12:38   1460s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:12:38   1460s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:12:38   1460s] #Up-Via Summary (total 100577):
[03/18 23:12:38   1460s] #                   single-cut          multi-cut      Total
[03/18 23:12:38   1460s] #-----------------------------------------------------------
[03/18 23:12:38   1460s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:12:38   1460s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:12:38   1460s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:12:38   1460s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:12:38   1460s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:12:38   1460s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:12:38   1460s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:12:38   1460s] #-----------------------------------------------------------
[03/18 23:12:38   1460s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:12:38   1460s] #
[03/18 23:12:38   1460s] #Total number of DRC violations = 0
[03/18 23:12:38   1460s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:12:38   1460s] #Cpu time = 00:00:02
[03/18 23:12:38   1460s] #Elapsed time = 00:00:02
[03/18 23:12:38   1460s] #Increased memory = 0.11 (MB)
[03/18 23:12:38   1460s] #Total memory = 1682.80 (MB)
[03/18 23:12:38   1460s] #Peak memory = 1723.35 (MB)
[03/18 23:12:38   1460s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:12:38   1460s] #
[03/18 23:12:38   1460s] #start routing for process antenna violation fix ...
[03/18 23:12:38   1460s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:12:39   1461s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1684.86 (MB), peak = 1723.35 (MB)
[03/18 23:12:39   1461s] #
[03/18 23:12:40   1461s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:12:40   1461s] #Total wire length = 250489 um.
[03/18 23:12:40   1461s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:12:40   1461s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:12:40   1461s] #Total number of vias = 100577
[03/18 23:12:40   1461s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:12:40   1461s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:12:40   1461s] #Up-Via Summary (total 100577):
[03/18 23:12:40   1461s] #                   single-cut          multi-cut      Total
[03/18 23:12:40   1461s] #-----------------------------------------------------------
[03/18 23:12:40   1461s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:12:40   1461s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:12:40   1461s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:12:40   1461s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:12:40   1461s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:12:40   1461s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:12:40   1461s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:12:40   1461s] #-----------------------------------------------------------
[03/18 23:12:40   1461s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:12:40   1461s] #
[03/18 23:12:40   1461s] #Total number of DRC violations = 0
[03/18 23:12:40   1461s] #Total number of net violated process antenna rule = 0
[03/18 23:12:40   1461s] #
[03/18 23:12:40   1462s] #
[03/18 23:12:40   1462s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:12:40   1462s] #Total wire length = 250489 um.
[03/18 23:12:40   1462s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:12:40   1462s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:12:40   1462s] #Total number of vias = 100577
[03/18 23:12:40   1462s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:12:40   1462s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:12:40   1462s] #Up-Via Summary (total 100577):
[03/18 23:12:40   1462s] #                   single-cut          multi-cut      Total
[03/18 23:12:40   1462s] #-----------------------------------------------------------
[03/18 23:12:40   1462s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:12:40   1462s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:12:40   1462s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:12:40   1462s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:12:40   1462s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:12:40   1462s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:12:40   1462s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:12:40   1462s] #-----------------------------------------------------------
[03/18 23:12:40   1462s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:12:40   1462s] #
[03/18 23:12:40   1462s] #Total number of DRC violations = 0
[03/18 23:12:40   1462s] #Total number of net violated process antenna rule = 0
[03/18 23:12:40   1462s] #
[03/18 23:12:40   1462s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:12:40   1462s] #detailRoute Statistics:
[03/18 23:12:40   1462s] #Cpu time = 00:00:03
[03/18 23:12:40   1462s] #Elapsed time = 00:00:03
[03/18 23:12:40   1462s] #Increased memory = 2.52 (MB)
[03/18 23:12:40   1462s] #Total memory = 1685.21 (MB)
[03/18 23:12:40   1462s] #Peak memory = 1723.35 (MB)
[03/18 23:12:40   1462s] #Skip updating routing design signature in db-snapshot flow
[03/18 23:12:40   1462s] ### Time Record (DB Export) is installed.
[03/18 23:12:40   1462s] ### Time Record (DB Export) is uninstalled.
[03/18 23:12:40   1462s] ### Time Record (Post Callback) is installed.
[03/18 23:12:40   1462s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:12:40   1462s] #
[03/18 23:12:40   1462s] #globalDetailRoute statistics:
[03/18 23:12:40   1462s] #Cpu time = 00:00:07
[03/18 23:12:40   1462s] #Elapsed time = 00:00:07
[03/18 23:12:40   1462s] #Increased memory = -38.75 (MB)
[03/18 23:12:40   1462s] #Total memory = 1671.05 (MB)
[03/18 23:12:40   1462s] #Peak memory = 1723.35 (MB)
[03/18 23:12:40   1462s] #Number of warnings = 1
[03/18 23:12:40   1462s] #Total number of warnings = 31
[03/18 23:12:40   1462s] #Number of fails = 0
[03/18 23:12:40   1462s] #Total number of fails = 0
[03/18 23:12:40   1462s] #Complete globalDetailRoute on Sat Mar 18 23:12:40 2023
[03/18 23:12:40   1462s] #
[03/18 23:12:41   1462s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:12:41   1462s] ### 
[03/18 23:12:41   1462s] ###   Scalability Statistics
[03/18 23:12:41   1462s] ### 
[03/18 23:12:41   1462s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:12:41   1462s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/18 23:12:41   1462s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:12:41   1462s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/18 23:12:41   1462s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/18 23:12:41   1462s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/18 23:12:41   1462s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[03/18 23:12:41   1462s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/18 23:12:41   1462s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[03/18 23:12:41   1462s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:12:41   1462s] ### 
[03/18 23:12:41   1462s] **optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1671.1M, totSessionCpu=0:24:23 **
[03/18 23:12:41   1462s] -routeWithEco false                       # bool, default=false
[03/18 23:12:41   1462s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:12:41   1462s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:12:41   1462s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:12:41   1462s] New Signature Flow (restoreNanoRouteOptions) ....
[03/18 23:12:41   1462s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:12:41   1462s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:12:41   1462s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:12:41   1462s] RC Extraction called in multi-corner(2) mode.
[03/18 23:12:41   1462s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:12:41   1462s] Process corner(s) are loaded.
[03/18 23:12:41   1462s]  Corner: Cmax
[03/18 23:12:41   1462s]  Corner: Cmin
[03/18 23:12:41   1462s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d -maxResLength 200  -extended
[03/18 23:12:41   1462s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:12:41   1462s]       RC Corner Indexes            0       1   
[03/18 23:12:41   1462s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:12:41   1462s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:12:41   1462s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:12:41   1462s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:12:41   1462s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:12:41   1462s] Shrink Factor                : 1.00000
[03/18 23:12:41   1463s] LayerId::1 widthSet size::4
[03/18 23:12:41   1463s] LayerId::2 widthSet size::4
[03/18 23:12:41   1463s] LayerId::3 widthSet size::4
[03/18 23:12:41   1463s] LayerId::4 widthSet size::4
[03/18 23:12:41   1463s] LayerId::5 widthSet size::4
[03/18 23:12:41   1463s] LayerId::6 widthSet size::4
[03/18 23:12:41   1463s] LayerId::7 widthSet size::4
[03/18 23:12:41   1463s] LayerId::8 widthSet size::4
[03/18 23:12:41   1463s] Initializing multi-corner capacitance tables ... 
[03/18 23:12:41   1463s] Initializing multi-corner resistance tables ...
[03/18 23:12:41   1463s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:12:41   1463s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2059.7M)
[03/18 23:12:41   1463s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:12:41   1463s] Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 2123.1M)
[03/18 23:12:41   1463s] Extracted 20.0011% (CPU Time= 0:00:00.7  MEM= 2123.1M)
[03/18 23:12:42   1463s] Extracted 30.0013% (CPU Time= 0:00:00.8  MEM= 2123.1M)
[03/18 23:12:42   1463s] Extracted 40.0008% (CPU Time= 0:00:00.9  MEM= 2123.1M)
[03/18 23:12:42   1464s] Extracted 50.0011% (CPU Time= 0:00:01.0  MEM= 2123.1M)
[03/18 23:12:42   1464s] Extracted 60.0013% (CPU Time= 0:00:01.0  MEM= 2123.1M)
[03/18 23:12:42   1464s] Extracted 70.0008% (CPU Time= 0:00:01.2  MEM= 2123.1M)
[03/18 23:12:42   1464s] Extracted 80.001% (CPU Time= 0:00:01.4  MEM= 2123.1M)
[03/18 23:12:42   1464s] Extracted 90.0012% (CPU Time= 0:00:01.6  MEM= 2127.1M)
[03/18 23:12:43   1465s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 2127.1M)
[03/18 23:12:43   1465s] Number of Extracted Resistors     : 257952
[03/18 23:12:43   1465s] Number of Extracted Ground Cap.   : 256402
[03/18 23:12:43   1465s] Number of Extracted Coupling Cap. : 372048
[03/18 23:12:43   1465s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2095.840M)
[03/18 23:12:43   1465s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:12:43   1465s]  Corner: Cmax
[03/18 23:12:43   1465s]  Corner: Cmin
[03/18 23:12:43   1465s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2095.8M)
[03/18 23:12:43   1465s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:12:43   1465s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2099.840M)
[03/18 23:12:43   1465s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2099.840M)
[03/18 23:12:43   1465s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2099.840M)
[03/18 23:12:43   1465s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:12:44   1466s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 2099.840M)
[03/18 23:12:44   1466s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2099.840M)
[03/18 23:12:44   1466s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 2099.840M)
[03/18 23:12:44   1466s] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1619.9M, totSessionCpu=0:24:26 **
[03/18 23:12:44   1466s] Starting delay calculation for Setup views
[03/18 23:12:44   1466s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:12:44   1466s] #################################################################################
[03/18 23:12:44   1466s] # Design Stage: PostRoute
[03/18 23:12:44   1466s] # Design Name: fullchip
[03/18 23:12:44   1466s] # Design Mode: 65nm
[03/18 23:12:44   1466s] # Analysis Mode: MMMC OCV 
[03/18 23:12:44   1466s] # Parasitics Mode: SPEF/RCDB
[03/18 23:12:44   1466s] # Signoff Settings: SI On 
[03/18 23:12:44   1466s] #################################################################################
[03/18 23:12:45   1467s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:12:45   1467s] Setting infinite Tws ...
[03/18 23:12:45   1467s] First Iteration Infinite Tw... 
[03/18 23:12:45   1467s] Calculate early delays in OCV mode...
[03/18 23:12:45   1467s] Calculate late delays in OCV mode...
[03/18 23:12:45   1467s] Topological Sorting (REAL = 0:00:00.0, MEM = 2041.8M, InitMEM = 2039.7M)
[03/18 23:12:45   1467s] Start delay calculation (fullDC) (1 T). (MEM=2041.82)
[03/18 23:12:45   1467s] LayerId::1 widthSet size::4
[03/18 23:12:45   1467s] LayerId::2 widthSet size::4
[03/18 23:12:45   1467s] LayerId::3 widthSet size::4
[03/18 23:12:45   1467s] LayerId::4 widthSet size::4
[03/18 23:12:45   1467s] LayerId::5 widthSet size::4
[03/18 23:12:45   1467s] LayerId::6 widthSet size::4
[03/18 23:12:45   1467s] LayerId::7 widthSet size::4
[03/18 23:12:45   1467s] LayerId::8 widthSet size::4
[03/18 23:12:45   1467s] Initializing multi-corner capacitance tables ... 
[03/18 23:12:45   1467s] Initializing multi-corner resistance tables ...
[03/18 23:12:45   1467s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:12:46   1468s] End AAE Lib Interpolated Model. (MEM=2053.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:46   1468s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2053.426M)
[03/18 23:12:46   1468s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2053.4M)
[03/18 23:12:50   1472s] Total number of fetched objects 15922
[03/18 23:12:50   1472s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:12:50   1473s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:12:50   1473s] End delay calculation. (MEM=2101.11 CPU=0:00:04.6 REAL=0:00:04.0)
[03/18 23:12:50   1473s] End delay calculation (fullDC). (MEM=2101.11 CPU=0:00:05.5 REAL=0:00:05.0)
[03/18 23:12:50   1473s] *** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 2101.1M) ***
[03/18 23:12:51   1473s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2101.1M)
[03/18 23:12:51   1473s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:12:52   1474s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2101.1M)
[03/18 23:12:52   1474s] Starting SI iteration 2
[03/18 23:12:52   1474s] Calculate early delays in OCV mode...
[03/18 23:12:52   1474s] Calculate late delays in OCV mode...
[03/18 23:12:52   1474s] Start delay calculation (fullDC) (1 T). (MEM=2064.23)
[03/18 23:12:52   1474s] End AAE Lib Interpolated Model. (MEM=2064.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:53   1475s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:12:53   1475s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:12:53   1475s] Total number of fetched objects 15922
[03/18 23:12:53   1475s] AAE_INFO-618: Total number of nets in the design is 15942,  6.4 percent of the nets selected for SI analysis
[03/18 23:12:53   1475s] End delay calculation. (MEM=2070.38 CPU=0:00:00.8 REAL=0:00:01.0)
[03/18 23:12:53   1475s] End delay calculation (fullDC). (MEM=2070.38 CPU=0:00:01.0 REAL=0:00:01.0)
[03/18 23:12:53   1475s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2070.4M) ***
[03/18 23:12:54   1476s] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:24:36 mem=2070.4M)
[03/18 23:12:54   1476s] End AAE Lib Interpolated Model. (MEM=2070.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:54   1476s] ** Profile ** Start :  cpu=0:00:00.0, mem=2070.4M
[03/18 23:12:54   1476s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2070.4M
[03/18 23:12:54   1476s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.094, MEM:2070.4M
[03/18 23:12:54   1476s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2070.4M
[03/18 23:12:55   1477s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2070.4M
[03/18 23:12:55   1477s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2085.6M
[03/18 23:12:55   1477s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2085.6M
[03/18 23:12:55   1477s] **optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1686.8M, totSessionCpu=0:24:37 **
[03/18 23:12:55   1477s] **optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1686.8M, totSessionCpu=0:24:37 **
[03/18 23:12:55   1477s] Executing marking Critical Nets1
[03/18 23:12:55   1477s] Latch borrow mode reset to max_borrow
[03/18 23:12:56   1478s] <optDesign CMD> Restore Using all VT Cells
[03/18 23:12:56   1478s] cleaningup cpe interface
[03/18 23:12:56   1478s] Reported timing to dir ./timingReports
[03/18 23:12:56   1478s] **optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1679.1M, totSessionCpu=0:24:38 **
[03/18 23:12:56   1478s] End AAE Lib Interpolated Model. (MEM=2047.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:12:56   1478s] Begin: glitch net info
[03/18 23:12:56   1478s] glitch slack range: number of glitch nets
[03/18 23:12:56   1478s] glitch slack < -0.32 : 0
[03/18 23:12:56   1478s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:12:56   1478s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:12:56   1478s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:12:56   1478s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:12:56   1478s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:12:56   1478s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:12:56   1478s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:12:56   1478s] -0.04 < glitch slack : 0
[03/18 23:12:56   1478s] End: glitch net info
[03/18 23:12:56   1478s] ** Profile ** Start :  cpu=0:00:00.0, mem=2047.6M
[03/18 23:12:56   1478s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2047.7M
[03/18 23:12:56   1478s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:2047.7M
[03/18 23:12:56   1478s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2047.7M
[03/18 23:12:57   1478s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2057.7M
[03/18 23:12:57   1479s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2049.7M
[03/18 23:12:58   1479s] ** Profile ** DRVs :  cpu=0:00:00.7, mem=2047.7M
[03/18 23:12:58   1479s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2047.7M
[03/18 23:12:58   1479s] **optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 1680.3M, totSessionCpu=0:24:40 **
[03/18 23:12:58   1479s]  ReSet Options after AAE Based Opt flow 
[03/18 23:12:58   1479s] *** Finished optDesign ***
[03/18 23:12:58   1479s] cleaningup cpe interface
[03/18 23:12:58   1479s] cleaningup cpe interface
[03/18 23:12:58   1479s] 
[03/18 23:12:58   1479s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:08 real=  0:01:08)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:07.6 real=0:00:07.3)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.2 real=0:00:11.2)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:08.0 real=0:00:08.0)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:06.6 real=0:00:06.6)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.0 real=0:00:10.9)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[03/18 23:12:58   1479s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:12:58   1479s] Info: pop threads available for lower-level modules during optimization.
[03/18 23:12:58   1479s] Deleting Lib Analyzer.
[03/18 23:12:58   1479s] Info: Destroy the CCOpt slew target map.
[03/18 23:12:58   1479s] clean pInstBBox. size 0
[03/18 23:12:59   1479s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 23:12:59   1479s] All LLGs are deleted
[03/18 23:12:59   1479s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.7M
[03/18 23:12:59   1479s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.0M
[03/18 23:12:59   1479s] 
[03/18 23:12:59   1479s] =============================================================================================
[03/18 23:12:59   1479s]  Final TAT Report for optDesign
[03/18 23:12:59   1479s] =============================================================================================
[03/18 23:12:59   1479s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:12:59   1479s] ---------------------------------------------------------------------------------------------
[03/18 23:12:59   1479s] [ DrvOpt                 ]      1   0:00:06.1  (  10.0 % )     0:00:06.1 /  0:00:06.1    1.0
[03/18 23:12:59   1479s] [ ClockDrv               ]      1   0:00:03.0  (   4.9 % )     0:00:03.0 /  0:00:03.0    1.0
[03/18 23:12:59   1479s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:12:59   1479s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:12:59   1479s] [ RefinePlace            ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:12:59   1479s] [ EcoRoute               ]      1   0:00:06.6  (  10.7 % )     0:00:06.6 /  0:00:06.6    1.0
[03/18 23:12:59   1479s] [ ExtractRC              ]      2   0:00:07.0  (  11.3 % )     0:00:07.0 /  0:00:07.3    1.0
[03/18 23:12:59   1479s] [ TimingUpdate           ]     12   0:00:04.0  (   6.5 % )     0:00:21.0 /  0:00:21.1    1.0
[03/18 23:12:59   1479s] [ FullDelayCalc          ]      2   0:00:17.0  (  27.8 % )     0:00:17.0 /  0:00:17.2    1.0
[03/18 23:12:59   1479s] [ OptSummaryReport       ]      5   0:00:00.6  (   1.1 % )     0:00:05.4 /  0:00:04.4    0.8
[03/18 23:12:59   1479s] [ TimingReport           ]      5   0:00:01.7  (   2.8 % )     0:00:01.7 /  0:00:01.7    1.0
[03/18 23:12:59   1479s] [ DrvReport              ]      5   0:00:02.7  (   4.5 % )     0:00:02.7 /  0:00:01.8    0.6
[03/18 23:12:59   1479s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:12:59   1479s] [ PropagateActivity      ]      1   0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:00.9    1.0
[03/18 23:12:59   1479s] [ MISC                   ]          0:00:10.6  (  17.3 % )     0:00:10.6 /  0:00:10.5    1.0
[03/18 23:12:59   1479s] ---------------------------------------------------------------------------------------------
[03/18 23:12:59   1479s]  optDesign TOTAL                    0:01:01.3  ( 100.0 % )     0:01:01.3 /  0:01:00.6    1.0
[03/18 23:12:59   1479s] ---------------------------------------------------------------------------------------------
[03/18 23:12:59   1479s] 
[03/18 23:12:59   1479s] Deleting Cell Server ...
[03/18 23:13:19   1483s] <CMD> optDesign -postRoute -inc
[03/18 23:13:19   1483s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1598.7M, totSessionCpu=0:24:43 **
[03/18 23:13:19   1483s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 23:13:19   1483s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 23:13:19   1483s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:13:19   1483s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:13:19   1483s] Summary for sequential cells identification: 
[03/18 23:13:19   1483s]   Identified SBFF number: 199
[03/18 23:13:19   1483s]   Identified MBFF number: 0
[03/18 23:13:19   1483s]   Identified SB Latch number: 0
[03/18 23:13:19   1483s]   Identified MB Latch number: 0
[03/18 23:13:19   1483s]   Not identified SBFF number: 0
[03/18 23:13:19   1483s]   Not identified MBFF number: 0
[03/18 23:13:19   1483s]   Not identified SB Latch number: 0
[03/18 23:13:19   1483s]   Not identified MB Latch number: 0
[03/18 23:13:19   1483s]   Number of sequential cells which are not FFs: 104
[03/18 23:13:19   1483s]  Visiting view : WC_VIEW
[03/18 23:13:19   1483s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 23:13:19   1483s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:13:19   1483s]  Visiting view : BC_VIEW
[03/18 23:13:19   1483s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 23:13:19   1483s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:13:19   1483s]  Setting StdDelay to 14.50
[03/18 23:13:19   1483s] Creating Cell Server, finished. 
[03/18 23:13:19   1483s] 
[03/18 23:13:19   1483s] Need call spDPlaceInit before registerPrioInstLoc.
[03/18 23:13:19   1483s] GigaOpt running with 1 threads.
[03/18 23:13:19   1483s] Info: 1 threads available for lower-level modules during optimization.
[03/18 23:13:19   1483s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.0M
[03/18 23:13:19   1483s] z: 2, totalTracks: 1
[03/18 23:13:19   1483s] z: 4, totalTracks: 1
[03/18 23:13:19   1483s] z: 6, totalTracks: 1
[03/18 23:13:19   1483s] z: 8, totalTracks: 1
[03/18 23:13:19   1483s] #spOpts: N=65 mergeVia=F 
[03/18 23:13:19   1483s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1993.0M
[03/18 23:13:19   1483s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1993.0M
[03/18 23:13:19   1483s] Core basic site is core
[03/18 23:13:19   1483s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:13:19   1483s] SiteArray: use 1,703,936 bytes
[03/18 23:13:19   1483s] SiteArray: current memory after site array memory allocation 1994.7M
[03/18 23:13:19   1483s] SiteArray: FP blocked sites are writable
[03/18 23:13:19   1483s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 23:13:19   1483s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1994.7M
[03/18 23:13:19   1483s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 23:13:19   1483s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1994.7M
[03/18 23:13:19   1483s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.105, MEM:1994.7M
[03/18 23:13:19   1483s] OPERPROF:     Starting CMU at level 3, MEM:1994.7M
[03/18 23:13:19   1483s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1994.7M
[03/18 23:13:19   1483s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:1994.7M
[03/18 23:13:19   1483s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1994.7MB).
[03/18 23:13:19   1483s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.140, MEM:1994.7M
[03/18 23:13:19   1483s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:13:19   1483s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 23:13:19   1483s] 	Cell FILL1_LL, site bcore.
[03/18 23:13:19   1483s] 	Cell FILL_NW_HH, site bcore.
[03/18 23:13:19   1483s] 	Cell FILL_NW_LL, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHCD1, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHCD2, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHCD4, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHCD8, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHD1, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHD2, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHD4, site bcore.
[03/18 23:13:19   1483s] 	Cell LVLLHD8, site bcore.
[03/18 23:13:19   1483s] .
[03/18 23:13:19   1483s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1994.7M
[03/18 23:13:19   1483s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.065, MEM:1994.7M
[03/18 23:13:19   1483s] 
[03/18 23:13:19   1483s] Creating Lib Analyzer ...
[03/18 23:13:19   1483s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:13:19   1483s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:13:19   1483s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:13:19   1483s] 
[03/18 23:13:20   1484s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:45 mem=2016.7M
[03/18 23:13:20   1484s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:45 mem=2016.7M
[03/18 23:13:20   1484s] Creating Lib Analyzer, finished. 
[03/18 23:13:20   1485s] Effort level <high> specified for reg2reg path_group
[03/18 23:13:22   1486s]              0V	    VSS
[03/18 23:13:22   1486s]            0.9V	    VDD
[03/18 23:13:23   1487s] Processing average sequential pin duty cycle 
[03/18 23:13:23   1487s] Processing average sequential pin duty cycle 
[03/18 23:13:23   1487s] Initializing cpe interface
[03/18 23:13:24   1489s] Processing average sequential pin duty cycle 
[03/18 23:13:27   1492s] **optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 1673.5M, totSessionCpu=0:24:52 **
[03/18 23:13:27   1492s] **INFO: DRVs not fixed with -incr option
[03/18 23:13:27   1492s] Existing Dirty Nets : 0
[03/18 23:13:27   1492s] New Signature Flow (optDesignCheckOptions) ....
[03/18 23:13:27   1492s] #Taking db snapshot
[03/18 23:13:27   1492s] #Taking db snapshot ... done
[03/18 23:13:27   1492s] OPERPROF: Starting checkPlace at level 1, MEM:2053.3M
[03/18 23:13:27   1492s] z: 2, totalTracks: 1
[03/18 23:13:27   1492s] z: 4, totalTracks: 1
[03/18 23:13:27   1492s] z: 6, totalTracks: 1
[03/18 23:13:27   1492s] z: 8, totalTracks: 1
[03/18 23:13:27   1492s] #spOpts: N=65 
[03/18 23:13:27   1492s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.072, MEM:2053.3M
[03/18 23:13:28   1492s] Begin checking placement ... (start mem=2053.3M, init mem=2053.3M)
[03/18 23:13:28   1492s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.080, REAL:0.069, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.007, MEM:2053.3M
[03/18 23:13:28   1492s] *info: Placed = 14128          (Fixed = 49)
[03/18 23:13:28   1492s] *info: Unplaced = 0           
[03/18 23:13:28   1492s] Placement Density:50.98%(71502/140250)
[03/18 23:13:28   1492s] Placement Density (including fixed std cells):50.98%(71502/140250)
[03/18 23:13:28   1492s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:2051.7M
[03/18 23:13:28   1492s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2051.7M)
[03/18 23:13:28   1492s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.192, MEM:2051.7M
[03/18 23:13:28   1492s]  Initial DC engine is -> aae
[03/18 23:13:28   1492s]  
[03/18 23:13:28   1492s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 23:13:28   1492s]  
[03/18 23:13:28   1492s]  
[03/18 23:13:28   1492s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 23:13:28   1492s]  
[03/18 23:13:28   1492s] Reset EOS DB
[03/18 23:13:28   1492s] Ignoring AAE DB Resetting ...
[03/18 23:13:28   1492s]  Set Options for AAE Based Opt flow 
[03/18 23:13:28   1492s] *** optDesign -postRoute ***
[03/18 23:13:28   1492s] DRC Margin: user margin 0.0; extra margin 0
[03/18 23:13:28   1492s] Setup Target Slack: user slack 0
[03/18 23:13:28   1492s] Hold Target Slack: user slack 0
[03/18 23:13:28   1492s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 23:13:28   1492s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/18 23:13:28   1492s] All LLGs are deleted
[03/18 23:13:28   1492s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2051.7M
[03/18 23:13:28   1492s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2051.7M
[03/18 23:13:28   1492s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2051.7M
[03/18 23:13:28   1492s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2051.7M
[03/18 23:13:28   1492s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.020, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:2053.3M
[03/18 23:13:28   1492s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.116, MEM:2053.3M
[03/18 23:13:28   1492s] Include MVT Delays for Hold Opt
[03/18 23:13:28   1492s] Deleting Cell Server ...
[03/18 23:13:28   1492s] Deleting Lib Analyzer.
[03/18 23:13:28   1492s] ** INFO : this run is activating 'postRoute' automaton
[03/18 23:13:28   1492s] 
[03/18 23:13:28   1492s] Power view               = WC_VIEW
[03/18 23:13:28   1492s] Number of VT partitions  = 2
[03/18 23:13:28   1492s] Standard cells in design = 811
[03/18 23:13:28   1492s] Instances in design      = 14128
[03/18 23:13:28   1492s] 
[03/18 23:13:28   1492s] Instance distribution across the VT partitions:
[03/18 23:13:28   1492s] 
[03/18 23:13:28   1492s]  LVT : inst = 768 (5.4%), cells = 335 (41.31%)
[03/18 23:13:28   1492s]    Lib tcbn65gpluswc        : inst = 768 (5.4%)
[03/18 23:13:28   1492s] 
[03/18 23:13:28   1492s]  HVT : inst = 13360 (94.6%), cells = 461 (56.84%)
[03/18 23:13:28   1492s]    Lib tcbn65gpluswc        : inst = 13360 (94.6%)
[03/18 23:13:28   1492s] 
[03/18 23:13:28   1492s] Reporting took 0 sec
[03/18 23:13:28   1492s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2053.297M)
[03/18 23:13:28   1492s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:13:28   1492s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:13:28   1492s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:13:28   1492s] RC Extraction called in multi-corner(2) mode.
[03/18 23:13:28   1492s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:13:28   1492s] Process corner(s) are loaded.
[03/18 23:13:28   1492s]  Corner: Cmax
[03/18 23:13:28   1492s]  Corner: Cmin
[03/18 23:13:28   1492s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d -maxResLength 200  -extended
[03/18 23:13:28   1492s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:13:28   1492s]       RC Corner Indexes            0       1   
[03/18 23:13:28   1492s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:13:28   1492s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:13:28   1492s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:13:28   1492s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:13:28   1492s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:13:28   1492s] Shrink Factor                : 1.00000
[03/18 23:13:28   1493s] LayerId::1 widthSet size::4
[03/18 23:13:28   1493s] LayerId::2 widthSet size::4
[03/18 23:13:28   1493s] LayerId::3 widthSet size::4
[03/18 23:13:28   1493s] LayerId::4 widthSet size::4
[03/18 23:13:28   1493s] LayerId::5 widthSet size::4
[03/18 23:13:28   1493s] LayerId::6 widthSet size::4
[03/18 23:13:28   1493s] LayerId::7 widthSet size::4
[03/18 23:13:28   1493s] LayerId::8 widthSet size::4
[03/18 23:13:28   1493s] Initializing multi-corner capacitance tables ... 
[03/18 23:13:28   1493s] Initializing multi-corner resistance tables ...
[03/18 23:13:28   1493s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:13:29   1493s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2042.3M)
[03/18 23:13:29   1493s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:13:29   1493s] Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 2105.7M)
[03/18 23:13:29   1493s] Extracted 20.0011% (CPU Time= 0:00:00.7  MEM= 2105.7M)
[03/18 23:13:29   1493s] Extracted 30.0013% (CPU Time= 0:00:00.8  MEM= 2105.7M)
[03/18 23:13:29   1493s] Extracted 40.0008% (CPU Time= 0:00:00.9  MEM= 2105.7M)
[03/18 23:13:29   1493s] Extracted 50.0011% (CPU Time= 0:00:01.0  MEM= 2105.7M)
[03/18 23:13:29   1494s] Extracted 60.0013% (CPU Time= 0:00:01.1  MEM= 2105.7M)
[03/18 23:13:29   1494s] Extracted 70.0008% (CPU Time= 0:00:01.2  MEM= 2105.7M)
[03/18 23:13:30   1494s] Extracted 80.001% (CPU Time= 0:00:01.4  MEM= 2105.7M)
[03/18 23:13:30   1494s] Extracted 90.0012% (CPU Time= 0:00:01.6  MEM= 2109.7M)
[03/18 23:13:30   1495s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 2109.7M)
[03/18 23:13:30   1495s] Number of Extracted Resistors     : 257952
[03/18 23:13:30   1495s] Number of Extracted Ground Cap.   : 256402
[03/18 23:13:30   1495s] Number of Extracted Coupling Cap. : 372048
[03/18 23:13:30   1495s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2078.457M)
[03/18 23:13:30   1495s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:13:30   1495s]  Corner: Cmax
[03/18 23:13:30   1495s]  Corner: Cmin
[03/18 23:13:31   1495s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2078.5M)
[03/18 23:13:31   1495s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:13:31   1495s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2082.457M)
[03/18 23:13:31   1495s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2082.457M)
[03/18 23:13:31   1495s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2082.457M)
[03/18 23:13:31   1495s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:13:31   1496s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 2082.457M)
[03/18 23:13:31   1496s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=2082.457M)
[03/18 23:13:31   1496s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:03.0  MEM: 2082.457M)
[03/18 23:13:32   1496s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2064.730M)
[03/18 23:13:32   1496s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2064.7M)
[03/18 23:13:32   1496s] LayerId::1 widthSet size::4
[03/18 23:13:32   1496s] LayerId::2 widthSet size::4
[03/18 23:13:32   1496s] LayerId::3 widthSet size::4
[03/18 23:13:32   1496s] LayerId::4 widthSet size::4
[03/18 23:13:32   1496s] LayerId::5 widthSet size::4
[03/18 23:13:32   1496s] LayerId::6 widthSet size::4
[03/18 23:13:32   1496s] LayerId::7 widthSet size::4
[03/18 23:13:32   1496s] LayerId::8 widthSet size::4
[03/18 23:13:32   1496s] Initializing multi-corner capacitance tables ... 
[03/18 23:13:32   1496s] Initializing multi-corner resistance tables ...
[03/18 23:13:32   1496s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:13:32   1496s] End AAE Lib Interpolated Model. (MEM=2064.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:13:32   1496s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:13:32   1496s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:13:32   1496s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[03/18 23:13:32   1496s] Starting delay calculation for Hold views
[03/18 23:13:32   1496s] #################################################################################
[03/18 23:13:32   1496s] # Design Stage: PostRoute
[03/18 23:13:32   1496s] # Design Name: fullchip
[03/18 23:13:32   1496s] # Design Mode: 65nm
[03/18 23:13:32   1496s] # Analysis Mode: MMMC OCV 
[03/18 23:13:32   1496s] # Parasitics Mode: SPEF/RCDB
[03/18 23:13:32   1496s] # Signoff Settings: SI Off 
[03/18 23:13:32   1496s] #################################################################################
[03/18 23:13:32   1496s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:13:32   1496s] Calculate late delays in OCV mode...
[03/18 23:13:32   1496s] Calculate early delays in OCV mode...
[03/18 23:13:32   1496s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 23:13:32   1496s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:13:32   1496s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:13:32   1496s] End AAE Lib Interpolated Model. (MEM=18.457 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:13:32   1496s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:13:32   1496s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:13:32   1496s] Total number of fetched objects 15922
[03/18 23:13:32   1496s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:13:32   1496s] End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:02.0)
[03/18 23:13:32   1496s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
[03/18 23:13:32   1496s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
[03/18 23:13:32   1496s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:37.1 mem=0.0M)
[03/18 23:13:32   1496s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:37.1 mem=0.0M ***
[03/18 23:13:32   1496s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), mem = 0.0M
[03/18 23:13:32   1496s] 
[03/18 23:13:32   1496s] =============================================================================================
[03/18 23:13:32   1496s]  Step TAT Report for QThreadWorker #1
[03/18 23:13:32   1496s] =============================================================================================
[03/18 23:13:32   1496s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:13:32   1496s] ---------------------------------------------------------------------------------------------
[03/18 23:13:32   1496s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:13:32   1496s] [ TimingUpdate           ]      1   0:00:00.6  (  11.6 % )     0:00:04.1 /  0:00:04.2    1.0
[03/18 23:13:32   1496s] [ FullDelayCalc          ]      1   0:00:03.5  (  62.1 % )     0:00:03.5 /  0:00:03.5    1.0
[03/18 23:13:32   1496s] [ SlackTraversorInit     ]      1   0:00:00.4  (   6.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:13:32   1496s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:13:32   1496s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:13:32   1496s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:13:32   1496s] [ MISC                   ]          0:00:01.1  (  19.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 23:13:32   1496s] ---------------------------------------------------------------------------------------------
[03/18 23:13:32   1496s]  QThreadWorker #1 TOTAL             0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.6    1.0
[03/18 23:13:32   1496s] ---------------------------------------------------------------------------------------------
[03/18 23:13:32   1496s] 
[03/18 23:13:38   1501s]  
_______________________________________________________________________
[03/18 23:13:38   1502s] Starting delay calculation for Setup views
[03/18 23:13:38   1502s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:13:39   1502s] #################################################################################
[03/18 23:13:39   1502s] # Design Stage: PostRoute
[03/18 23:13:39   1502s] # Design Name: fullchip
[03/18 23:13:39   1502s] # Design Mode: 65nm
[03/18 23:13:39   1502s] # Analysis Mode: MMMC OCV 
[03/18 23:13:39   1502s] # Parasitics Mode: SPEF/RCDB
[03/18 23:13:39   1502s] # Signoff Settings: SI On 
[03/18 23:13:39   1502s] #################################################################################
[03/18 23:13:39   1503s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:13:39   1503s] Setting infinite Tws ...
[03/18 23:13:39   1503s] First Iteration Infinite Tw... 
[03/18 23:13:39   1503s] Calculate early delays in OCV mode...
[03/18 23:13:39   1503s] Calculate late delays in OCV mode...
[03/18 23:13:39   1503s] Topological Sorting (REAL = 0:00:00.0, MEM = 2062.7M, InitMEM = 2062.7M)
[03/18 23:13:39   1503s] Start delay calculation (fullDC) (1 T). (MEM=2062.73)
[03/18 23:13:39   1503s] End AAE Lib Interpolated Model. (MEM=2074.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:13:44   1508s] Total number of fetched objects 15922
[03/18 23:13:44   1508s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:13:44   1508s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:13:44   1508s] End delay calculation. (MEM=2112.48 CPU=0:00:04.5 REAL=0:00:04.0)
[03/18 23:13:44   1508s] End delay calculation (fullDC). (MEM=2112.48 CPU=0:00:05.1 REAL=0:00:05.0)
[03/18 23:13:44   1508s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 2112.5M) ***
[03/18 23:13:45   1509s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2112.5M)
[03/18 23:13:45   1509s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:13:45   1509s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2112.5M)
[03/18 23:13:45   1509s] 
[03/18 23:13:45   1509s] Executing IPO callback for view pruning ..
[03/18 23:13:45   1509s] Starting SI iteration 2
[03/18 23:13:45   1509s] Calculate early delays in OCV mode...
[03/18 23:13:45   1509s] Calculate late delays in OCV mode...
[03/18 23:13:45   1509s] Start delay calculation (fullDC) (1 T). (MEM=2045.6)
[03/18 23:13:45   1509s] End AAE Lib Interpolated Model. (MEM=2045.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:13:46   1510s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:13:46   1510s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:13:46   1510s] Total number of fetched objects 15922
[03/18 23:13:46   1510s] AAE_INFO-618: Total number of nets in the design is 15942,  6.4 percent of the nets selected for SI analysis
[03/18 23:13:46   1510s] End delay calculation. (MEM=2051.75 CPU=0:00:00.8 REAL=0:00:01.0)
[03/18 23:13:46   1510s] End delay calculation (fullDC). (MEM=2051.75 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 23:13:46   1510s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2051.8M) ***
[03/18 23:13:47   1511s] *** Done Building Timing Graph (cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:25:11 mem=2051.8M)
[03/18 23:13:47   1511s] End AAE Lib Interpolated Model. (MEM=2051.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:13:47   1511s] ** Profile ** Start :  cpu=0:00:00.0, mem=2051.8M
[03/18 23:13:47   1511s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2051.8M
[03/18 23:13:47   1511s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.081, MEM:2051.8M
[03/18 23:13:47   1511s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2051.8M
[03/18 23:13:48   1511s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2051.8M
[03/18 23:13:48   1512s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2067.0M
[03/18 23:13:48   1512s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1658.7M, totSessionCpu=0:25:12 **
[03/18 23:13:48   1512s] Setting latch borrow mode to budget during optimization.
[03/18 23:13:49   1513s] Info: Done creating the CCOpt slew target map.
[03/18 23:13:49   1513s] *** Timing Is met
[03/18 23:13:49   1513s] *** Check timing (0:00:00.0)
[03/18 23:13:49   1513s] *** Setup timing is met (target slack 0ns)
[03/18 23:13:50   1513s]   Timing/DRV Snapshot: (REF)
[03/18 23:13:50   1513s]      Weighted WNS: 0.000
[03/18 23:13:50   1513s]       All  PG WNS: 0.000
[03/18 23:13:50   1513s]       High PG WNS: 0.000
[03/18 23:13:50   1513s]       All  PG TNS: 0.000
[03/18 23:13:50   1513s]       High PG TNS: 0.000
[03/18 23:13:50   1513s]          Tran DRV: 0
[03/18 23:13:50   1513s]           Cap DRV: 0
[03/18 23:13:50   1513s]        Fanout DRV: 0
[03/18 23:13:50   1513s]            Glitch: 0
[03/18 23:13:50   1513s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:13:50   1513s] 
[03/18 23:13:50   1513s] 
[03/18 23:13:50   1513s] Creating Lib Analyzer ...
[03/18 23:13:50   1513s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:13:50   1513s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:13:50   1513s] Summary for sequential cells identification: 
[03/18 23:13:50   1513s]   Identified SBFF number: 199
[03/18 23:13:50   1513s]   Identified MBFF number: 0
[03/18 23:13:50   1513s]   Identified SB Latch number: 0
[03/18 23:13:50   1513s]   Identified MB Latch number: 0
[03/18 23:13:50   1513s]   Not identified SBFF number: 0
[03/18 23:13:50   1513s]   Not identified MBFF number: 0
[03/18 23:13:50   1513s]   Not identified SB Latch number: 0
[03/18 23:13:50   1513s]   Not identified MB Latch number: 0
[03/18 23:13:50   1513s]   Number of sequential cells which are not FFs: 104
[03/18 23:13:50   1513s]  Visiting view : WC_VIEW
[03/18 23:13:50   1513s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 23:13:50   1513s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:13:50   1513s]  Visiting view : BC_VIEW
[03/18 23:13:50   1513s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 23:13:50   1513s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:13:50   1513s]  Setting StdDelay to 14.50
[03/18 23:13:50   1513s] Creating Cell Server, finished. 
[03/18 23:13:50   1513s] 
[03/18 23:13:50   1513s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:13:50   1513s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:13:50   1513s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:13:50   1513s] 
[03/18 23:13:51   1515s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:15 mem=2055.0M
[03/18 23:13:51   1515s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:15 mem=2055.0M
[03/18 23:13:51   1515s] Creating Lib Analyzer, finished. 
[03/18 23:13:51   1515s] ### Creating LA Mngr. totSessionCpu=0:25:15 mem=2055.0M
[03/18 23:13:51   1515s] ### Creating LA Mngr, finished. totSessionCpu=0:25:15 mem=2055.0M
[03/18 23:13:51   1515s] ### Creating LA Mngr. totSessionCpu=0:25:15 mem=2175.4M
[03/18 23:13:51   1515s] ### Creating LA Mngr, finished. totSessionCpu=0:25:15 mem=2175.4M
[03/18 23:13:51   1515s] Default Rule : ""
[03/18 23:13:51   1515s] Non Default Rules :
[03/18 23:13:51   1515s] Worst Slack : 0.002 ns
[03/18 23:13:51   1515s] 
[03/18 23:13:51   1515s] Start Layer Assignment ...
[03/18 23:13:51   1515s] WNS(0.002ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 23:13:51   1515s] 
[03/18 23:13:51   1515s] Select 0 cadidates out of 15942.
[03/18 23:13:51   1515s] No critical nets selected. Skipped !
[03/18 23:13:51   1515s] GigaOpt: setting up router preferences
[03/18 23:13:51   1515s]         design wns: 0.0020
[03/18 23:13:51   1515s]         slack threshold: 1.4520
[03/18 23:13:51   1515s] GigaOpt: 0 nets assigned router directives
[03/18 23:13:51   1515s] 
[03/18 23:13:51   1515s] Start Assign Priority Nets ...
[03/18 23:13:51   1515s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 23:13:51   1515s] Existing Priority Nets 0 (0.0%)
[03/18 23:13:51   1515s] Total Assign Priority Nets 393 (2.5%)
[03/18 23:13:51   1515s] ### Creating LA Mngr. totSessionCpu=0:25:15 mem=2175.4M
[03/18 23:13:51   1515s] ### Creating LA Mngr, finished. totSessionCpu=0:25:15 mem=2175.4M
[03/18 23:13:51   1515s] Default Rule : ""
[03/18 23:13:51   1515s] Non Default Rules :
[03/18 23:13:51   1515s] Worst Slack : 0.002 ns
[03/18 23:13:51   1515s] 
[03/18 23:13:51   1515s] Start Layer Assignment ...
[03/18 23:13:51   1515s] WNS(0.002ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 23:13:51   1515s] 
[03/18 23:13:51   1515s] Select 0 cadidates out of 15942.
[03/18 23:13:51   1515s] No critical nets selected. Skipped !
[03/18 23:13:51   1515s] GigaOpt: setting up router preferences
[03/18 23:13:51   1515s]         design wns: 0.0020
[03/18 23:13:51   1515s]         slack threshold: 1.4520
[03/18 23:13:52   1515s] GigaOpt: 0 nets assigned router directives
[03/18 23:13:52   1515s] 
[03/18 23:13:52   1515s] Start Assign Priority Nets ...
[03/18 23:13:52   1515s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 23:13:52   1515s] Existing Priority Nets 0 (0.0%)
[03/18 23:13:52   1515s] Total Assign Priority Nets 419 (2.6%)
[03/18 23:13:52   1515s] ** Profile ** Start :  cpu=0:00:00.0, mem=2175.4M
[03/18 23:13:52   1515s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.4M
[03/18 23:13:52   1515s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.079, MEM:2175.4M
[03/18 23:13:52   1515s] ** Profile ** Other data :  cpu=0:00:00.2, mem=2175.4M
[03/18 23:13:52   1516s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2175.4M
[03/18 23:13:52   1516s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2175.4M
[03/18 23:13:52   1516s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2175.4M
[03/18 23:13:52   1516s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1684.3M, totSessionCpu=0:25:17 **
[03/18 23:13:52   1516s] Running refinePlace -preserveRouting true -hardFence false
[03/18 23:13:52   1516s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2055.4M
[03/18 23:13:52   1516s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2055.4M
[03/18 23:13:52   1516s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2055.4M
[03/18 23:13:52   1516s] z: 2, totalTracks: 1
[03/18 23:13:52   1516s] z: 4, totalTracks: 1
[03/18 23:13:52   1516s] z: 6, totalTracks: 1
[03/18 23:13:52   1516s] z: 8, totalTracks: 1
[03/18 23:13:52   1516s] #spOpts: N=65 
[03/18 23:13:52   1516s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2055.4M
[03/18 23:13:52   1516s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.081, MEM:2055.4M
[03/18 23:13:52   1516s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2055.4MB).
[03/18 23:13:52   1516s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.102, MEM:2055.4M
[03/18 23:13:52   1516s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.102, MEM:2055.4M
[03/18 23:13:52   1516s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.26
[03/18 23:13:52   1516s] OPERPROF:   Starting RefinePlace at level 2, MEM:2055.4M
[03/18 23:13:52   1516s] *** Starting refinePlace (0:25:17 mem=2055.4M) ***
[03/18 23:13:52   1516s] Total net bbox length = 1.888e+05 (8.219e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:13:52   1516s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2055.4M
[03/18 23:13:52   1516s] Starting refinePlace ...
[03/18 23:13:52   1516s]   Spread Effort: high, post-route mode, useDDP on.
[03/18 23:13:52   1516s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2057.2MB) @(0:25:17 - 0:25:17).
[03/18 23:13:52   1516s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:13:52   1516s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 23:13:53   1516s] 
[03/18 23:13:53   1516s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:13:53   1517s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:13:53   1517s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2057.2MB) @(0:25:17 - 0:25:17).
[03/18 23:13:53   1517s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:13:53   1517s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2057.2MB
[03/18 23:13:53   1517s] Statistics of distance of Instance movement in refine placement:
[03/18 23:13:53   1517s]   maximum (X+Y) =         0.00 um
[03/18 23:13:53   1517s]   mean    (X+Y) =         0.00 um
[03/18 23:13:53   1517s] Summary Report:
[03/18 23:13:53   1517s] Instances move: 0 (out of 14079 movable)
[03/18 23:13:53   1517s] Instances flipped: 0
[03/18 23:13:53   1517s] Mean displacement: 0.00 um
[03/18 23:13:53   1517s] Max displacement: 0.00 um 
[03/18 23:13:53   1517s] Total instances moved : 0
[03/18 23:13:53   1517s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.390, REAL:0.382, MEM:2057.2M
[03/18 23:13:53   1517s] Total net bbox length = 1.888e+05 (8.219e+04 1.066e+05) (ext = 9.400e+03)
[03/18 23:13:53   1517s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2057.2MB
[03/18 23:13:53   1517s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2057.2MB) @(0:25:17 - 0:25:17).
[03/18 23:13:53   1517s] *** Finished refinePlace (0:25:17 mem=2057.2M) ***
[03/18 23:13:53   1517s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.26
[03/18 23:13:53   1517s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.420, REAL:0.417, MEM:2057.2M
[03/18 23:13:53   1517s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2057.2M
[03/18 23:13:53   1517s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.064, MEM:2057.2M
[03/18 23:13:53   1517s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.590, REAL:0.584, MEM:2057.2M
[03/18 23:13:53   1517s] -routeWithEco false                       # bool, default=false
[03/18 23:13:53   1517s] -routeWithEco true                        # bool, default=false, user setting
[03/18 23:13:53   1517s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:13:53   1517s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:13:53   1517s] -routeWithTimingDriven false              # bool, default=false
[03/18 23:13:53   1517s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:13:53   1517s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/18 23:13:53   1517s] Existing Dirty Nets : 0
[03/18 23:13:53   1517s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/18 23:13:53   1517s] Reset Dirty Nets : 0
[03/18 23:13:53   1517s] 
[03/18 23:13:53   1517s] globalDetailRoute
[03/18 23:13:53   1517s] 
[03/18 23:13:53   1517s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:13:53   1517s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:13:53   1517s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/18 23:13:53   1517s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:13:53   1517s] #setNanoRouteMode -routeWithEco true
[03/18 23:13:53   1517s] #setNanoRouteMode -routeWithSiDriven false
[03/18 23:13:53   1517s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:13:53   1517s] #Start globalDetailRoute on Sat Mar 18 23:13:53 2023
[03/18 23:13:53   1517s] #
[03/18 23:13:53   1517s] ### Time Record (Pre Callback) is installed.
[03/18 23:13:53   1517s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 16049 access done (mem: 2057.188M)
[03/18 23:13:53   1517s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:13:53   1517s] ### Time Record (DB Import) is installed.
[03/18 23:13:53   1517s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:13:53   1517s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:13:53   1517s] ### Net info: total nets: 15942
[03/18 23:13:53   1517s] ### Net info: dirty nets: 0
[03/18 23:13:53   1517s] ### Net info: marked as disconnected nets: 0
[03/18 23:13:54   1517s] #num needed restored net=0
[03/18 23:13:54   1517s] #need_extraction net=0 (total=15942)
[03/18 23:13:54   1517s] ### Net info: fully routed nets: 15922
[03/18 23:13:54   1517s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:13:54   1517s] ### Net info: unrouted nets: 0
[03/18 23:13:54   1517s] ### Net info: re-extraction nets: 0
[03/18 23:13:54   1517s] ### Net info: ignored nets: 0
[03/18 23:13:54   1517s] ### Net info: skip routing nets: 0
[03/18 23:13:54   1517s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/18 23:13:54   1517s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/18 23:13:54   1517s] ### Time Record (DB Import) is uninstalled.
[03/18 23:13:54   1517s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:13:54   1518s] #RTESIG:78da8d90c18ac23014455dcf573ca28b0a63cd4d9abe743b30db5164c66da91807a15a48
[03/18 23:13:54   1518s] #       d2857f6f1197a5e9dbdec37d87bb5c1dbf0f2450e5e04d90cc35e8e7a024a0e5462ac95b
[03/18 23:13:54   1518s] #       54f510fd7d898fe56ab7ff052a1297a60d4e50169dbf37fef1497d709e828bf17aff5fbf
[03/18 23:13:54   1518s] #       416509b97c1d6597b66be238a70b8abe77949dbaae1d458c2a938865124d1fbbc12a443f
[03/18 23:13:54   1518s] #       04a39835925ef21355d0da108adccc5037d58c3a2ed250a1380d95d0a91d50b24d328ce4
[03/18 23:13:54   1518s] #       9eb0d2a4852c40e2e6ced7fe36bd3b6c69d22fe70c6579ca7df104e09fd9a1
[03/18 23:13:54   1518s] #
[03/18 23:13:54   1518s] #Skip comparing routing design signature in db-snapshot flow
[03/18 23:13:54   1518s] #RTESIG:78da8d91cb6ac3301045bbce570c4a162e34aeae5e236f0bdd3621b4dd06972a25e0c420
[03/18 23:13:54   1518s] #       c98bfc7d4d2874632ccf760e770e77d69bcfd703093435789b24f311f4765012d0722b95
[03/18 23:13:54   1518s] #       e46734c771f5f12256ebcd6eff0e34244e6d9782a02a87786de3ed89861422a590f3f9fa
[03/18 23:13:54   1518s] #       f3f8072a4fa8e57da83a757d9ba7396d28c72150f5d5f7dd2462952b229e49b443ee47ab
[03/18 23:13:54   1518s] #       94e3b898c4bc9574979f8982d696606abb40dd360be2d89421a3b80c39e8520f70c6fcff
[03/18 23:13:54   1518s] #       67a60938f6c53046b1787869cbe61e207109dfe7e152d0f2ce964f2e69d4f39cfbc32fa7
[03/18 23:13:54   1518s] #       c9e654
[03/18 23:13:54   1518s] #
[03/18 23:13:54   1518s] ### Time Record (Global Routing) is installed.
[03/18 23:13:54   1518s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:13:54   1518s] ### Time Record (Data Preparation) is installed.
[03/18 23:13:54   1518s] #Start routing data preparation on Sat Mar 18 23:13:54 2023
[03/18 23:13:54   1518s] #
[03/18 23:13:54   1518s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:13:54   1518s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:13:54   1518s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:13:54   1518s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 23:13:54   1518s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:13:54   1518s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:13:54   1518s] #Initial pin access analysis.
[03/18 23:13:54   1518s] #Detail pin access analysis.
[03/18 23:13:54   1518s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:13:54   1518s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:13:54   1518s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:13:54   1518s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:13:54   1518s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:13:54   1518s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:13:54   1518s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:13:54   1518s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:13:54   1518s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:13:54   1518s] #Regenerating Ggrids automatically.
[03/18 23:13:54   1518s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:13:54   1518s] #Using automatically generated G-grids.
[03/18 23:13:55   1519s] #Done routing data preparation.
[03/18 23:13:55   1519s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1669.64 (MB), peak = 1748.84 (MB)
[03/18 23:13:55   1519s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:13:55   1519s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:13:55   1519s] #Merging special wires: starts on Sat Mar 18 23:13:55 2023 with memory = 1669.64 (MB), peak = 1748.84 (MB)
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[03/18 23:13:55   1519s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:13:55   1519s] #Found 0 nets for post-route si or timing fixing.
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] #Finished routing data preparation on Sat Mar 18 23:13:55 2023
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] #Cpu time = 00:00:01
[03/18 23:13:55   1519s] #Elapsed time = 00:00:01
[03/18 23:13:55   1519s] #Increased memory = 5.86 (MB)
[03/18 23:13:55   1519s] #Total memory = 1669.64 (MB)
[03/18 23:13:55   1519s] #Peak memory = 1748.84 (MB)
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] ### Time Record (Global Routing) is installed.
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] #Start global routing on Sat Mar 18 23:13:55 2023
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] #Start global routing initialization on Sat Mar 18 23:13:55 2023
[03/18 23:13:55   1519s] #
[03/18 23:13:55   1519s] #WARNING (NRGR-22) Design is already detail routed.
[03/18 23:13:55   1519s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:13:55   1519s] ### Time Record (Track Assignment) is installed.
[03/18 23:13:55   1519s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:13:56   1519s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:13:56   1519s] #Cpu time = 00:00:02
[03/18 23:13:56   1519s] #Elapsed time = 00:00:02
[03/18 23:13:56   1519s] #Increased memory = 5.86 (MB)
[03/18 23:13:56   1519s] #Total memory = 1669.64 (MB)
[03/18 23:13:56   1519s] #Peak memory = 1748.84 (MB)
[03/18 23:13:56   1519s] ### Time Record (Detail Routing) is installed.
[03/18 23:13:56   1520s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:13:57   1520s] #
[03/18 23:13:57   1520s] #Start Detail Routing..
[03/18 23:13:57   1520s] #start initial detail routing ...
[03/18 23:13:57   1520s] ### Design has 0 dirty nets, has valid drcs
[03/18 23:13:57   1521s] #   number of violations = 0
[03/18 23:13:57   1521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1671.48 (MB), peak = 1748.84 (MB)
[03/18 23:13:57   1521s] #Complete Detail Routing.
[03/18 23:13:57   1521s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:13:57   1521s] #Total wire length = 250489 um.
[03/18 23:13:57   1521s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:13:57   1521s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:13:57   1521s] #Total number of vias = 100577
[03/18 23:13:57   1521s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:13:57   1521s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:13:57   1521s] #Up-Via Summary (total 100577):
[03/18 23:13:57   1521s] #                   single-cut          multi-cut      Total
[03/18 23:13:57   1521s] #-----------------------------------------------------------
[03/18 23:13:57   1521s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:13:57   1521s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:13:57   1521s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:13:57   1521s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:13:57   1521s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:13:57   1521s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:13:57   1521s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:13:57   1521s] #-----------------------------------------------------------
[03/18 23:13:57   1521s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:13:57   1521s] #
[03/18 23:13:57   1521s] #Total number of DRC violations = 0
[03/18 23:13:57   1521s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:13:57   1521s] #Cpu time = 00:00:02
[03/18 23:13:57   1521s] #Elapsed time = 00:00:02
[03/18 23:13:57   1521s] #Increased memory = 0.11 (MB)
[03/18 23:13:57   1521s] #Total memory = 1669.75 (MB)
[03/18 23:13:57   1521s] #Peak memory = 1748.84 (MB)
[03/18 23:13:57   1521s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:13:57   1521s] #
[03/18 23:13:57   1521s] #start routing for process antenna violation fix ...
[03/18 23:13:57   1521s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:13:59   1522s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1671.68 (MB), peak = 1748.84 (MB)
[03/18 23:13:59   1522s] #
[03/18 23:13:59   1522s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:13:59   1522s] #Total wire length = 250489 um.
[03/18 23:13:59   1522s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:13:59   1522s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:13:59   1522s] #Total number of vias = 100577
[03/18 23:13:59   1522s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:13:59   1522s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:13:59   1522s] #Up-Via Summary (total 100577):
[03/18 23:13:59   1522s] #                   single-cut          multi-cut      Total
[03/18 23:13:59   1522s] #-----------------------------------------------------------
[03/18 23:13:59   1522s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:13:59   1522s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:13:59   1522s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:13:59   1522s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:13:59   1522s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:13:59   1522s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:13:59   1522s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:13:59   1522s] #-----------------------------------------------------------
[03/18 23:13:59   1522s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:13:59   1522s] #
[03/18 23:13:59   1522s] #Total number of DRC violations = 0
[03/18 23:13:59   1522s] #Total number of net violated process antenna rule = 0
[03/18 23:13:59   1522s] #
[03/18 23:13:59   1523s] #
[03/18 23:13:59   1523s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:13:59   1523s] #Total wire length = 250489 um.
[03/18 23:13:59   1523s] #Total half perimeter of net bounding box = 205366 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M1 = 5622 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M2 = 86347 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M3 = 99122 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M4 = 53327 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M5 = 5268 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:13:59   1523s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:13:59   1523s] #Total number of vias = 100577
[03/18 23:13:59   1523s] #Total number of multi-cut vias = 67393 ( 67.0%)
[03/18 23:13:59   1523s] #Total number of single cut vias = 33184 ( 33.0%)
[03/18 23:13:59   1523s] #Up-Via Summary (total 100577):
[03/18 23:13:59   1523s] #                   single-cut          multi-cut      Total
[03/18 23:13:59   1523s] #-----------------------------------------------------------
[03/18 23:13:59   1523s] # M1             32599 ( 63.3%)     18872 ( 36.7%)      51471
[03/18 23:13:59   1523s] # M2               512 (  1.4%)     37233 ( 98.6%)      37745
[03/18 23:13:59   1523s] # M3                71 (  0.7%)     10536 ( 99.3%)      10607
[03/18 23:13:59   1523s] # M4                 2 (  0.3%)       613 ( 99.7%)        615
[03/18 23:13:59   1523s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:13:59   1523s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:13:59   1523s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:13:59   1523s] #-----------------------------------------------------------
[03/18 23:13:59   1523s] #                33184 ( 33.0%)     67393 ( 67.0%)     100577 
[03/18 23:13:59   1523s] #
[03/18 23:13:59   1523s] #Total number of DRC violations = 0
[03/18 23:13:59   1523s] #Total number of net violated process antenna rule = 0
[03/18 23:13:59   1523s] #
[03/18 23:13:59   1523s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:13:59   1523s] #detailRoute Statistics:
[03/18 23:13:59   1523s] #Cpu time = 00:00:04
[03/18 23:13:59   1523s] #Elapsed time = 00:00:04
[03/18 23:13:59   1523s] #Increased memory = 2.52 (MB)
[03/18 23:13:59   1523s] #Total memory = 1672.16 (MB)
[03/18 23:13:59   1523s] #Peak memory = 1748.84 (MB)
[03/18 23:13:59   1523s] #Skip updating routing design signature in db-snapshot flow
[03/18 23:13:59   1523s] ### Time Record (DB Export) is installed.
[03/18 23:14:00   1523s] ### Time Record (DB Export) is uninstalled.
[03/18 23:14:00   1523s] ### Time Record (Post Callback) is installed.
[03/18 23:14:00   1523s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:14:00   1523s] #
[03/18 23:14:00   1523s] #globalDetailRoute statistics:
[03/18 23:14:00   1523s] #Cpu time = 00:00:07
[03/18 23:14:00   1523s] #Elapsed time = 00:00:07
[03/18 23:14:00   1523s] #Increased memory = -33.68 (MB)
[03/18 23:14:00   1523s] #Total memory = 1660.74 (MB)
[03/18 23:14:00   1523s] #Peak memory = 1748.84 (MB)
[03/18 23:14:00   1523s] #Number of warnings = 1
[03/18 23:14:00   1523s] #Total number of warnings = 32
[03/18 23:14:00   1523s] #Number of fails = 0
[03/18 23:14:00   1523s] #Total number of fails = 0
[03/18 23:14:00   1523s] #Complete globalDetailRoute on Sat Mar 18 23:14:00 2023
[03/18 23:14:00   1523s] #
[03/18 23:14:00   1523s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:14:00   1523s] ### 
[03/18 23:14:00   1523s] ###   Scalability Statistics
[03/18 23:14:00   1523s] ### 
[03/18 23:14:00   1523s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:14:00   1523s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/18 23:14:00   1523s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:14:00   1523s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/18 23:14:00   1523s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/18 23:14:00   1523s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/18 23:14:00   1523s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[03/18 23:14:00   1523s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[03/18 23:14:00   1523s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[03/18 23:14:00   1523s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:14:00   1523s] ### 
[03/18 23:14:00   1523s] **optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1660.7M, totSessionCpu=0:25:24 **
[03/18 23:14:00   1523s] -routeWithEco false                       # bool, default=false
[03/18 23:14:00   1523s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:14:00   1523s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:14:00   1523s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:14:00   1523s] New Signature Flow (restoreNanoRouteOptions) ....
[03/18 23:14:00   1523s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:14:00   1523s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:14:00   1523s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:14:00   1523s] RC Extraction called in multi-corner(2) mode.
[03/18 23:14:00   1523s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:14:00   1523s] Process corner(s) are loaded.
[03/18 23:14:00   1523s]  Corner: Cmax
[03/18 23:14:00   1523s]  Corner: Cmin
[03/18 23:14:00   1523s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d -maxResLength 200  -extended
[03/18 23:14:00   1523s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:14:00   1523s]       RC Corner Indexes            0       1   
[03/18 23:14:00   1523s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:14:00   1523s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:14:00   1523s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:14:00   1523s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:14:00   1523s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:14:00   1523s] Shrink Factor                : 1.00000
[03/18 23:14:00   1524s] LayerId::1 widthSet size::4
[03/18 23:14:00   1524s] LayerId::2 widthSet size::4
[03/18 23:14:00   1524s] LayerId::3 widthSet size::4
[03/18 23:14:00   1524s] LayerId::4 widthSet size::4
[03/18 23:14:00   1524s] LayerId::5 widthSet size::4
[03/18 23:14:00   1524s] LayerId::6 widthSet size::4
[03/18 23:14:00   1524s] LayerId::7 widthSet size::4
[03/18 23:14:00   1524s] LayerId::8 widthSet size::4
[03/18 23:14:00   1524s] Initializing multi-corner capacitance tables ... 
[03/18 23:14:00   1524s] Initializing multi-corner resistance tables ...
[03/18 23:14:00   1524s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:14:00   1524s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2058.0M)
[03/18 23:14:00   1524s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:14:01   1524s] Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 2121.5M)
[03/18 23:14:01   1524s] Extracted 20.0011% (CPU Time= 0:00:00.7  MEM= 2121.5M)
[03/18 23:14:01   1525s] Extracted 30.0013% (CPU Time= 0:00:00.8  MEM= 2121.5M)
[03/18 23:14:01   1525s] Extracted 40.0008% (CPU Time= 0:00:01.0  MEM= 2121.5M)
[03/18 23:14:01   1525s] Extracted 50.0011% (CPU Time= 0:00:01.1  MEM= 2121.5M)
[03/18 23:14:01   1525s] Extracted 60.0013% (CPU Time= 0:00:01.2  MEM= 2121.5M)
[03/18 23:14:01   1525s] Extracted 70.0008% (CPU Time= 0:00:01.3  MEM= 2121.5M)
[03/18 23:14:01   1525s] Extracted 80.001% (CPU Time= 0:00:01.5  MEM= 2121.5M)
[03/18 23:14:02   1525s] Extracted 90.0012% (CPU Time= 0:00:01.7  MEM= 2125.5M)
[03/18 23:14:02   1526s] Extracted 100% (CPU Time= 0:00:02.3  MEM= 2125.5M)
[03/18 23:14:02   1526s] Number of Extracted Resistors     : 257952
[03/18 23:14:02   1526s] Number of Extracted Ground Cap.   : 256402
[03/18 23:14:02   1526s] Number of Extracted Coupling Cap. : 372048
[03/18 23:14:02   1526s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2094.184M)
[03/18 23:14:02   1526s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:14:02   1526s]  Corner: Cmax
[03/18 23:14:02   1526s]  Corner: Cmin
[03/18 23:14:02   1526s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2094.2M)
[03/18 23:14:02   1526s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:14:03   1526s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2098.184M)
[03/18 23:14:03   1526s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2098.184M)
[03/18 23:14:03   1526s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2098.184M)
[03/18 23:14:03   1526s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:14:03   1527s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 2098.184M)
[03/18 23:14:03   1527s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=2098.184M)
[03/18 23:14:03   1527s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:03.0  MEM: 2098.184M)
[03/18 23:14:03   1527s] **optDesign ... cpu = 0:00:45, real = 0:00:44, mem = 1613.3M, totSessionCpu=0:25:28 **
[03/18 23:14:03   1527s] Starting delay calculation for Setup views
[03/18 23:14:03   1527s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:14:04   1528s] #################################################################################
[03/18 23:14:04   1528s] # Design Stage: PostRoute
[03/18 23:14:04   1528s] # Design Name: fullchip
[03/18 23:14:04   1528s] # Design Mode: 65nm
[03/18 23:14:04   1528s] # Analysis Mode: MMMC OCV 
[03/18 23:14:04   1528s] # Parasitics Mode: SPEF/RCDB
[03/18 23:14:04   1528s] # Signoff Settings: SI On 
[03/18 23:14:04   1528s] #################################################################################
[03/18 23:14:04   1528s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:14:04   1528s] Setting infinite Tws ...
[03/18 23:14:04   1528s] First Iteration Infinite Tw... 
[03/18 23:14:04   1528s] Calculate early delays in OCV mode...
[03/18 23:14:04   1528s] Calculate late delays in OCV mode...
[03/18 23:14:04   1528s] Topological Sorting (REAL = 0:00:00.0, MEM = 2038.2M, InitMEM = 2036.0M)
[03/18 23:14:04   1528s] Start delay calculation (fullDC) (1 T). (MEM=2038.16)
[03/18 23:14:04   1528s] LayerId::1 widthSet size::4
[03/18 23:14:04   1528s] LayerId::2 widthSet size::4
[03/18 23:14:04   1528s] LayerId::3 widthSet size::4
[03/18 23:14:04   1528s] LayerId::4 widthSet size::4
[03/18 23:14:04   1528s] LayerId::5 widthSet size::4
[03/18 23:14:04   1528s] LayerId::6 widthSet size::4
[03/18 23:14:04   1528s] LayerId::7 widthSet size::4
[03/18 23:14:04   1528s] LayerId::8 widthSet size::4
[03/18 23:14:04   1528s] Initializing multi-corner capacitance tables ... 
[03/18 23:14:05   1528s] Initializing multi-corner resistance tables ...
[03/18 23:14:05   1529s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:14:05   1529s] End AAE Lib Interpolated Model. (MEM=2049.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:14:05   1529s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2049.770M)
[03/18 23:14:05   1529s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2049.8M)
[03/18 23:14:10   1534s] Total number of fetched objects 15922
[03/18 23:14:10   1534s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:14:10   1534s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:14:10   1534s] End delay calculation. (MEM=2097.45 CPU=0:00:04.5 REAL=0:00:05.0)
[03/18 23:14:10   1534s] End delay calculation (fullDC). (MEM=2097.45 CPU=0:00:05.4 REAL=0:00:06.0)
[03/18 23:14:10   1534s] *** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 2097.5M) ***
[03/18 23:14:11   1535s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2097.5M)
[03/18 23:14:11   1535s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:14:11   1535s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2097.5M)
[03/18 23:14:11   1535s] Starting SI iteration 2
[03/18 23:14:11   1535s] Calculate early delays in OCV mode...
[03/18 23:14:11   1535s] Calculate late delays in OCV mode...
[03/18 23:14:11   1535s] Start delay calculation (fullDC) (1 T). (MEM=2060.57)
[03/18 23:14:11   1535s] End AAE Lib Interpolated Model. (MEM=2060.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:14:12   1536s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:14:12   1536s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:14:12   1536s] Total number of fetched objects 15922
[03/18 23:14:12   1536s] AAE_INFO-618: Total number of nets in the design is 15942,  6.4 percent of the nets selected for SI analysis
[03/18 23:14:12   1536s] End delay calculation. (MEM=2066.72 CPU=0:00:00.8 REAL=0:00:01.0)
[03/18 23:14:12   1536s] End delay calculation (fullDC). (MEM=2066.72 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 23:14:12   1536s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2066.7M) ***
[03/18 23:14:13   1537s] *** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:10.0 totSessionCpu=0:25:38 mem=2066.7M)
[03/18 23:14:13   1537s] End AAE Lib Interpolated Model. (MEM=2066.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:14:13   1537s] ** Profile ** Start :  cpu=0:00:00.0, mem=2066.7M
[03/18 23:14:13   1537s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2066.7M
[03/18 23:14:13   1537s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.086, MEM:2066.7M
[03/18 23:14:13   1537s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2066.7M
[03/18 23:14:14   1538s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2066.7M
[03/18 23:14:14   1538s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2082.0M
[03/18 23:14:14   1538s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2082.0M
[03/18 23:14:14   1538s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1680.4M, totSessionCpu=0:25:39 **
[03/18 23:14:14   1538s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1680.4M, totSessionCpu=0:25:39 **
[03/18 23:14:14   1538s] Executing marking Critical Nets1
[03/18 23:14:14   1538s] *** Timing Is met
[03/18 23:14:14   1538s] *** Check timing (0:00:00.0)
[03/18 23:14:14   1538s] Running postRoute recovery in postEcoRoute mode
[03/18 23:14:14   1538s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1680.4M, totSessionCpu=0:25:39 **
[03/18 23:14:15   1539s]   Timing/DRV Snapshot: (TGT)
[03/18 23:14:15   1539s]      Weighted WNS: 0.000
[03/18 23:14:15   1539s]       All  PG WNS: 0.000
[03/18 23:14:15   1539s]       High PG WNS: 0.000
[03/18 23:14:15   1539s]       All  PG TNS: 0.000
[03/18 23:14:15   1539s]       High PG TNS: 0.000
[03/18 23:14:15   1539s]          Tran DRV: 0
[03/18 23:14:15   1539s]           Cap DRV: 0
[03/18 23:14:15   1539s]        Fanout DRV: 0
[03/18 23:14:15   1539s]            Glitch: 0
[03/18 23:14:15   1539s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:14:15   1539s] 
[03/18 23:14:15   1539s] Checking setup slack degradation ...
[03/18 23:14:15   1539s] 
[03/18 23:14:15   1539s] Recovery Manager:
[03/18 23:14:15   1539s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.145) - Skip
[03/18 23:14:15   1539s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.073) - Skip
[03/18 23:14:15   1539s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/18 23:14:15   1539s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 23:14:15   1539s] 
[03/18 23:14:15   1539s] Checking DRV degradation...
[03/18 23:14:15   1539s] 
[03/18 23:14:15   1539s] Recovery Manager:
[03/18 23:14:15   1539s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:14:15   1539s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:14:15   1539s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:14:15   1539s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:14:15   1539s] 
[03/18 23:14:15   1539s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:14:15   1539s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2043.99M, totSessionCpu=0:25:39).
[03/18 23:14:15   1539s] **optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 1680.5M, totSessionCpu=0:25:39 **
[03/18 23:14:15   1539s] 
[03/18 23:14:15   1539s] Latch borrow mode reset to max_borrow
[03/18 23:14:15   1539s] <optDesign CMD> Restore Using all VT Cells
[03/18 23:14:15   1539s] cleaningup cpe interface
[03/18 23:14:15   1539s] Reported timing to dir ./timingReports
[03/18 23:14:15   1539s] **optDesign ... cpu = 0:00:57, real = 0:00:56, mem = 1673.0M, totSessionCpu=0:25:40 **
[03/18 23:14:15   1539s] End AAE Lib Interpolated Model. (MEM=2043.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:14:15   1539s] Begin: glitch net info
[03/18 23:14:16   1539s] glitch slack range: number of glitch nets
[03/18 23:14:16   1539s] glitch slack < -0.32 : 0
[03/18 23:14:16   1539s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:14:16   1539s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:14:16   1539s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:14:16   1539s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:14:16   1539s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:14:16   1539s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:14:16   1539s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:14:16   1539s] -0.04 < glitch slack : 0
[03/18 23:14:16   1539s] End: glitch net info
[03/18 23:14:16   1539s] ** Profile ** Start :  cpu=0:00:00.0, mem=2044.0M
[03/18 23:14:16   1540s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2044.0M
[03/18 23:14:16   1540s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.078, MEM:2044.0M
[03/18 23:14:16   1540s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2044.0M
[03/18 23:14:16   1540s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2054.0M
[03/18 23:14:16   1540s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=2046.0M
[03/18 23:14:18   1541s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=2044.0M
[03/18 23:14:18   1541s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.110  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2044.0M
[03/18 23:14:18   1541s] **optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1674.2M, totSessionCpu=0:25:41 **
[03/18 23:14:18   1541s]  ReSet Options after AAE Based Opt flow 
[03/18 23:14:18   1541s] *** Finished optDesign ***
[03/18 23:14:18   1541s] cleaningup cpe interface
[03/18 23:14:18   1541s] cleaningup cpe interface
[03/18 23:14:18   1541s] 
[03/18 23:14:18   1541s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:05 real=  0:01:07)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:07.9 real=0:00:07.6)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.3 real=0:00:18.9)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:06.7 real=0:00:06.8)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.9 real=0:00:10.9)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/18 23:14:18   1541s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:14:18   1541s] Info: pop threads available for lower-level modules during optimization.
[03/18 23:14:18   1541s] Deleting Lib Analyzer.
[03/18 23:14:18   1541s] Info: Destroy the CCOpt slew target map.
[03/18 23:14:18   1541s] clean pInstBBox. size 0
[03/18 23:14:18   1541s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 23:14:18   1541s] All LLGs are deleted
[03/18 23:14:18   1541s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2042.0M
[03/18 23:14:18   1541s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2040.4M
[03/18 23:14:18   1541s] 
[03/18 23:14:18   1541s] =============================================================================================
[03/18 23:14:18   1541s]  Final TAT Report for optDesign
[03/18 23:14:18   1541s] =============================================================================================
[03/18 23:14:18   1541s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:14:18   1541s] ---------------------------------------------------------------------------------------------
[03/18 23:14:18   1541s] [ ViewPruning            ]      9   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[03/18 23:14:18   1541s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:14:18   1541s] [ RefinePlace            ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:14:18   1541s] [ LayerAssignment        ]      2   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 23:14:18   1541s] [ EcoRoute               ]      1   0:00:06.7  (  11.3 % )     0:00:06.7 /  0:00:06.7    1.0
[03/18 23:14:18   1541s] [ ExtractRC              ]      2   0:00:07.3  (  12.2 % )     0:00:07.3 /  0:00:07.5    1.0
[03/18 23:14:18   1541s] [ TimingUpdate           ]     10   0:00:04.0  (   6.8 % )     0:00:20.4 /  0:00:20.5    1.0
[03/18 23:14:18   1541s] [ FullDelayCalc          ]      2   0:00:16.4  (  27.6 % )     0:00:16.4 /  0:00:16.5    1.0
[03/18 23:14:18   1541s] [ QThreadMaster          ]      1   0:00:05.7  (   9.6 % )     0:00:05.7 /  0:00:05.0    0.9
[03/18 23:14:18   1541s] [ OptSummaryReport       ]      4   0:00:00.5  (   0.8 % )     0:00:04.8 /  0:00:03.8    0.8
[03/18 23:14:18   1541s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:01.5    1.0
[03/18 23:14:18   1541s] [ DrvReport              ]      4   0:00:01.1  (   1.8 % )     0:00:02.6 /  0:00:01.5    0.6
[03/18 23:14:18   1541s] [ GenerateReports        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 23:14:18   1541s] [ PropagateActivity      ]      1   0:00:01.1  (   1.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 23:14:18   1541s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:14:18   1541s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 23:14:18   1541s] [ LibAnalyzerInit        ]      2   0:00:02.4  (   4.1 % )     0:00:02.4 /  0:00:02.4    1.0
[03/18 23:14:18   1541s] [ PowerInterfaceInit     ]      1   0:00:00.1  (   0.3 % )     0:00:01.2 /  0:00:01.3    1.0
[03/18 23:14:18   1541s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:14:18   1541s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:14:18   1541s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:14:18   1541s] [ ReportFanoutViolation  ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 23:14:18   1541s] [ ReportLenViolation     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:14:18   1541s] [ ReportGlitchViolation  ]      3   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.2    0.6
[03/18 23:14:18   1541s] [ GenerateDrvReportData  ]      6   0:00:01.6  (   2.7 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 23:14:18   1541s] [ ReportAnalysisSummary  ]      8   0:00:01.5  (   2.5 % )     0:00:01.5 /  0:00:01.5    1.0
[03/18 23:14:18   1541s] [ MISC                   ]          0:00:08.2  (  13.9 % )     0:00:08.2 /  0:00:08.2    1.0
[03/18 23:14:18   1541s] ---------------------------------------------------------------------------------------------
[03/18 23:14:18   1541s]  optDesign TOTAL                    0:00:59.4  ( 100.0 % )     0:00:59.4 /  0:00:57.9    1.0
[03/18 23:14:18   1541s] ---------------------------------------------------------------------------------------------
[03/18 23:14:18   1541s] 
[03/18 23:14:18   1541s] Deleting Cell Server ...
[03/18 23:14:24   1542s] <CMD> checkPinAssignment
[03/18 23:14:24   1542s] #% Begin checkPinAssignment (date=03/18 23:14:24, mem=1655.3M)
[03/18 23:14:24   1542s] Checking pins of top cell fullchip ... completed
[03/18 23:14:24   1542s] 
[03/18 23:14:24   1542s] ===========================================================================================================================
[03/18 23:14:24   1542s]                                                 checkPinAssignment Summary
[03/18 23:14:24   1542s] ===========================================================================================================================
[03/18 23:14:24   1542s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 23:14:24   1542s] ===========================================================================================================================
[03/18 23:14:24   1542s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:14:24   1542s] ===========================================================================================================================
[03/18 23:14:24   1542s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:14:24   1542s] ===========================================================================================================================
[03/18 23:14:24   1542s] #% End checkPinAssignment (date=03/18 23:14:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1656.6M, current mem=1656.6M)
[03/18 23:14:44   1545s] <CMD> verifyConnectivity
[03/18 23:14:44   1545s] VERIFY_CONNECTIVITY use new engine.
[03/18 23:14:44   1545s] 
[03/18 23:14:44   1545s] ******** Start: VERIFY CONNECTIVITY ********
[03/18 23:14:44   1545s] Start Time: Sat Mar 18 23:14:44 2023
[03/18 23:14:44   1545s] 
[03/18 23:14:44   1545s] Design Name: fullchip
[03/18 23:14:44   1545s] Database Units: 2000
[03/18 23:14:44   1545s] Design Boundary: (0.0000, 0.0000) (394.6000, 394.4000)
[03/18 23:14:44   1545s] Error Limit = 1000; Warning Limit = 50
[03/18 23:14:44   1545s] Check all nets
[03/18 23:14:44   1545s] **** 23:14:44 **** Processed 5000 nets.
[03/18 23:14:44   1545s] **** 23:14:44 **** Processed 10000 nets.
[03/18 23:14:44   1546s] **** 23:14:44 **** Processed 15000 nets.
[03/18 23:14:45   1546s] 
[03/18 23:14:45   1546s] Begin Summary 
[03/18 23:14:45   1546s]   Found no problems or warnings.
[03/18 23:14:45   1546s] End Summary
[03/18 23:14:45   1546s] 
[03/18 23:14:45   1546s] End Time: Sat Mar 18 23:14:45 2023
[03/18 23:14:45   1546s] Time Elapsed: 0:00:01.0
[03/18 23:14:45   1546s] 
[03/18 23:14:45   1546s] ******** End: VERIFY CONNECTIVITY ********
[03/18 23:14:45   1546s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/18 23:14:45   1546s]   (CPU Time: 0:00:00.9  MEM: 0.000M)
[03/18 23:14:45   1546s] 
[03/18 23:14:51   1547s] <CMD> verifyGeometry
[03/18 23:14:51   1547s]  *** Starting Verify Geometry (MEM: 2038.8) ***
[03/18 23:14:51   1547s] 
[03/18 23:14:51   1547s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[03/18 23:14:51   1547s]   VERIFY GEOMETRY ...... Starting Verification
[03/18 23:14:51   1547s]   VERIFY GEOMETRY ...... Initializing
[03/18 23:14:51   1547s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/18 23:14:51   1547s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/18 23:14:51   1547s]                   ...... bin size: 2880
[03/18 23:14:51   1547s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/18 23:14:54   1550s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 23:14:54   1550s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 23:14:54   1550s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 23:14:54   1550s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 23:14:54   1550s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/18 23:14:54   1550s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/18 23:14:58   1553s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 23:14:58   1553s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 23:14:58   1553s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 23:14:58   1553s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 23:14:58   1553s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/18 23:14:58   1553s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/18 23:14:59   1555s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 23:14:59   1555s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 23:14:59   1555s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 23:14:59   1555s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 23:14:59   1555s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/18 23:14:59   1555s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/18 23:15:01   1557s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/18 23:15:01   1557s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/18 23:15:01   1557s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/18 23:15:01   1557s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/18 23:15:01   1557s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/18 23:15:01   1557s] VG: elapsed time: 10.00
[03/18 23:15:01   1557s] Begin Summary ...
[03/18 23:15:01   1557s]   Cells       : 0
[03/18 23:15:01   1557s]   SameNet     : 0
[03/18 23:15:01   1557s]   Wiring      : 0
[03/18 23:15:01   1557s]   Antenna     : 0
[03/18 23:15:01   1557s]   Short       : 0
[03/18 23:15:01   1557s]   Overlap     : 0
[03/18 23:15:01   1557s] End Summary
[03/18 23:15:01   1557s] 
[03/18 23:15:01   1557s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/18 23:15:01   1557s] 
[03/18 23:15:01   1557s] **********End: VERIFY GEOMETRY**********
[03/18 23:15:01   1557s]  *** verify geometry (CPU: 0:00:09.6  MEM: 200.5M)
[03/18 23:15:01   1557s] 
[03/18 23:15:40   1563s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:15:40   1563s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:15:40   1563s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 23:15:40   1563s] Successfully spread [93] pins.
[03/18 23:15:40   1563s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2239.3M).
[03/18 23:15:40   1563s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:15:49   1565s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:15:49   1565s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:15:49   1565s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 23:15:49   1565s] Successfully spread [112] pins.
[03/18 23:15:49   1565s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2104.3M).
[03/18 23:15:49   1565s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:15:51   1565s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:15:51   1565s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:15:51   1565s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 23:15:51   1565s] Successfully spread [112] pins.
[03/18 23:15:51   1565s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2104.7M).
[03/18 23:15:51   1565s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:15:56   1566s] <CMD> checkPinAssignment
[03/18 23:15:57   1566s] #% Begin checkPinAssignment (date=03/18 23:15:56, mem=1661.0M)
[03/18 23:15:57   1566s] Checking pins of top cell fullchip ... completed
[03/18 23:15:57   1566s] 
[03/18 23:15:57   1566s] ===========================================================================================================================
[03/18 23:15:57   1566s]                                                 checkPinAssignment Summary
[03/18 23:15:57   1566s] ===========================================================================================================================
[03/18 23:15:57   1566s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 23:15:57   1566s] ===========================================================================================================================
[03/18 23:15:57   1566s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:15:57   1566s] ===========================================================================================================================
[03/18 23:15:57   1566s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:15:57   1566s] ===========================================================================================================================
[03/18 23:15:57   1567s] #% End checkPinAssignment (date=03/18 23:15:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1661.0M, current mem=1661.0M)
[03/18 23:16:37   1573s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:16:37   1573s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:16:37   1573s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 23:16:37   1573s] Successfully spread [112] pins.
[03/18 23:16:37   1573s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2109.2M).
[03/18 23:16:37   1573s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:16:38   1574s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:16:38   1574s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:16:38   1574s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 23:16:38   1574s] Successfully spread [112] pins.
[03/18 23:16:38   1574s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2105.2M).
[03/18 23:16:38   1574s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:16:40   1574s] <CMD> checkPinAssignment
[03/18 23:16:40   1574s] #% Begin checkPinAssignment (date=03/18 23:16:40, mem=1661.4M)
[03/18 23:16:40   1574s] Checking pins of top cell fullchip ... completed
[03/18 23:16:40   1574s] 
[03/18 23:16:40   1574s] ===========================================================================================================================
[03/18 23:16:40   1574s]                                                 checkPinAssignment Summary
[03/18 23:16:40   1574s] ===========================================================================================================================
[03/18 23:16:40   1574s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 23:16:40   1574s] ===========================================================================================================================
[03/18 23:16:40   1574s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:16:40   1574s] ===========================================================================================================================
[03/18 23:16:40   1574s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:16:40   1574s] ===========================================================================================================================
[03/18 23:16:40   1574s] #% End checkPinAssignment (date=03/18 23:16:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1661.4M, current mem=1661.4M)
[03/18 23:17:05   1578s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:17:05   1578s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:17:05   1578s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing 1 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 23:17:05   1578s] Successfully spread [93] pins.
[03/18 23:17:05   1578s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2107.7M).
[03/18 23:17:05   1578s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:17:06   1579s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:17:06   1579s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:17:06   1579s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Left -layer 3 -spreadType center -spacing -1.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 23:17:06   1579s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:17:13   1580s] <CMD> checkPinAssignment
[03/18 23:17:13   1580s] #% Begin checkPinAssignment (date=03/18 23:17:13, mem=1661.6M)
[03/18 23:17:14   1580s] Checking pins of top cell fullchip ... completed
[03/18 23:17:14   1580s] 
[03/18 23:17:14   1580s] ===========================================================================================================================
[03/18 23:17:14   1580s]                                                 checkPinAssignment Summary
[03/18 23:17:14   1580s] ===========================================================================================================================
[03/18 23:17:14   1580s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 23:17:14   1580s] ===========================================================================================================================
[03/18 23:17:14   1580s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:17:14   1580s] ===========================================================================================================================
[03/18 23:17:14   1580s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:17:14   1580s] ===========================================================================================================================
[03/18 23:17:14   1580s] #% End checkPinAssignment (date=03/18 23:17:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=1661.6M, current mem=1661.6M)
[03/18 23:17:59   1587s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:17:59   1587s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:17:59   1587s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 1 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 23:17:59   1587s] Successfully spread [93] pins.
[03/18 23:17:59   1587s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2109.0M).
[03/18 23:17:59   1587s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:18:11   1590s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:18:11   1590s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:18:11   1590s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 23:18:11   1590s] Successfully spread [112] pins.
[03/18 23:18:11   1590s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2105.1M).
[03/18 23:18:11   1590s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:18:12   1590s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 23:18:12   1590s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 23:18:12   1590s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 23:18:12   1590s] Successfully spread [112] pins.
[03/18 23:18:12   1590s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2105.3M).
[03/18 23:18:12   1590s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 23:18:15   1591s] <CMD> checkPinAssignment
[03/18 23:18:15   1591s] #% Begin checkPinAssignment (date=03/18 23:18:15, mem=1661.6M)
[03/18 23:18:15   1591s] Checking pins of top cell fullchip ... completed
[03/18 23:18:15   1591s] 
[03/18 23:18:15   1591s] ===========================================================================================================================
[03/18 23:18:15   1591s]                                                 checkPinAssignment Summary
[03/18 23:18:15   1591s] ===========================================================================================================================
[03/18 23:18:15   1591s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 23:18:15   1591s] ===========================================================================================================================
[03/18 23:18:15   1591s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:18:15   1591s] ===========================================================================================================================
[03/18 23:18:15   1591s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:18:15   1591s] ===========================================================================================================================
[03/18 23:18:15   1591s] #% End checkPinAssignment (date=03/18 23:18:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1661.6M, current mem=1661.6M)
[03/18 23:18:30   1593s] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/18 23:18:30   1594s] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Begin Power Analysis
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s]              0V	    VSS
[03/18 23:18:30   1594s]            0.9V	    VDD
[03/18 23:18:30   1594s] Begin Processing Timing Library for Power Calculation
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Begin Processing Timing Library for Power Calculation
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1663.39MB/3272.83MB/1922.70MB)
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1663.39MB/3272.83MB/1922.70MB)
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Begin Processing User Attributes
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1663.39MB/3272.83MB/1922.70MB)
[03/18 23:18:30   1594s] 
[03/18 23:18:30   1594s] Begin Processing Signal Activity
[03/18 23:18:30   1594s] 
[03/18 23:18:31   1595s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1663.97MB/3272.83MB/1922.70MB)
[03/18 23:18:31   1595s] 
[03/18 23:18:31   1595s] Begin Power Computation
[03/18 23:18:31   1595s] 
[03/18 23:18:31   1595s]       ----------------------------------------------------------
[03/18 23:18:31   1595s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:18:31   1595s]       # of cell(s) missing power table: 1
[03/18 23:18:31   1595s]       # of cell(s) missing leakage table: 0
[03/18 23:18:31   1595s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:18:31   1595s]       ----------------------------------------------------------
[03/18 23:18:31   1595s] CellName                                  Missing Table(s)
[03/18 23:18:31   1595s] TIEL                                      internal power, 
[03/18 23:18:31   1595s] 
[03/18 23:18:31   1595s] 
[03/18 23:18:33   1596s] Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1664.17MB/3272.83MB/1922.70MB)
[03/18 23:18:33   1596s] 
[03/18 23:18:33   1596s] Begin Processing User Attributes
[03/18 23:18:33   1596s] 
[03/18 23:18:33   1596s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1664.17MB/3272.83MB/1922.70MB)
[03/18 23:18:33   1596s] 
[03/18 23:18:33   1596s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1664.17MB/3272.83MB/1922.70MB)
[03/18 23:18:33   1596s] 
[03/18 23:18:33   1596s] *



[03/18 23:18:33   1596s] Total Power
[03/18 23:18:33   1596s] -----------------------------------------------------------------------------------------
[03/18 23:18:33   1596s] Total Internal Power:       37.00713608 	   77.8580%
[03/18 23:18:33   1596s] Total Switching Power:       9.99471334 	   21.0275%
[03/18 23:18:33   1596s] Total Leakage Power:         0.52972696 	    1.1145%
[03/18 23:18:33   1596s] Total Power:                47.53157636
[03/18 23:18:33   1596s] -----------------------------------------------------------------------------------------
[03/18 23:18:33   1596s] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[03/18 23:18:33   1596s] Creating directory summaryReport.
[03/18 23:18:33   1596s] Start to collect the design information.
[03/18 23:18:33   1596s] Build netlist information for Cell fullchip.
[03/18 23:18:33   1596s] Finished collecting the design information.
[03/18 23:18:33   1596s] Generating standard cells used in the design report.
[03/18 23:18:33   1596s] Analyze library ... 
[03/18 23:18:33   1596s] Analyze netlist ... 
[03/18 23:18:33   1596s] Generate no-driven nets information report.
[03/18 23:18:33   1596s] Analyze timing ... 
[03/18 23:18:33   1596s] Analyze floorplan/placement ... 
[03/18 23:18:33   1596s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.5M
[03/18 23:18:33   1596s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2107.5M
[03/18 23:18:33   1596s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2109.2M
[03/18 23:18:33   1596s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.021, MEM:2109.2M
[03/18 23:18:33   1596s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.104, MEM:2109.2M
[03/18 23:18:33   1597s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.109, MEM:2109.2M
[03/18 23:18:33   1597s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2109.2M
[03/18 23:18:33   1597s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2107.5M
[03/18 23:18:33   1597s] Analysis Routing ...
[03/18 23:18:33   1597s] Report saved in file fullchip.post_route.summary.rpt.
[03/18 23:18:38   1597s] <CMD> streamOut fullchip.gds2
[03/18 23:18:38   1597s] Parse map file...
[03/18 23:18:38   1597s] Writing GDSII file ...
[03/18 23:18:38   1597s] 	****** db unit per micron = 2000 ******
[03/18 23:18:38   1597s] 	****** output gds2 file unit per micron = 2000 ******
[03/18 23:18:38   1597s] 	****** unit scaling factor = 1 ******
[03/18 23:18:38   1597s] Output for instance
[03/18 23:18:39   1597s] Output for bump
[03/18 23:18:39   1597s] Output for physical terminals
[03/18 23:18:39   1597s] Output for logical terminals
[03/18 23:18:39   1597s] Output for regular nets
[03/18 23:18:39   1598s] Output for special nets and metal fills
[03/18 23:18:39   1598s] Output for via structure generation
[03/18 23:18:39   1598s] Statistics for GDS generated (version 3)
[03/18 23:18:39   1598s] ----------------------------------------
[03/18 23:18:39   1598s] Stream Out Layer Mapping Information:
[03/18 23:18:39   1598s] GDS Layer Number          GDS Layer Name
[03/18 23:18:39   1598s] ----------------------------------------
[03/18 23:18:39   1598s]     170                             COMP
[03/18 23:18:39   1598s]     171                          DIEAREA
[03/18 23:18:39   1598s]     8                                 M1
[03/18 23:18:39   1598s]     9                                 M1
[03/18 23:18:39   1598s]     10                                M1
[03/18 23:18:39   1598s]     11                                M1
[03/18 23:18:39   1598s]     14                                M1
[03/18 23:18:39   1598s]     12                                M1
[03/18 23:18:39   1598s]     13                                M1
[03/18 23:18:39   1598s]     15                                M1
[03/18 23:18:39   1598s]     16                                M1
[03/18 23:18:39   1598s]     17                                M1
[03/18 23:18:39   1598s]     29                                M2
[03/18 23:18:39   1598s]     30                                M2
[03/18 23:18:39   1598s]     31                                M2
[03/18 23:18:39   1598s]     32                                M2
[03/18 23:18:39   1598s]     35                                M2
[03/18 23:18:39   1598s]     33                                M2
[03/18 23:18:39   1598s]     34                                M2
[03/18 23:18:39   1598s]     36                                M2
[03/18 23:18:39   1598s]     37                                M2
[03/18 23:18:39   1598s]     38                                M2
[03/18 23:18:39   1598s]     50                                M3
[03/18 23:18:39   1598s]     51                                M3
[03/18 23:18:39   1598s]     52                                M3
[03/18 23:18:39   1598s]     53                                M3
[03/18 23:18:39   1598s]     56                                M3
[03/18 23:18:39   1598s]     54                                M3
[03/18 23:18:39   1598s]     55                                M3
[03/18 23:18:39   1598s]     57                                M3
[03/18 23:18:39   1598s]     58                                M3
[03/18 23:18:39   1598s]     59                                M3
[03/18 23:18:39   1598s]     71                                M4
[03/18 23:18:39   1598s]     72                                M4
[03/18 23:18:39   1598s]     73                                M4
[03/18 23:18:39   1598s]     74                                M4
[03/18 23:18:39   1598s]     77                                M4
[03/18 23:18:39   1598s]     75                                M4
[03/18 23:18:39   1598s]     76                                M4
[03/18 23:18:39   1598s]     78                                M4
[03/18 23:18:39   1598s]     79                                M4
[03/18 23:18:39   1598s]     80                                M4
[03/18 23:18:39   1598s]     92                                M5
[03/18 23:18:39   1598s]     93                                M5
[03/18 23:18:39   1598s]     94                                M5
[03/18 23:18:39   1598s]     95                                M5
[03/18 23:18:39   1598s]     98                                M5
[03/18 23:18:39   1598s]     96                                M5
[03/18 23:18:39   1598s]     97                                M5
[03/18 23:18:39   1598s]     99                                M5
[03/18 23:18:39   1598s]     100                               M5
[03/18 23:18:39   1598s]     101                               M5
[03/18 23:18:39   1598s]     113                               M6
[03/18 23:18:39   1598s]     114                               M6
[03/18 23:18:39   1598s]     115                               M6
[03/18 23:18:39   1598s]     116                               M6
[03/18 23:18:39   1598s]     119                               M6
[03/18 23:18:39   1598s]     117                               M6
[03/18 23:18:39   1598s]     118                               M6
[03/18 23:18:39   1598s]     120                               M6
[03/18 23:18:39   1598s]     121                               M6
[03/18 23:18:39   1598s]     122                               M6
[03/18 23:18:39   1598s]     134                               M7
[03/18 23:18:39   1598s]     135                               M7
[03/18 23:18:39   1598s]     136                               M7
[03/18 23:18:39   1598s]     137                               M7
[03/18 23:18:39   1598s]     140                               M7
[03/18 23:18:39   1598s]     138                               M7
[03/18 23:18:39   1598s]     139                               M7
[03/18 23:18:39   1598s]     141                               M7
[03/18 23:18:39   1598s]     142                               M7
[03/18 23:18:39   1598s]     143                               M7
[03/18 23:18:39   1598s]     155                               M8
[03/18 23:18:39   1598s]     156                               M8
[03/18 23:18:39   1598s]     157                               M8
[03/18 23:18:39   1598s]     158                               M8
[03/18 23:18:39   1598s]     161                               M8
[03/18 23:18:39   1598s]     159                               M8
[03/18 23:18:39   1598s]     160                               M8
[03/18 23:18:39   1598s]     162                               M8
[03/18 23:18:39   1598s]     163                               M8
[03/18 23:18:39   1598s]     164                               M8
[03/18 23:18:39   1598s]     1                                 CO
[03/18 23:18:39   1598s]     2                                 CO
[03/18 23:18:39   1598s]     5                                 CO
[03/18 23:18:39   1598s]     3                                 CO
[03/18 23:18:39   1598s]     4                                 CO
[03/18 23:18:39   1598s]     6                                 CO
[03/18 23:18:39   1598s]     7                                 CO
[03/18 23:18:39   1598s]     22                              VIA1
[03/18 23:18:39   1598s]     23                              VIA1
[03/18 23:18:39   1598s]     26                              VIA1
[03/18 23:18:39   1598s]     24                              VIA1
[03/18 23:18:39   1598s]     25                              VIA1
[03/18 23:18:39   1598s]     27                              VIA1
[03/18 23:18:39   1598s]     28                              VIA1
[03/18 23:18:39   1598s]     43                              VIA2
[03/18 23:18:39   1598s]     44                              VIA2
[03/18 23:18:39   1598s]     47                              VIA2
[03/18 23:18:39   1598s]     45                              VIA2
[03/18 23:18:39   1598s]     46                              VIA2
[03/18 23:18:39   1598s]     48                              VIA2
[03/18 23:18:39   1598s]     49                              VIA2
[03/18 23:18:39   1598s]     64                              VIA3
[03/18 23:18:39   1598s]     65                              VIA3
[03/18 23:18:39   1598s]     68                              VIA3
[03/18 23:18:39   1598s]     66                              VIA3
[03/18 23:18:39   1598s]     67                              VIA3
[03/18 23:18:39   1598s]     69                              VIA3
[03/18 23:18:39   1598s]     70                              VIA3
[03/18 23:18:39   1598s]     85                              VIA4
[03/18 23:18:39   1598s]     86                              VIA4
[03/18 23:18:39   1598s]     89                              VIA4
[03/18 23:18:39   1598s]     87                              VIA4
[03/18 23:18:39   1598s]     88                              VIA4
[03/18 23:18:39   1598s]     90                              VIA4
[03/18 23:18:39   1598s]     91                              VIA4
[03/18 23:18:39   1598s]     106                             VIA5
[03/18 23:18:39   1598s]     107                             VIA5
[03/18 23:18:39   1598s]     110                             VIA5
[03/18 23:18:39   1598s]     108                             VIA5
[03/18 23:18:39   1598s]     109                             VIA5
[03/18 23:18:39   1598s]     111                             VIA5
[03/18 23:18:39   1598s]     112                             VIA5
[03/18 23:18:39   1598s]     127                             VIA6
[03/18 23:18:39   1598s]     128                             VIA6
[03/18 23:18:39   1598s]     131                             VIA6
[03/18 23:18:39   1598s]     129                             VIA6
[03/18 23:18:39   1598s]     130                             VIA6
[03/18 23:18:39   1598s]     132                             VIA6
[03/18 23:18:39   1598s]     133                             VIA6
[03/18 23:18:39   1598s]     148                             VIA7
[03/18 23:18:39   1598s]     149                             VIA7
[03/18 23:18:39   1598s]     152                             VIA7
[03/18 23:18:39   1598s]     150                             VIA7
[03/18 23:18:39   1598s]     151                             VIA7
[03/18 23:18:39   1598s]     153                             VIA7
[03/18 23:18:39   1598s]     154                             VIA7
[03/18 23:18:39   1598s]     18                                M1
[03/18 23:18:39   1598s]     19                                M1
[03/18 23:18:39   1598s]     20                                M1
[03/18 23:18:39   1598s]     21                                M1
[03/18 23:18:39   1598s]     39                                M2
[03/18 23:18:39   1598s]     40                                M2
[03/18 23:18:39   1598s]     41                                M2
[03/18 23:18:39   1598s]     42                                M2
[03/18 23:18:39   1598s]     60                                M3
[03/18 23:18:39   1598s]     61                                M3
[03/18 23:18:39   1598s]     62                                M3
[03/18 23:18:39   1598s]     63                                M3
[03/18 23:18:39   1598s]     81                                M4
[03/18 23:18:39   1598s]     82                                M4
[03/18 23:18:39   1598s]     83                                M4
[03/18 23:18:39   1598s]     84                                M4
[03/18 23:18:39   1598s]     102                               M5
[03/18 23:18:39   1598s]     103                               M5
[03/18 23:18:39   1598s]     104                               M5
[03/18 23:18:39   1598s]     105                               M5
[03/18 23:18:39   1598s]     123                               M6
[03/18 23:18:39   1598s]     124                               M6
[03/18 23:18:39   1598s]     125                               M6
[03/18 23:18:39   1598s]     126                               M6
[03/18 23:18:39   1598s]     144                               M7
[03/18 23:18:39   1598s]     145                               M7
[03/18 23:18:39   1598s]     146                               M7
[03/18 23:18:39   1598s]     147                               M7
[03/18 23:18:39   1598s]     165                               M8
[03/18 23:18:39   1598s]     166                               M8
[03/18 23:18:39   1598s]     167                               M8
[03/18 23:18:39   1598s]     168                               M8
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Stream Out Information Processed for GDS version 3:
[03/18 23:18:39   1598s] Units: 2000 DBU
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Object                             Count
[03/18 23:18:39   1598s] ----------------------------------------
[03/18 23:18:39   1598s] Instances                          14128
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Ports/Pins                           205
[03/18 23:18:39   1598s]     metal layer M3                   205
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Nets                              157331
[03/18 23:18:39   1598s]     metal layer M1                  6256
[03/18 23:18:39   1598s]     metal layer M2                 89630
[03/18 23:18:39   1598s]     metal layer M3                 48237
[03/18 23:18:39   1598s]     metal layer M4                 12614
[03/18 23:18:39   1598s]     metal layer M5                   499
[03/18 23:18:39   1598s]     metal layer M6                    81
[03/18 23:18:39   1598s]     metal layer M7                     9
[03/18 23:18:39   1598s]     metal layer M8                     5
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s]     Via Instances                 100577
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Special Nets                         777
[03/18 23:18:39   1598s]     metal layer M1                   631
[03/18 23:18:39   1598s]     metal layer M2                     4
[03/18 23:18:39   1598s]     metal layer M3                   105
[03/18 23:18:39   1598s]     metal layer M4                    37
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s]     Via Instances                  12144
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Metal Fills                            0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s]     Via Instances                      0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Metal FillOPCs                         0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s]     Via Instances                      0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Metal FillDRCs                         0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s]     Via Instances                      0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Text                               16129
[03/18 23:18:39   1598s]     metal layer M1                  1436
[03/18 23:18:39   1598s]     metal layer M2                 11081
[03/18 23:18:39   1598s]     metal layer M3                  3374
[03/18 23:18:39   1598s]     metal layer M4                   233
[03/18 23:18:39   1598s]     metal layer M5                     5
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Blockages                              0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Custom Text                            0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Custom Box                             0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] Trim Metal                             0
[03/18 23:18:39   1598s] 
[03/18 23:18:39   1598s] ######Streamout is finished!
[03/18 23:18:39   1598s] <CMD> write_lef_abstract fullchip.lef
[03/18 23:18:39   1598s] <CMD> defOut -netlist -routing fullchip.def
[03/18 23:18:39   1598s] Writing DEF file 'fullchip.def', current time is Sat Mar 18 23:18:39 2023 ...
[03/18 23:18:39   1598s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/18 23:18:39   1598s] DEF file 'fullchip.def' is written, current time is Sat Mar 18 23:18:39 2023 ...
[03/18 23:18:39   1598s] <CMD> saveNetlist fullchip.pnr.v
[03/18 23:18:39   1598s] Writing Netlist "fullchip.pnr.v" ...
[03/18 23:18:39   1598s] <CMD> setAnalysisMode -setup
[03/18 23:18:39   1598s] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/18 23:18:39   1598s] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/18 23:18:40   1599s] Extraction setup Started 
[03/18 23:18:40   1599s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/18 23:18:40   1599s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 23:18:40   1599s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:18:40   1599s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:18:40   1599s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 23:18:40   1599s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 23:18:40   1599s] Importing multi-corner RC tables ... 
[03/18 23:18:40   1599s] Summary of Active RC-Corners : 
[03/18 23:18:40   1599s]  
[03/18 23:18:40   1599s]  Analysis View: WC_VIEW
[03/18 23:18:40   1599s]     RC-Corner Name        : Cmax
[03/18 23:18:40   1599s]     RC-Corner Index       : 0
[03/18 23:18:40   1599s]     RC-Corner Temperature : 125 Celsius
[03/18 23:18:40   1599s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 23:18:40   1599s]     RC-Corner PreRoute Res Factor         : 1
[03/18 23:18:40   1599s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 23:18:40   1599s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 23:18:40   1599s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 23:18:40   1599s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 23:18:40   1599s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 23:18:40   1599s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:18:40   1599s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:18:40   1599s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 23:18:40   1599s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2083.785M)
[03/18 23:18:40   1599s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/18 23:18:40   1599s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2083.785M)
[03/18 23:18:40   1599s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2083.785M)
[03/18 23:18:41   1599s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 2100.535M)
[03/18 23:18:41   1599s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2100.535M)
[03/18 23:18:41   1599s] LayerId::1 widthSet size::4
[03/18 23:18:41   1599s] LayerId::2 widthSet size::4
[03/18 23:18:41   1599s] LayerId::3 widthSet size::4
[03/18 23:18:41   1599s] LayerId::4 widthSet size::4
[03/18 23:18:41   1599s] LayerId::5 widthSet size::4
[03/18 23:18:41   1599s] LayerId::6 widthSet size::4
[03/18 23:18:41   1599s] LayerId::7 widthSet size::4
[03/18 23:18:41   1599s] LayerId::8 widthSet size::4
[03/18 23:18:41   1599s] Initializing multi-corner capacitance tables ... 
[03/18 23:18:41   1599s] Initializing multi-corner resistance tables ...
[03/18 23:18:41   1599s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:18:41   1599s] *Info: initialize multi-corner CTS.
[03/18 23:18:41   1600s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1661.6M, current mem=1360.1M)
[03/18 23:18:41   1600s] Reading timing constraints file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.mmmc1BeiDw/modes/CON/CON.sdc' ...
[03/18 23:18:41   1600s] Current (total cpu=0:26:40, real=0:36:22, peak res=1924.2M, current mem=1544.9M)
[03/18 23:18:41   1600s] INFO (CTE): Constraints read successfully.
[03/18 23:18:41   1600s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1555.8M, current mem=1555.8M)
[03/18 23:18:41   1600s] Current (total cpu=0:26:40, real=0:36:22, peak res=1924.2M, current mem=1555.8M)
[03/18 23:18:41   1600s] Reading latency file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.mmmc1BeiDw/views/WC_VIEW/latency.sdc' ...
[03/18 23:18:41   1600s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:18:41   1600s] Creating Cell Server ...(0, 1, 1, 1)
[03/18 23:18:41   1600s] Summary for sequential cells identification: 
[03/18 23:18:41   1600s]   Identified SBFF number: 199
[03/18 23:18:41   1600s]   Identified MBFF number: 0
[03/18 23:18:41   1600s]   Identified SB Latch number: 0
[03/18 23:18:41   1600s]   Identified MB Latch number: 0
[03/18 23:18:41   1600s]   Not identified SBFF number: 0
[03/18 23:18:41   1600s]   Not identified MBFF number: 0
[03/18 23:18:41   1600s]   Not identified SB Latch number: 0
[03/18 23:18:41   1600s]   Not identified MB Latch number: 0
[03/18 23:18:41   1600s]   Number of sequential cells which are not FFs: 104
[03/18 23:18:41   1600s] Total number of combinational cells: 497
[03/18 23:18:41   1600s] Total number of sequential cells: 303
[03/18 23:18:41   1600s] Total number of tristate cells: 11
[03/18 23:18:41   1600s] Total number of level shifter cells: 0
[03/18 23:18:41   1600s] Total number of power gating cells: 0
[03/18 23:18:41   1600s] Total number of isolation cells: 0
[03/18 23:18:41   1600s] Total number of power switch cells: 0
[03/18 23:18:41   1600s] Total number of pulse generator cells: 0
[03/18 23:18:41   1600s] Total number of always on buffers: 0
[03/18 23:18:41   1600s] Total number of retention cells: 0
[03/18 23:18:41   1600s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 23:18:41   1600s] Total number of usable buffers: 18
[03/18 23:18:41   1600s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 23:18:41   1600s] Total number of unusable buffers: 9
[03/18 23:18:41   1600s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 23:18:41   1600s] Total number of usable inverters: 18
[03/18 23:18:41   1600s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 23:18:41   1600s] Total number of unusable inverters: 9
[03/18 23:18:41   1600s] List of identified usable delay cells:
[03/18 23:18:41   1600s] Total number of identified usable delay cells: 0
[03/18 23:18:41   1600s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 23:18:41   1600s] Total number of identified unusable delay cells: 9
[03/18 23:18:41   1600s] Creating Cell Server, finished. 
[03/18 23:18:41   1600s] 
[03/18 23:18:41   1600s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 23:18:41   1600s] Deleting Cell Server ...
[03/18 23:18:41   1600s] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/18 23:18:42   1600s] AAE DB initialization (MEM=2050.89 CPU=0:00:00.1 REAL=0:00:01.0) 
[03/18 23:18:42   1600s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:18:42   1600s] #################################################################################
[03/18 23:18:42   1600s] # Design Stage: PostRoute
[03/18 23:18:42   1600s] # Design Name: fullchip
[03/18 23:18:42   1600s] # Design Mode: 65nm
[03/18 23:18:42   1600s] # Analysis Mode: MMMC OCV 
[03/18 23:18:42   1600s] # Parasitics Mode: SPEF/RCDB
[03/18 23:18:42   1600s] # Signoff Settings: SI On 
[03/18 23:18:42   1600s] #################################################################################
[03/18 23:18:42   1601s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:18:42   1601s] Setting infinite Tws ...
[03/18 23:18:42   1601s] First Iteration Infinite Tw... 
[03/18 23:18:42   1601s] Topological Sorting (REAL = 0:00:00.0, MEM = 2065.6M, InitMEM = 2063.4M)
[03/18 23:18:42   1601s] Start delay calculation (fullDC) (1 T). (MEM=2065.6)
[03/18 23:18:43   1601s] Start AAE Lib Loading. (MEM=2073.81)
[03/18 23:18:43   1601s] End AAE Lib Loading. (MEM=2092.89 CPU=0:00:00.0 Real=0:00:00.0)
[03/18 23:18:43   1601s] End AAE Lib Interpolated Model. (MEM=2092.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:18:43   1601s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2092.887M)
[03/18 23:18:43   1601s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2092.9M)
[03/18 23:18:48   1606s] Total number of fetched objects 15922
[03/18 23:18:48   1606s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:18:48   1606s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:18:48   1606s] End delay calculation. (MEM=2148.57 CPU=0:00:04.7 REAL=0:00:05.0)
[03/18 23:18:48   1606s] End delay calculation (fullDC). (MEM=2121.49 CPU=0:00:05.5 REAL=0:00:06.0)
[03/18 23:18:48   1606s] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 2121.5M) ***
[03/18 23:18:49   1607s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2121.5M)
[03/18 23:18:49   1607s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:18:49   1607s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2121.5M)
[03/18 23:18:49   1607s] Starting SI iteration 2
[03/18 23:18:49   1607s] Start delay calculation (fullDC) (1 T). (MEM=2080.49)
[03/18 23:18:49   1607s] End AAE Lib Interpolated Model. (MEM=2080.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:18:50   1608s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:18:50   1608s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:18:50   1608s] Total number of fetched objects 15922
[03/18 23:18:50   1608s] AAE_INFO-618: Total number of nets in the design is 15942,  6.9 percent of the nets selected for SI analysis
[03/18 23:18:50   1608s] End delay calculation. (MEM=2086.64 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 23:18:50   1608s] End delay calculation (fullDC). (MEM=2086.64 CPU=0:00:01.0 REAL=0:00:01.0)
[03/18 23:18:50   1608s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2086.6M) ***
[03/18 23:19:28   1646s] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/18 23:19:28   1646s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[03/18 23:19:28   1646s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:19:28   1647s] #################################################################################
[03/18 23:19:28   1647s] # Design Stage: PostRoute
[03/18 23:19:28   1647s] # Design Name: fullchip
[03/18 23:19:28   1647s] # Design Mode: 65nm
[03/18 23:19:28   1647s] # Analysis Mode: MMMC OCV 
[03/18 23:19:28   1647s] # Parasitics Mode: SPEF/RCDB
[03/18 23:19:28   1647s] # Signoff Settings: SI On 
[03/18 23:19:28   1647s] #################################################################################
[03/18 23:19:29   1647s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:19:29   1647s] Setting infinite Tws ...
[03/18 23:19:29   1647s] First Iteration Infinite Tw... 
[03/18 23:19:29   1647s] Topological Sorting (REAL = 0:00:00.0, MEM = 2097.5M, InitMEM = 2097.5M)
[03/18 23:19:29   1647s] Start delay calculation (fullDC) (1 T). (MEM=2097.51)
[03/18 23:19:29   1648s] End AAE Lib Interpolated Model. (MEM=2105.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:19:33   1652s] Total number of fetched objects 15922
[03/18 23:19:33   1652s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:19:33   1652s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:19:33   1652s] End delay calculation. (MEM=2137.73 CPU=0:00:04.3 REAL=0:00:04.0)
[03/18 23:19:33   1652s] End delay calculation (fullDC). (MEM=2137.73 CPU=0:00:04.9 REAL=0:00:04.0)
[03/18 23:19:33   1652s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 2137.7M) ***
[03/18 23:19:34   1653s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2137.7M)
[03/18 23:19:34   1653s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:19:34   1653s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2137.7M)
[03/18 23:19:34   1653s] Starting SI iteration 2
[03/18 23:19:34   1653s] Start delay calculation (fullDC) (1 T). (MEM=2090.73)
[03/18 23:19:34   1653s] End AAE Lib Interpolated Model. (MEM=2090.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:19:35   1654s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:19:35   1654s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:19:35   1654s] Total number of fetched objects 15922
[03/18 23:19:35   1654s] AAE_INFO-618: Total number of nets in the design is 15942,  6.9 percent of the nets selected for SI analysis
[03/18 23:19:35   1654s] End delay calculation. (MEM=2096.88 CPU=0:00:00.9 REAL=0:00:01.0)
[03/18 23:19:35   1654s] End delay calculation (fullDC). (MEM=2096.88 CPU=0:00:01.0 REAL=0:00:01.0)
[03/18 23:19:35   1654s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2096.9M) ***
[03/18 23:19:37   1655s] <CMD> setAnalysisMode -hold
[03/18 23:19:37   1655s] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/18 23:19:37   1655s] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/18 23:19:37   1655s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/18 23:19:37   1656s] Extraction setup Started 
[03/18 23:19:37   1656s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/18 23:19:37   1656s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/18 23:19:37   1656s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 23:19:37   1656s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:19:37   1656s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:19:37   1656s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 23:19:37   1656s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 23:19:37   1656s] Importing multi-corner RC tables ... 
[03/18 23:19:37   1656s] Summary of Active RC-Corners : 
[03/18 23:19:37   1656s]  
[03/18 23:19:37   1656s]  Analysis View: BC_VIEW
[03/18 23:19:37   1656s]     RC-Corner Name        : Cmin
[03/18 23:19:37   1656s]     RC-Corner Index       : 0
[03/18 23:19:37   1656s]     RC-Corner Temperature : -40 Celsius
[03/18 23:19:37   1656s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 23:19:37   1656s]     RC-Corner PreRoute Res Factor         : 1
[03/18 23:19:37   1656s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 23:19:37   1656s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 23:19:37   1656s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 23:19:37   1656s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 23:19:37   1656s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 23:19:37   1656s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:19:37   1656s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:19:37   1656s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 23:19:37   1656s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 69997 access done (mem: 2084.645M)
[03/18 23:19:37   1656s] LayerId::1 widthSet size::4
[03/18 23:19:37   1656s] LayerId::2 widthSet size::4
[03/18 23:19:37   1656s] LayerId::3 widthSet size::4
[03/18 23:19:37   1656s] LayerId::4 widthSet size::4
[03/18 23:19:37   1656s] LayerId::5 widthSet size::4
[03/18 23:19:37   1656s] LayerId::6 widthSet size::4
[03/18 23:19:37   1656s] LayerId::7 widthSet size::4
[03/18 23:19:37   1656s] LayerId::8 widthSet size::4
[03/18 23:19:37   1656s] Initializing multi-corner capacitance tables ... 
[03/18 23:19:37   1656s] Initializing multi-corner resistance tables ...
[03/18 23:19:37   1656s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:19:37   1656s] *Info: initialize multi-corner CTS.
[03/18 23:19:37   1656s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1641.6M, current mem=1363.8M)
[03/18 23:19:38   1656s] Reading timing constraints file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.mmmcxLNKUo/modes/CON/CON.sdc' ...
[03/18 23:19:38   1656s] Current (total cpu=0:27:37, real=0:37:19, peak res=1924.2M, current mem=1549.1M)
[03/18 23:19:38   1656s] INFO (CTE): Constraints read successfully.
[03/18 23:19:38   1656s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1559.8M, current mem=1559.8M)
[03/18 23:19:38   1656s] Current (total cpu=0:27:37, real=0:37:19, peak res=1924.2M, current mem=1559.8M)
[03/18 23:19:38   1656s] Reading latency file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.mmmcxLNKUo/views/BC_VIEW/latency.sdc' ...
[03/18 23:19:38   1656s] Creating Cell Server ...(0, 1, 1, 1)
[03/18 23:19:38   1656s] Summary for sequential cells identification: 
[03/18 23:19:38   1656s]   Identified SBFF number: 199
[03/18 23:19:38   1656s]   Identified MBFF number: 0
[03/18 23:19:38   1656s]   Identified SB Latch number: 0
[03/18 23:19:38   1656s]   Identified MB Latch number: 0
[03/18 23:19:38   1656s]   Not identified SBFF number: 0
[03/18 23:19:38   1656s]   Not identified MBFF number: 0
[03/18 23:19:38   1656s]   Not identified SB Latch number: 0
[03/18 23:19:38   1656s]   Not identified MB Latch number: 0
[03/18 23:19:38   1656s]   Number of sequential cells which are not FFs: 104
[03/18 23:19:38   1656s] Total number of combinational cells: 497
[03/18 23:19:38   1656s] Total number of sequential cells: 303
[03/18 23:19:38   1656s] Total number of tristate cells: 11
[03/18 23:19:38   1656s] Total number of level shifter cells: 0
[03/18 23:19:38   1656s] Total number of power gating cells: 0
[03/18 23:19:38   1656s] Total number of isolation cells: 0
[03/18 23:19:38   1656s] Total number of power switch cells: 0
[03/18 23:19:38   1656s] Total number of pulse generator cells: 0
[03/18 23:19:38   1656s] Total number of always on buffers: 0
[03/18 23:19:38   1656s] Total number of retention cells: 0
[03/18 23:19:38   1656s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 23:19:38   1656s] Total number of usable buffers: 18
[03/18 23:19:38   1656s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 23:19:38   1656s] Total number of unusable buffers: 9
[03/18 23:19:38   1656s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 23:19:38   1656s] Total number of usable inverters: 18
[03/18 23:19:38   1656s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 23:19:38   1656s] Total number of unusable inverters: 9
[03/18 23:19:38   1656s] List of identified usable delay cells:
[03/18 23:19:38   1656s] Total number of identified usable delay cells: 0
[03/18 23:19:38   1656s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 23:19:38   1656s] Total number of identified unusable delay cells: 9
[03/18 23:19:38   1656s] Creating Cell Server, finished. 
[03/18 23:19:38   1656s] 
[03/18 23:19:38   1656s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 23:19:38   1656s] Deleting Cell Server ...
[03/18 23:19:38   1656s] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/18 23:19:38   1657s] AAE DB initialization (MEM=2037.01 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/18 23:19:38   1657s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:19:38   1657s] #################################################################################
[03/18 23:19:38   1657s] # Design Stage: PostRoute
[03/18 23:19:38   1657s] # Design Name: fullchip
[03/18 23:19:38   1657s] # Design Mode: 65nm
[03/18 23:19:38   1657s] # Analysis Mode: MMMC OCV 
[03/18 23:19:38   1657s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:19:38   1657s] # Signoff Settings: SI On 
[03/18 23:19:38   1657s] #################################################################################
[03/18 23:19:38   1657s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:19:38   1657s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:19:38   1657s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:19:38   1657s] RC Extraction called in multi-corner(1) mode.
[03/18 23:19:38   1657s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:19:38   1657s] Process corner(s) are loaded.
[03/18 23:19:38   1657s]  Corner: Cmin
[03/18 23:19:38   1657s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d -maxResLength 200  -extended
[03/18 23:19:38   1657s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:19:38   1657s]       RC Corner Indexes            0   
[03/18 23:19:38   1657s] Capacitance Scaling Factor   : 1.00000 
[03/18 23:19:38   1657s] Coupling Cap. Scaling Factor : 1.00000 
[03/18 23:19:38   1657s] Resistance Scaling Factor    : 1.00000 
[03/18 23:19:38   1657s] Clock Cap. Scaling Factor    : 1.00000 
[03/18 23:19:38   1657s] Clock Res. Scaling Factor    : 1.00000 
[03/18 23:19:38   1657s] Shrink Factor                : 1.00000
[03/18 23:19:39   1657s] LayerId::1 widthSet size::4
[03/18 23:19:39   1657s] LayerId::2 widthSet size::4
[03/18 23:19:39   1657s] LayerId::3 widthSet size::4
[03/18 23:19:39   1657s] LayerId::4 widthSet size::4
[03/18 23:19:39   1657s] LayerId::5 widthSet size::4
[03/18 23:19:39   1657s] LayerId::6 widthSet size::4
[03/18 23:19:39   1657s] LayerId::7 widthSet size::4
[03/18 23:19:39   1657s] LayerId::8 widthSet size::4
[03/18 23:19:39   1657s] Initializing multi-corner capacitance tables ... 
[03/18 23:19:39   1657s] Initializing multi-corner resistance tables ...
[03/18 23:19:39   1657s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:19:39   1657s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2031.0M)
[03/18 23:19:39   1657s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for storing RC.
[03/18 23:19:39   1658s] Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 2102.5M)
[03/18 23:19:39   1658s] Extracted 20.0011% (CPU Time= 0:00:00.6  MEM= 2102.4M)
[03/18 23:19:39   1658s] Extracted 30.0013% (CPU Time= 0:00:00.7  MEM= 2102.4M)
[03/18 23:19:39   1658s] Extracted 40.0008% (CPU Time= 0:00:00.8  MEM= 2102.4M)
[03/18 23:19:39   1658s] Extracted 50.0011% (CPU Time= 0:00:00.9  MEM= 2102.4M)
[03/18 23:19:40   1658s] Extracted 60.0013% (CPU Time= 0:00:00.9  MEM= 2102.4M)
[03/18 23:19:40   1658s] Extracted 70.0008% (CPU Time= 0:00:01.1  MEM= 2102.4M)
[03/18 23:19:40   1658s] Extracted 80.001% (CPU Time= 0:00:01.2  MEM= 2102.4M)
[03/18 23:19:40   1658s] Extracted 90.0012% (CPU Time= 0:00:01.4  MEM= 2102.4M)
[03/18 23:19:40   1659s] Extracted 100% (CPU Time= 0:00:01.9  MEM= 2106.4M)
[03/18 23:19:41   1659s] Number of Extracted Resistors     : 257952
[03/18 23:19:41   1659s] Number of Extracted Ground Cap.   : 256402
[03/18 23:19:41   1659s] Number of Extracted Coupling Cap. : 372048
[03/18 23:19:41   1659s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2090.434M)
[03/18 23:19:41   1659s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:19:41   1659s]  Corner: Cmin
[03/18 23:19:41   1659s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2090.4M)
[03/18 23:19:41   1659s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:19:41   1659s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 15922 access done (mem: 2094.434M)
[03/18 23:19:41   1659s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2094.434M)
[03/18 23:19:41   1659s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2094.434M)
[03/18 23:19:41   1659s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:19:41   1660s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 0 access done (mem: 2094.434M)
[03/18 23:19:41   1660s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2094.434M)
[03/18 23:19:41   1660s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:03.0  MEM: 2094.434M)
[03/18 23:19:42   1661s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:19:42   1661s] Setting infinite Tws ...
[03/18 23:19:42   1661s] First Iteration Infinite Tw... 
[03/18 23:19:42   1661s] Topological Sorting (REAL = 0:00:00.0, MEM = 2094.4M, InitMEM = 2094.4M)
[03/18 23:19:42   1661s] Start delay calculation (fullDC) (1 T). (MEM=2094.43)
[03/18 23:19:42   1661s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:19:42   1661s] LayerId::1 widthSet size::4
[03/18 23:19:42   1661s] LayerId::2 widthSet size::4
[03/18 23:19:42   1661s] LayerId::3 widthSet size::4
[03/18 23:19:42   1661s] LayerId::4 widthSet size::4
[03/18 23:19:42   1661s] LayerId::5 widthSet size::4
[03/18 23:19:42   1661s] LayerId::6 widthSet size::4
[03/18 23:19:42   1661s] LayerId::7 widthSet size::4
[03/18 23:19:42   1661s] LayerId::8 widthSet size::4
[03/18 23:19:42   1661s] Initializing multi-corner capacitance tables ... 
[03/18 23:19:42   1661s] Initializing multi-corner resistance tables ...
[03/18 23:19:42   1661s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:19:42   1661s] Start AAE Lib Loading. (MEM=2102.64)
[03/18 23:19:43   1661s] End AAE Lib Loading. (MEM=2121.72 CPU=0:00:00.0 Real=0:00:01.0)
[03/18 23:19:43   1661s] End AAE Lib Interpolated Model. (MEM=2121.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:19:43   1661s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d' for reading (mem: 2121.723M)
[03/18 23:19:43   1661s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2121.7M)
[03/18 23:19:47   1665s] Total number of fetched objects 15922
[03/18 23:19:47   1665s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:19:47   1666s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:19:47   1666s] End delay calculation. (MEM=2177.41 CPU=0:00:04.2 REAL=0:00:04.0)
[03/18 23:19:47   1666s] End delay calculation (fullDC). (MEM=2150.33 CPU=0:00:05.2 REAL=0:00:05.0)
[03/18 23:19:47   1666s] *** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 2150.3M) ***
[03/18 23:19:48   1667s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2150.3M)
[03/18 23:19:48   1667s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:19:48   1667s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2150.3M)
[03/18 23:19:48   1667s] Starting SI iteration 2
[03/18 23:19:48   1667s] Start delay calculation (fullDC) (1 T). (MEM=2095.33)
[03/18 23:19:48   1667s] End AAE Lib Interpolated Model. (MEM=2095.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:19:48   1667s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:19:48   1667s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:19:48   1667s] Total number of fetched objects 15922
[03/18 23:19:48   1667s] AAE_INFO-618: Total number of nets in the design is 15942,  0.3 percent of the nets selected for SI analysis
[03/18 23:19:48   1667s] End delay calculation. (MEM=2101.48 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 23:19:48   1667s] End delay calculation (fullDC). (MEM=2101.48 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 23:19:48   1667s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2101.5M) ***
[03/18 23:20:25   1704s] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/18 23:20:26   1704s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[03/18 23:20:26   1704s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:20:26   1705s] #################################################################################
[03/18 23:20:26   1705s] # Design Stage: PostRoute
[03/18 23:20:26   1705s] # Design Name: fullchip
[03/18 23:20:26   1705s] # Design Mode: 65nm
[03/18 23:20:26   1705s] # Analysis Mode: MMMC OCV 
[03/18 23:20:26   1705s] # Parasitics Mode: SPEF/RCDB
[03/18 23:20:26   1705s] # Signoff Settings: SI On 
[03/18 23:20:26   1705s] #################################################################################
[03/18 23:20:26   1705s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:20:26   1705s] Setting infinite Tws ...
[03/18 23:20:26   1705s] First Iteration Infinite Tw... 
[03/18 23:20:26   1705s] Topological Sorting (REAL = 0:00:00.0, MEM = 2112.3M, InitMEM = 2112.3M)
[03/18 23:20:26   1705s] Start delay calculation (fullDC) (1 T). (MEM=2112.35)
[03/18 23:20:27   1706s] End AAE Lib Interpolated Model. (MEM=2120.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:20:31   1710s] Total number of fetched objects 15922
[03/18 23:20:31   1710s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:20:31   1710s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:20:31   1710s] End delay calculation. (MEM=2152.56 CPU=0:00:03.9 REAL=0:00:04.0)
[03/18 23:20:31   1710s] End delay calculation (fullDC). (MEM=2152.56 CPU=0:00:04.6 REAL=0:00:05.0)
[03/18 23:20:31   1710s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 2152.6M) ***
[03/18 23:20:32   1711s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.6M)
[03/18 23:20:32   1711s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:20:32   1711s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2152.6M)
[03/18 23:20:32   1711s] Starting SI iteration 2
[03/18 23:20:32   1711s] Start delay calculation (fullDC) (1 T). (MEM=2107.56)
[03/18 23:20:32   1711s] End AAE Lib Interpolated Model. (MEM=2107.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:20:32   1711s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:20:32   1711s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:20:32   1711s] Total number of fetched objects 15922
[03/18 23:20:32   1711s] AAE_INFO-618: Total number of nets in the design is 15942,  0.3 percent of the nets selected for SI analysis
[03/18 23:20:32   1711s] End delay calculation. (MEM=2113.71 CPU=0:00:00.2 REAL=0:00:00.0)
[03/18 23:20:32   1711s] End delay calculation (fullDC). (MEM=2113.71 CPU=0:00:00.4 REAL=0:00:00.0)
[03/18 23:20:32   1711s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2113.7M) ***
[03/18 23:21:23   1720s] <CMD> saveDesign Final.enc
[03/18 23:21:23   1720s] The in-memory database contained RC information but was not saved. To save 
[03/18 23:21:23   1720s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/18 23:21:23   1720s] so it should only be saved when it is really desired.
[03/18 23:21:23   1720s] #% Begin save design ... (date=03/18 23:21:23, mem=1590.9M)
[03/18 23:21:23   1720s] % Begin Save ccopt configuration ... (date=03/18 23:21:23, mem=1590.9M)
[03/18 23:21:24   1720s] % End Save ccopt configuration ... (date=03/18 23:21:24, total cpu=0:00:00.2, real=0:00:01.0, peak res=1591.6M, current mem=1591.6M)
[03/18 23:21:24   1720s] % Begin Save netlist data ... (date=03/18 23:21:24, mem=1591.6M)
[03/18 23:21:24   1720s] Writing Binary DB to Final.enc.dat/fullchip.v.bin in single-threaded mode...
[03/18 23:21:24   1720s] % End Save netlist data ... (date=03/18 23:21:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=1591.6M, current mem=1591.6M)
[03/18 23:21:24   1720s] Saving congestion map file Final.enc.dat/fullchip.route.congmap.gz ...
[03/18 23:21:24   1720s] % Begin Save AAE data ... (date=03/18 23:21:24, mem=1591.7M)
[03/18 23:21:24   1720s] Saving AAE Data ...
[03/18 23:21:24   1720s] % End Save AAE data ... (date=03/18 23:21:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1591.7M, current mem=1591.7M)
[03/18 23:21:24   1720s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/18 23:21:24   1720s] % Begin Save clock tree data ... (date=03/18 23:21:24, mem=1598.8M)
[03/18 23:21:24   1720s] % End Save clock tree data ... (date=03/18 23:21:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1598.8M, current mem=1598.8M)
[03/18 23:21:24   1721s] Saving preference file Final.enc.dat/gui.pref.tcl ...
[03/18 23:21:24   1721s] Saving mode setting ...
[03/18 23:21:24   1721s] Saving global file ...
[03/18 23:21:25   1721s] % Begin Save floorplan data ... (date=03/18 23:21:25, mem=1599.0M)
[03/18 23:21:25   1721s] Saving floorplan file ...
[03/18 23:21:25   1721s] % End Save floorplan data ... (date=03/18 23:21:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1599.0M, current mem=1599.0M)
[03/18 23:21:25   1721s] Saving PG file Final.enc.dat/fullchip.pg.gz
[03/18 23:21:25   1721s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2044.5M) ***
[03/18 23:21:25   1721s] Saving Drc markers ...
[03/18 23:21:25   1721s] ... 112 markers are saved ...
[03/18 23:21:25   1721s] ... 0 geometry drc markers are saved ...
[03/18 23:21:25   1721s] ... 0 antenna drc markers are saved ...
[03/18 23:21:25   1721s] % Begin Save placement data ... (date=03/18 23:21:25, mem=1599.0M)
[03/18 23:21:25   1721s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 23:21:25   1721s] Save Adaptive View Pruing View Names to Binary file
[03/18 23:21:25   1721s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2047.5M) ***
[03/18 23:21:25   1721s] % End Save placement data ... (date=03/18 23:21:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.0M, current mem=1599.0M)
[03/18 23:21:25   1721s] % Begin Save routing data ... (date=03/18 23:21:25, mem=1599.0M)
[03/18 23:21:25   1721s] Saving route file ...
[03/18 23:21:26   1721s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2044.5M) ***
[03/18 23:21:26   1721s] % End Save routing data ... (date=03/18 23:21:26, total cpu=0:00:00.2, real=0:00:01.0, peak res=1599.0M, current mem=1599.0M)
[03/18 23:21:26   1721s] Saving property file Final.enc.dat/fullchip.prop
[03/18 23:21:26   1721s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2047.5M) ***
[03/18 23:21:26   1721s] #Saving pin access data to file Final.enc.dat/fullchip.apa ...
[03/18 23:21:26   1721s] #
[03/18 23:21:26   1721s] % Begin Save power constraints data ... (date=03/18 23:21:26, mem=1599.0M)
[03/18 23:21:26   1721s] % End Save power constraints data ... (date=03/18 23:21:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1599.0M, current mem=1599.0M)
[03/18 23:21:28   1723s] Generated self-contained design Final.enc.dat
[03/18 23:21:28   1723s] #% End save design ... (date=03/18 23:21:28, total cpu=0:00:02.8, real=0:00:05.0, peak res=1599.0M, current mem=1598.4M)
[03/18 23:21:28   1723s] 
[03/18 23:21:28   1723s] *** Summary of all messages that are not suppressed in this session:
[03/18 23:21:28   1723s] Severity  ID               Count  Summary                                  
[03/18 23:21:28   1723s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/18 23:21:28   1723s] *** Message Summary: 1 warning(s), 0 error(s)
[03/18 23:21:28   1723s] 
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/18 23:22:15   1730s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/18 23:22:15   1730s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/18 23:22:15   1730s] <CMD> routeDesign
[03/18 23:22:15   1730s] #% Begin routeDesign (date=03/18 23:22:15, mem=1598.4M)
[03/18 23:22:15   1730s] ### Time Record (routeDesign) is installed.
[03/18 23:22:15   1730s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.45 (MB), peak = 1924.21 (MB)
[03/18 23:22:15   1730s] #Cmin has no qx tech file defined
[03/18 23:22:15   1730s] #No active RC corner or QRC tech file is missing.
[03/18 23:22:15   1730s] #**INFO: setDesignMode -flowEffort standard
[03/18 23:22:15   1730s] #**INFO: multi-cut via swapping will be performed after routing.
[03/18 23:22:15   1730s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/18 23:22:15   1730s] OPERPROF: Starting checkPlace at level 1, MEM:2025.8M
[03/18 23:22:15   1730s] z: 2, totalTracks: 1
[03/18 23:22:15   1730s] z: 4, totalTracks: 1
[03/18 23:22:15   1730s] z: 6, totalTracks: 1
[03/18 23:22:15   1730s] z: 8, totalTracks: 1
[03/18 23:22:15   1730s] #spOpts: N=65 
[03/18 23:22:15   1730s] All LLGs are deleted
[03/18 23:22:15   1730s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2025.8M
[03/18 23:22:15   1730s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2025.8M
[03/18 23:22:15   1730s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2025.8M
[03/18 23:22:15   1730s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2025.8M
[03/18 23:22:15   1730s] Core basic site is core
[03/18 23:22:15   1730s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:22:15   1730s] SiteArray: use 1,703,936 bytes
[03/18 23:22:15   1730s] SiteArray: current memory after site array memory allocation 2027.4M
[03/18 23:22:15   1730s] SiteArray: FP blocked sites are writable
[03/18 23:22:15   1730s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.011, MEM:2027.4M
[03/18 23:22:15   1730s] Begin checking placement ... (start mem=2025.8M, init mem=2027.4M)
[03/18 23:22:15   1730s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.001, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.040, REAL:0.040, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.006, MEM:2027.4M
[03/18 23:22:15   1730s] *info: Placed = 14128          (Fixed = 49)
[03/18 23:22:15   1730s] *info: Unplaced = 0           
[03/18 23:22:15   1730s] Placement Density:50.98%(71502/140250)
[03/18 23:22:15   1730s] Placement Density (including fixed std cells):50.98%(71502/140250)
[03/18 23:22:15   1730s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2027.4M
[03/18 23:22:15   1730s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2025.8M
[03/18 23:22:15   1730s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2025.8M)
[03/18 23:22:15   1730s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.111, MEM:2025.8M
[03/18 23:22:15   1730s] 
[03/18 23:22:15   1730s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/18 23:22:15   1730s] *** Changed status on (0) nets in Clock.
[03/18 23:22:15   1730s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2025.8M) ***
[03/18 23:22:15   1730s] #Start route 64 clock and analog nets...
[03/18 23:22:15   1730s] % Begin globalDetailRoute (date=03/18 23:22:15, mem=1598.7M)
[03/18 23:22:15   1730s] 
[03/18 23:22:15   1730s] globalDetailRoute
[03/18 23:22:15   1730s] 
[03/18 23:22:15   1730s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:22:15   1730s] #setNanoRouteMode -drouteEndIteration 5
[03/18 23:22:15   1730s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:22:15   1730s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/18 23:22:15   1730s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/18 23:22:15   1730s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/18 23:22:15   1730s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:22:15   1730s] #setNanoRouteMode -routeWithEco true
[03/18 23:22:15   1730s] #setNanoRouteMode -routeWithSiDriven true
[03/18 23:22:15   1730s] #setNanoRouteMode -routeWithTimingDriven true
[03/18 23:22:15   1731s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:22:15   1731s] #Start globalDetailRoute on Sat Mar 18 23:22:15 2023
[03/18 23:22:15   1731s] #
[03/18 23:22:15   1731s] ### Time Record (Pre Callback) is installed.
[03/18 23:22:15   1731s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_CZ3qLR.rcdb.d': 69867 access done (mem: 2025.754M)
[03/18 23:22:15   1731s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:22:15   1731s] ### Time Record (DB Import) is installed.
[03/18 23:22:15   1731s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:22:15   1731s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:22:15   1731s] LayerId::1 widthSet size::4
[03/18 23:22:15   1731s] LayerId::2 widthSet size::4
[03/18 23:22:15   1731s] LayerId::3 widthSet size::4
[03/18 23:22:15   1731s] LayerId::4 widthSet size::4
[03/18 23:22:15   1731s] LayerId::5 widthSet size::4
[03/18 23:22:15   1731s] LayerId::6 widthSet size::4
[03/18 23:22:15   1731s] LayerId::7 widthSet size::4
[03/18 23:22:15   1731s] LayerId::8 widthSet size::4
[03/18 23:22:15   1731s] Initializing multi-corner capacitance tables ... 
[03/18 23:22:16   1731s] Initializing multi-corner resistance tables ...
[03/18 23:22:16   1731s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.226982 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:22:16   1731s] ### Net info: total nets: 15942
[03/18 23:22:16   1731s] ### Net info: dirty nets: 0
[03/18 23:22:16   1731s] ### Net info: marked as disconnected nets: 0
[03/18 23:22:16   1731s] #num needed restored net=15878
[03/18 23:22:16   1731s] #need_extraction net=15878 (total=15942)
[03/18 23:22:16   1731s] ### Net info: fully routed nets: 64
[03/18 23:22:16   1731s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:22:16   1731s] ### Net info: unrouted nets: 0
[03/18 23:22:16   1731s] ### Net info: re-extraction nets: 15858
[03/18 23:22:16   1731s] ### Net info: ignored nets: 0
[03/18 23:22:16   1731s] ### Net info: skip routing nets: 15878
[03/18 23:22:16   1731s] ### Time Record (DB Import) is uninstalled.
[03/18 23:22:16   1731s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:22:16   1731s] #RTESIG:78da8d90c14ec3300c8639f31456b6439158b193b84eaf485c014dc0752a22eb2a75ad94
[03/18 23:22:16   1731s] #       a407de9e6ae25835f5d59ffcfdfe77fbaf972328aa4b9243449113c1eb512391c1036a94
[03/18 23:22:16   1731s] #       27aa4ff3eaf359ddeff66fef1f4435a873d347afa0483e0c4df87d8429fa00d1a7d40ded
[03/18 23:22:16   1731s] #       c33fa81d5089b781e2dc8f4d5ae68c8514260fc5f738f68b88d6080c453724dffab08818
[03/18 23:22:16   1731s] #       e700d711d6554ec44e4035531ae7df620af36211738c70ab60e51411521e3286816cc91b
[03/18 23:22:16   1731s] #       5ae23a979e8cd8bcd26ac9436c11d4a56b2feb4590439d4de590f3424704eaea7fbae99a
[03/18 23:22:16   1731s] #       53569c578addc0541b6289ac1cbafb03126cfb4d
[03/18 23:22:16   1731s] #
[03/18 23:22:16   1731s] #Skip comparing routing design signature in db-snapshot flow
[03/18 23:22:16   1732s] #RTESIG:78da8d92316bc33010853bf7571c4a061712f74ed259f21ae8da96d0760d0e551c836383
[03/18 23:22:16   1732s] #       240ffdf735a1d0c548bef57ddc7bf7b8cdf6ebe50882ea92cc3ea0312782d7a34422857b
[03/18 23:22:16   1732s] #       94689ea93ecdd2e7413c6eb66fef1f4435884bd30727a088ce0f8dffd9c1149c87e062ec
[03/18 23:22:16   1732s] #       86f6e90f9416a8c4fb4071e9c7262e734a43f49383e23c8efd2222250243d10dd1b5ce2f
[03/18 23:22:16   1732s] #       22ca5ac034c2b2ca19b135209a298ef36d21fa5958c42c23dc2b48ac2242ca434a31902e
[03/18 23:22:16   1732s] #       79454b5ce7d293323a6fa9a5c943ac11c4b56bafe922a8d2faff1b52a045998d6f91f3c9
[03/18 23:22:16   1732s] #       2c11889bfbeea65bceb2e2bca5d12b986a452c63128b1e7e013ee8080f
[03/18 23:22:16   1732s] #
[03/18 23:22:16   1732s] ### Time Record (Global Routing) is installed.
[03/18 23:22:16   1732s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:22:16   1732s] ### Time Record (Data Preparation) is installed.
[03/18 23:22:16   1732s] #Start routing data preparation on Sat Mar 18 23:22:16 2023
[03/18 23:22:16   1732s] #
[03/18 23:22:16   1732s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:22:16   1732s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:22:16   1732s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:22:16   1732s] #Voltage range [1.100 - 1.100] has 1 net.
[03/18 23:22:16   1732s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:22:16   1732s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:22:16   1732s] #Initial pin access analysis.
[03/18 23:22:17   1732s] #Detail pin access analysis.
[03/18 23:22:17   1732s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:22:17   1732s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:22:17   1732s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:17   1732s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:17   1732s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:17   1732s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:17   1732s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:17   1732s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:22:17   1732s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:22:17   1732s] #Regenerating Ggrids automatically.
[03/18 23:22:17   1732s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:22:17   1732s] #Using automatically generated G-grids.
[03/18 23:22:18   1733s] #Done routing data preparation.
[03/18 23:22:18   1733s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.76 (MB), peak = 1924.21 (MB)
[03/18 23:22:18   1733s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:22:18   1733s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:22:18   1733s] #Merging special wires: starts on Sat Mar 18 23:22:18 2023 with memory = 1607.57 (MB), peak = 1924.21 (MB)
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:18   1733s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #Finished routing data preparation on Sat Mar 18 23:22:18 2023
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #Cpu time = 00:00:01
[03/18 23:22:18   1733s] #Elapsed time = 00:00:01
[03/18 23:22:18   1733s] #Increased memory = 24.60 (MB)
[03/18 23:22:18   1733s] #Total memory = 1621.20 (MB)
[03/18 23:22:18   1733s] #Peak memory = 1924.21 (MB)
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] ### Time Record (Global Routing) is installed.
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #Start global routing on Sat Mar 18 23:22:18 2023
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #Start global routing initialization on Sat Mar 18 23:22:18 2023
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #Number of eco nets is 1
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] #Start global routing data preparation on Sat Mar 18 23:22:18 2023
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 23:22:18 2023 with memory = 1621.45 (MB), peak = 1924.21 (MB)
[03/18 23:22:18   1733s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:18   1733s] #Start routing resource analysis on Sat Mar 18 23:22:18 2023
[03/18 23:22:18   1733s] #
[03/18 23:22:18   1733s] ### init_is_bin_blocked starts on Sat Mar 18 23:22:18 2023 with memory = 1621.45 (MB), peak = 1924.21 (MB)
[03/18 23:22:18   1733s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:18   1733s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 23:22:18 2023 with memory = 1625.55 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### adjust_flow_cap starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### adjust_partial_route_blockage starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### set_via_blocked starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### copy_flow starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] #Routing resource analysis is done on Sat Mar 18 23:22:19 2023
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] ### report_flow_cap starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #  Resource Analysis:
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 23:22:19   1734s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 23:22:19   1734s] #  --------------------------------------------------------------
[03/18 23:22:19   1734s] #  M1             H        1892          79       17292    58.94%
[03/18 23:22:19   1734s] #  M2             V        1889          84       17292     2.68%
[03/18 23:22:19   1734s] #  M3             H        1971           0       17292     0.23%
[03/18 23:22:19   1734s] #  M4             V        1399         574       17292     3.82%
[03/18 23:22:19   1734s] #  M5             H        1971           0       17292     0.00%
[03/18 23:22:19   1734s] #  M6             V        1973           0       17292     0.00%
[03/18 23:22:19   1734s] #  M7             H         493           0       17292     0.00%
[03/18 23:22:19   1734s] #  M8             V         493           0       17292     0.00%
[03/18 23:22:19   1734s] #  --------------------------------------------------------------
[03/18 23:22:19   1734s] #  Total                  12081       4.67%      138336     8.21%
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #  66 nets (0.41%) with 1 preferred extra spacing.
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### analyze_m2_tracks starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### report_initial_resource starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### mark_pg_pins_accessibility starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### set_net_region starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Global routing data preparation is done on Sat Mar 18 23:22:19 2023
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] ### prepare_level starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### init level 1 starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### Level 1 hgrid = 132 X 131
[03/18 23:22:19   1734s] ### prepare_level_flow starts on Sat Mar 18 23:22:19 2023 with memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Global routing initialization is done on Sat Mar 18 23:22:19 2023
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1625.65 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #start global routing iteration 1...
[03/18 23:22:19   1734s] ### init_flow_edge starts on Sat Mar 18 23:22:19 2023 with memory = 1625.70 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### routing at level 1 (topmost level) iter 0
[03/18 23:22:19   1734s] ### measure_qor starts on Sat Mar 18 23:22:19 2023 with memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### measure_congestion starts on Sat Mar 18 23:22:19 2023 with memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #start global routing iteration 2...
[03/18 23:22:19   1734s] ### routing at level 1 (topmost level) iter 1
[03/18 23:22:19   1734s] ### measure_qor starts on Sat Mar 18 23:22:19 2023 with memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### measure_congestion starts on Sat Mar 18 23:22:19 2023 with memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] ### route_end starts on Sat Mar 18 23:22:19 2023 with memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[03/18 23:22:19   1734s] #Total number of nets with skipped attribute = 15858 (skipped).
[03/18 23:22:19   1734s] #Total number of routable nets = 64.
[03/18 23:22:19   1734s] #Total number of nets in the design = 15942.
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #1 routable net has only global wires.
[03/18 23:22:19   1734s] #63 routable nets have only detail routed wires.
[03/18 23:22:19   1734s] #15858 skipped nets have only detail routed wires.
[03/18 23:22:19   1734s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:22:19   1734s] #63 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Routed net constraints summary:
[03/18 23:22:19   1734s] #------------------------------------------------
[03/18 23:22:19   1734s] #        Rules   Pref Extra Space   Unconstrained  
[03/18 23:22:19   1734s] #------------------------------------------------
[03/18 23:22:19   1734s] #      Default                  1               0  
[03/18 23:22:19   1734s] #------------------------------------------------
[03/18 23:22:19   1734s] #        Total                  1               0  
[03/18 23:22:19   1734s] #------------------------------------------------
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Routing constraints summary of the whole design:
[03/18 23:22:19   1734s] #-------------------------------------------------------------------------------
[03/18 23:22:19   1734s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/18 23:22:19   1734s] #-------------------------------------------------------------------------------
[03/18 23:22:19   1734s] #      Default                 66            3                 3           15853  
[03/18 23:22:19   1734s] #-------------------------------------------------------------------------------
[03/18 23:22:19   1734s] #        Total                 66            3                 3           15853  
[03/18 23:22:19   1734s] #-------------------------------------------------------------------------------
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] ### cal_base_flow starts on Sat Mar 18 23:22:19 2023 with memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### init_flow_edge starts on Sat Mar 18 23:22:19 2023 with memory = 1627.33 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### cal_flow starts on Sat Mar 18 23:22:19 2023 with memory = 1629.11 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### report_overcon starts on Sat Mar 18 23:22:19 2023 with memory = 1629.11 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #                 OverCon          
[03/18 23:22:19   1734s] #                  #Gcell    %Gcell
[03/18 23:22:19   1734s] #     Layer           (1)   OverCon  Flow/Cap
[03/18 23:22:19   1734s] #  ----------------------------------------------
[03/18 23:22:19   1734s] #  M1            0(0.00%)   (0.00%)     0.50  
[03/18 23:22:19   1734s] #  M2            0(0.00%)   (0.00%)     0.53  
[03/18 23:22:19   1734s] #  M3            0(0.00%)   (0.00%)     0.32  
[03/18 23:22:19   1734s] #  M4            0(0.00%)   (0.00%)     0.17  
[03/18 23:22:19   1734s] #  M5            0(0.00%)   (0.00%)     0.01  
[03/18 23:22:19   1734s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/18 23:22:19   1734s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/18 23:22:19   1734s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/18 23:22:19   1734s] #  ----------------------------------------------
[03/18 23:22:19   1734s] #     Total      0(0.00%)   (0.00%)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/18 23:22:19   1734s] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### cal_base_flow starts on Sat Mar 18 23:22:19 2023 with memory = 1629.11 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### init_flow_edge starts on Sat Mar 18 23:22:19 2023 with memory = 1629.11 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### cal_flow starts on Sat Mar 18 23:22:19 2023 with memory = 1629.11 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### export_cong_map starts on Sat Mar 18 23:22:19 2023 with memory = 1629.11 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 23:22:19 2023 with memory = 1629.15 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### import_cong_map starts on Sat Mar 18 23:22:19 2023 with memory = 1629.15 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### update starts on Sat Mar 18 23:22:19 2023 with memory = 1629.15 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #Complete Global Routing.
[03/18 23:22:19   1734s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:22:19   1734s] #Total wire length = 18928 um.
[03/18 23:22:19   1734s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M2 = 1117 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M3 = 8498 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M4 = 7910 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:22:19   1734s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:22:19   1734s] #Total number of vias = 13539
[03/18 23:22:19   1734s] #Total number of multi-cut vias = 9323 ( 68.9%)
[03/18 23:22:19   1734s] #Total number of single cut vias = 4216 ( 31.1%)
[03/18 23:22:19   1734s] #Up-Via Summary (total 13539):
[03/18 23:22:19   1734s] #                   single-cut          multi-cut      Total
[03/18 23:22:19   1734s] #-----------------------------------------------------------
[03/18 23:22:19   1734s] # M1              4195 ( 91.6%)       387 (  8.4%)       4582
[03/18 23:22:19   1734s] # M2                 9 (  0.2%)      4331 ( 99.8%)       4340
[03/18 23:22:19   1734s] # M3                12 (  0.3%)      4198 ( 99.7%)       4210
[03/18 23:22:19   1734s] # M4                 0 (  0.0%)       288 (100.0%)        288
[03/18 23:22:19   1734s] # M5                 0 (  0.0%)       119 (100.0%)        119
[03/18 23:22:19   1734s] #-----------------------------------------------------------
[03/18 23:22:19   1734s] #                 4216 ( 31.1%)      9323 ( 68.9%)      13539 
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Total number of involved priority nets 1
[03/18 23:22:19   1734s] #Maximum src to sink distance for priority net 239.4
[03/18 23:22:19   1734s] #Average of max src_to_sink distance for priority net 239.4
[03/18 23:22:19   1734s] #Average of ave src_to_sink distance for priority net 150.7
[03/18 23:22:19   1734s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### report_overcon starts on Sat Mar 18 23:22:19 2023 with memory = 1629.57 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### report_overcon starts on Sat Mar 18 23:22:19 2023 with memory = 1629.57 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] #Max overcon = 0 track.
[03/18 23:22:19   1734s] #Total overcon = 0.00%.
[03/18 23:22:19   1734s] #Worst layer Gcell overcon rate = 0.00%.
[03/18 23:22:19   1734s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Global routing statistics:
[03/18 23:22:19   1734s] #Cpu time = 00:00:01
[03/18 23:22:19   1734s] #Elapsed time = 00:00:01
[03/18 23:22:19   1734s] #Increased memory = 8.35 (MB)
[03/18 23:22:19   1734s] #Total memory = 1629.57 (MB)
[03/18 23:22:19   1734s] #Peak memory = 1924.21 (MB)
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #Finished global routing on Sat Mar 18 23:22:19 2023
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] #
[03/18 23:22:19   1734s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:22:19   1734s] ### Time Record (Track Assignment) is installed.
[03/18 23:22:19   1734s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:22:19   1734s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1626.60 (MB), peak = 1924.21 (MB)
[03/18 23:22:19   1734s] ### Time Record (Track Assignment) is installed.
[03/18 23:22:19   1734s] #Start Track Assignment.
[03/18 23:22:19   1735s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/18 23:22:20   1735s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/18 23:22:20   1735s] #Complete Track Assignment.
[03/18 23:22:20   1735s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:22:20   1735s] #Total wire length = 18931 um.
[03/18 23:22:20   1735s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M2 = 1117 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M3 = 8500 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M4 = 7910 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:22:20   1735s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:22:20   1735s] #Total number of vias = 13539
[03/18 23:22:20   1735s] #Total number of multi-cut vias = 9323 ( 68.9%)
[03/18 23:22:20   1735s] #Total number of single cut vias = 4216 ( 31.1%)
[03/18 23:22:20   1735s] #Up-Via Summary (total 13539):
[03/18 23:22:20   1735s] #                   single-cut          multi-cut      Total
[03/18 23:22:20   1735s] #-----------------------------------------------------------
[03/18 23:22:20   1735s] # M1              4195 ( 91.6%)       387 (  8.4%)       4582
[03/18 23:22:20   1735s] # M2                 9 (  0.2%)      4331 ( 99.8%)       4340
[03/18 23:22:20   1735s] # M3                12 (  0.3%)      4198 ( 99.7%)       4210
[03/18 23:22:20   1735s] # M4                 0 (  0.0%)       288 (100.0%)        288
[03/18 23:22:20   1735s] # M5                 0 (  0.0%)       119 (100.0%)        119
[03/18 23:22:20   1735s] #-----------------------------------------------------------
[03/18 23:22:20   1735s] #                 4216 ( 31.1%)      9323 ( 68.9%)      13539 
[03/18 23:22:20   1735s] #
[03/18 23:22:20   1735s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:22:20   1735s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1675.08 (MB), peak = 1924.21 (MB)
[03/18 23:22:20   1735s] #
[03/18 23:22:20   1735s] #number of short segments in preferred routing layers
[03/18 23:22:20   1735s] #	
[03/18 23:22:20   1735s] #	
[03/18 23:22:20   1735s] #
[03/18 23:22:20   1735s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:22:20   1735s] #Cpu time = 00:00:03
[03/18 23:22:20   1735s] #Elapsed time = 00:00:03
[03/18 23:22:20   1735s] #Increased memory = 78.55 (MB)
[03/18 23:22:20   1735s] #Total memory = 1675.12 (MB)
[03/18 23:22:20   1735s] #Peak memory = 1924.21 (MB)
[03/18 23:22:20   1735s] ### Time Record (Detail Routing) is installed.
[03/18 23:22:20   1735s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:22:20   1736s] #
[03/18 23:22:20   1736s] #Start Detail Routing..
[03/18 23:22:20   1736s] #start initial detail routing ...
[03/18 23:22:20   1736s] ### Design has 0 dirty nets
[03/18 23:22:21   1736s] # ECO: 3.3% of the total area was rechecked for DRC, and 0.2% required routing.
[03/18 23:22:21   1736s] #   number of violations = 0
[03/18 23:22:21   1736s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1695.86 (MB), peak = 1924.21 (MB)
[03/18 23:22:21   1736s] #Complete Detail Routing.
[03/18 23:22:21   1736s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:22:21   1736s] #Total wire length = 18929 um.
[03/18 23:22:21   1736s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M2 = 1117 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M3 = 8498 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M4 = 7911 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:22:21   1736s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:22:21   1736s] #Total number of vias = 13539
[03/18 23:22:21   1736s] #Total number of multi-cut vias = 9323 ( 68.9%)
[03/18 23:22:21   1736s] #Total number of single cut vias = 4216 ( 31.1%)
[03/18 23:22:21   1736s] #Up-Via Summary (total 13539):
[03/18 23:22:21   1736s] #                   single-cut          multi-cut      Total
[03/18 23:22:21   1736s] #-----------------------------------------------------------
[03/18 23:22:21   1736s] # M1              4195 ( 91.6%)       387 (  8.4%)       4582
[03/18 23:22:21   1736s] # M2                 9 (  0.2%)      4331 ( 99.8%)       4340
[03/18 23:22:21   1736s] # M3                12 (  0.3%)      4198 ( 99.7%)       4210
[03/18 23:22:21   1736s] # M4                 0 (  0.0%)       288 (100.0%)        288
[03/18 23:22:21   1736s] # M5                 0 (  0.0%)       119 (100.0%)        119
[03/18 23:22:21   1736s] #-----------------------------------------------------------
[03/18 23:22:21   1736s] #                 4216 ( 31.1%)      9323 ( 68.9%)      13539 
[03/18 23:22:21   1736s] #
[03/18 23:22:21   1736s] #Total number of DRC violations = 0
[03/18 23:22:21   1736s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:22:21   1736s] #Cpu time = 00:00:01
[03/18 23:22:21   1736s] #Elapsed time = 00:00:01
[03/18 23:22:21   1736s] #Increased memory = -43.95 (MB)
[03/18 23:22:21   1736s] #Total memory = 1631.18 (MB)
[03/18 23:22:21   1736s] #Peak memory = 1924.21 (MB)
[03/18 23:22:21   1736s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:22:21   1736s] #
[03/18 23:22:21   1736s] #start routing for process antenna violation fix ...
[03/18 23:22:21   1737s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:22:22   1737s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1632.97 (MB), peak = 1924.21 (MB)
[03/18 23:22:22   1737s] #
[03/18 23:22:22   1737s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:22:22   1737s] #Total wire length = 18929 um.
[03/18 23:22:22   1737s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M2 = 1117 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M3 = 8498 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M4 = 7911 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:22:22   1737s] #Total number of vias = 13539
[03/18 23:22:22   1737s] #Total number of multi-cut vias = 9323 ( 68.9%)
[03/18 23:22:22   1737s] #Total number of single cut vias = 4216 ( 31.1%)
[03/18 23:22:22   1737s] #Up-Via Summary (total 13539):
[03/18 23:22:22   1737s] #                   single-cut          multi-cut      Total
[03/18 23:22:22   1737s] #-----------------------------------------------------------
[03/18 23:22:22   1737s] # M1              4195 ( 91.6%)       387 (  8.4%)       4582
[03/18 23:22:22   1737s] # M2                 9 (  0.2%)      4331 ( 99.8%)       4340
[03/18 23:22:22   1737s] # M3                12 (  0.3%)      4198 ( 99.7%)       4210
[03/18 23:22:22   1737s] # M4                 0 (  0.0%)       288 (100.0%)        288
[03/18 23:22:22   1737s] # M5                 0 (  0.0%)       119 (100.0%)        119
[03/18 23:22:22   1737s] #-----------------------------------------------------------
[03/18 23:22:22   1737s] #                 4216 ( 31.1%)      9323 ( 68.9%)      13539 
[03/18 23:22:22   1737s] #
[03/18 23:22:22   1737s] #Total number of DRC violations = 0
[03/18 23:22:22   1737s] #Total number of net violated process antenna rule = 0
[03/18 23:22:22   1737s] #
[03/18 23:22:22   1737s] #
[03/18 23:22:22   1737s] #Total number of nets with non-default rule or having extra spacing = 64
[03/18 23:22:22   1737s] #Total wire length = 18929 um.
[03/18 23:22:22   1737s] #Total half perimeter of net bounding box = 5889 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M1 = 43 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M2 = 1117 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M3 = 8498 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M4 = 7911 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M5 = 850 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M6 = 510 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M7 = 0 um.
[03/18 23:22:22   1737s] #Total wire length on LAYER M8 = 0 um.
[03/18 23:22:22   1737s] #Total number of vias = 13539
[03/18 23:22:22   1737s] #Total number of multi-cut vias = 9323 ( 68.9%)
[03/18 23:22:22   1737s] #Total number of single cut vias = 4216 ( 31.1%)
[03/18 23:22:22   1737s] #Up-Via Summary (total 13539):
[03/18 23:22:22   1737s] #                   single-cut          multi-cut      Total
[03/18 23:22:22   1737s] #-----------------------------------------------------------
[03/18 23:22:22   1737s] # M1              4195 ( 91.6%)       387 (  8.4%)       4582
[03/18 23:22:22   1737s] # M2                 9 (  0.2%)      4331 ( 99.8%)       4340
[03/18 23:22:22   1737s] # M3                12 (  0.3%)      4198 ( 99.7%)       4210
[03/18 23:22:22   1737s] # M4                 0 (  0.0%)       288 (100.0%)        288
[03/18 23:22:22   1737s] # M5                 0 (  0.0%)       119 (100.0%)        119
[03/18 23:22:22   1737s] #-----------------------------------------------------------
[03/18 23:22:22   1737s] #                 4216 ( 31.1%)      9323 ( 68.9%)      13539 
[03/18 23:22:22   1737s] #
[03/18 23:22:22   1737s] #Total number of DRC violations = 0
[03/18 23:22:22   1737s] #Total number of net violated process antenna rule = 0
[03/18 23:22:22   1737s] #
[03/18 23:22:22   1737s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:22:22   1737s] #detailRoute Statistics:
[03/18 23:22:22   1737s] #Cpu time = 00:00:02
[03/18 23:22:22   1737s] #Elapsed time = 00:00:02
[03/18 23:22:22   1737s] #Increased memory = -41.70 (MB)
[03/18 23:22:22   1737s] #Total memory = 1633.42 (MB)
[03/18 23:22:22   1737s] #Peak memory = 1924.21 (MB)
[03/18 23:22:22   1737s] #Skip updating routing design signature in db-snapshot flow
[03/18 23:22:22   1737s] ### Time Record (DB Export) is installed.
[03/18 23:22:22   1738s] ### Time Record (DB Export) is uninstalled.
[03/18 23:22:22   1738s] ### Time Record (Post Callback) is installed.
[03/18 23:22:22   1738s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:22:22   1738s] #
[03/18 23:22:22   1738s] #globalDetailRoute statistics:
[03/18 23:22:22   1738s] #Cpu time = 00:00:07
[03/18 23:22:22   1738s] #Elapsed time = 00:00:07
[03/18 23:22:22   1738s] #Increased memory = 11.77 (MB)
[03/18 23:22:22   1738s] #Total memory = 1610.49 (MB)
[03/18 23:22:22   1738s] #Peak memory = 1924.21 (MB)
[03/18 23:22:22   1738s] #Number of warnings = 0
[03/18 23:22:22   1738s] #Total number of warnings = 32
[03/18 23:22:22   1738s] #Number of fails = 0
[03/18 23:22:22   1738s] #Total number of fails = 0
[03/18 23:22:22   1738s] #Complete globalDetailRoute on Sat Mar 18 23:22:22 2023
[03/18 23:22:22   1738s] #
[03/18 23:22:22   1738s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:22:22   1738s] % End globalDetailRoute (date=03/18 23:22:22, total cpu=0:00:07.2, real=0:00:07.0, peak res=1633.9M, current mem=1610.6M)
[03/18 23:22:22   1738s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/18 23:22:22   1738s] % Begin globalDetailRoute (date=03/18 23:22:22, mem=1610.6M)
[03/18 23:22:22   1738s] 
[03/18 23:22:22   1738s] globalDetailRoute
[03/18 23:22:22   1738s] 
[03/18 23:22:22   1738s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:22:22   1738s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:22:22   1738s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/18 23:22:22   1738s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/18 23:22:22   1738s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/18 23:22:22   1738s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/18 23:22:22   1738s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:22:22   1738s] #setNanoRouteMode -routeWithSiDriven true
[03/18 23:22:22   1738s] #setNanoRouteMode -routeWithTimingDriven true
[03/18 23:22:22   1738s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:22:22   1738s] #Start globalDetailRoute on Sat Mar 18 23:22:22 2023
[03/18 23:22:22   1738s] #
[03/18 23:22:22   1738s] ### Time Record (Pre Callback) is installed.
[03/18 23:22:22   1738s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:22:22   1738s] ### Time Record (DB Import) is installed.
[03/18 23:22:22   1738s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:22:22   1738s] #Warning: design is detail-routed. Trial route is skipped!
[03/18 23:22:22   1738s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:22:23   1738s] LayerId::1 widthSet size::4
[03/18 23:22:23   1738s] LayerId::2 widthSet size::4
[03/18 23:22:23   1738s] LayerId::3 widthSet size::4
[03/18 23:22:23   1738s] LayerId::4 widthSet size::4
[03/18 23:22:23   1738s] LayerId::5 widthSet size::4
[03/18 23:22:23   1738s] LayerId::6 widthSet size::4
[03/18 23:22:23   1738s] LayerId::7 widthSet size::4
[03/18 23:22:23   1738s] LayerId::8 widthSet size::4
[03/18 23:22:23   1738s] Initializing multi-corner capacitance tables ... 
[03/18 23:22:23   1738s] Initializing multi-corner resistance tables ...
[03/18 23:22:23   1738s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.227298 ; uaWl: 0.998290 ; uaWlH: 0.211376 ; aWlH: 0.001310 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:22:23   1738s] ### Net info: total nets: 15942
[03/18 23:22:23   1738s] ### Net info: dirty nets: 0
[03/18 23:22:23   1738s] ### Net info: marked as disconnected nets: 0
[03/18 23:22:23   1738s] #num needed restored net=0
[03/18 23:22:23   1738s] #need_extraction net=0 (total=15942)
[03/18 23:22:23   1738s] ### Net info: fully routed nets: 15922
[03/18 23:22:23   1738s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:22:23   1738s] ### Net info: unrouted nets: 0
[03/18 23:22:23   1738s] ### Net info: re-extraction nets: 0
[03/18 23:22:23   1738s] ### Net info: ignored nets: 0
[03/18 23:22:23   1738s] ### Net info: skip routing nets: 0
[03/18 23:22:23   1739s] #Start reading timing information from file .timing_file_9826.tif.gz ...
[03/18 23:22:24   1739s] #Read in timing information for 205 ports, 14128 instances from timing file .timing_file_9826.tif.gz.
[03/18 23:22:24   1739s] ### Time Record (DB Import) is uninstalled.
[03/18 23:22:24   1739s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:22:24   1739s] #RTESIG:78da8d90bb4ec3401045a9f98ad12685911233b38fccba0da20514016d64c4c659c9b1a5
[03/18 23:22:24   1739s] #       7d14fc3d564469bc99768eee99b9abf5e7f301043535f13622f391e0e5209148e11625f2
[03/18 23:22:24   1739s] #       2335c769f5b117f7abf5ebdb3b5103e2d4f6d109a8920b431b7e3690a30b105d4a7ee81e
[03/18 23:22:24   1739s] #       fe4069816abc0e54a77e6cd33ca734a4901d545fe3d8cf22ca5a9832fc905ce7c22c62e4
[03/18 23:22:24   1739s] #       ae94622c8368731aa7c3630ad3e21fcc82b8e43ef9a79c96516b10ae552c58492903a46b
[03/18 23:22:24   1739s] #       734311a629fd405a725969348238fbeebc7c3e599445a14553165aa2a933f7edf3a5a464
[03/18 23:22:24   1739s] #       5d56f2ee0625f342d0dd2f4f5fdc33
[03/18 23:22:24   1739s] #
[03/18 23:22:24   1739s] #RTESIG:78da8d91cd4ec330108439f3142bb78720b561d73fb1730571055441af5550ddd4529a48
[03/18 23:22:24   1739s] #       8e7de0edb12a242ec1ee5ef7d3ccecec6abd7fd901a3b626bd9d51eb03c1eb8e2391c02d
[03/18 23:22:24   1739s] #       72d48fd41ed2eaf389ddafd66fef1f442db05337cc964115ac1f3bffbd81385b0fb30dc1
[03/18 23:22:24   1739s] #       8dfdc32fc80d508dd781ea344c5d58e68484e0a385ea6b9a864544180349c38dc1f6d62f
[03/18 23:22:24   1739s] #       228a3725156534b02e8629059f834f8b7f3003ec1287e09e63c8a346215cabc8b892100a
[03/18 23:22:24   1739s] #       48d6ea8622545bba8124d7654b2511d8d9f5e77c7c6aa4fcfb650e34c88bc90caa723243
[03/18 23:22:24   1739s] #       94cab547172f254b2dcb96bab9c152eb8cd0dd0f8428e8e6
[03/18 23:22:24   1739s] #
[03/18 23:22:24   1739s] ### Time Record (Global Routing) is installed.
[03/18 23:22:24   1739s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:22:24   1739s] ### Time Record (Data Preparation) is installed.
[03/18 23:22:24   1739s] #Start routing data preparation on Sat Mar 18 23:22:24 2023
[03/18 23:22:24   1739s] #
[03/18 23:22:24   1739s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:22:24   1739s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:22:24   1739s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:22:24   1739s] #Voltage range [1.100 - 1.100] has 1 net.
[03/18 23:22:24   1739s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:22:24   1739s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:22:24   1739s] #Initial pin access analysis.
[03/18 23:22:24   1739s] #Detail pin access analysis.
[03/18 23:22:24   1739s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:22:24   1739s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:22:24   1739s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:24   1739s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:24   1739s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:24   1739s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:24   1739s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:22:24   1739s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:22:24   1739s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:22:24   1739s] #Regenerating Ggrids automatically.
[03/18 23:22:24   1739s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:22:24   1739s] #Using automatically generated G-grids.
[03/18 23:22:25   1740s] #Done routing data preparation.
[03/18 23:22:25   1740s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1616.10 (MB), peak = 1924.21 (MB)
[03/18 23:22:25   1740s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:22:25   1740s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:22:25   1740s] #Merging special wires: starts on Sat Mar 18 23:22:25 2023 with memory = 1616.96 (MB), peak = 1924.21 (MB)
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:25   1740s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #Finished routing data preparation on Sat Mar 18 23:22:25 2023
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #Cpu time = 00:00:01
[03/18 23:22:25   1740s] #Elapsed time = 00:00:01
[03/18 23:22:25   1740s] #Increased memory = 7.91 (MB)
[03/18 23:22:25   1740s] #Total memory = 1617.36 (MB)
[03/18 23:22:25   1740s] #Peak memory = 1924.21 (MB)
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] ### Time Record (Global Routing) is installed.
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #Start global routing on Sat Mar 18 23:22:25 2023
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #Start global routing initialization on Sat Mar 18 23:22:25 2023
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #Number of eco nets is 192
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] #Start global routing data preparation on Sat Mar 18 23:22:25 2023
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 23:22:25 2023 with memory = 1617.37 (MB), peak = 1924.21 (MB)
[03/18 23:22:25   1740s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:25   1740s] #Start routing resource analysis on Sat Mar 18 23:22:25 2023
[03/18 23:22:25   1740s] #
[03/18 23:22:25   1740s] ### init_is_bin_blocked starts on Sat Mar 18 23:22:25 2023 with memory = 1617.37 (MB), peak = 1924.21 (MB)
[03/18 23:22:25   1740s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:25   1740s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 23:22:25 2023 with memory = 1621.34 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### adjust_flow_cap starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### adjust_partial_route_blockage starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### set_via_blocked starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### copy_flow starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] #Routing resource analysis is done on Sat Mar 18 23:22:26 2023
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### report_flow_cap starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #  Resource Analysis:
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 23:22:26   1741s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 23:22:26   1741s] #  --------------------------------------------------------------
[03/18 23:22:26   1741s] #  M1             H        1892          79       17292    58.81%
[03/18 23:22:26   1741s] #  M2             V        1889          84       17292     1.58%
[03/18 23:22:26   1741s] #  M3             H        1971           0       17292     0.23%
[03/18 23:22:26   1741s] #  M4             V        1399         574       17292     3.01%
[03/18 23:22:26   1741s] #  M5             H        1971           0       17292     0.00%
[03/18 23:22:26   1741s] #  M6             V        1973           0       17292     0.00%
[03/18 23:22:26   1741s] #  M7             H         493           0       17292     0.00%
[03/18 23:22:26   1741s] #  M8             V         493           0       17292     0.00%
[03/18 23:22:26   1741s] #  --------------------------------------------------------------
[03/18 23:22:26   1741s] #  Total                  12081       4.67%      138336     7.95%
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #  66 nets (0.41%) with 1 preferred extra spacing.
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### analyze_m2_tracks starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### report_initial_resource starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### mark_pg_pins_accessibility starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### set_net_region starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #Global routing data preparation is done on Sat Mar 18 23:22:26 2023
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### prepare_level starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### init level 1 starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### Level 1 hgrid = 132 X 131
[03/18 23:22:26   1741s] ### prepare_level_flow starts on Sat Mar 18 23:22:26 2023 with memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #Global routing initialization is done on Sat Mar 18 23:22:26 2023
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1621.43 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #start global routing iteration 1...
[03/18 23:22:26   1741s] ### init_flow_edge starts on Sat Mar 18 23:22:26 2023 with memory = 1621.48 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### routing at level 1 (topmost level) iter 0
[03/18 23:22:26   1741s] ### measure_qor starts on Sat Mar 18 23:22:26 2023 with memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### measure_congestion starts on Sat Mar 18 23:22:26 2023 with memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #start global routing iteration 2...
[03/18 23:22:26   1741s] ### routing at level 1 (topmost level) iter 1
[03/18 23:22:26   1741s] ### measure_qor starts on Sat Mar 18 23:22:26 2023 with memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### measure_congestion starts on Sat Mar 18 23:22:26 2023 with memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### route_end starts on Sat Mar 18 23:22:26 2023 with memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[03/18 23:22:26   1741s] #Total number of routable nets = 15922.
[03/18 23:22:26   1741s] #Total number of nets in the design = 15942.
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #192 routable nets have only global wires.
[03/18 23:22:26   1741s] #15730 routable nets have only detail routed wires.
[03/18 23:22:26   1741s] #69 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #Routed nets constraints summary:
[03/18 23:22:26   1741s] #-----------------------------
[03/18 23:22:26   1741s] #        Rules   Unconstrained  
[03/18 23:22:26   1741s] #-----------------------------
[03/18 23:22:26   1741s] #      Default             192  
[03/18 23:22:26   1741s] #-----------------------------
[03/18 23:22:26   1741s] #        Total             192  
[03/18 23:22:26   1741s] #-----------------------------
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #Routing constraints summary of the whole design:
[03/18 23:22:26   1741s] #-------------------------------------------------------------------------------
[03/18 23:22:26   1741s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/18 23:22:26   1741s] #-------------------------------------------------------------------------------
[03/18 23:22:26   1741s] #      Default                 66            3                 3           15853  
[03/18 23:22:26   1741s] #-------------------------------------------------------------------------------
[03/18 23:22:26   1741s] #        Total                 66            3                 3           15853  
[03/18 23:22:26   1741s] #-------------------------------------------------------------------------------
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### cal_base_flow starts on Sat Mar 18 23:22:26 2023 with memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### init_flow_edge starts on Sat Mar 18 23:22:26 2023 with memory = 1625.13 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### cal_flow starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### report_overcon starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #                 OverCon          
[03/18 23:22:26   1741s] #                  #Gcell    %Gcell
[03/18 23:22:26   1741s] #     Layer           (1)   OverCon  Flow/Cap
[03/18 23:22:26   1741s] #  ----------------------------------------------
[03/18 23:22:26   1741s] #  M1            0(0.00%)   (0.00%)     0.50  
[03/18 23:22:26   1741s] #  M2            0(0.00%)   (0.00%)     0.53  
[03/18 23:22:26   1741s] #  M3            2(0.01%)   (0.01%)     0.31  
[03/18 23:22:26   1741s] #  M4            0(0.00%)   (0.00%)     0.15  
[03/18 23:22:26   1741s] #  M5            0(0.00%)   (0.00%)     0.01  
[03/18 23:22:26   1741s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/18 23:22:26   1741s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/18 23:22:26   1741s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/18 23:22:26   1741s] #  ----------------------------------------------
[03/18 23:22:26   1741s] #     Total      2(0.00%)   (0.00%)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/18 23:22:26   1741s] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### cal_base_flow starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### init_flow_edge starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### cal_flow starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### export_cong_map starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### import_cong_map starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #Hotspot report including placement blocked areas
[03/18 23:22:26   1741s] OPERPROF: Starting HotSpotCal at level 1, MEM:2053.3M
[03/18 23:22:26   1741s] [hotspot] +------------+---------------+---------------+
[03/18 23:22:26   1741s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/18 23:22:26   1741s] [hotspot] +------------+---------------+---------------+
[03/18 23:22:26   1741s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] |    M2(V)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] +------------+---------------+---------------+
[03/18 23:22:26   1741s] [hotspot] |   worst    |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] +------------+---------------+---------------+
[03/18 23:22:26   1741s] [hotspot] | all layers |          0.00 |          0.00 |
[03/18 23:22:26   1741s] [hotspot] +------------+---------------+---------------+
[03/18 23:22:26   1741s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 23:22:26   1741s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/18 23:22:26   1741s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 23:22:26   1741s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.046, MEM:2053.3M
[03/18 23:22:26   1741s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### update starts on Sat Mar 18 23:22:26 2023 with memory = 1627.20 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #Complete Global Routing.
[03/18 23:22:26   1741s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:22:26   1741s] #Total wire length = 251031 um.
[03/18 23:22:26   1741s] #Total half perimeter of net bounding box = 205374 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M1 = 5660 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M2 = 86342 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M3 = 99389 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M4 = 53448 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M5 = 5389 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:22:26   1741s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:22:26   1741s] #Total number of vias = 100721
[03/18 23:22:26   1741s] #Total number of multi-cut vias = 67310 ( 66.8%)
[03/18 23:22:26   1741s] #Total number of single cut vias = 33411 ( 33.2%)
[03/18 23:22:26   1741s] #Up-Via Summary (total 100721):
[03/18 23:22:26   1741s] #                   single-cut          multi-cut      Total
[03/18 23:22:26   1741s] #-----------------------------------------------------------
[03/18 23:22:26   1741s] # M1             32618 ( 63.4%)     18863 ( 36.6%)      51481
[03/18 23:22:26   1741s] # M2               562 (  1.5%)     37204 ( 98.5%)      37766
[03/18 23:22:26   1741s] # M3               189 (  1.8%)     10495 ( 98.2%)      10684
[03/18 23:22:26   1741s] # M4                42 (  6.5%)       609 ( 93.5%)        651
[03/18 23:22:26   1741s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:22:26   1741s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:22:26   1741s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:22:26   1741s] #-----------------------------------------------------------
[03/18 23:22:26   1741s] #                33411 ( 33.2%)     67310 ( 66.8%)     100721 
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### report_overcon starts on Sat Mar 18 23:22:26 2023 with memory = 1627.62 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### report_overcon starts on Sat Mar 18 23:22:26 2023 with memory = 1627.62 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1741s] #Max overcon = 1 tracks.
[03/18 23:22:26   1741s] #Total overcon = 0.00%.
[03/18 23:22:26   1741s] #Worst layer Gcell overcon rate = 0.01%.
[03/18 23:22:26   1741s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.9 GB
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #Global routing statistics:
[03/18 23:22:26   1741s] #Cpu time = 00:00:01
[03/18 23:22:26   1741s] #Elapsed time = 00:00:01
[03/18 23:22:26   1741s] #Increased memory = 10.25 (MB)
[03/18 23:22:26   1741s] #Total memory = 1627.62 (MB)
[03/18 23:22:26   1741s] #Peak memory = 1924.21 (MB)
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #Finished global routing on Sat Mar 18 23:22:26 2023
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] #
[03/18 23:22:26   1741s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:22:26   1742s] ### Time Record (Track Assignment) is installed.
[03/18 23:22:26   1742s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:22:26   1742s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1624.62 (MB), peak = 1924.21 (MB)
[03/18 23:22:26   1742s] ### Time Record (Track Assignment) is installed.
[03/18 23:22:26   1742s] #Start Track Assignment.
[03/18 23:22:27   1742s] #Done with 110 horizontal wires in 1 hboxes and 68 vertical wires in 1 hboxes.
[03/18 23:22:28   1743s] #Done with 12 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
[03/18 23:22:28   1744s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/18 23:22:28   1744s] #
[03/18 23:22:28   1744s] #Track assignment summary:
[03/18 23:22:28   1744s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/18 23:22:28   1744s] #------------------------------------------------------------------------
[03/18 23:22:28   1744s] # M1            41.43 	  0.00%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] # M2            88.12 	 17.48%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] # M3           409.35 	  0.55%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] # M4           240.81 	  0.21%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] # M5           125.20 	  0.24%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] # M7             0.00 	  0.00%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] # M8             0.00 	  0.00%  	  0.00% 	  0.00%
[03/18 23:22:28   1744s] #------------------------------------------------------------------------
[03/18 23:22:28   1744s] # All         904.90  	  2.04% 	  0.00% 	  0.00%
[03/18 23:22:28   1744s] #Complete Track Assignment.
[03/18 23:22:28   1744s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:22:28   1744s] #Total wire length = 251372 um.
[03/18 23:22:28   1744s] #Total half perimeter of net bounding box = 205374 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M1 = 5670 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M2 = 86370 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M3 = 99619 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M4 = 53495 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M5 = 5414 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:22:28   1744s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:22:28   1744s] #Total number of vias = 100721
[03/18 23:22:28   1744s] #Total number of multi-cut vias = 67310 ( 66.8%)
[03/18 23:22:28   1744s] #Total number of single cut vias = 33411 ( 33.2%)
[03/18 23:22:28   1744s] #Up-Via Summary (total 100721):
[03/18 23:22:28   1744s] #                   single-cut          multi-cut      Total
[03/18 23:22:28   1744s] #-----------------------------------------------------------
[03/18 23:22:28   1744s] # M1             32618 ( 63.4%)     18863 ( 36.6%)      51481
[03/18 23:22:28   1744s] # M2               562 (  1.5%)     37204 ( 98.5%)      37766
[03/18 23:22:28   1744s] # M3               189 (  1.8%)     10495 ( 98.2%)      10684
[03/18 23:22:28   1744s] # M4                42 (  6.5%)       609 ( 93.5%)        651
[03/18 23:22:28   1744s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:22:28   1744s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:22:28   1744s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:22:28   1744s] #-----------------------------------------------------------
[03/18 23:22:28   1744s] #                33411 ( 33.2%)     67310 ( 66.8%)     100721 
[03/18 23:22:28   1744s] #
[03/18 23:22:28   1744s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:22:28   1744s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1673.59 (MB), peak = 1924.21 (MB)
[03/18 23:22:28   1744s] #
[03/18 23:22:28   1744s] #number of short segments in preferred routing layers
[03/18 23:22:28   1744s] #	
[03/18 23:22:28   1744s] #	
[03/18 23:22:28   1744s] #
[03/18 23:22:29   1744s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:22:29   1744s] #Cpu time = 00:00:05
[03/18 23:22:29   1744s] #Elapsed time = 00:00:05
[03/18 23:22:29   1744s] #Increased memory = 64.31 (MB)
[03/18 23:22:29   1744s] #Total memory = 1673.75 (MB)
[03/18 23:22:29   1744s] #Peak memory = 1924.21 (MB)
[03/18 23:22:29   1744s] ### Time Record (Detail Routing) is installed.
[03/18 23:22:29   1744s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:22:30   1745s] #
[03/18 23:22:30   1745s] #Start Detail Routing..
[03/18 23:22:30   1745s] #start initial detail routing ...
[03/18 23:22:30   1745s] ### Design has 0 dirty nets, 501 dirty-areas)
[03/18 23:22:36   1751s] #   number of violations = 0
[03/18 23:22:36   1751s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1718.88 (MB), peak = 1924.21 (MB)
[03/18 23:22:36   1751s] #Complete Detail Routing.
[03/18 23:22:36   1751s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:22:36   1751s] #Total wire length = 250775 um.
[03/18 23:22:36   1751s] #Total half perimeter of net bounding box = 205374 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M1 = 5648 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M2 = 86401 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M3 = 99246 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M4 = 53220 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M5 = 5457 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:22:36   1751s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:22:36   1751s] #Total number of vias = 100689
[03/18 23:22:36   1751s] #Total number of multi-cut vias = 67017 ( 66.6%)
[03/18 23:22:36   1751s] #Total number of single cut vias = 33672 ( 33.4%)
[03/18 23:22:36   1751s] #Up-Via Summary (total 100689):
[03/18 23:22:36   1751s] #                   single-cut          multi-cut      Total
[03/18 23:22:36   1751s] #-----------------------------------------------------------
[03/18 23:22:36   1751s] # M1             32650 ( 63.4%)     18819 ( 36.6%)      51469
[03/18 23:22:36   1751s] # M2               678 (  1.8%)     37107 ( 98.2%)      37785
[03/18 23:22:36   1751s] # M3               264 (  2.5%)     10373 ( 97.5%)      10637
[03/18 23:22:36   1751s] # M4                80 ( 12.1%)       579 ( 87.9%)        659
[03/18 23:22:36   1751s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:22:36   1751s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:22:36   1751s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:22:36   1751s] #-----------------------------------------------------------
[03/18 23:22:36   1751s] #                33672 ( 33.4%)     67017 ( 66.6%)     100689 
[03/18 23:22:36   1751s] #
[03/18 23:22:36   1751s] #Total number of DRC violations = 0
[03/18 23:22:36   1751s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:22:36   1751s] #Cpu time = 00:00:08
[03/18 23:22:36   1751s] #Elapsed time = 00:00:08
[03/18 23:22:36   1751s] #Increased memory = -42.09 (MB)
[03/18 23:22:36   1751s] #Total memory = 1631.66 (MB)
[03/18 23:22:36   1751s] #Peak memory = 1924.21 (MB)
[03/18 23:22:36   1751s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:22:36   1751s] #
[03/18 23:22:36   1751s] #start routing for process antenna violation fix ...
[03/18 23:22:36   1752s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:22:37   1753s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1633.96 (MB), peak = 1924.21 (MB)
[03/18 23:22:37   1753s] #
[03/18 23:22:38   1753s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:22:38   1753s] #Total wire length = 250775 um.
[03/18 23:22:38   1753s] #Total half perimeter of net bounding box = 205374 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M1 = 5648 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M2 = 86401 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M3 = 99246 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M4 = 53220 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M5 = 5457 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:22:38   1753s] #Total number of vias = 100689
[03/18 23:22:38   1753s] #Total number of multi-cut vias = 67017 ( 66.6%)
[03/18 23:22:38   1753s] #Total number of single cut vias = 33672 ( 33.4%)
[03/18 23:22:38   1753s] #Up-Via Summary (total 100689):
[03/18 23:22:38   1753s] #                   single-cut          multi-cut      Total
[03/18 23:22:38   1753s] #-----------------------------------------------------------
[03/18 23:22:38   1753s] # M1             32650 ( 63.4%)     18819 ( 36.6%)      51469
[03/18 23:22:38   1753s] # M2               678 (  1.8%)     37107 ( 98.2%)      37785
[03/18 23:22:38   1753s] # M3               264 (  2.5%)     10373 ( 97.5%)      10637
[03/18 23:22:38   1753s] # M4                80 ( 12.1%)       579 ( 87.9%)        659
[03/18 23:22:38   1753s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:22:38   1753s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:22:38   1753s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:22:38   1753s] #-----------------------------------------------------------
[03/18 23:22:38   1753s] #                33672 ( 33.4%)     67017 ( 66.6%)     100689 
[03/18 23:22:38   1753s] #
[03/18 23:22:38   1753s] #Total number of DRC violations = 0
[03/18 23:22:38   1753s] #Total number of net violated process antenna rule = 0
[03/18 23:22:38   1753s] #
[03/18 23:22:38   1753s] #
[03/18 23:22:38   1753s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:22:38   1753s] #Total wire length = 250775 um.
[03/18 23:22:38   1753s] #Total half perimeter of net bounding box = 205374 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M1 = 5648 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M2 = 86401 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M3 = 99246 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M4 = 53220 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M5 = 5457 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:22:38   1753s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:22:38   1753s] #Total number of vias = 100689
[03/18 23:22:38   1753s] #Total number of multi-cut vias = 67017 ( 66.6%)
[03/18 23:22:38   1753s] #Total number of single cut vias = 33672 ( 33.4%)
[03/18 23:22:38   1753s] #Up-Via Summary (total 100689):
[03/18 23:22:38   1753s] #                   single-cut          multi-cut      Total
[03/18 23:22:38   1753s] #-----------------------------------------------------------
[03/18 23:22:38   1753s] # M1             32650 ( 63.4%)     18819 ( 36.6%)      51469
[03/18 23:22:38   1753s] # M2               678 (  1.8%)     37107 ( 98.2%)      37785
[03/18 23:22:38   1753s] # M3               264 (  2.5%)     10373 ( 97.5%)      10637
[03/18 23:22:38   1753s] # M4                80 ( 12.1%)       579 ( 87.9%)        659
[03/18 23:22:38   1753s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:22:38   1753s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:22:38   1753s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:22:38   1753s] #-----------------------------------------------------------
[03/18 23:22:38   1753s] #                33672 ( 33.4%)     67017 ( 66.6%)     100689 
[03/18 23:22:38   1753s] #
[03/18 23:22:38   1753s] #Total number of DRC violations = 0
[03/18 23:22:38   1753s] #Total number of net violated process antenna rule = 0
[03/18 23:22:38   1753s] #
[03/18 23:22:38   1753s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:22:39   1754s] ### Time Record (Post Route Via Swapping) is installed.
[03/18 23:22:39   1754s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:22:39   1754s] #
[03/18 23:22:39   1754s] #Start Post Route via swapping...
[03/18 23:22:39   1754s] #3.48% of area are rerouted by ECO routing.
[03/18 23:22:40   1755s] #   number of violations = 0
[03/18 23:22:40   1755s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1635.54 (MB), peak = 1924.21 (MB)
[03/18 23:22:40   1755s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 23:22:40   1755s] #Total number of DRC violations = 0
[03/18 23:22:40   1755s] #Total number of net violated process antenna rule = 0
[03/18 23:22:40   1755s] #Post Route via swapping is done.
[03/18 23:22:40   1755s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/18 23:22:40   1755s] #Total number of nets with non-default rule or having extra spacing = 66
[03/18 23:22:40   1755s] #Total wire length = 250775 um.
[03/18 23:22:40   1755s] #Total half perimeter of net bounding box = 205374 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M1 = 5648 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M2 = 86401 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M3 = 99246 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M4 = 53220 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M5 = 5457 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:22:40   1755s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:22:40   1755s] #Total number of vias = 100689
[03/18 23:22:40   1755s] #Total number of multi-cut vias = 67593 ( 67.1%)
[03/18 23:22:40   1755s] #Total number of single cut vias = 33096 ( 32.9%)
[03/18 23:22:40   1755s] #Up-Via Summary (total 100689):
[03/18 23:22:40   1755s] #                   single-cut          multi-cut      Total
[03/18 23:22:40   1755s] #-----------------------------------------------------------
[03/18 23:22:40   1755s] # M1             32579 ( 63.3%)     18890 ( 36.7%)      51469
[03/18 23:22:40   1755s] # M2               465 (  1.2%)     37320 ( 98.8%)      37785
[03/18 23:22:40   1755s] # M3                51 (  0.5%)     10586 ( 99.5%)      10637
[03/18 23:22:40   1755s] # M4                 1 (  0.2%)       658 ( 99.8%)        659
[03/18 23:22:40   1755s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:22:40   1755s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:22:40   1755s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:22:40   1755s] #-----------------------------------------------------------
[03/18 23:22:40   1755s] #                33096 ( 32.9%)     67593 ( 67.1%)     100689 
[03/18 23:22:40   1755s] #
[03/18 23:22:40   1755s] #detailRoute Statistics:
[03/18 23:22:40   1755s] #Cpu time = 00:00:11
[03/18 23:22:40   1755s] #Elapsed time = 00:00:11
[03/18 23:22:40   1755s] #Increased memory = -40.19 (MB)
[03/18 23:22:40   1755s] #Total memory = 1633.56 (MB)
[03/18 23:22:40   1755s] #Peak memory = 1924.21 (MB)
[03/18 23:22:40   1755s] ### Time Record (DB Export) is installed.
[03/18 23:22:40   1755s] ### Time Record (DB Export) is uninstalled.
[03/18 23:22:40   1755s] ### Time Record (Post Callback) is installed.
[03/18 23:22:40   1755s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:22:40   1755s] #
[03/18 23:22:40   1755s] #globalDetailRoute statistics:
[03/18 23:22:40   1755s] #Cpu time = 00:00:18
[03/18 23:22:40   1755s] #Elapsed time = 00:00:18
[03/18 23:22:40   1755s] #Increased memory = 10.65 (MB)
[03/18 23:22:40   1755s] #Total memory = 1621.21 (MB)
[03/18 23:22:40   1755s] #Peak memory = 1924.21 (MB)
[03/18 23:22:40   1755s] #Number of warnings = 0
[03/18 23:22:40   1755s] #Total number of warnings = 33
[03/18 23:22:40   1755s] #Number of fails = 0
[03/18 23:22:40   1755s] #Total number of fails = 0
[03/18 23:22:40   1755s] #Complete globalDetailRoute on Sat Mar 18 23:22:40 2023
[03/18 23:22:40   1755s] #
[03/18 23:22:40   1756s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:22:40   1756s] % End globalDetailRoute (date=03/18 23:22:40, total cpu=0:00:17.9, real=0:00:18.0, peak res=1620.7M, current mem=1620.7M)
[03/18 23:22:41   1756s] #Default setup view is reset to BC_VIEW.
[03/18 23:22:41   1756s] #Default setup view is reset to BC_VIEW.
[03/18 23:22:41   1756s] #routeDesign: cpu time = 00:00:25, elapsed time = 00:00:26, memory = 1606.11 (MB), peak = 1924.21 (MB)
[03/18 23:22:41   1756s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 23:22:41   1756s] 
[03/18 23:22:41   1756s] ### Time Record (routeDesign) is uninstalled.
[03/18 23:22:41   1756s] ### 
[03/18 23:22:41   1756s] ###   Scalability Statistics
[03/18 23:22:41   1756s] ### 
[03/18 23:22:41   1756s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:22:41   1756s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/18 23:22:41   1756s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:22:41   1756s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 23:22:41   1756s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 23:22:41   1756s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/18 23:22:41   1756s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[03/18 23:22:41   1756s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/18 23:22:41   1756s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/18 23:22:41   1756s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 23:22:41   1756s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[03/18 23:22:41   1756s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[03/18 23:22:41   1756s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.0|
[03/18 23:22:41   1756s] ###   Detail Routing                |        00:00:09|        00:00:09|             1.0|
[03/18 23:22:41   1756s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[03/18 23:22:41   1756s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[03/18 23:22:41   1756s] ###   Entire Command                |        00:00:25|        00:00:26|             1.0|
[03/18 23:22:41   1756s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:22:41   1756s] ### 
[03/18 23:22:41   1756s] #% End routeDesign (date=03/18 23:22:41, total cpu=0:00:25.5, real=0:00:26.0, peak res=1633.9M, current mem=1606.1M)
[03/18 23:22:41   1756s] <CMD> setExtractRCMode -engine postRoute
[03/18 23:22:41   1756s] <CMD> extractRC
[03/18 23:22:41   1756s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:22:41   1756s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:22:41   1756s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:22:41   1756s] RC Extraction called in multi-corner(1) mode.
[03/18 23:22:41   1756s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:22:41   1756s] Process corner(s) are loaded.
[03/18 23:22:41   1756s]  Corner: Cmin
[03/18 23:22:41   1756s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d -maxResLength 200  -extended
[03/18 23:22:41   1756s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:22:41   1756s]       RC Corner Indexes            0   
[03/18 23:22:41   1756s] Capacitance Scaling Factor   : 1.00000 
[03/18 23:22:41   1756s] Coupling Cap. Scaling Factor : 1.00000 
[03/18 23:22:41   1756s] Resistance Scaling Factor    : 1.00000 
[03/18 23:22:41   1756s] Clock Cap. Scaling Factor    : 1.00000 
[03/18 23:22:41   1756s] Clock Res. Scaling Factor    : 1.00000 
[03/18 23:22:41   1756s] Shrink Factor                : 1.00000
[03/18 23:22:41   1756s] LayerId::1 widthSet size::4
[03/18 23:22:41   1756s] LayerId::2 widthSet size::4
[03/18 23:22:41   1756s] LayerId::3 widthSet size::4
[03/18 23:22:41   1756s] LayerId::4 widthSet size::4
[03/18 23:22:41   1756s] LayerId::5 widthSet size::4
[03/18 23:22:41   1756s] LayerId::6 widthSet size::4
[03/18 23:22:41   1756s] LayerId::7 widthSet size::4
[03/18 23:22:41   1756s] LayerId::8 widthSet size::4
[03/18 23:22:41   1756s] Initializing multi-corner capacitance tables ... 
[03/18 23:22:41   1756s] Initializing multi-corner resistance tables ...
[03/18 23:22:41   1756s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225624 ; uaWl: 0.998292 ; uaWlH: 0.211433 ; aWlH: 0.001309 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:22:41   1756s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2034.3M)
[03/18 23:22:41   1756s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for storing RC.
[03/18 23:22:41   1756s] Extracted 10.0013% (CPU Time= 0:00:00.3  MEM= 2097.7M)
[03/18 23:22:41   1756s] Extracted 20.0011% (CPU Time= 0:00:00.5  MEM= 2097.7M)
[03/18 23:22:41   1757s] Extracted 30.001% (CPU Time= 0:00:00.6  MEM= 2097.7M)
[03/18 23:22:42   1757s] Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 2097.7M)
[03/18 23:22:42   1757s] Extracted 50.0014% (CPU Time= 0:00:00.7  MEM= 2097.7M)
[03/18 23:22:42   1757s] Extracted 60.0013% (CPU Time= 0:00:00.8  MEM= 2097.7M)
[03/18 23:22:42   1757s] Extracted 70.0011% (CPU Time= 0:00:00.9  MEM= 2097.7M)
[03/18 23:22:42   1757s] Extracted 80.001% (CPU Time= 0:00:01.0  MEM= 2097.7M)
[03/18 23:22:42   1757s] Extracted 90.0008% (CPU Time= 0:00:01.2  MEM= 2097.7M)
[03/18 23:22:43   1758s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 2101.7M)
[03/18 23:22:43   1758s] Number of Extracted Resistors     : 257788
[03/18 23:22:43   1758s] Number of Extracted Ground Cap.   : 256237
[03/18 23:22:43   1758s] Number of Extracted Coupling Cap. : 371932
[03/18 23:22:43   1758s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2085.707M)
[03/18 23:22:43   1758s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:22:43   1758s]  Corner: Cmin
[03/18 23:22:43   1758s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2085.7M)
[03/18 23:22:43   1758s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:22:43   1758s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d': 15922 access done (mem: 2089.707M)
[03/18 23:22:43   1758s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2089.707M)
[03/18 23:22:43   1758s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2089.707M)
[03/18 23:22:43   1758s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:22:43   1759s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d': 0 access done (mem: 2089.707M)
[03/18 23:22:43   1759s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=2089.707M)
[03/18 23:22:43   1759s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:02.0  MEM: 2089.707M)
[03/18 23:22:43   1759s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/18 23:22:43   1759s] <CMD> optDesign -postRoute -setup -hold
[03/18 23:22:43   1759s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1594.8M, totSessionCpu=0:29:19 **
[03/18 23:22:43   1759s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 23:22:43   1759s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 23:22:44   1759s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:22:44   1759s] Summary for sequential cells identification: 
[03/18 23:22:44   1759s]   Identified SBFF number: 199
[03/18 23:22:44   1759s]   Identified MBFF number: 0
[03/18 23:22:44   1759s]   Identified SB Latch number: 0
[03/18 23:22:44   1759s]   Identified MB Latch number: 0
[03/18 23:22:44   1759s]   Not identified SBFF number: 0
[03/18 23:22:44   1759s]   Not identified MBFF number: 0
[03/18 23:22:44   1759s]   Not identified SB Latch number: 0
[03/18 23:22:44   1759s]   Not identified MB Latch number: 0
[03/18 23:22:44   1759s]   Number of sequential cells which are not FFs: 104
[03/18 23:22:44   1759s]  Visiting view : BC_VIEW
[03/18 23:22:44   1759s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 0
[03/18 23:22:44   1759s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:22:44   1759s]  Visiting view : BC_VIEW
[03/18 23:22:44   1759s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 0
[03/18 23:22:44   1759s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:22:44   1759s]  Setting StdDelay to 7.20
[03/18 23:22:44   1759s] Creating Cell Server, finished. 
[03/18 23:22:44   1759s] 
[03/18 23:22:44   1759s] Need call spDPlaceInit before registerPrioInstLoc.
[03/18 23:22:44   1759s] GigaOpt running with 1 threads.
[03/18 23:22:44   1759s] Info: 1 threads available for lower-level modules during optimization.
[03/18 23:22:44   1759s] OPERPROF: Starting DPlace-Init at level 1, MEM:2065.0M
[03/18 23:22:44   1759s] z: 2, totalTracks: 1
[03/18 23:22:44   1759s] z: 4, totalTracks: 1
[03/18 23:22:44   1759s] z: 6, totalTracks: 1
[03/18 23:22:44   1759s] z: 8, totalTracks: 1
[03/18 23:22:44   1759s] #spOpts: N=65 
[03/18 23:22:44   1759s] All LLGs are deleted
[03/18 23:22:44   1759s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2065.0M
[03/18 23:22:44   1759s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2065.0M
[03/18 23:22:44   1759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2065.0M
[03/18 23:22:44   1759s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2065.0M
[03/18 23:22:44   1759s] Core basic site is core
[03/18 23:22:44   1759s] SiteArray: non-trimmed site array dimensions = 208 x 1873
[03/18 23:22:44   1759s] SiteArray: use 1,703,936 bytes
[03/18 23:22:44   1759s] SiteArray: current memory after site array memory allocation 2066.6M
[03/18 23:22:44   1759s] SiteArray: FP blocked sites are writable
[03/18 23:22:44   1759s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 23:22:44   1759s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2066.6M
[03/18 23:22:44   1759s] Process 11949 wires and vias for routing blockage and capacity analysis
[03/18 23:22:44   1759s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:2066.6M
[03/18 23:22:44   1759s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.102, MEM:2066.6M
[03/18 23:22:44   1759s] OPERPROF:     Starting CMU at level 3, MEM:2066.6M
[03/18 23:22:44   1759s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2066.6M
[03/18 23:22:44   1759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:2066.6M
[03/18 23:22:44   1759s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2066.6MB).
[03/18 23:22:44   1759s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.143, MEM:2066.6M
[03/18 23:22:44   1759s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 23:22:44   1759s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 23:22:44   1759s] 	Cell FILL1_LL, site bcore.
[03/18 23:22:44   1759s] 	Cell FILL_NW_HH, site bcore.
[03/18 23:22:44   1759s] 	Cell FILL_NW_LL, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHCD1, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHCD2, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHCD4, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHCD8, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHD1, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHD2, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHD4, site bcore.
[03/18 23:22:44   1759s] 	Cell LVLLHD8, site bcore.
[03/18 23:22:44   1759s] .
[03/18 23:22:44   1759s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2066.6M
[03/18 23:22:44   1759s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:2066.6M
[03/18 23:22:44   1759s] LayerId::1 widthSet size::4
[03/18 23:22:44   1759s] LayerId::2 widthSet size::4
[03/18 23:22:44   1759s] LayerId::3 widthSet size::4
[03/18 23:22:44   1759s] LayerId::4 widthSet size::4
[03/18 23:22:44   1759s] LayerId::5 widthSet size::4
[03/18 23:22:44   1759s] LayerId::6 widthSet size::4
[03/18 23:22:44   1759s] LayerId::7 widthSet size::4
[03/18 23:22:44   1759s] LayerId::8 widthSet size::4
[03/18 23:22:44   1759s] Initializing multi-corner capacitance tables ... 
[03/18 23:22:44   1760s] Initializing multi-corner resistance tables ...
[03/18 23:22:44   1760s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225624 ; uaWl: 0.998292 ; uaWlH: 0.211433 ; aWlH: 0.001309 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:22:44   1760s] 
[03/18 23:22:44   1760s] Creating Lib Analyzer ...
[03/18 23:22:44   1760s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:22:44   1760s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:22:44   1760s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:22:44   1760s] 
[03/18 23:22:45   1761s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:21 mem=2072.6M
[03/18 23:22:45   1761s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:21 mem=2072.6M
[03/18 23:22:45   1761s] Creating Lib Analyzer, finished. 
[03/18 23:22:45   1761s] Effort level <high> specified for reg2reg path_group
[03/18 23:22:46   1761s] **WARN: (IMPOPT-7083):	The dynamic power view needs to be an active setup view. Adding the view "WC_VIEW" to active setup view list.
[03/18 23:22:46   1761s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/18 23:22:46   1761s] Extraction setup Started 
[03/18 23:22:46   1761s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 23:22:46   1761s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmax' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/18 23:22:46   1761s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 23:22:46   1761s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 23:22:46   1761s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 23:22:46   1761s] Importing multi-corner RC tables ... 
[03/18 23:22:46   1761s] Summary of Active RC-Corners : 
[03/18 23:22:46   1761s]  
[03/18 23:22:46   1761s]  Analysis View: BC_VIEW
[03/18 23:22:46   1761s]     RC-Corner Name        : Cmin
[03/18 23:22:46   1761s]     RC-Corner Index       : 0
[03/18 23:22:46   1761s]     RC-Corner Temperature : -40 Celsius
[03/18 23:22:46   1761s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 23:22:46   1761s]     RC-Corner PreRoute Res Factor         : 1
[03/18 23:22:46   1761s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 23:22:46   1761s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 23:22:46   1761s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 23:22:46   1761s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 23:22:46   1761s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 23:22:46   1761s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:22:46   1761s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:22:46   1761s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 23:22:46   1761s]  
[03/18 23:22:46   1761s]  Analysis View: WC_VIEW
[03/18 23:22:46   1761s]     RC-Corner Name        : Cmax
[03/18 23:22:46   1761s]     RC-Corner Index       : 1
[03/18 23:22:46   1761s]     RC-Corner Temperature : 125 Celsius
[03/18 23:22:46   1761s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 23:22:46   1761s]     RC-Corner PreRoute Res Factor         : 1
[03/18 23:22:46   1761s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 23:22:46   1761s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 23:22:46   1761s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 23:22:46   1761s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 23:22:46   1761s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 23:22:46   1761s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:22:46   1761s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 23:22:46   1761s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 23:22:46   1761s] LayerId::1 widthSet size::4
[03/18 23:22:46   1761s] LayerId::2 widthSet size::4
[03/18 23:22:46   1761s] LayerId::3 widthSet size::4
[03/18 23:22:46   1761s] LayerId::4 widthSet size::4
[03/18 23:22:46   1761s] LayerId::5 widthSet size::4
[03/18 23:22:46   1761s] LayerId::6 widthSet size::4
[03/18 23:22:46   1761s] LayerId::7 widthSet size::4
[03/18 23:22:46   1761s] LayerId::8 widthSet size::4
[03/18 23:22:46   1761s] Initializing multi-corner capacitance tables ... 
[03/18 23:22:46   1762s] Initializing multi-corner resistance tables ...
[03/18 23:22:46   1762s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225624 ; uaWl: 0.998292 ; uaWlH: 0.211433 ; aWlH: 0.001309 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:22:46   1762s] *Info: initialize multi-corner CTS.
[03/18 23:22:47   1762s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1606.1M, current mem=1399.5M)
[03/18 23:22:47   1762s] Reading timing constraints file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.mmmc1IbaUp/modes/CON/CON.sdc' ...
[03/18 23:22:47   1762s] Current (total cpu=0:29:22, real=0:40:28, peak res=1924.2M, current mem=1589.5M)
[03/18 23:22:47   1762s] INFO (CTE): Constraints read successfully.
[03/18 23:22:47   1762s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1600.4M, current mem=1600.4M)
[03/18 23:22:47   1762s] Current (total cpu=0:29:23, real=0:40:28, peak res=1924.2M, current mem=1600.4M)
[03/18 23:22:47   1762s] Reading latency file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.mmmc1IbaUp/views/BC_VIEW/latency.sdc' ...
[03/18 23:22:47   1762s] Reading latency file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/.mmmc1IbaUp/views/WC_VIEW/latency.sdc' ...
[03/18 23:22:47   1762s] Current (total cpu=0:29:23, real=0:40:28, peak res=1924.2M, current mem=1600.4M)
[03/18 23:22:47   1762s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1605.8M, current mem=1605.8M)
[03/18 23:22:47   1762s] Current (total cpu=0:29:23, real=0:40:28, peak res=1924.2M, current mem=1605.8M)
[03/18 23:22:47   1762s] AAE DB initialization (MEM=2075.99 CPU=0:00:00.1 REAL=0:00:00.0) 
[03/18 23:22:47   1762s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:22:48   1763s] #################################################################################
[03/18 23:22:48   1763s] # Design Stage: PostRoute
[03/18 23:22:48   1763s] # Design Name: fullchip
[03/18 23:22:48   1763s] # Design Mode: 65nm
[03/18 23:22:48   1763s] # Analysis Mode: MMMC OCV 
[03/18 23:22:48   1763s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:22:48   1763s] # Signoff Settings: SI On 
[03/18 23:22:48   1763s] #################################################################################
[03/18 23:22:48   1763s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:22:48   1763s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2100.4M) ***
[03/18 23:22:49   1764s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:49   1764s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:22:49   1764s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:49   1764s] Starting SI iteration 2
[03/18 23:22:49   1764s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2102.4M) ***
[03/18 23:22:49   1765s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:22:50   1765s] #################################################################################
[03/18 23:22:50   1765s] # Design Stage: PostRoute
[03/18 23:22:50   1765s] # Design Name: fullchip
[03/18 23:22:50   1765s] # Design Mode: 65nm
[03/18 23:22:50   1765s] # Analysis Mode: MMMC OCV 
[03/18 23:22:50   1765s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:22:50   1765s] # Signoff Settings: SI On 
[03/18 23:22:50   1765s] #################################################################################
[03/18 23:22:50   1765s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:22:50   1765s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2102.4M) ***
[03/18 23:22:51   1766s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:51   1766s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:22:51   1766s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:51   1766s] Starting SI iteration 2
[03/18 23:22:51   1766s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2102.4M) ***
[03/18 23:22:51   1766s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:22:51   1767s] #################################################################################
[03/18 23:22:51   1767s] # Design Stage: PostRoute
[03/18 23:22:51   1767s] # Design Name: fullchip
[03/18 23:22:51   1767s] # Design Mode: 65nm
[03/18 23:22:51   1767s] # Analysis Mode: MMMC OCV 
[03/18 23:22:51   1767s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:22:51   1767s] # Signoff Settings: SI On 
[03/18 23:22:51   1767s] #################################################################################
[03/18 23:22:51   1767s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:22:51   1767s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2102.4M) ***
[03/18 23:22:52   1767s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:52   1767s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:22:52   1768s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:52   1768s] Starting SI iteration 2
[03/18 23:22:52   1768s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2102.4M) ***
[03/18 23:22:53   1768s]              0V	    VSS
[03/18 23:22:53   1768s]            0.9V	    VDD
[03/18 23:22:53   1768s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:22:53   1768s] #################################################################################
[03/18 23:22:53   1768s] # Design Stage: PostRoute
[03/18 23:22:53   1768s] # Design Name: fullchip
[03/18 23:22:53   1768s] # Design Mode: 65nm
[03/18 23:22:53   1768s] # Analysis Mode: MMMC OCV 
[03/18 23:22:53   1768s] # Parasitics Mode: No SPEF/RCDB
[03/18 23:22:53   1768s] # Signoff Settings: SI On 
[03/18 23:22:53   1768s] #################################################################################
[03/18 23:22:53   1768s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:22:53   1768s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2102.4M) ***
[03/18 23:22:54   1769s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:54   1769s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:22:54   1769s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2102.4M)
[03/18 23:22:54   1769s] Starting SI iteration 2
[03/18 23:22:54   1769s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2102.4M) ***
[03/18 23:22:56   1771s] Processing average sequential pin duty cycle 
[03/18 23:22:56   1771s] Processing average sequential pin duty cycle 
[03/18 23:22:56   1771s] Initializing cpe interface
[03/18 23:22:57   1773s] Processing average sequential pin duty cycle 
[03/18 23:23:01   1776s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1678.9M, totSessionCpu=0:29:36 **
[03/18 23:23:01   1776s] *** Changing analysis mode to setup ***
[03/18 23:23:01   1776s] Existing Dirty Nets : 0
[03/18 23:23:01   1776s] New Signature Flow (optDesignCheckOptions) ....
[03/18 23:23:01   1776s] #Taking db snapshot
[03/18 23:23:01   1776s] #Taking db snapshot ... done
[03/18 23:23:01   1776s] OPERPROF: Starting checkPlace at level 1, MEM:2121.5M
[03/18 23:23:01   1776s] z: 2, totalTracks: 1
[03/18 23:23:01   1776s] z: 4, totalTracks: 1
[03/18 23:23:01   1776s] z: 6, totalTracks: 1
[03/18 23:23:01   1776s] z: 8, totalTracks: 1
[03/18 23:23:01   1776s] #spOpts: N=65 
[03/18 23:23:01   1776s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.075, MEM:2121.5M
[03/18 23:23:01   1776s] Begin checking placement ... (start mem=2121.5M, init mem=2121.5M)
[03/18 23:23:01   1776s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.060, REAL:0.068, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2121.5M
[03/18 23:23:01   1776s] *info: Placed = 14128          (Fixed = 49)
[03/18 23:23:01   1776s] *info: Unplaced = 0           
[03/18 23:23:01   1776s] Placement Density:50.98%(71502/140250)
[03/18 23:23:01   1776s] Placement Density (including fixed std cells):50.98%(71502/140250)
[03/18 23:23:01   1776s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2119.9M
[03/18 23:23:01   1776s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2119.9M)
[03/18 23:23:01   1776s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.199, MEM:2119.9M
[03/18 23:23:01   1776s]  Initial DC engine is -> aae
[03/18 23:23:01   1776s]  
[03/18 23:23:01   1776s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 23:23:01   1776s]  
[03/18 23:23:01   1776s]  
[03/18 23:23:01   1776s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 23:23:01   1776s]  
[03/18 23:23:01   1776s] Reset EOS DB
[03/18 23:23:01   1776s] Ignoring AAE DB Resetting ...
[03/18 23:23:01   1776s]  Set Options for AAE Based Opt flow 
[03/18 23:23:01   1776s] *** optDesign -postRoute ***
[03/18 23:23:01   1776s] DRC Margin: user margin 0.0; extra margin 0
[03/18 23:23:01   1776s] Setup Target Slack: user slack 0
[03/18 23:23:01   1776s] Hold Target Slack: user slack 0
[03/18 23:23:01   1776s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 23:23:01   1776s] Opt: RC extraction mode changed to 'detail'
[03/18 23:23:01   1776s] All LLGs are deleted
[03/18 23:23:01   1776s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2119.9M
[03/18 23:23:01   1776s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2119.9M
[03/18 23:23:01   1776s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2119.9M
[03/18 23:23:01   1776s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2119.9M
[03/18 23:23:01   1776s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.020, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.101, MEM:2121.5M
[03/18 23:23:01   1776s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.106, MEM:2121.5M
[03/18 23:23:01   1776s] Include MVT Delays for Hold Opt
[03/18 23:23:01   1776s] Deleting Cell Server ...
[03/18 23:23:01   1776s] Deleting Lib Analyzer.
[03/18 23:23:01   1776s] ** INFO : this run is activating 'postRoute' automaton
[03/18 23:23:01   1776s] 
[03/18 23:23:01   1776s] Power view               = WC_VIEW
[03/18 23:23:01   1776s] Number of VT partitions  = 2
[03/18 23:23:01   1776s] Standard cells in design = 811
[03/18 23:23:01   1776s] Instances in design      = 14128
[03/18 23:23:01   1776s] 
[03/18 23:23:01   1776s] Instance distribution across the VT partitions:
[03/18 23:23:01   1776s] 
[03/18 23:23:01   1776s]  LVT : inst = 768 (5.4%), cells = 335 (41.31%)
[03/18 23:23:01   1776s]    Lib tcbn65gpluswc        : inst = 768 (5.4%)
[03/18 23:23:01   1776s] 
[03/18 23:23:01   1776s]  HVT : inst = 13360 (94.6%), cells = 461 (56.84%)
[03/18 23:23:01   1776s]    Lib tcbn65gpluswc        : inst = 13360 (94.6%)
[03/18 23:23:01   1776s] 
[03/18 23:23:01   1776s] Reporting took 0 sec
[03/18 23:23:01   1776s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:23:01   1776s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:23:01   1776s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:23:01   1776s] RC Extraction called in multi-corner(2) mode.
[03/18 23:23:01   1776s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:23:01   1776s] Process corner(s) are loaded.
[03/18 23:23:01   1776s]  Corner: Cmin
[03/18 23:23:01   1776s]  Corner: Cmax
[03/18 23:23:01   1776s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d -maxResLength 200  -extended
[03/18 23:23:01   1776s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:23:01   1776s]       RC Corner Indexes            0       1   
[03/18 23:23:01   1776s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:23:01   1776s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:23:01   1776s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:23:01   1776s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:23:01   1776s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:23:01   1776s] Shrink Factor                : 1.00000
[03/18 23:23:01   1777s] LayerId::1 widthSet size::4
[03/18 23:23:01   1777s] LayerId::2 widthSet size::4
[03/18 23:23:01   1777s] LayerId::3 widthSet size::4
[03/18 23:23:01   1777s] LayerId::4 widthSet size::4
[03/18 23:23:01   1777s] LayerId::5 widthSet size::4
[03/18 23:23:01   1777s] LayerId::6 widthSet size::4
[03/18 23:23:01   1777s] LayerId::7 widthSet size::4
[03/18 23:23:01   1777s] LayerId::8 widthSet size::4
[03/18 23:23:01   1777s] Initializing multi-corner capacitance tables ... 
[03/18 23:23:01   1777s] Initializing multi-corner resistance tables ...
[03/18 23:23:02   1777s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225624 ; uaWl: 0.998292 ; uaWlH: 0.211433 ; aWlH: 0.001309 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:23:02   1777s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2112.5M)
[03/18 23:23:02   1777s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for storing RC.
[03/18 23:23:02   1777s] Extracted 10.0013% (CPU Time= 0:00:00.4  MEM= 2184.0M)
[03/18 23:23:02   1777s] Extracted 20.0011% (CPU Time= 0:00:00.6  MEM= 2184.0M)
[03/18 23:23:02   1777s] Extracted 30.001% (CPU Time= 0:00:00.7  MEM= 2184.0M)
[03/18 23:23:02   1777s] Extracted 40.0008% (CPU Time= 0:00:00.8  MEM= 2184.0M)
[03/18 23:23:02   1778s] Extracted 50.0014% (CPU Time= 0:00:00.9  MEM= 2184.0M)
[03/18 23:23:02   1778s] Extracted 60.0013% (CPU Time= 0:00:01.0  MEM= 2184.0M)
[03/18 23:23:02   1778s] Extracted 70.0011% (CPU Time= 0:00:01.1  MEM= 2184.0M)
[03/18 23:23:03   1778s] Extracted 80.001% (CPU Time= 0:00:01.3  MEM= 2184.0M)
[03/18 23:23:03   1778s] Extracted 90.0008% (CPU Time= 0:00:01.5  MEM= 2188.0M)
[03/18 23:23:03   1779s] Extracted 100% (CPU Time= 0:00:02.0  MEM= 2188.0M)
[03/18 23:23:03   1779s] Number of Extracted Resistors     : 257788
[03/18 23:23:03   1779s] Number of Extracted Ground Cap.   : 256237
[03/18 23:23:03   1779s] Number of Extracted Coupling Cap. : 371932
[03/18 23:23:03   1779s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2147.957M)
[03/18 23:23:03   1779s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:23:03   1779s]  Corner: Cmin
[03/18 23:23:03   1779s]  Corner: Cmax
[03/18 23:23:03   1779s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2148.0M)
[03/18 23:23:03   1779s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:23:04   1779s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d': 15922 access done (mem: 2151.957M)
[03/18 23:23:04   1779s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2151.957M)
[03/18 23:23:04   1779s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2151.957M)
[03/18 23:23:04   1779s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:23:04   1780s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d': 0 access done (mem: 2151.957M)
[03/18 23:23:04   1780s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2151.957M)
[03/18 23:23:04   1780s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:03.0  MEM: 2151.957M)
[03/18 23:23:04   1780s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2151.957M)
[03/18 23:23:04   1780s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2152.0M)
[03/18 23:23:04   1780s] LayerId::1 widthSet size::4
[03/18 23:23:04   1780s] LayerId::2 widthSet size::4
[03/18 23:23:04   1780s] LayerId::3 widthSet size::4
[03/18 23:23:04   1780s] LayerId::4 widthSet size::4
[03/18 23:23:04   1780s] LayerId::5 widthSet size::4
[03/18 23:23:04   1780s] LayerId::6 widthSet size::4
[03/18 23:23:04   1780s] LayerId::7 widthSet size::4
[03/18 23:23:04   1780s] LayerId::8 widthSet size::4
[03/18 23:23:04   1780s] Initializing multi-corner capacitance tables ... 
[03/18 23:23:05   1780s] Initializing multi-corner resistance tables ...
[03/18 23:23:05   1780s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225624 ; uaWl: 0.998292 ; uaWlH: 0.211433 ; aWlH: 0.001309 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:23:05   1780s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2152.0M)
[03/18 23:23:05   1780s] Start AAE Lib Loading. (MEM=2151.96)
[03/18 23:23:05   1780s] End AAE Lib Loading. (MEM=2171.04 CPU=0:00:00.0 Real=0:00:00.0)
[03/18 23:23:05   1780s] End AAE Lib Interpolated Model. (MEM=2171.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:05   1780s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:23:05   1780s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:23:05   1780s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[03/18 23:23:05   1780s] Starting delay calculation for Hold views
[03/18 23:23:05   1780s] #################################################################################
[03/18 23:23:05   1780s] # Design Stage: PostRoute
[03/18 23:23:05   1780s] # Design Name: fullchip
[03/18 23:23:05   1780s] # Design Mode: 65nm
[03/18 23:23:05   1780s] # Analysis Mode: MMMC OCV 
[03/18 23:23:05   1780s] # Parasitics Mode: SPEF/RCDB
[03/18 23:23:05   1780s] # Signoff Settings: SI Off 
[03/18 23:23:05   1780s] #################################################################################
[03/18 23:23:05   1780s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:23:05   1780s] Calculate late delays in OCV mode...
[03/18 23:23:05   1780s] Calculate early delays in OCV mode...
[03/18 23:23:05   1780s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 23:23:05   1780s] Start delay calculation (fullDC) (1 T). (MEM=0.0351562)
[03/18 23:23:05   1780s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:23:05   1780s] End AAE Lib Interpolated Model. (MEM=19.7617 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:05   1780s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:23:05   1780s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:23:05   1780s] Total number of fetched objects 15922
[03/18 23:23:05   1780s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:23:05   1780s] End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:02.0)
[03/18 23:23:05   1780s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.5 REAL=0:00:04.0)
[03/18 23:23:05   1780s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 0.0M) ***
[03/18 23:23:05   1780s] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:00:42.3 mem=0.0M)
[03/18 23:23:05   1780s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:00:42.3 mem=0.0M ***
[03/18 23:23:05   1780s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), mem = 0.0M
[03/18 23:23:05   1780s] 
[03/18 23:23:05   1780s] =============================================================================================
[03/18 23:23:05   1780s]  Step TAT Report for QThreadWorker #1
[03/18 23:23:05   1780s] =============================================================================================
[03/18 23:23:05   1780s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:23:05   1780s] ---------------------------------------------------------------------------------------------
[03/18 23:23:05   1780s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:05   1780s] [ TimingUpdate           ]      1   0:00:00.7  (  12.3 % )     0:00:04.4 /  0:00:04.4    1.0
[03/18 23:23:05   1780s] [ FullDelayCalc          ]      1   0:00:03.6  (  61.1 % )     0:00:03.6 /  0:00:03.7    1.0
[03/18 23:23:05   1780s] [ SlackTraversorInit     ]      1   0:00:00.5  (   8.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:23:05   1780s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:05   1780s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:05   1780s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:05   1780s] [ MISC                   ]          0:00:01.1  (  18.5 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 23:23:05   1780s] ---------------------------------------------------------------------------------------------
[03/18 23:23:05   1780s]  QThreadWorker #1 TOTAL             0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.9    1.0
[03/18 23:23:05   1780s] ---------------------------------------------------------------------------------------------
[03/18 23:23:05   1780s] 
[03/18 23:23:11   1785s]  
_______________________________________________________________________
[03/18 23:23:12   1786s] Starting delay calculation for Setup views
[03/18 23:23:12   1786s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:23:12   1786s] #################################################################################
[03/18 23:23:12   1786s] # Design Stage: PostRoute
[03/18 23:23:12   1786s] # Design Name: fullchip
[03/18 23:23:12   1786s] # Design Mode: 65nm
[03/18 23:23:12   1786s] # Analysis Mode: MMMC OCV 
[03/18 23:23:12   1786s] # Parasitics Mode: SPEF/RCDB
[03/18 23:23:12   1786s] # Signoff Settings: SI On 
[03/18 23:23:12   1786s] #################################################################################
[03/18 23:23:12   1786s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:23:12   1786s] Setting infinite Tws ...
[03/18 23:23:12   1786s] First Iteration Infinite Tw... 
[03/18 23:23:12   1786s] Calculate early delays in OCV mode...
[03/18 23:23:12   1786s] Calculate late delays in OCV mode...
[03/18 23:23:12   1786s] Calculate early delays in OCV mode...
[03/18 23:23:12   1786s] Calculate late delays in OCV mode...
[03/18 23:23:12   1786s] Topological Sorting (REAL = 0:00:00.0, MEM = 2171.0M, InitMEM = 2171.0M)
[03/18 23:23:12   1786s] Start delay calculation (fullDC) (1 T). (MEM=2171.04)
[03/18 23:23:12   1786s] *** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
[03/18 23:23:12   1787s] End AAE Lib Interpolated Model. (MEM=2182.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:17   1791s] Total number of fetched objects 15922
[03/18 23:23:17   1791s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:23:21   1796s] Total number of fetched objects 15922
[03/18 23:23:21   1796s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:23:21   1796s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:23:22   1796s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/18 23:23:22   1796s] End delay calculation. (MEM=2238.52 CPU=0:00:08.6 REAL=0:00:09.0)
[03/18 23:23:22   1796s] End delay calculation (fullDC). (MEM=2211.44 CPU=0:00:09.6 REAL=0:00:10.0)
[03/18 23:23:22   1796s] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 2211.4M) ***
[03/18 23:23:23   1797s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2211.4M)
[03/18 23:23:23   1797s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:23:23   1797s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2211.4M)
[03/18 23:23:23   1798s] 
[03/18 23:23:23   1798s] Executing IPO callback for view pruning ..
[03/18 23:23:24   1798s] 
[03/18 23:23:24   1798s] Active setup views:
[03/18 23:23:24   1799s] Starting SI iteration 2
[03/18 23:23:25   1799s] Calculate early delays in OCV mode...
[03/18 23:23:25   1799s] Calculate late delays in OCV mode...
[03/18 23:23:25   1799s] Calculate early delays in OCV mode...
[03/18 23:23:25   1799s] Calculate late delays in OCV mode...
[03/18 23:23:25   1799s] Start delay calculation (fullDC) (1 T). (MEM=2173.65)
[03/18 23:23:25   1799s] End AAE Lib Interpolated Model. (MEM=2173.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:25   1799s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:23:25   1799s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
[03/18 23:23:25   1799s] Total number of fetched objects 15922
[03/18 23:23:25   1799s] AAE_INFO-618: Total number of nets in the design is 15942,  0.3 percent of the nets selected for SI analysis
[03/18 23:23:26   1800s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:23:26   1800s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:23:26   1800s] Total number of fetched objects 15922
[03/18 23:23:26   1800s] AAE_INFO-618: Total number of nets in the design is 15942,  5.6 percent of the nets selected for SI analysis
[03/18 23:23:26   1800s] End delay calculation. (MEM=2160.8 CPU=0:00:01.0 REAL=0:00:01.0)
[03/18 23:23:26   1800s] End delay calculation (fullDC). (MEM=2160.8 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 23:23:26   1800s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2160.8M) ***
[03/18 23:23:26   1801s] *** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:14.0 totSessionCpu=0:30:01 mem=2160.8M)
[03/18 23:23:27   1802s] 
[03/18 23:23:27   1802s] Active setup views:
[03/18 23:23:27   1802s] End AAE Lib Interpolated Model. (MEM=2176.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:27   1802s] ** Profile ** Start :  cpu=0:00:00.0, mem=2176.1M
[03/18 23:23:27   1802s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2176.1M
[03/18 23:23:27   1802s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.079, MEM:2176.1M
[03/18 23:23:28   1802s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2176.1M
[03/18 23:23:28   1802s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2176.1M
[03/18 23:23:28   1803s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=2176.1M
[03/18 23:23:28   1803s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1793.0M, totSessionCpu=0:30:03 **
[03/18 23:23:28   1803s] Setting latch borrow mode to budget during optimization.
[03/18 23:23:30   1804s] Info: Done creating the CCOpt slew target map.
[03/18 23:23:30   1804s] Glitch fixing enabled
[03/18 23:23:30   1804s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:23:30   1804s] optDesignOneStep: Power Flow
[03/18 23:23:30   1804s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:23:30   1804s] Running CCOpt-PRO on entire clock network
[03/18 23:23:30   1804s] Net route status summary:
[03/18 23:23:30   1804s]   Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:23:30   1804s]   Non-clock: 15878 (unrouted=20, trialRouted=0, noStatus=0, routed=15858, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:23:30   1804s] Clock tree cells fixed by user: 0 out of 63 (0%)
[03/18 23:23:30   1804s] PRO...
[03/18 23:23:30   1804s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/18 23:23:30   1804s] Initializing clock structures...
[03/18 23:23:30   1804s]   Creating own balancer
[03/18 23:23:30   1804s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/18 23:23:30   1804s]   Removing CTS place status from clock tree and sinks.
[03/18 23:23:30   1804s]   Removed CTS place status from 49 clock cells (out of 65 ) and 0 clock sinks (out of 0 ).
[03/18 23:23:30   1804s]   Initializing legalizer
[03/18 23:23:30   1804s]   Using cell based legalization.
[03/18 23:23:30   1804s] OPERPROF: Starting DPlace-Init at level 1, MEM:2166.6M
[03/18 23:23:30   1804s] z: 2, totalTracks: 1
[03/18 23:23:30   1804s] z: 4, totalTracks: 1
[03/18 23:23:30   1804s] z: 6, totalTracks: 1
[03/18 23:23:30   1804s] z: 8, totalTracks: 1
[03/18 23:23:30   1804s] #spOpts: N=65 mergeVia=F 
[03/18 23:23:30   1804s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2166.6M
[03/18 23:23:30   1804s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2166.6M
[03/18 23:23:30   1804s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2166.6MB).
[03/18 23:23:30   1804s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.114, MEM:2166.6M
[03/18 23:23:30   1804s] (I)       Load db... (mem=2166.6M)
[03/18 23:23:30   1804s] (I)       Read data from FE... (mem=2166.6M)
[03/18 23:23:30   1804s] (I)       Read nodes and places... (mem=2166.6M)
[03/18 23:23:30   1804s] (I)       Number of ignored instance 0
[03/18 23:23:30   1804s] (I)       Number of inbound cells 0
[03/18 23:23:30   1804s] (I)       numMoveCells=14128, numMacros=0  numPads=205  numMultiRowHeightInsts=0
[03/18 23:23:30   1804s] (I)       cell height: 3600, count: 14128
[03/18 23:23:30   1804s] (I)       Done Read nodes and places (cpu=0.020s, mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Read rows... (mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Done Read rows (cpu=0.000s, mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Done Read data from FE (cpu=0.020s, mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Done Load db (cpu=0.020s, mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Constructing placeable region... (mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Constructing bin map
[03/18 23:23:30   1804s] (I)       Initialize bin information with width=36000 height=36000
[03/18 23:23:30   1804s] (I)       Done constructing bin map
[03/18 23:23:30   1804s] (I)       Removing 0 blocked bin with high fixed inst density
[03/18 23:23:30   1804s] (I)       Compute region effective width... (mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Done Compute region effective width (cpu=0.000s, mem=2168.7M)
[03/18 23:23:30   1804s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2168.7M)
[03/18 23:23:30   1804s]   Accumulated time to calculate placeable region: 0.03
[03/18 23:23:30   1804s]   Accumulated time to calculate placeable region: 0.03
[03/18 23:23:30   1804s]   Reconstructing clock tree datastructures...
[03/18 23:23:30   1804s]     Validating CTS configuration...
[03/18 23:23:30   1804s]     Checking module port directions...
[03/18 23:23:30   1804s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:23:30   1804s]     Non-default CCOpt properties:
[03/18 23:23:30   1804s]     adjacent_rows_legal: true (default: false)
[03/18 23:23:30   1804s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/18 23:23:30   1804s]     cell_density is set for at least one key
[03/18 23:23:30   1804s]     cell_halo_rows: 0 (default: 1)
[03/18 23:23:30   1804s]     cell_halo_sites: 0 (default: 4)
[03/18 23:23:30   1804s]     clock_nets_detailed_routed: 1 (default: false)
[03/18 23:23:30   1804s]     cloning_copy_activity: 1 (default: false)
[03/18 23:23:30   1804s]     force_design_routing_status: 1 (default: auto)
[03/18 23:23:30   1804s]     primary_delay_corner: WC (default: )
[03/18 23:23:30   1804s]     route_type is set for at least one key
[03/18 23:23:30   1804s]     target_insertion_delay is set for at least one key
[03/18 23:23:30   1804s]     target_skew is set for at least one key
[03/18 23:23:30   1804s]     target_skew_wire is set for at least one key
[03/18 23:23:30   1804s]     update_io_latency: 0 (default: true)
[03/18 23:23:30   1804s]     Route type trimming info:
[03/18 23:23:30   1804s]       No route type modifications were made.
[03/18 23:23:30   1804s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:23:30   1804s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:23:30   1804s] Summary for sequential cells identification: 
[03/18 23:23:30   1804s]   Identified SBFF number: 199
[03/18 23:23:30   1804s]   Identified MBFF number: 0
[03/18 23:23:30   1804s]   Identified SB Latch number: 0
[03/18 23:23:30   1804s]   Identified MB Latch number: 0
[03/18 23:23:30   1804s]   Not identified SBFF number: 0
[03/18 23:23:30   1804s]   Not identified MBFF number: 0
[03/18 23:23:30   1804s]   Not identified SB Latch number: 0
[03/18 23:23:30   1804s]   Not identified MB Latch number: 0
[03/18 23:23:30   1804s]   Number of sequential cells which are not FFs: 104
[03/18 23:23:30   1804s]  Visiting view : BC_VIEW
[03/18 23:23:30   1804s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 0
[03/18 23:23:30   1804s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:23:30   1804s]  Visiting view : WC_VIEW
[03/18 23:23:30   1804s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 1
[03/18 23:23:30   1804s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:23:30   1804s]  Visiting view : BC_VIEW
[03/18 23:23:30   1804s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 0
[03/18 23:23:30   1804s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:23:30   1804s]  Setting StdDelay to 14.50
[03/18 23:23:30   1804s] Creating Cell Server, finished. 
[03/18 23:23:30   1804s] 
[03/18 23:23:30   1804s] (I)       Initializing Steiner engine. 
[03/18 23:23:30   1805s] End AAE Lib Interpolated Model. (MEM=2177.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:30   1805s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/18 23:23:30   1805s]     Original list had 9 cells:
[03/18 23:23:30   1805s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:23:30   1805s]     Library trimming was not able to trim any cells:
[03/18 23:23:30   1805s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:23:30   1805s]     Accumulated time to calculate placeable region: 0.03
[03/18 23:23:30   1805s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/18 23:23:30   1805s]     Original list had 8 cells:
[03/18 23:23:30   1805s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:23:30   1805s]     Library trimming was not able to trim any cells:
[03/18 23:23:30   1805s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:23:30   1805s]     Accumulated time to calculate placeable region: 0.03
[03/18 23:23:31   1806s]     Clock tree balancer configuration for clock_tree clk:
[03/18 23:23:31   1806s]     Non-default CCOpt properties:
[03/18 23:23:31   1806s]       cell_density: 1 (default: 0.75)
[03/18 23:23:31   1806s]       route_type (leaf): default_route_type_leaf (default: default)
[03/18 23:23:31   1806s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/18 23:23:31   1806s]       route_type (top): default_route_type_nonleaf (default: default)
[03/18 23:23:31   1806s]     For power domain auto-default:
[03/18 23:23:31   1806s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 23:23:31   1806s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 23:23:31   1806s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/18 23:23:31   1806s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 140250.240um^2
[03/18 23:23:31   1806s]     Top Routing info:
[03/18 23:23:31   1806s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:23:31   1806s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/18 23:23:31   1806s]     Trunk Routing info:
[03/18 23:23:31   1806s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:23:31   1806s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 23:23:31   1806s]     Leaf Routing info:
[03/18 23:23:31   1806s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/18 23:23:31   1806s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 23:23:31   1806s]     For timing_corner WC:setup, late and power domain auto-default:
[03/18 23:23:31   1806s]       Slew time target (leaf):    0.105ns
[03/18 23:23:31   1806s]       Slew time target (trunk):   0.105ns
[03/18 23:23:31   1806s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/18 23:23:31   1806s]       Buffer unit delay: 0.057ns
[03/18 23:23:31   1806s]       Buffer max distance: 562.449um
[03/18 23:23:31   1806s]     Fastest wire driving cells and distances:
[03/18 23:23:31   1806s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/18 23:23:31   1806s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/18 23:23:31   1806s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     Logic Sizing Table:
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     ----------------------------------------------------------
[03/18 23:23:31   1806s]     Cell    Instance count    Source    Eligible library cells
[03/18 23:23:31   1806s]     ----------------------------------------------------------
[03/18 23:23:31   1806s]       (empty table)
[03/18 23:23:31   1806s]     ----------------------------------------------------------
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     Clock tree balancer configuration for skew_group clk/CON:
[03/18 23:23:31   1806s]       Sources:                     pin clk
[03/18 23:23:31   1806s]       Total number of sinks:       4472
[03/18 23:23:31   1806s]       Delay constrained sinks:     4472
[03/18 23:23:31   1806s]       Non-leaf sinks:              0
[03/18 23:23:31   1806s]       Ignore pins:                 0
[03/18 23:23:31   1806s]      Timing corner WC:setup.late:
[03/18 23:23:31   1806s]       Skew target:                 0.057ns
[03/18 23:23:31   1806s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:23:31   1806s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:23:31   1806s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 23:23:31   1806s]     Primary reporting skew groups are:
[03/18 23:23:31   1806s]     skew_group clk/CON with 4472 clock sinks
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     Via Selection for Estimated Routes (rule default):
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     --------------------------------------------------------------
[03/18 23:23:31   1806s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/18 23:23:31   1806s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/18 23:23:31   1806s]     --------------------------------------------------------------
[03/18 23:23:31   1806s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/18 23:23:31   1806s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/18 23:23:31   1806s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/18 23:23:31   1806s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/18 23:23:31   1806s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/18 23:23:31   1806s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/18 23:23:31   1806s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/18 23:23:31   1806s]     --------------------------------------------------------------
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     No ideal or dont_touch nets found in the clock tree
[03/18 23:23:31   1806s]     No dont_touch hnets found in the clock tree
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     Filtering reasons for cell type: buffer
[03/18 23:23:31   1806s]     =======================================
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:23:31   1806s]     Clock trees    Power domain    Reason                         Library cells
[03/18 23:23:31   1806s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:23:31   1806s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/18 23:23:31   1806s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     Filtering reasons for cell type: inverter
[03/18 23:23:31   1806s]     =========================================
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:23:31   1806s]     Clock trees    Power domain    Reason                         Library cells
[03/18 23:23:31   1806s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:23:31   1806s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/18 23:23:31   1806s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     
[03/18 23:23:31   1806s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/18 23:23:31   1806s]     CCOpt configuration status: all checks passed.
[03/18 23:23:31   1806s]   Reconstructing clock tree datastructures done.
[03/18 23:23:31   1806s] Initializing clock structures done.
[03/18 23:23:31   1806s] PRO...
[03/18 23:23:31   1806s]   PRO active optimizations:
[03/18 23:23:31   1806s]    - DRV fixing with cell sizing
[03/18 23:23:31   1806s]   
[03/18 23:23:31   1806s]   Detected clock skew data from CTS
[03/18 23:23:31   1806s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 23:23:31   1806s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 23:23:31   1806s]   Clock DAG stats PRO initial state:
[03/18 23:23:31   1806s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:23:31   1806s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:23:31   1806s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:23:31   1806s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:23:31   1806s]     wire capacitance : top=0.000pF, trunk=0.231pF, leaf=2.779pF, total=3.011pF
[03/18 23:23:31   1806s]     wire lengths     : top=0.000um, trunk=1786.000um, leaf=17142.590um, total=18928.590um
[03/18 23:23:31   1806s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.600um, total=5532.000um
[03/18 23:23:31   1806s]   Clock DAG net violations PRO initial state: none
[03/18 23:23:31   1806s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/18 23:23:31   1806s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.012ns max=0.086ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:23:31   1806s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:23:31   1806s]   Clock DAG library cell distribution PRO initial state {count}:
[03/18 23:23:31   1806s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:23:31   1806s]   Primary reporting skew groups PRO initial state:
[03/18 23:23:31   1806s]     skew_group default.clk/CON: unconstrained
[03/18 23:23:31   1806s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:23:31   1806s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:23:32   1806s]   Skew group summary PRO initial state:
[03/18 23:23:32   1806s]     skew_group clk/CON: insertion delay [min=0.164, max=0.289, avg=0.204, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.164, 0.221} (wid=0.026 ws=0.024) (gid=0.264 gs=0.112)
[03/18 23:23:32   1806s]   Recomputing CTS skew targets...
[03/18 23:23:32   1806s]   Resolving skew group constraints...
[03/18 23:23:32   1806s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/18 23:23:32   1806s]   Resolving skew group constraints done.
[03/18 23:23:32   1806s]   Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/18 23:23:32   1806s]   Fixing DRVs...
[03/18 23:23:32   1806s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/18 23:23:32   1806s]   CCOpt-PRO: considered: 64, tested: 64, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/18 23:23:32   1806s]   
[03/18 23:23:32   1806s]   PRO Statistics: Fix DRVs (cell sizing):
[03/18 23:23:32   1806s]   =======================================
[03/18 23:23:32   1806s]   
[03/18 23:23:32   1806s]   Cell changes by Net Type:
[03/18 23:23:32   1806s]   
[03/18 23:23:32   1806s]   -------------------------------------------------------------------------------------------------
[03/18 23:23:32   1806s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/18 23:23:32   1806s]   -------------------------------------------------------------------------------------------------
[03/18 23:23:32   1806s]   top                0            0           0            0                    0                0
[03/18 23:23:32   1806s]   trunk              0            0           0            0                    0                0
[03/18 23:23:32   1806s]   leaf               0            0           0            0                    0                0
[03/18 23:23:32   1806s]   -------------------------------------------------------------------------------------------------
[03/18 23:23:32   1806s]   Total              0            0           0            0                    0                0
[03/18 23:23:32   1806s]   -------------------------------------------------------------------------------------------------
[03/18 23:23:32   1806s]   
[03/18 23:23:32   1806s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/18 23:23:32   1806s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/18 23:23:32   1806s]   
[03/18 23:23:32   1806s]   Clock DAG stats PRO after DRV fixing:
[03/18 23:23:32   1806s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:23:32   1806s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:23:32   1806s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:23:32   1806s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:23:32   1806s]     wire capacitance : top=0.000pF, trunk=0.231pF, leaf=2.779pF, total=3.011pF
[03/18 23:23:32   1806s]     wire lengths     : top=0.000um, trunk=1786.000um, leaf=17142.590um, total=18928.590um
[03/18 23:23:32   1806s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.600um, total=5532.000um
[03/18 23:23:32   1806s]   Clock DAG net violations PRO after DRV fixing: none
[03/18 23:23:32   1806s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[03/18 23:23:32   1806s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.012ns max=0.086ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:23:32   1806s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:23:32   1806s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[03/18 23:23:32   1806s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:23:32   1806s]   Primary reporting skew groups PRO after DRV fixing:
[03/18 23:23:32   1806s]     skew_group default.clk/CON: unconstrained
[03/18 23:23:32   1806s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:23:32   1806s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:23:32   1807s]   Skew group summary PRO after DRV fixing:
[03/18 23:23:32   1807s]     skew_group clk/CON: insertion delay [min=0.164, max=0.289, avg=0.204, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.164, 0.221} (wid=0.026 ws=0.024) (gid=0.264 gs=0.112)
[03/18 23:23:32   1807s]   Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   Slew Diagnostics: After DRV fixing
[03/18 23:23:32   1807s]   ==================================
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   Global Causes:
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   -------------------------------------
[03/18 23:23:32   1807s]   Cause
[03/18 23:23:32   1807s]   -------------------------------------
[03/18 23:23:32   1807s]   DRV fixing with buffering is disabled
[03/18 23:23:32   1807s]   -------------------------------------
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   Top 5 overslews:
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   ---------------------------------
[03/18 23:23:32   1807s]   Overslew    Causes    Driving Pin
[03/18 23:23:32   1807s]   ---------------------------------
[03/18 23:23:32   1807s]     (empty table)
[03/18 23:23:32   1807s]   ---------------------------------
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   -------------------
[03/18 23:23:32   1807s]   Cause    Occurences
[03/18 23:23:32   1807s]   -------------------
[03/18 23:23:32   1807s]     (empty table)
[03/18 23:23:32   1807s]   -------------------
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   Violation diagnostics counts from the 0 nodes that have violations:
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   -------------------
[03/18 23:23:32   1807s]   Cause    Occurences
[03/18 23:23:32   1807s]   -------------------
[03/18 23:23:32   1807s]     (empty table)
[03/18 23:23:32   1807s]   -------------------
[03/18 23:23:32   1807s]   
[03/18 23:23:32   1807s]   Reconnecting optimized routes...
[03/18 23:23:32   1807s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:23:32   1807s]   Set dirty flag on 0 insts, 0 nets
[03/18 23:23:32   1807s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/18 23:23:32   1807s] End AAE Lib Interpolated Model. (MEM=2218.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:32   1807s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/18 23:23:32   1807s]   Clock DAG stats PRO final:
[03/18 23:23:32   1807s]     cell counts      : b=63, i=0, icg=0, nicg=0, l=0, total=63
[03/18 23:23:32   1807s]     cell areas       : b=630.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=630.720um^2
[03/18 23:23:32   1807s]     cell capacitance : b=0.344pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.344pF
[03/18 23:23:32   1807s]     sink capacitance : count=4472, total=3.980pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/18 23:23:32   1807s]     wire capacitance : top=0.000pF, trunk=0.231pF, leaf=2.779pF, total=3.011pF
[03/18 23:23:32   1807s]     wire lengths     : top=0.000um, trunk=1786.000um, leaf=17142.590um, total=18928.590um
[03/18 23:23:32   1807s]     hp wire lengths  : top=0.000um, trunk=1079.400um, leaf=4452.600um, total=5532.000um
[03/18 23:23:32   1807s]   Clock DAG net violations PRO final: none
[03/18 23:23:32   1807s]   Clock DAG primary half-corner transition distribution PRO final:
[03/18 23:23:32   1807s]     Trunk : target=0.105ns count=19 avg=0.030ns sd=0.025ns min=0.012ns max=0.086ns {15 <= 0.063ns, 3 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
[03/18 23:23:32   1807s]     Leaf  : target=0.105ns count=45 avg=0.092ns sd=0.003ns min=0.087ns max=0.101ns {0 <= 0.063ns, 0 <= 0.084ns, 38 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
[03/18 23:23:32   1807s]   Clock DAG library cell distribution PRO final {count}:
[03/18 23:23:32   1807s]      Bufs: CKBD16: 61 CKBD12: 2 
[03/18 23:23:32   1807s]   Primary reporting skew groups PRO final:
[03/18 23:23:32   1807s]     skew_group default.clk/CON: unconstrained
[03/18 23:23:32   1807s]         min path sink: core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_4_/CP
[03/18 23:23:32   1807s]         max path sink: core_instance_ofifo_inst_col_idx_7__fifo_instance_q5_reg_5_/CP
[03/18 23:23:32   1807s]   Skew group summary PRO final:
[03/18 23:23:32   1807s]     skew_group clk/CON: insertion delay [min=0.164, max=0.289, avg=0.204, sd=0.031], skew [0.125 vs 0.057*], 75.4% {0.164, 0.221} (wid=0.026 ws=0.024) (gid=0.264 gs=0.112)
[03/18 23:23:32   1807s] PRO done.
[03/18 23:23:32   1807s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/18 23:23:32   1807s] numClockCells = 65, numClockCellsFixed = 0, numClockCellsRestored = 49, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/18 23:23:32   1807s] Net route status summary:
[03/18 23:23:32   1807s]   Clock:        64 (unrouted=0, trialRouted=0, noStatus=0, routed=64, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:23:32   1807s]   Non-clock: 15878 (unrouted=20, trialRouted=0, noStatus=0, routed=15858, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 23:23:32   1807s] Updating delays...
[03/18 23:23:33   1807s] Updating delays done.
[03/18 23:23:33   1807s] PRO done. (took cpu=0:00:03.1 real=0:00:03.1)
[03/18 23:23:33   1807s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2256.4M
[03/18 23:23:33   1807s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.057, MEM:2256.4M
[03/18 23:23:33   1808s] skipped the cell partition in DRV
[03/18 23:23:33   1808s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 23:23:33   1808s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:23:33   1808s] optDesignOneStep: Power Flow
[03/18 23:23:33   1808s] #InfoCS: Num dontuse cells 92, Num usable cells 755
[03/18 23:23:33   1808s] **INFO: Start fixing DRV (Mem = 2167.43M) ...
[03/18 23:23:33   1808s] Begin: GigaOpt DRV Optimization
[03/18 23:23:33   1808s] Glitch fixing enabled
[03/18 23:23:33   1808s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/18 23:23:34   1808s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:23:34   1808s] End AAE Lib Interpolated Model. (MEM=2167.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:34   1808s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:08.5/0:41:12.2 (0.7), mem = 2167.4M
[03/18 23:23:34   1808s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.34
[03/18 23:23:34   1808s] (I,S,L,T): WC_VIEW: 35.3847, 5.08697, 0.515204, 40.9868
[03/18 23:23:34   1808s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:23:34   1808s] ### Creating PhyDesignMc. totSessionCpu=0:30:09 mem=2167.4M
[03/18 23:23:34   1808s] OPERPROF: Starting DPlace-Init at level 1, MEM:2167.4M
[03/18 23:23:34   1808s] z: 2, totalTracks: 1
[03/18 23:23:34   1808s] z: 4, totalTracks: 1
[03/18 23:23:34   1808s] z: 6, totalTracks: 1
[03/18 23:23:34   1808s] z: 8, totalTracks: 1
[03/18 23:23:34   1808s] #spOpts: N=65 mergeVia=F 
[03/18 23:23:34   1808s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2167.4M
[03/18 23:23:34   1808s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:2167.4M
[03/18 23:23:34   1808s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2167.4MB).
[03/18 23:23:34   1808s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:2167.4M
[03/18 23:23:34   1808s] TotalInstCnt at PhyDesignMc Initialization: 14,128
[03/18 23:23:34   1808s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:09 mem=2167.4M
[03/18 23:23:34   1808s] ### Creating RouteCongInterface, started
[03/18 23:23:34   1808s] ### Creating LA Mngr. totSessionCpu=0:30:09 mem=2295.6M
[03/18 23:23:35   1810s] ### Creating LA Mngr, finished. totSessionCpu=0:30:10 mem=2311.6M
[03/18 23:23:35   1810s] ### Creating RouteCongInterface, finished
[03/18 23:23:35   1810s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 23:23:35   1810s] 
[03/18 23:23:35   1810s] Creating Lib Analyzer ...
[03/18 23:23:35   1810s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:23:35   1810s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:23:35   1810s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:23:35   1810s] 
[03/18 23:23:37   1811s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:12 mem=2311.6M
[03/18 23:23:37   1811s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:12 mem=2311.6M
[03/18 23:23:37   1811s] Creating Lib Analyzer, finished. 
[03/18 23:23:39   1813s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/18 23:23:39   1813s] **INFO: Disabling fanout fix in postRoute stage.
[03/18 23:23:39   1813s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2330.6M
[03/18 23:23:39   1813s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2330.6M
[03/18 23:23:39   1814s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:23:39   1814s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/18 23:23:39   1814s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:23:39   1814s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 23:23:39   1814s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:23:40   1814s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:23:40   1814s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  50.98|          |         |
[03/18 23:23:40   1814s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:23:40   1814s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  50.98| 0:00:00.0|  2330.6M|
[03/18 23:23:40   1814s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 23:23:40   1814s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:23:40   1814s] Layer 3 has 64 constrained nets 
[03/18 23:23:40   1814s] Layer 7 has 3 constrained nets 
[03/18 23:23:40   1814s] **** End NDR-Layer Usage Statistics ****
[03/18 23:23:40   1814s] 
[03/18 23:23:40   1814s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2330.6M) ***
[03/18 23:23:40   1814s] 
[03/18 23:23:40   1814s] Begin: glitch net info
[03/18 23:23:40   1814s] glitch slack range: number of glitch nets
[03/18 23:23:40   1814s] glitch slack < -0.32 : 0
[03/18 23:23:40   1814s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:23:40   1814s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:23:40   1814s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:23:40   1814s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:23:40   1814s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:23:40   1814s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:23:40   1814s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:23:40   1814s] -0.04 < glitch slack : 0
[03/18 23:23:40   1814s] End: glitch net info
[03/18 23:23:40   1814s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2311.6M
[03/18 23:23:40   1814s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2311.6M
[03/18 23:23:40   1814s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:23:40   1815s] (I,S,L,T): WC_VIEW: 35.3847, 5.08697, 0.515204, 40.9868
[03/18 23:23:40   1815s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.34
[03/18 23:23:40   1815s] *** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:30:15.0/0:41:18.8 (0.7), mem = 2311.6M
[03/18 23:23:40   1815s] 
[03/18 23:23:40   1815s] =============================================================================================
[03/18 23:23:40   1815s]  Step TAT Report for DrvOpt #9
[03/18 23:23:40   1815s] =============================================================================================
[03/18 23:23:40   1815s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:23:40   1815s] ---------------------------------------------------------------------------------------------
[03/18 23:23:40   1815s] [ SlackTraversorInit     ]      1   0:00:00.5  (   7.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:23:40   1815s] [ LibAnalyzerInit        ]      2   0:00:02.5  (  37.4 % )     0:00:02.5 /  0:00:02.5    1.0
[03/18 23:23:40   1815s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:40   1815s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:23:40   1815s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 23:23:40   1815s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:23:40   1815s] [ DrvFindVioNets         ]      2   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:23:40   1815s] [ DrvComputeSummary      ]      2   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:23:40   1815s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:23:40   1815s] [ MISC                   ]          0:00:02.6  (  39.7 % )     0:00:02.6 /  0:00:02.6    1.0
[03/18 23:23:40   1815s] ---------------------------------------------------------------------------------------------
[03/18 23:23:40   1815s]  DrvOpt #9 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[03/18 23:23:40   1815s] ---------------------------------------------------------------------------------------------
[03/18 23:23:40   1815s] 
[03/18 23:23:40   1815s] drv optimizer changes nothing and skips refinePlace
[03/18 23:23:40   1815s] End: GigaOpt DRV Optimization
[03/18 23:23:40   1815s] **optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 1920.7M, totSessionCpu=0:30:15 **
[03/18 23:23:40   1815s] *info:
[03/18 23:23:40   1815s] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2259.55M).
[03/18 23:23:40   1815s] Leakage Power Opt: resetting the buf/inv selection
[03/18 23:23:40   1815s] ** Profile ** Start :  cpu=0:00:00.0, mem=2259.6M
[03/18 23:23:40   1815s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2259.6M
[03/18 23:23:40   1815s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.086, MEM:2259.6M
[03/18 23:23:40   1815s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2259.6M
[03/18 23:23:41   1815s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2269.6M
[03/18 23:23:41   1815s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2269.6M
[03/18 23:23:41   1816s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.12min mem=2259.6M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2269.6M
[03/18 23:23:41   1816s] **optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 1919.8M, totSessionCpu=0:30:16 **
[03/18 23:23:43   1818s]   DRV Snapshot: (REF)
[03/18 23:23:43   1818s]          Tran DRV: 0
[03/18 23:23:43   1818s]           Cap DRV: 0
[03/18 23:23:43   1818s]        Fanout DRV: 0
[03/18 23:23:43   1818s]            Glitch: 0
[03/18 23:23:43   1818s] *** Timing Is met
[03/18 23:23:43   1818s] *** Check timing (0:00:00.0)
[03/18 23:23:43   1818s] *** Setup timing is met (target slack 0ns)
[03/18 23:23:43   1818s]   Timing Snapshot: (REF)
[03/18 23:23:43   1818s]      Weighted WNS: 0.000
[03/18 23:23:43   1818s]       All  PG WNS: 0.000
[03/18 23:23:43   1818s]       High PG WNS: 0.000
[03/18 23:23:43   1818s]       All  PG TNS: 0.000
[03/18 23:23:43   1818s]       High PG TNS: 0.000
[03/18 23:23:43   1818s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:23:43   1818s] 
[03/18 23:23:43   1818s] **optDesign ... cpu = 0:00:59, real = 0:01:00, mem = 1903.6M, totSessionCpu=0:30:18 **
[03/18 23:23:43   1818s] ** Profile ** Start :  cpu=0:00:00.0, mem=2250.0M
[03/18 23:23:43   1818s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2250.0M
[03/18 23:23:43   1818s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.079, MEM:2250.0M
[03/18 23:23:43   1818s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2250.0M
[03/18 23:23:44   1818s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2260.0M
[03/18 23:23:44   1819s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2260.0M
[03/18 23:23:44   1819s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.982%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2260.0M
[03/18 23:23:44   1819s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[03/18 23:23:44   1819s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:23:44   1819s] ### Creating LA Mngr. totSessionCpu=0:30:19 mem=2260.0M
[03/18 23:23:44   1819s] ### Creating LA Mngr, finished. totSessionCpu=0:30:19 mem=2260.0M
[03/18 23:23:44   1819s] End AAE Lib Interpolated Model. (MEM=2260.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] Begin: Power Optimization
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] Begin Power Analysis
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s]              0V	    VSS
[03/18 23:23:44   1819s]            0.9V	    VDD
[03/18 23:23:44   1819s] Begin Processing Timing Library for Power Calculation
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] Begin Processing Timing Library for Power Calculation
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.88MB/3424.99MB/1922.70MB)
[03/18 23:23:44   1819s] 
[03/18 23:23:44   1819s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:23:44   1819s] 
[03/18 23:23:45   1819s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.88MB/3424.99MB/1922.70MB)
[03/18 23:23:45   1819s] 
[03/18 23:23:45   1819s] Begin Processing User Attributes
[03/18 23:23:45   1819s] 
[03/18 23:23:45   1819s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1903.88MB/3424.99MB/1922.70MB)
[03/18 23:23:45   1819s] 
[03/18 23:23:45   1819s] Begin Processing Signal Activity
[03/18 23:23:45   1819s] 
[03/18 23:23:45   1820s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1904.15MB/3424.99MB/1922.70MB)
[03/18 23:23:45   1820s] 
[03/18 23:23:45   1820s] Begin Power Computation
[03/18 23:23:45   1820s] 
[03/18 23:23:45   1820s]       ----------------------------------------------------------
[03/18 23:23:45   1820s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:23:45   1820s]       # of cell(s) missing power table: 1
[03/18 23:23:45   1820s]       # of cell(s) missing leakage table: 0
[03/18 23:23:45   1820s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:23:45   1820s]       ----------------------------------------------------------
[03/18 23:23:45   1820s] CellName                                  Missing Table(s)
[03/18 23:23:45   1820s] TIEL                                      internal power, 
[03/18 23:23:45   1820s] 
[03/18 23:23:45   1820s] 
[03/18 23:23:47   1821s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1904.35MB/3424.99MB/1922.70MB)
[03/18 23:23:47   1821s] 
[03/18 23:23:47   1821s] Begin Processing User Attributes
[03/18 23:23:47   1821s] 
[03/18 23:23:47   1821s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1904.35MB/3424.99MB/1922.70MB)
[03/18 23:23:47   1821s] 
[03/18 23:23:47   1821s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1904.35MB/3424.99MB/1922.70MB)
[03/18 23:23:47   1821s] 
[03/18 23:23:47   1821s] *



[03/18 23:23:47   1821s] Total Power
[03/18 23:23:47   1821s] -----------------------------------------------------------------------------------------
[03/18 23:23:47   1821s] Total Internal Power:       37.00726923 	   77.8508%
[03/18 23:23:47   1821s] Total Switching Power:       9.99913918 	   21.0348%
[03/18 23:23:47   1821s] Total Leakage Power:         0.52972696 	    1.1144%
[03/18 23:23:47   1821s] Total Power:                47.53613537
[03/18 23:23:47   1821s] -----------------------------------------------------------------------------------------
[03/18 23:23:47   1822s] Processing average sequential pin duty cycle 
[03/18 23:23:47   1822s]   Timing Snapshot: (REF)
[03/18 23:23:47   1822s]      Weighted WNS: 0.000
[03/18 23:23:47   1822s]       All  PG WNS: 0.000
[03/18 23:23:47   1822s]       High PG WNS: 0.000
[03/18 23:23:47   1822s]       All  PG TNS: 0.000
[03/18 23:23:47   1822s]       High PG TNS: 0.000
[03/18 23:23:47   1822s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:23:47   1822s] 
[03/18 23:23:47   1822s] Begin: Core Power Optimization
[03/18 23:23:47   1822s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:22.3/0:41:26.0 (0.7), mem = 2279.1M
[03/18 23:23:47   1822s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.35
[03/18 23:23:47   1822s] (I,S,L,T): WC_VIEW: 35.3847, 5.08697, 0.515204, 40.9868
[03/18 23:23:47   1822s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 23:23:47   1822s] ### Creating PhyDesignMc. totSessionCpu=0:30:22 mem=2279.1M
[03/18 23:23:47   1822s] OPERPROF: Starting DPlace-Init at level 1, MEM:2279.1M
[03/18 23:23:47   1822s] z: 2, totalTracks: 1
[03/18 23:23:47   1822s] z: 4, totalTracks: 1
[03/18 23:23:47   1822s] z: 6, totalTracks: 1
[03/18 23:23:47   1822s] z: 8, totalTracks: 1
[03/18 23:23:47   1822s] #spOpts: N=65 mergeVia=F 
[03/18 23:23:47   1822s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2279.1M
[03/18 23:23:48   1822s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.076, MEM:2279.1M
[03/18 23:23:48   1822s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2279.1MB).
[03/18 23:23:48   1822s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.098, MEM:2279.1M
[03/18 23:23:48   1822s] TotalInstCnt at PhyDesignMc Initialization: 14,128
[03/18 23:23:48   1822s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:23 mem=2279.1M
[03/18 23:23:48   1822s] ### Creating RouteCongInterface, started
[03/18 23:23:48   1822s] ### Creating RouteCongInterface, finished
[03/18 23:23:48   1822s] Usable buffer cells for single buffer setup transform:
[03/18 23:23:48   1822s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/18 23:23:48   1822s] Number of usable buffer cells above: 18
[03/18 23:23:49   1823s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2279.1M
[03/18 23:23:49   1823s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2279.1M
[03/18 23:23:49   1824s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 23:23:49   1824s] Begin: glitch net info
[03/18 23:23:49   1824s] glitch slack range: number of glitch nets
[03/18 23:23:49   1824s] glitch slack < -0.32 : 0
[03/18 23:23:49   1824s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:23:49   1824s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:23:49   1824s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:23:49   1824s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:23:49   1824s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:23:49   1824s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:23:49   1824s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:23:49   1824s] -0.04 < glitch slack : 0
[03/18 23:23:49   1824s] End: glitch net info
[03/18 23:23:49   1824s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.98
[03/18 23:23:49   1824s] +----------+---------+--------+--------+------------+--------+
[03/18 23:23:49   1824s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 23:23:49   1824s] +----------+---------+--------+--------+------------+--------+
[03/18 23:23:49   1824s] |    50.98%|        -|   0.000|   0.000|   0:00:00.0| 2279.1M|
[03/18 23:23:49   1824s] #optDebug: <stH: 1.8000 MiSeL: 28.2780>
[03/18 23:23:49   1824s] Running power reclaim iteration with 2.90583 cutoff 
[03/18 23:23:53   1827s] |    50.97%|       85|   0.000|   0.000|   0:00:04.0| 2363.4M|
[03/18 23:23:53   1828s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[03/18 23:23:53   1828s] +----------+---------+--------+--------+------------+--------+
[03/18 23:23:53   1828s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.97
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 85 **
[03/18 23:23:53   1828s] --------------------------------------------------------------
[03/18 23:23:53   1828s] |                                   | Total     | Sequential |
[03/18 23:23:53   1828s] --------------------------------------------------------------
[03/18 23:23:53   1828s] | Num insts resized                 |      85  |       2    |
[03/18 23:23:53   1828s] | Num insts undone                  |       0  |       0    |
[03/18 23:23:53   1828s] | Num insts Downsized               |      11  |       2    |
[03/18 23:23:53   1828s] | Num insts Samesized               |      74  |       0    |
[03/18 23:23:53   1828s] | Num insts Upsized                 |       0  |       0    |
[03/18 23:23:53   1828s] | Num multiple commits+uncommits    |       0  |       -    |
[03/18 23:23:53   1828s] --------------------------------------------------------------
[03/18 23:23:53   1828s] **** Begin NDR-Layer Usage Statistics ****
[03/18 23:23:53   1828s] Layer 3 has 64 constrained nets 
[03/18 23:23:53   1828s] Layer 7 has 3 constrained nets 
[03/18 23:23:53   1828s] **** End NDR-Layer Usage Statistics ****
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] =======================================================================
[03/18 23:23:53   1828s]                 Reasons for not reclaiming further
[03/18 23:23:53   1828s] =======================================================================
[03/18 23:23:53   1828s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] Resizing failure reasons
[03/18 23:23:53   1828s] ------------------------------------------------
[03/18 23:23:53   1828s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] Number of insts committed for which the initial cell was dont use = 0
[03/18 23:23:53   1828s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/18 23:23:53   1828s] End: Core Power Optimization (cpu = 0:00:05.9) (real = 0:00:06.0) **
[03/18 23:23:53   1828s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2363.4M
[03/18 23:23:53   1828s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.053, MEM:2363.4M
[03/18 23:23:53   1828s] TotalInstCnt at PhyDesignMc Destruction: 14,128
[03/18 23:23:53   1828s] (I,S,L,T): WC_VIEW: 35.382, 5.08275, 0.51479, 40.9796
[03/18 23:23:53   1828s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.35
[03/18 23:23:53   1828s] *** PowerOpt [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:30:28.3/0:41:32.0 (0.7), mem = 2363.4M
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] =============================================================================================
[03/18 23:23:53   1828s]  Step TAT Report for PowerOpt #6
[03/18 23:23:53   1828s] =============================================================================================
[03/18 23:23:53   1828s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:23:53   1828s] ---------------------------------------------------------------------------------------------
[03/18 23:23:53   1828s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 23:23:53   1828s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.6
[03/18 23:23:53   1828s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:23:53   1828s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 23:23:53   1828s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:53   1828s] [ BottleneckAnalyzerInit ]      1   0:00:01.3  (  22.2 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 23:23:53   1828s] [ OptSingleIteration     ]      3   0:00:00.1  (   1.8 % )     0:00:02.4 /  0:00:02.4    1.0
[03/18 23:23:53   1828s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:53   1828s] [ OptEval                ]      3   0:00:01.6  (  26.6 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 23:23:53   1828s] [ OptCommit              ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 23:23:53   1828s] [ IncrTimingUpdate       ]      4   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:23:53   1828s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:23:53   1828s] [ IncrDelayCalc          ]     21   0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.6    1.1
[03/18 23:23:53   1828s] [ DrvFindVioNets         ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:23:53   1828s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 23:23:53   1828s] [ MISC                   ]          0:00:01.4  (  23.8 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 23:23:53   1828s] ---------------------------------------------------------------------------------------------
[03/18 23:23:53   1828s]  PowerOpt #6 TOTAL                  0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[03/18 23:23:53   1828s] ---------------------------------------------------------------------------------------------
[03/18 23:23:53   1828s] 
[03/18 23:23:53   1828s] Running refinePlace -preserveRouting true -hardFence false
[03/18 23:23:53   1828s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2363.4M
[03/18 23:23:53   1828s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2363.4M
[03/18 23:23:53   1828s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2363.4M
[03/18 23:23:53   1828s] z: 2, totalTracks: 1
[03/18 23:23:53   1828s] z: 4, totalTracks: 1
[03/18 23:23:53   1828s] z: 6, totalTracks: 1
[03/18 23:23:53   1828s] z: 8, totalTracks: 1
[03/18 23:23:53   1828s] #spOpts: N=65 
[03/18 23:23:53   1828s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2363.4M
[03/18 23:23:53   1828s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.088, MEM:2363.4M
[03/18 23:23:53   1828s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2363.4MB).
[03/18 23:23:53   1828s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.110, MEM:2363.4M
[03/18 23:23:53   1828s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.110, MEM:2363.4M
[03/18 23:23:53   1828s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9826.27
[03/18 23:23:53   1828s] OPERPROF:   Starting RefinePlace at level 2, MEM:2363.4M
[03/18 23:23:53   1828s] *** Starting refinePlace (0:30:28 mem=2363.4M) ***
[03/18 23:23:53   1828s] Total net bbox length = 1.888e+05 (8.239e+04 1.064e+05) (ext = 9.356e+03)
[03/18 23:23:53   1828s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2363.4M
[03/18 23:23:53   1828s] Starting refinePlace ...
[03/18 23:23:53   1828s]   Spread Effort: high, post-route mode, useDDP on.
[03/18 23:23:53   1828s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2363.4MB) @(0:30:28 - 0:30:29).
[03/18 23:23:53   1828s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:23:53   1828s] wireLenOptFixPriorityInst 4472 inst fixed
[03/18 23:23:54   1828s] 
[03/18 23:23:54   1828s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 23:23:54   1828s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:23:54   1828s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2363.4MB) @(0:30:29 - 0:30:29).
[03/18 23:23:54   1828s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 23:23:54   1828s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2363.4MB
[03/18 23:23:54   1828s] Statistics of distance of Instance movement in refine placement:
[03/18 23:23:54   1828s]   maximum (X+Y) =         0.00 um
[03/18 23:23:54   1828s]   mean    (X+Y) =         0.00 um
[03/18 23:23:54   1828s] Summary Report:
[03/18 23:23:54   1828s] Instances move: 0 (out of 14079 movable)
[03/18 23:23:54   1828s] Instances flipped: 0
[03/18 23:23:54   1828s] Mean displacement: 0.00 um
[03/18 23:23:54   1828s] Max displacement: 0.00 um 
[03/18 23:23:54   1828s] Total instances moved : 0
[03/18 23:23:54   1828s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.400, REAL:0.402, MEM:2363.4M
[03/18 23:23:54   1828s] Total net bbox length = 1.888e+05 (8.239e+04 1.064e+05) (ext = 9.356e+03)
[03/18 23:23:54   1828s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2363.4MB
[03/18 23:23:54   1828s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2363.4MB) @(0:30:28 - 0:30:29).
[03/18 23:23:54   1828s] *** Finished refinePlace (0:30:29 mem=2363.4M) ***
[03/18 23:23:54   1828s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9826.27
[03/18 23:23:54   1828s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.440, REAL:0.440, MEM:2363.4M
[03/18 23:23:54   1828s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2363.4M
[03/18 23:23:54   1828s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.062, MEM:2363.4M
[03/18 23:23:54   1828s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.610, REAL:0.612, MEM:2363.4M
[03/18 23:23:54   1828s] Running postRoute recovery in powerReclaim mode
[03/18 23:23:54   1828s] **optDesign ... cpu = 0:01:10, real = 0:01:11, mem = 1914.4M, totSessionCpu=0:30:29 **
[03/18 23:23:55   1829s]   Timing/DRV Snapshot: (TGT)
[03/18 23:23:55   1829s]      Weighted WNS: 0.000
[03/18 23:23:55   1829s]       All  PG WNS: 0.000
[03/18 23:23:55   1829s]       High PG WNS: 0.000
[03/18 23:23:55   1829s]       All  PG TNS: 0.000
[03/18 23:23:55   1829s]       High PG TNS: 0.000
[03/18 23:23:55   1829s]          Tran DRV: 0
[03/18 23:23:55   1829s]           Cap DRV: 0
[03/18 23:23:55   1829s]        Fanout DRV: 0
[03/18 23:23:55   1829s]            Glitch: 0
[03/18 23:23:55   1829s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Checking setup slack degradation ...
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Recovery Manager:
[03/18 23:23:55   1829s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/18 23:23:55   1829s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[03/18 23:23:55   1829s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[03/18 23:23:55   1829s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Checking DRV degradation...
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Recovery Manager:
[03/18 23:23:55   1829s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:23:55   1829s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:23:55   1829s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:23:55   1829s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:23:55   1829s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=2355.42M, totSessionCpu=0:30:30).
[03/18 23:23:55   1829s] **optDesign ... cpu = 0:01:10, real = 0:01:12, mem = 1914.4M, totSessionCpu=0:30:30 **
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Begin Power Analysis
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s]              0V	    VSS
[03/18 23:23:55   1829s]            0.9V	    VDD
[03/18 23:23:55   1829s] Begin Processing Timing Library for Power Calculation
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Begin Processing Timing Library for Power Calculation
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.41MB/3520.38MB/1922.70MB)
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.41MB/3520.38MB/1922.70MB)
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Begin Processing User Attributes
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.41MB/3520.38MB/1922.70MB)
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1829s] Begin Processing Signal Activity
[03/18 23:23:55   1829s] 
[03/18 23:23:55   1830s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.41MB/3520.38MB/1922.70MB)
[03/18 23:23:55   1830s] 
[03/18 23:23:55   1830s] Begin Power Computation
[03/18 23:23:55   1830s] 
[03/18 23:23:55   1830s]       ----------------------------------------------------------
[03/18 23:23:55   1830s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:23:55   1830s]       # of cell(s) missing power table: 1
[03/18 23:23:55   1830s]       # of cell(s) missing leakage table: 0
[03/18 23:23:55   1830s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:23:55   1830s]       ----------------------------------------------------------
[03/18 23:23:55   1830s] CellName                                  Missing Table(s)
[03/18 23:23:55   1830s] TIEL                                      internal power, 
[03/18 23:23:55   1830s] 
[03/18 23:23:55   1830s] 
[03/18 23:23:57   1831s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1914.41MB/3520.38MB/1922.70MB)
[03/18 23:23:57   1831s] 
[03/18 23:23:57   1831s] Begin Processing User Attributes
[03/18 23:23:57   1831s] 
[03/18 23:23:57   1831s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1914.41MB/3520.38MB/1922.70MB)
[03/18 23:23:57   1831s] 
[03/18 23:23:57   1831s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1914.41MB/3520.38MB/1922.70MB)
[03/18 23:23:57   1831s] 
[03/18 23:23:57   1831s] *



[03/18 23:23:57   1831s] Total Power
[03/18 23:23:57   1831s] -----------------------------------------------------------------------------------------
[03/18 23:23:57   1831s] Total Internal Power:       37.00393567 	   77.8569%
[03/18 23:23:57   1831s] Total Switching Power:       9.99492491 	   21.0295%
[03/18 23:23:57   1831s] Total Leakage Power:         0.52927824 	    1.1136%
[03/18 23:23:57   1831s] Total Power:                47.52813882
[03/18 23:23:57   1831s] -----------------------------------------------------------------------------------------
[03/18 23:23:57   1832s] Processing average sequential pin duty cycle 
[03/18 23:23:57   1832s] ** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
[03/18 23:23:57   1832s] End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=2260.09M, totSessionCpu=0:30:32).
[03/18 23:23:57   1832s] **optDesign ... cpu = 0:01:13, real = 0:01:14, mem = 1907.3M, totSessionCpu=0:30:32 **
[03/18 23:23:58   1832s]   Timing/DRV Snapshot: (REF)
[03/18 23:23:58   1832s]      Weighted WNS: 0.000
[03/18 23:23:58   1832s]       All  PG WNS: 0.000
[03/18 23:23:58   1832s]       High PG WNS: 0.000
[03/18 23:23:58   1832s]       All  PG TNS: 0.000
[03/18 23:23:58   1832s]       High PG TNS: 0.000
[03/18 23:23:58   1832s]          Tran DRV: 0
[03/18 23:23:58   1832s]           Cap DRV: 0
[03/18 23:23:58   1832s]        Fanout DRV: 0
[03/18 23:23:58   1832s]            Glitch: 0
[03/18 23:23:58   1832s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:23:58   1832s] 
[03/18 23:23:58   1832s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2260.1M
[03/18 23:23:58   1833s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.082, MEM:2260.1M
[03/18 23:23:58   1833s] GigaOpt Hold Optimizer is used
[03/18 23:23:58   1833s] Include MVT Delays for Hold Opt
[03/18 23:23:58   1833s] Deleting Cell Server ...
[03/18 23:23:58   1833s] Deleting Lib Analyzer.
[03/18 23:23:58   1833s] <optDesign CMD> fixhold  no -lvt Cells
[03/18 23:23:58   1833s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[03/18 23:23:58   1833s] optDesignOneStep: Power Flow
[03/18 23:23:58   1833s] #InfoCS: Num dontuse cells 391, Num usable cells 456
[03/18 23:23:58   1833s] End AAE Lib Interpolated Model. (MEM=2260.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:58   1833s] 
[03/18 23:23:58   1833s] Creating Lib Analyzer ...
[03/18 23:23:58   1833s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:23:58   1833s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:23:58   1833s] Summary for sequential cells identification: 
[03/18 23:23:58   1833s]   Identified SBFF number: 199
[03/18 23:23:58   1833s]   Identified MBFF number: 0
[03/18 23:23:58   1833s]   Identified SB Latch number: 0
[03/18 23:23:58   1833s]   Identified MB Latch number: 0
[03/18 23:23:58   1833s]   Not identified SBFF number: 0
[03/18 23:23:58   1833s]   Not identified MBFF number: 0
[03/18 23:23:58   1833s]   Not identified SB Latch number: 0
[03/18 23:23:58   1833s]   Not identified MB Latch number: 0
[03/18 23:23:58   1833s]   Number of sequential cells which are not FFs: 104
[03/18 23:23:58   1833s]  Visiting view : BC_VIEW
[03/18 23:23:58   1833s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 0
[03/18 23:23:58   1833s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:23:58   1833s]  Visiting view : WC_VIEW
[03/18 23:23:58   1833s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 1
[03/18 23:23:58   1833s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:23:58   1833s]  Visiting view : BC_VIEW
[03/18 23:23:58   1833s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 0
[03/18 23:23:58   1833s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:23:58   1833s]  Setting StdDelay to 25.80
[03/18 23:23:58   1833s] Creating Cell Server, finished. 
[03/18 23:23:58   1833s] 
[03/18 23:23:58   1833s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/18 23:23:58   1833s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 23:23:58   1833s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:23:58   1833s] 
[03/18 23:23:59   1833s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:34 mem=2260.1M
[03/18 23:23:59   1833s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:34 mem=2260.1M
[03/18 23:23:59   1833s] Creating Lib Analyzer, finished. 
[03/18 23:23:59   1833s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:30:34 mem=2260.1M ***
[03/18 23:23:59   1833s] End AAE Lib Interpolated Model. (MEM=2260.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:59   1833s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:23:59   1833s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:23:59   1833s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[03/18 23:23:59   1833s] Latch borrow mode reset to max_borrow
[03/18 23:23:59   1833s] Starting delay calculation for Hold views
[03/18 23:23:59   1833s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:23:59   1833s] #################################################################################
[03/18 23:23:59   1833s] # Design Stage: PostRoute
[03/18 23:23:59   1833s] # Design Name: fullchip
[03/18 23:23:59   1833s] # Design Mode: 65nm
[03/18 23:23:59   1833s] # Analysis Mode: MMMC OCV 
[03/18 23:23:59   1833s] # Parasitics Mode: SPEF/RCDB
[03/18 23:23:59   1833s] # Signoff Settings: SI On 
[03/18 23:23:59   1833s] #################################################################################
[03/18 23:23:59   1833s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:23:59   1833s] Setting infinite Tws ...
[03/18 23:23:59   1833s] First Iteration Infinite Tw... 
[03/18 23:23:59   1833s] Calculate late delays in OCV mode...
[03/18 23:23:59   1833s] Calculate early delays in OCV mode...
[03/18 23:23:59   1833s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 23:23:59   1833s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:23:59   1833s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:23:59   1833s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:59   1833s] Total number of fetched objects 15922
[03/18 23:23:59   1833s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:23:59   1833s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:23:59   1833s] End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
[03/18 23:23:59   1833s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.6 REAL=0:00:05.0)
[03/18 23:23:59   1833s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 0.0M) ***
[03/18 23:23:59   1833s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:23:59   1833s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:23:59   1833s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:23:59   1833s] 
[03/18 23:23:59   1833s] Executing IPO callback for view pruning ..
[03/18 23:23:59   1833s] 
[03/18 23:23:59   1833s] Active hold views:
[03/18 23:23:59   1833s]  BC_VIEW
[03/18 23:23:59   1833s]   Dominating endpoints: 0
[03/18 23:23:59   1833s]   Dominating TNS: -0.000
[03/18 23:23:59   1833s] 
[03/18 23:23:59   1833s] Starting SI iteration 2
[03/18 23:23:59   1833s] Calculate late delays in OCV mode...
[03/18 23:23:59   1833s] Calculate early delays in OCV mode...
[03/18 23:23:59   1833s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:23:59   1833s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:23:59   1833s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:23:59   1833s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:23:59   1833s] Total number of fetched objects 15922
[03/18 23:23:59   1833s] AAE_INFO-618: Total number of nets in the design is 15942,  0.0 percent of the nets selected for SI analysis
[03/18 23:23:59   1833s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 23:23:59   1833s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/18 23:23:59   1833s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[03/18 23:23:59   1833s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:00:50.5 mem=0.0M)
[03/18 23:23:59   1833s] Done building cte hold timing graph (fixHold) cpu=0:00:08.5 real=0:00:08.0 totSessionCpu=0:00:50.5 mem=0.0M ***
[03/18 23:23:59   1833s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/18 23:23:59   1833s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/18 23:23:59   1833s] Timing Data dump into file /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/coe_eosdata_y8uV9e/BC_VIEW.twf, for view: BC_VIEW 
[03/18 23:23:59   1833s] 	 Dumping view 0 BC_VIEW 
[03/18 23:23:59   1833s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:00:51.4 mem=0.0M ***
[03/18 23:23:59   1833s] *** QThread HoldInit [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), mem = 0.0M
[03/18 23:23:59   1833s] 
[03/18 23:23:59   1833s] =============================================================================================
[03/18 23:23:59   1833s]  Step TAT Report for QThreadWorker #1
[03/18 23:23:59   1833s] =============================================================================================
[03/18 23:23:59   1833s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:23:59   1833s] ---------------------------------------------------------------------------------------------
[03/18 23:23:59   1833s] [ ViewPruning            ]      5   0:00:00.1  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:23:59   1833s] [ TimingUpdate           ]      2   0:00:00.6  (   5.9 % )     0:00:07.6 /  0:00:07.6    1.0
[03/18 23:23:59   1833s] [ FullDelayCalc          ]      1   0:00:06.8  (  72.6 % )     0:00:07.0 /  0:00:07.1    1.0
[03/18 23:23:59   1833s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:23:59   1833s] [ SlackTraversorInit     ]      2   0:00:00.6  (   5.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:23:59   1833s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:59   1833s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:59   1833s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:23:59   1833s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:23:59   1833s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:23:59   1833s] [ MISC                   ]          0:00:00.9  (   9.1 % )     0:00:00.9 /  0:00:00.8    1.0
[03/18 23:23:59   1833s] ---------------------------------------------------------------------------------------------
[03/18 23:23:59   1833s]  QThreadWorker #1 TOTAL             0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:09.4    1.0
[03/18 23:23:59   1833s] ---------------------------------------------------------------------------------------------
[03/18 23:23:59   1833s] 
[03/18 23:24:08   1843s]  
_______________________________________________________________________
[03/18 23:24:09   1843s] 
[03/18 23:24:09   1843s] Active setup views:
[03/18 23:24:10   1844s] 
[03/18 23:24:10   1844s] Active setup views:
[03/18 23:24:10   1844s] Done building cte setup timing graph (fixHold) cpu=0:00:10.7 real=0:00:11.0 totSessionCpu=0:30:45 mem=2260.1M ***
[03/18 23:24:10   1844s] ** Profile ** Start :  cpu=0:00:00.0, mem=2260.1M
[03/18 23:24:11   1845s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2270.1M
[03/18 23:24:11   1845s] *info: category slack lower bound [L 0.0] default
[03/18 23:24:11   1845s] *info: category slack lower bound [H 0.0] reg2reg 
[03/18 23:24:11   1845s] --------------------------------------------------- 
[03/18 23:24:11   1845s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/18 23:24:11   1845s] --------------------------------------------------- 
[03/18 23:24:11   1845s]          WNS    reg2regWNS
[03/18 23:24:11   1845s]     0.002 ns      0.002 ns
[03/18 23:24:11   1845s] --------------------------------------------------- 
[03/18 23:24:11   1845s] Restoring Auto Hold Views:  BC_VIEW
[03/18 23:24:11   1845s] Restoring Hold Target Slack: 0
[03/18 23:24:11   1845s] Loading timing data from /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/coe_eosdata_y8uV9e/BC_VIEW.twf 
[03/18 23:24:11   1845s] 	 Loading view 0 BC_VIEW 
[03/18 23:24:11   1845s] 
[03/18 23:24:11   1845s] *Info: minBufDelay = 23.0 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/18 23:24:11   1845s] *Info: worst delay setup view: WC_VIEW BC_VIEW
[03/18 23:24:11   1845s] Footprint list for hold buffering (delay unit: ps)
[03/18 23:24:11   1845s] =================================================================
[03/18 23:24:11   1845s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/18 23:24:11   1845s] ------------------------------------------------------------------
[03/18 23:24:11   1845s] *Info:       23.0       1.00    4.0  34.29 BUFFD0 (I,Z)
[03/18 23:24:11   1845s] *Info:       24.5       1.00    4.0  36.77 CKBD0 (I,Z)
[03/18 23:24:11   1845s] =================================================================
[03/18 23:24:11   1845s] Deleting Cell Server ...
[03/18 23:24:11   1845s] Deleting Lib Analyzer.
[03/18 23:24:11   1845s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:24:11   1845s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:24:11   1845s] Summary for sequential cells identification: 
[03/18 23:24:11   1845s]   Identified SBFF number: 199
[03/18 23:24:11   1845s]   Identified MBFF number: 0
[03/18 23:24:11   1845s]   Identified SB Latch number: 0
[03/18 23:24:11   1845s]   Identified MB Latch number: 0
[03/18 23:24:11   1845s]   Not identified SBFF number: 0
[03/18 23:24:11   1845s]   Not identified MBFF number: 0
[03/18 23:24:11   1845s]   Not identified SB Latch number: 0
[03/18 23:24:11   1845s]   Not identified MB Latch number: 0
[03/18 23:24:11   1845s]   Number of sequential cells which are not FFs: 104
[03/18 23:24:11   1845s]  Visiting view : BC_VIEW
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 0
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:24:11   1845s]  Visiting view : WC_VIEW
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 1
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:24:11   1845s]  Visiting view : BC_VIEW
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 0
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:24:11   1845s]  Setting StdDelay to 25.80
[03/18 23:24:11   1845s] Creating Cell Server, finished. 
[03/18 23:24:11   1845s] 
[03/18 23:24:11   1845s] Hold Timer stdDelay = 25.8ps
[03/18 23:24:11   1845s]  Visiting view : BC_VIEW
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 0
[03/18 23:24:11   1845s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:24:11   1845s] ** Profile ** Start :  cpu=0:00:00.0, mem=2270.1M
[03/18 23:24:11   1845s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2270.1M
[03/18 23:24:11   1845s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:2270.1M
[03/18 23:24:11   1845s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2270.1M
[03/18 23:24:11   1845s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2270.1M
[03/18 23:24:11   1845s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.974%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:28, mem = 1893.1M, totSessionCpu=0:30:46 **
[03/18 23:24:11   1845s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:45.8/0:41:49.9 (0.7), mem = 2252.1M
[03/18 23:24:11   1845s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9826.36
[03/18 23:24:11   1845s] (I,S,L,T): WC_VIEW: 35.382, 5.08275, 0.51479, 40.9796
[03/18 23:24:11   1845s] 
[03/18 23:24:11   1845s] Creating Lib Analyzer ...
[03/18 23:24:11   1846s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:24:11   1846s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 23:24:11   1846s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:24:11   1846s] 
[03/18 23:24:13   1847s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:47 mem=2260.1M
[03/18 23:24:13   1847s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:47 mem=2260.1M
[03/18 23:24:13   1847s] Creating Lib Analyzer, finished. 
[03/18 23:24:13   1847s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 23:24:13   1847s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 23:24:13   1847s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 23:24:13   1847s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 23:24:13   1847s] *info: Run optDesign holdfix with 1 thread.
[03/18 23:24:13   1847s] Info: 64 clock nets excluded from IPO operation.
[03/18 23:24:13   1847s] --------------------------------------------------- 
[03/18 23:24:13   1847s]    Hold Timing Summary  - Initial 
[03/18 23:24:13   1847s] --------------------------------------------------- 
[03/18 23:24:13   1847s]  Target slack:       0.0000 ns
[03/18 23:24:13   1847s]  View: BC_VIEW 
[03/18 23:24:13   1847s]    WNS:       0.0524
[03/18 23:24:13   1847s]    TNS:       0.0000
[03/18 23:24:13   1847s]    VP :            0
[03/18 23:24:13   1847s]    Worst hold path end point: core_instance_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_29_/D 
[03/18 23:24:13   1847s] --------------------------------------------------- 
[03/18 23:24:13   1847s] *** Hold timing is met. Hold fixing is not needed 
[03/18 23:24:13   1847s] **INFO: total 0 insts, 0 nets marked don't touch
[03/18 23:24:13   1847s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/18 23:24:13   1847s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/18 23:24:13   1847s] 
[03/18 23:24:13   1847s] Capturing REF for hold ...
[03/18 23:24:13   1847s]    Hold Timing Snapshot: (REF)
[03/18 23:24:13   1847s]              All PG WNS: 0.000
[03/18 23:24:13   1847s]              All PG TNS: 0.000
[03/18 23:24:13   1847s] (I,S,L,T): WC_VIEW: 35.382, 5.08275, 0.51479, 40.9796
[03/18 23:24:13   1847s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9826.36
[03/18 23:24:13   1847s] *** HoldOpt [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:30:47.5/0:41:51.6 (0.7), mem = 2260.1M
[03/18 23:24:13   1847s] 
[03/18 23:24:13   1847s] =============================================================================================
[03/18 23:24:13   1847s]  Step TAT Report for HoldOpt #3
[03/18 23:24:13   1847s] =============================================================================================
[03/18 23:24:13   1847s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:24:13   1847s] ---------------------------------------------------------------------------------------------
[03/18 23:24:13   1847s] [ ViewPruning            ]      5   0:00:01.2  (   8.0 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 23:24:13   1847s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 23:24:13   1847s] [ QThreadMaster          ]      1   0:00:09.5  (  64.2 % )     0:00:09.5 /  0:00:09.0    1.0
[03/18 23:24:13   1847s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:24:13   1847s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:24:13   1847s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:24:13   1847s] [ SlackTraversorInit     ]      5   0:00:00.6  (   3.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:24:13   1847s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[03/18 23:24:13   1847s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  13.8 % )     0:00:02.0 /  0:00:02.0    1.0
[03/18 23:24:13   1847s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[03/18 23:24:13   1847s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:24:13   1847s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:24:13   1847s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:24:13   1847s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:24:13   1847s] [ GenerateDrvReportData  ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:24:13   1847s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:24:13   1847s] [ MISC                   ]          0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 23:24:13   1847s] ---------------------------------------------------------------------------------------------
[03/18 23:24:13   1847s]  HoldOpt #3 TOTAL                   0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:14.3    1.0
[03/18 23:24:13   1847s] ---------------------------------------------------------------------------------------------
[03/18 23:24:13   1847s] 
[03/18 23:24:13   1847s] Deleting Cell Server ...
[03/18 23:24:13   1847s] Deleting Lib Analyzer.
[03/18 23:24:13   1847s] Running postRoute recovery in preEcoRoute mode
[03/18 23:24:13   1847s] **optDesign ... cpu = 0:01:28, real = 0:01:30, mem = 1893.1M, totSessionCpu=0:30:47 **
[03/18 23:24:13   1847s]   DRV Snapshot: (TGT)
[03/18 23:24:13   1847s]          Tran DRV: 0
[03/18 23:24:13   1847s]           Cap DRV: 0
[03/18 23:24:13   1847s]        Fanout DRV: 0
[03/18 23:24:13   1847s]            Glitch: 0
[03/18 23:24:13   1847s] 
[03/18 23:24:13   1847s] Creating Lib Analyzer ...
[03/18 23:24:13   1847s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 23:24:13   1847s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 23:24:13   1847s] Summary for sequential cells identification: 
[03/18 23:24:13   1847s]   Identified SBFF number: 199
[03/18 23:24:13   1847s]   Identified MBFF number: 0
[03/18 23:24:13   1847s]   Identified SB Latch number: 0
[03/18 23:24:13   1847s]   Identified MB Latch number: 0
[03/18 23:24:13   1847s]   Not identified SBFF number: 0
[03/18 23:24:13   1847s]   Not identified MBFF number: 0
[03/18 23:24:13   1847s]   Not identified SB Latch number: 0
[03/18 23:24:13   1847s]   Not identified MB Latch number: 0
[03/18 23:24:13   1847s]   Number of sequential cells which are not FFs: 104
[03/18 23:24:13   1847s]  Visiting view : BC_VIEW
[03/18 23:24:13   1847s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 0
[03/18 23:24:13   1847s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:24:13   1847s]  Visiting view : WC_VIEW
[03/18 23:24:13   1847s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 1
[03/18 23:24:13   1847s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 23:24:13   1847s]  Visiting view : BC_VIEW
[03/18 23:24:13   1847s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 0
[03/18 23:24:13   1847s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 23:24:13   1847s]  Setting StdDelay to 14.50
[03/18 23:24:13   1847s] Creating Cell Server, finished. 
[03/18 23:24:13   1847s] 
[03/18 23:24:13   1847s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 23:24:13   1847s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 23:24:13   1847s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 23:24:13   1847s] 
[03/18 23:24:15   1849s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:49 mem=2262.1M
[03/18 23:24:15   1849s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:49 mem=2262.1M
[03/18 23:24:15   1849s] Creating Lib Analyzer, finished. 
[03/18 23:24:15   1849s] Checking DRV degradation...
[03/18 23:24:15   1849s] 
[03/18 23:24:15   1849s] Recovery Manager:
[03/18 23:24:15   1849s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:24:15   1849s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:24:15   1849s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:24:15   1849s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 23:24:15   1849s] 
[03/18 23:24:15   1849s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:24:15   1849s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2260.15M, totSessionCpu=0:30:49).
[03/18 23:24:15   1849s] **optDesign ... cpu = 0:01:30, real = 0:01:32, mem = 1899.3M, totSessionCpu=0:30:49 **
[03/18 23:24:15   1849s] 
[03/18 23:24:15   1849s]   DRV Snapshot: (REF)
[03/18 23:24:15   1849s]          Tran DRV: 0
[03/18 23:24:15   1849s]           Cap DRV: 0
[03/18 23:24:15   1849s]        Fanout DRV: 0
[03/18 23:24:15   1849s]            Glitch: 0
[03/18 23:24:15   1849s] Skipping post route harden opt
[03/18 23:24:15   1849s] ### Creating LA Mngr. totSessionCpu=0:30:50 mem=2260.1M
[03/18 23:24:15   1849s] ### Creating LA Mngr, finished. totSessionCpu=0:30:50 mem=2260.1M
[03/18 23:24:15   1849s] Default Rule : ""
[03/18 23:24:15   1849s] Non Default Rules :
[03/18 23:24:15   1849s] Worst Slack : 0.002 ns
[03/18 23:24:15   1849s] 
[03/18 23:24:15   1849s] Start Layer Assignment ...
[03/18 23:24:15   1849s] WNS(0.002ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 23:24:15   1849s] 
[03/18 23:24:15   1849s] Select 0 cadidates out of 15942.
[03/18 23:24:15   1849s] No critical nets selected. Skipped !
[03/18 23:24:15   1849s] GigaOpt: setting up router preferences
[03/18 23:24:15   1849s]         design wns: 0.0021
[03/18 23:24:15   1849s]         slack threshold: 1.4521
[03/18 23:24:15   1849s] GigaOpt: 0 nets assigned router directives
[03/18 23:24:15   1849s] 
[03/18 23:24:15   1849s] Start Assign Priority Nets ...
[03/18 23:24:15   1849s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 23:24:15   1849s] Existing Priority Nets 0 (0.0%)
[03/18 23:24:15   1849s] Total Assign Priority Nets 393 (2.5%)
[03/18 23:24:15   1849s] ### Creating LA Mngr. totSessionCpu=0:30:50 mem=2260.1M
[03/18 23:24:15   1849s] ### Creating LA Mngr, finished. totSessionCpu=0:30:50 mem=2260.1M
[03/18 23:24:15   1850s] Default Rule : ""
[03/18 23:24:15   1850s] Non Default Rules :
[03/18 23:24:15   1850s] Worst Slack : 0.002 ns
[03/18 23:24:15   1850s] 
[03/18 23:24:15   1850s] Start Layer Assignment ...
[03/18 23:24:15   1850s] WNS(0.002ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 23:24:15   1850s] 
[03/18 23:24:15   1850s] Select 0 cadidates out of 15942.
[03/18 23:24:15   1850s] No critical nets selected. Skipped !
[03/18 23:24:15   1850s] GigaOpt: setting up router preferences
[03/18 23:24:15   1850s]         design wns: 0.0021
[03/18 23:24:15   1850s]         slack threshold: 1.4521
[03/18 23:24:16   1850s] GigaOpt: 1 nets assigned router directives
[03/18 23:24:16   1850s] 
[03/18 23:24:16   1850s] Start Assign Priority Nets ...
[03/18 23:24:16   1850s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 23:24:16   1850s] Existing Priority Nets 0 (0.0%)
[03/18 23:24:16   1850s] Total Assign Priority Nets 420 (2.6%)
[03/18 23:24:16   1850s] ** Profile ** Start :  cpu=0:00:00.0, mem=2330.5M
[03/18 23:24:16   1850s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2330.5M
[03/18 23:24:16   1850s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:2330.5M
[03/18 23:24:16   1850s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2330.5M
[03/18 23:24:16   1850s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2330.5M
[03/18 23:24:17   1851s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=2330.5M
[03/18 23:24:17   1851s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.974%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2330.5M
[03/18 23:24:17   1851s] **optDesign ... cpu = 0:01:32, real = 0:01:34, mem = 1837.0M, totSessionCpu=0:30:51 **
[03/18 23:24:17   1851s] -routeWithEco false                       # bool, default=false
[03/18 23:24:17   1851s] -routeWithEco true                        # bool, default=false, user setting
[03/18 23:24:17   1851s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:24:17   1851s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:24:17   1851s] -routeWithTimingDriven false              # bool, default=false
[03/18 23:24:17   1851s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:24:17   1851s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/18 23:24:17   1851s] Existing Dirty Nets : 0
[03/18 23:24:17   1851s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/18 23:24:17   1851s] Reset Dirty Nets : 0
[03/18 23:24:17   1851s] 
[03/18 23:24:17   1851s] globalDetailRoute
[03/18 23:24:17   1851s] 
[03/18 23:24:17   1851s] #setNanoRouteMode -drouteAutoStop true
[03/18 23:24:17   1851s] #setNanoRouteMode -drouteFixAntenna true
[03/18 23:24:17   1851s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[03/18 23:24:17   1851s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 23:24:17   1851s] #setNanoRouteMode -routeWithEco true
[03/18 23:24:17   1851s] #setNanoRouteMode -routeWithSiDriven false
[03/18 23:24:17   1851s] ### Time Record (globalDetailRoute) is installed.
[03/18 23:24:17   1851s] #Start globalDetailRoute on Sat Mar 18 23:24:17 2023
[03/18 23:24:17   1851s] #
[03/18 23:24:17   1851s] ### Time Record (Pre Callback) is installed.
[03/18 23:24:17   1851s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d': 31844 access done (mem: 2208.461M)
[03/18 23:24:17   1851s] ### Time Record (Pre Callback) is uninstalled.
[03/18 23:24:17   1851s] ### Time Record (DB Import) is installed.
[03/18 23:24:17   1851s] ### Time Record (Timing Data Generation) is installed.
[03/18 23:24:17   1851s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 23:24:17   1851s] ### Net info: total nets: 15942
[03/18 23:24:17   1851s] ### Net info: dirty nets: 0
[03/18 23:24:17   1851s] ### Net info: marked as disconnected nets: 0
[03/18 23:24:17   1851s] #num needed restored net=0
[03/18 23:24:17   1851s] #need_extraction net=0 (total=15942)
[03/18 23:24:17   1851s] ### Net info: fully routed nets: 15922
[03/18 23:24:17   1851s] ### Net info: trivial (< 2 pins) nets: 20
[03/18 23:24:17   1851s] ### Net info: unrouted nets: 0
[03/18 23:24:17   1851s] ### Net info: re-extraction nets: 0
[03/18 23:24:17   1851s] ### Net info: ignored nets: 0
[03/18 23:24:17   1851s] ### Net info: skip routing nets: 0
[03/18 23:24:17   1851s] #Processed 71 dirty instances, 7 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/18 23:24:17   1851s] #(71 insts marked dirty, reset pre-exisiting dirty flag on 85 insts, 201 nets marked need extraction)
[03/18 23:24:17   1851s] ### Time Record (DB Import) is uninstalled.
[03/18 23:24:17   1851s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 23:24:17   1851s] #RTESIG:78da8d90c16ac33010447bee572c4a0e0e24ae46b2bcf2b5d06b5b42db6b708812024e0c
[03/18 23:24:17   1851s] #       927cc8dfc7841e8d377b9dc7ce6316cbbf8f2d293425789334f30ef4b9351ab07aa38de6
[03/18 23:24:17   1851s] #       3734bb31fa7d57af8be5d7f70fd0903ab65d0a8a8a1ce2b58db7350d29444a21e7f3f5b4
[03/18 23:24:17   1851s] #       fa078d2794fa71541cbbbecdd39cad28c72150b1effb6e1271a61611cfa4da21f7a355ca
[03/18 23:24:17   1851s] #       710c2631ef343de4675ec15a47a84af784ba6b243158aee4cacab00cd5b0625bcd5e6418
[03/18 23:24:17   1851s] #       e29cf0dac9421e20750987f370999f1dbe7672e53343799e737fb9030efed956
[03/18 23:24:17   1851s] #
[03/18 23:24:17   1851s] #Skip comparing routing design signature in db-snapshot flow
[03/18 23:24:17   1852s] #RTESIG:78da8d914d4bc34010863dfb2b866d0f11dab86ff66336d7825795a25e4bc4ad14d20676
[03/18 23:24:17   1852s] #       3707ffbda1085e42a6739d87791fde59ad3f9ef6a4d0d6e06dd6cc07d0f3bed180d15bdd
[03/18 23:24:17   1852s] #       687e447b9856ef3b75bf5abfbcbe012da963d7e7a8a82a315dbaf4b3a131c744399672ba
[03/18 23:24:17   1852s] #       7c3ffc814d20d4fa3a541dfba12bf39cb154d218a9fa1c867e16718d1791c0a4bab10c93
[03/18 23:24:17   1852s] #       552e695acc62c169baca2f9c82318e606b7783ba6b253118b672a46d58863c8c98e6adfd
[03/18 23:24:17   1852s] #       7fcf4211f01cc4630cb17704ed64f300903ac7afd37816b4827772e42d8d065e72bffb05
[03/18 23:24:17   1852s] #       ca16e609
[03/18 23:24:17   1852s] #
[03/18 23:24:17   1852s] ### Time Record (Global Routing) is installed.
[03/18 23:24:17   1852s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:24:17   1852s] ### Time Record (Data Preparation) is installed.
[03/18 23:24:17   1852s] #Start routing data preparation on Sat Mar 18 23:24:17 2023
[03/18 23:24:17   1852s] #
[03/18 23:24:17   1852s] #Minimum voltage of a net in the design = 0.000.
[03/18 23:24:17   1852s] #Maximum voltage of a net in the design = 1.100.
[03/18 23:24:17   1852s] #Voltage range [0.000 - 1.100] has 15940 nets.
[03/18 23:24:17   1852s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 23:24:17   1852s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 23:24:18   1852s] ### Time Record (Cell Pin Access) is installed.
[03/18 23:24:18   1852s] #Initial pin access analysis.
[03/18 23:24:18   1852s] #Detail pin access analysis.
[03/18 23:24:18   1852s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 23:24:18   1852s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 23:24:18   1852s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:24:18   1852s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:24:18   1852s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:24:18   1852s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:24:18   1852s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 23:24:18   1852s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:24:18   1852s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 23:24:18   1852s] #Regenerating Ggrids automatically.
[03/18 23:24:18   1852s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 23:24:18   1852s] #Using automatically generated G-grids.
[03/18 23:24:19   1853s] #Done routing data preparation.
[03/18 23:24:19   1853s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1800.48 (MB), peak = 1924.21 (MB)
[03/18 23:24:19   1853s] ### Time Record (Data Preparation) is uninstalled.
[03/18 23:24:19   1853s] ### Time Record (Special Wire Merging) is installed.
[03/18 23:24:19   1853s] #Merging special wires: starts on Sat Mar 18 23:24:19 2023 with memory = 1800.48 (MB), peak = 1924.21 (MB)
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:19   1853s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 18.04500 181.87000 ) on M1 for NET FE_OFN64_n1944. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 16.04500 187.32500 ) on M1 for NET FE_OFN130_n1973. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 108.65500 88.29500 ) on M1 for NET n5256. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 159.55500 109.89500 ) on M1 for NET core_instance_pmem_in[31]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 249.25000 167.52000 ) on M1 for NET core_instance_array_out[50]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 331.44000 57.70500 ) on M1 for NET core_instance_pmem_in[72]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 196.74500 172.88000 ) on M1 for NET core_instance_array_out[38]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 108.90000 88.30000 ) on M1 for NET core_instance_ofifo_inst_col_idx_1__fifo_instance_rd_ptr[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 108.67500 88.30000 ) on M1 for NET core_instance_ofifo_inst_col_idx_1__fifo_instance_rd_ptr[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 109.20000 88.20000 ) on M1 for NET n6698. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 82.34500 165.79000 ) on M1 for NET n2034. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 128.85000 163.81000 ) on M1 for NET FE_RN_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 128.90000 163.91500 ) on M1 for NET n2090. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 223.51500 14.68000 ) on M1 for NET n8391. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 93.08000 165.88000 ) on M1 for NET n2044. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 220.91500 19.72000 ) on M1 for NET n8397. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 152.51500 191.08000 ) on M1 for NET n2169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 201.91500 16.12000 ) on M1 for NET n7369. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 290.00000 185.40000 ) on M1 for NET DP_OP_1001J1_128_4583_n137. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 125.10000 178.31500 ) on M1 for NET DP_OP_997J1_124_4583_n119. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 23:24:19   1853s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/18 23:24:19   1853s] #To increase the message display limit, refer to the product command reference manual.
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Connectivity extraction summary:
[03/18 23:24:19   1853s] #199 routed nets are extracted.
[03/18 23:24:19   1853s] #    43 (0.27%) extracted nets are partially routed.
[03/18 23:24:19   1853s] #15723 routed net(s) are imported.
[03/18 23:24:19   1853s] #20 nets are fixed|skipped|trivial (not extracted).
[03/18 23:24:19   1853s] #Total number of nets = 15942.
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Found 0 nets for post-route si or timing fixing.
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Finished routing data preparation on Sat Mar 18 23:24:19 2023
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Cpu time = 00:00:02
[03/18 23:24:19   1853s] #Elapsed time = 00:00:02
[03/18 23:24:19   1853s] #Increased memory = 5.93 (MB)
[03/18 23:24:19   1853s] #Total memory = 1800.48 (MB)
[03/18 23:24:19   1853s] #Peak memory = 1924.21 (MB)
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] ### Time Record (Global Routing) is installed.
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Start global routing on Sat Mar 18 23:24:19 2023
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Start global routing initialization on Sat Mar 18 23:24:19 2023
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Number of eco nets is 43
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] #Start global routing data preparation on Sat Mar 18 23:24:19 2023
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 23:24:19 2023 with memory = 1800.49 (MB), peak = 1924.21 (MB)
[03/18 23:24:19   1853s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:19   1853s] #Start routing resource analysis on Sat Mar 18 23:24:19 2023
[03/18 23:24:19   1853s] #
[03/18 23:24:19   1853s] ### init_is_bin_blocked starts on Sat Mar 18 23:24:19 2023 with memory = 1800.49 (MB), peak = 1924.21 (MB)
[03/18 23:24:19   1853s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:19   1853s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 23:24:19 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### adjust_flow_cap starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### adjust_partial_route_blockage starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### set_via_blocked starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### copy_flow starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] #Routing resource analysis is done on Sat Mar 18 23:24:20 2023
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### report_flow_cap starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #  Resource Analysis:
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 23:24:20   1854s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 23:24:20   1854s] #  --------------------------------------------------------------
[03/18 23:24:20   1854s] #  M1             H        1892          79       17292    58.80%
[03/18 23:24:20   1854s] #  M2             V        1889          84       17292     1.58%
[03/18 23:24:20   1854s] #  M3             H        1971           0       17292     0.23%
[03/18 23:24:20   1854s] #  M4             V        1399         574       17292     3.01%
[03/18 23:24:20   1854s] #  M5             H        1971           0       17292     0.00%
[03/18 23:24:20   1854s] #  M6             V        1973           0       17292     0.00%
[03/18 23:24:20   1854s] #  M7             H         493           0       17292     0.00%
[03/18 23:24:20   1854s] #  M8             V         493           0       17292     0.00%
[03/18 23:24:20   1854s] #  --------------------------------------------------------------
[03/18 23:24:20   1854s] #  Total                  12081       4.67%      138336     7.95%
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #  67 nets (0.42%) with 1 preferred extra spacing.
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### analyze_m2_tracks starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### report_initial_resource starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### mark_pg_pins_accessibility starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### set_net_region starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #Global routing data preparation is done on Sat Mar 18 23:24:20 2023
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### prepare_level starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### init level 1 starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### Level 1 hgrid = 132 X 131
[03/18 23:24:20   1854s] ### prepare_level_flow starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #Global routing initialization is done on Sat Mar 18 23:24:20 2023
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #start global routing iteration 1...
[03/18 23:24:20   1854s] ### init_flow_edge starts on Sat Mar 18 23:24:20 2023 with memory = 1803.03 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### routing at level 1 (topmost level) iter 0
[03/18 23:24:20   1854s] ### measure_qor starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### measure_congestion starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #start global routing iteration 2...
[03/18 23:24:20   1854s] ### routing at level 1 (topmost level) iter 1
[03/18 23:24:20   1854s] ### measure_qor starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### measure_congestion starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### route_end starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
[03/18 23:24:20   1854s] #Total number of routable nets = 15922.
[03/18 23:24:20   1854s] #Total number of nets in the design = 15942.
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #43 routable nets have only global wires.
[03/18 23:24:20   1854s] #15879 routable nets have only detail routed wires.
[03/18 23:24:20   1854s] #70 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #Routed nets constraints summary:
[03/18 23:24:20   1854s] #-----------------------------
[03/18 23:24:20   1854s] #        Rules   Unconstrained  
[03/18 23:24:20   1854s] #-----------------------------
[03/18 23:24:20   1854s] #      Default              43  
[03/18 23:24:20   1854s] #-----------------------------
[03/18 23:24:20   1854s] #        Total              43  
[03/18 23:24:20   1854s] #-----------------------------
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #Routing constraints summary of the whole design:
[03/18 23:24:20   1854s] #-------------------------------------------------------------------------------
[03/18 23:24:20   1854s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/18 23:24:20   1854s] #-------------------------------------------------------------------------------
[03/18 23:24:20   1854s] #      Default                 67            3                 3           15852  
[03/18 23:24:20   1854s] #-------------------------------------------------------------------------------
[03/18 23:24:20   1854s] #        Total                 67            3                 3           15852  
[03/18 23:24:20   1854s] #-------------------------------------------------------------------------------
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### cal_base_flow starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### init_flow_edge starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### cal_flow starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### report_overcon starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #                 OverCon          
[03/18 23:24:20   1854s] #                  #Gcell    %Gcell
[03/18 23:24:20   1854s] #     Layer           (1)   OverCon  Flow/Cap
[03/18 23:24:20   1854s] #  ----------------------------------------------
[03/18 23:24:20   1854s] #  M1            0(0.00%)   (0.00%)     0.51  
[03/18 23:24:20   1854s] #  M2            1(0.01%)   (0.01%)     0.53  
[03/18 23:24:20   1854s] #  M3            0(0.00%)   (0.00%)     0.32  
[03/18 23:24:20   1854s] #  M4            0(0.00%)   (0.00%)     0.17  
[03/18 23:24:20   1854s] #  M5            0(0.00%)   (0.00%)     0.01  
[03/18 23:24:20   1854s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/18 23:24:20   1854s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/18 23:24:20   1854s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/18 23:24:20   1854s] #  ----------------------------------------------
[03/18 23:24:20   1854s] #     Total      1(0.00%)   (0.00%)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/18 23:24:20   1854s] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### cal_base_flow starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### init_flow_edge starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### cal_flow starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### export_cong_map starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### import_cong_map starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### update starts on Sat Mar 18 23:24:20 2023 with memory = 1803.36 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #Complete Global Routing.
[03/18 23:24:20   1854s] #Total number of nets with non-default rule or having extra spacing = 67
[03/18 23:24:20   1854s] #Total wire length = 250775 um.
[03/18 23:24:20   1854s] #Total half perimeter of net bounding box = 205376 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M1 = 5645 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M2 = 86397 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M3 = 99253 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M4 = 53220 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M5 = 5457 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:24:20   1854s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:24:20   1854s] #Total number of vias = 100686
[03/18 23:24:20   1854s] #Total number of multi-cut vias = 67589 ( 67.1%)
[03/18 23:24:20   1854s] #Total number of single cut vias = 33097 ( 32.9%)
[03/18 23:24:20   1854s] #Up-Via Summary (total 100686):
[03/18 23:24:20   1854s] #                   single-cut          multi-cut      Total
[03/18 23:24:20   1854s] #-----------------------------------------------------------
[03/18 23:24:20   1854s] # M1             32578 ( 63.3%)     18888 ( 36.7%)      51466
[03/18 23:24:20   1854s] # M2               467 (  1.2%)     37318 ( 98.8%)      37785
[03/18 23:24:20   1854s] # M3                51 (  0.5%)     10586 ( 99.5%)      10637
[03/18 23:24:20   1854s] # M4                 1 (  0.2%)       658 ( 99.8%)        659
[03/18 23:24:20   1854s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:24:20   1854s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:24:20   1854s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:24:20   1854s] #-----------------------------------------------------------
[03/18 23:24:20   1854s] #                33097 ( 32.9%)     67589 ( 67.1%)     100686 
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### report_overcon starts on Sat Mar 18 23:24:20 2023 with memory = 1803.79 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### report_overcon starts on Sat Mar 18 23:24:20 2023 with memory = 1803.79 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] #Max overcon = 1 tracks.
[03/18 23:24:20   1854s] #Total overcon = 0.00%.
[03/18 23:24:20   1854s] #Worst layer Gcell overcon rate = 0.00%.
[03/18 23:24:20   1854s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #Global routing statistics:
[03/18 23:24:20   1854s] #Cpu time = 00:00:01
[03/18 23:24:20   1854s] #Elapsed time = 00:00:01
[03/18 23:24:20   1854s] #Increased memory = 3.30 (MB)
[03/18 23:24:20   1854s] #Total memory = 1803.79 (MB)
[03/18 23:24:20   1854s] #Peak memory = 1924.21 (MB)
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #Finished global routing on Sat Mar 18 23:24:20 2023
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] #
[03/18 23:24:20   1854s] ### Time Record (Global Routing) is uninstalled.
[03/18 23:24:20   1854s] ### Time Record (Track Assignment) is installed.
[03/18 23:24:20   1854s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:24:20   1854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.82 (MB), peak = 1924.21 (MB)
[03/18 23:24:20   1854s] ### Time Record (Track Assignment) is installed.
[03/18 23:24:20   1855s] #Start Track Assignment.
[03/18 23:24:21   1855s] #Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/18 23:24:21   1855s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/18 23:24:22   1856s] #Complete Track Assignment.
[03/18 23:24:22   1856s] #Total number of nets with non-default rule or having extra spacing = 67
[03/18 23:24:22   1856s] #Total wire length = 250782 um.
[03/18 23:24:22   1856s] #Total half perimeter of net bounding box = 205376 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M1 = 5646 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M2 = 86399 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M3 = 99258 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M4 = 53220 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M5 = 5457 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:24:22   1856s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:24:22   1856s] #Total number of vias = 100686
[03/18 23:24:22   1856s] #Total number of multi-cut vias = 67589 ( 67.1%)
[03/18 23:24:22   1856s] #Total number of single cut vias = 33097 ( 32.9%)
[03/18 23:24:22   1856s] #Up-Via Summary (total 100686):
[03/18 23:24:22   1856s] #                   single-cut          multi-cut      Total
[03/18 23:24:22   1856s] #-----------------------------------------------------------
[03/18 23:24:22   1856s] # M1             32578 ( 63.3%)     18888 ( 36.7%)      51466
[03/18 23:24:22   1856s] # M2               467 (  1.2%)     37318 ( 98.8%)      37785
[03/18 23:24:22   1856s] # M3                51 (  0.5%)     10586 ( 99.5%)      10637
[03/18 23:24:22   1856s] # M4                 1 (  0.2%)       658 ( 99.8%)        659
[03/18 23:24:22   1856s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:24:22   1856s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:24:22   1856s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:24:22   1856s] #-----------------------------------------------------------
[03/18 23:24:22   1856s] #                33097 ( 32.9%)     67589 ( 67.1%)     100686 
[03/18 23:24:22   1856s] #
[03/18 23:24:22   1856s] ### Time Record (Track Assignment) is uninstalled.
[03/18 23:24:22   1856s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1834.10 (MB), peak = 1924.21 (MB)
[03/18 23:24:22   1856s] #
[03/18 23:24:22   1856s] #number of short segments in preferred routing layers
[03/18 23:24:22   1856s] #	
[03/18 23:24:22   1856s] #	
[03/18 23:24:22   1856s] #
[03/18 23:24:22   1856s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 23:24:22   1856s] #Cpu time = 00:00:04
[03/18 23:24:22   1856s] #Elapsed time = 00:00:04
[03/18 23:24:22   1856s] #Increased memory = 40.10 (MB)
[03/18 23:24:22   1856s] #Total memory = 1834.64 (MB)
[03/18 23:24:22   1856s] #Peak memory = 1924.21 (MB)
[03/18 23:24:22   1856s] ### Time Record (Detail Routing) is installed.
[03/18 23:24:22   1856s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:24:23   1857s] #
[03/18 23:24:23   1857s] #Start Detail Routing..
[03/18 23:24:23   1857s] #start initial detail routing ...
[03/18 23:24:23   1857s] ### Design has 0 dirty nets, 101 dirty-areas)
[03/18 23:24:27   1861s] # ECO: 13.2% of the total area was rechecked for DRC, and 3.5% required routing.
[03/18 23:24:27   1862s] #   number of violations = 7
[03/18 23:24:27   1862s] #
[03/18 23:24:27   1862s] #    By Layer and Type :
[03/18 23:24:27   1862s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/18 23:24:27   1862s] #	M1            0        0        1        1        2
[03/18 23:24:27   1862s] #	M2            1        1        3        0        5
[03/18 23:24:27   1862s] #	Totals        1        1        4        1        7
[03/18 23:24:27   1862s] #71 out of 14128 instances (0.5%) need to be verified(marked ipoed), dirty area = 0.1%.
[03/18 23:24:27   1862s] #0.0% of the total area is being checked for drcs
[03/18 23:24:27   1862s] #0.0% of the total area was checked
[03/18 23:24:27   1862s] #   number of violations = 7
[03/18 23:24:27   1862s] #
[03/18 23:24:27   1862s] #    By Layer and Type :
[03/18 23:24:27   1862s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/18 23:24:27   1862s] #	M1            0        0        1        1        2
[03/18 23:24:27   1862s] #	M2            1        1        3        0        5
[03/18 23:24:27   1862s] #	Totals        1        1        4        1        7
[03/18 23:24:27   1862s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1858.82 (MB), peak = 1924.21 (MB)
[03/18 23:24:28   1862s] #start 1st optimization iteration ...
[03/18 23:24:28   1862s] #   number of violations = 0
[03/18 23:24:28   1862s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.73 (MB), peak = 1924.21 (MB)
[03/18 23:24:28   1862s] #Complete Detail Routing.
[03/18 23:24:28   1862s] #Total number of nets with non-default rule or having extra spacing = 67
[03/18 23:24:28   1862s] #Total wire length = 250775 um.
[03/18 23:24:28   1862s] #Total half perimeter of net bounding box = 205376 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M1 = 5650 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M2 = 86394 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M3 = 99253 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M4 = 53218 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M5 = 5458 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:24:28   1862s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:24:28   1862s] #Total number of vias = 100707
[03/18 23:24:28   1862s] #Total number of multi-cut vias = 67521 ( 67.0%)
[03/18 23:24:28   1862s] #Total number of single cut vias = 33186 ( 33.0%)
[03/18 23:24:28   1862s] #Up-Via Summary (total 100707):
[03/18 23:24:28   1862s] #                   single-cut          multi-cut      Total
[03/18 23:24:28   1862s] #-----------------------------------------------------------
[03/18 23:24:28   1862s] # M1             32606 ( 63.3%)     18864 ( 36.7%)      51470
[03/18 23:24:28   1862s] # M2               520 (  1.4%)     37285 ( 98.6%)      37805
[03/18 23:24:28   1862s] # M3                58 (  0.5%)     10576 ( 99.5%)      10634
[03/18 23:24:28   1862s] # M4                 2 (  0.3%)       657 ( 99.7%)        659
[03/18 23:24:28   1862s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:24:28   1862s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:24:28   1862s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:24:28   1862s] #-----------------------------------------------------------
[03/18 23:24:28   1862s] #                33186 ( 33.0%)     67521 ( 67.0%)     100707 
[03/18 23:24:28   1862s] #
[03/18 23:24:28   1862s] #Total number of DRC violations = 0
[03/18 23:24:28   1862s] ### Time Record (Detail Routing) is uninstalled.
[03/18 23:24:28   1862s] #Cpu time = 00:00:07
[03/18 23:24:28   1862s] #Elapsed time = 00:00:07
[03/18 23:24:28   1862s] #Increased memory = -27.43 (MB)
[03/18 23:24:28   1862s] #Total memory = 1807.21 (MB)
[03/18 23:24:28   1862s] #Peak memory = 1924.21 (MB)
[03/18 23:24:28   1862s] ### Time Record (Antenna Fixing) is installed.
[03/18 23:24:28   1863s] #
[03/18 23:24:28   1863s] #start routing for process antenna violation fix ...
[03/18 23:24:29   1863s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 23:24:29   1863s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1808.76 (MB), peak = 1924.21 (MB)
[03/18 23:24:29   1863s] #
[03/18 23:24:29   1863s] #Total number of nets with non-default rule or having extra spacing = 67
[03/18 23:24:29   1863s] #Total wire length = 250775 um.
[03/18 23:24:29   1863s] #Total half perimeter of net bounding box = 205376 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M1 = 5650 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M2 = 86394 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M3 = 99253 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M4 = 53218 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M5 = 5458 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:24:29   1863s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:24:29   1863s] #Total number of vias = 100707
[03/18 23:24:29   1863s] #Total number of multi-cut vias = 67521 ( 67.0%)
[03/18 23:24:29   1863s] #Total number of single cut vias = 33186 ( 33.0%)
[03/18 23:24:29   1863s] #Up-Via Summary (total 100707):
[03/18 23:24:29   1863s] #                   single-cut          multi-cut      Total
[03/18 23:24:29   1863s] #-----------------------------------------------------------
[03/18 23:24:29   1863s] # M1             32606 ( 63.3%)     18864 ( 36.7%)      51470
[03/18 23:24:29   1863s] # M2               520 (  1.4%)     37285 ( 98.6%)      37805
[03/18 23:24:29   1863s] # M3                58 (  0.5%)     10576 ( 99.5%)      10634
[03/18 23:24:29   1863s] # M4                 2 (  0.3%)       657 ( 99.7%)        659
[03/18 23:24:29   1863s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:24:29   1863s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:24:29   1863s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:24:29   1863s] #-----------------------------------------------------------
[03/18 23:24:29   1863s] #                33186 ( 33.0%)     67521 ( 67.0%)     100707 
[03/18 23:24:29   1863s] #
[03/18 23:24:29   1863s] #Total number of DRC violations = 0
[03/18 23:24:29   1863s] #Total number of net violated process antenna rule = 0
[03/18 23:24:29   1863s] #
[03/18 23:24:30   1864s] #
[03/18 23:24:30   1864s] #Total number of nets with non-default rule or having extra spacing = 67
[03/18 23:24:30   1864s] #Total wire length = 250775 um.
[03/18 23:24:30   1864s] #Total half perimeter of net bounding box = 205376 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M1 = 5650 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M2 = 86394 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M3 = 99253 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M4 = 53218 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M5 = 5458 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M6 = 513 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M7 = 26 um.
[03/18 23:24:30   1864s] #Total wire length on LAYER M8 = 264 um.
[03/18 23:24:30   1864s] #Total number of vias = 100707
[03/18 23:24:30   1864s] #Total number of multi-cut vias = 67521 ( 67.0%)
[03/18 23:24:30   1864s] #Total number of single cut vias = 33186 ( 33.0%)
[03/18 23:24:30   1864s] #Up-Via Summary (total 100707):
[03/18 23:24:30   1864s] #                   single-cut          multi-cut      Total
[03/18 23:24:30   1864s] #-----------------------------------------------------------
[03/18 23:24:30   1864s] # M1             32606 ( 63.3%)     18864 ( 36.7%)      51470
[03/18 23:24:30   1864s] # M2               520 (  1.4%)     37285 ( 98.6%)      37805
[03/18 23:24:30   1864s] # M3                58 (  0.5%)     10576 ( 99.5%)      10634
[03/18 23:24:30   1864s] # M4                 2 (  0.3%)       657 ( 99.7%)        659
[03/18 23:24:30   1864s] # M5                 0 (  0.0%)       126 (100.0%)        126
[03/18 23:24:30   1864s] # M6                 0 (  0.0%)         7 (100.0%)          7
[03/18 23:24:30   1864s] # M7                 0 (  0.0%)         6 (100.0%)          6
[03/18 23:24:30   1864s] #-----------------------------------------------------------
[03/18 23:24:30   1864s] #                33186 ( 33.0%)     67521 ( 67.0%)     100707 
[03/18 23:24:30   1864s] #
[03/18 23:24:30   1864s] #Total number of DRC violations = 0
[03/18 23:24:30   1864s] #Total number of net violated process antenna rule = 0
[03/18 23:24:30   1864s] #
[03/18 23:24:30   1864s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 23:24:30   1864s] #detailRoute Statistics:
[03/18 23:24:30   1864s] #Cpu time = 00:00:08
[03/18 23:24:30   1864s] #Elapsed time = 00:00:08
[03/18 23:24:30   1864s] #Increased memory = -25.44 (MB)
[03/18 23:24:30   1864s] #Total memory = 1809.20 (MB)
[03/18 23:24:30   1864s] #Peak memory = 1924.21 (MB)
[03/18 23:24:30   1864s] #Skip updating routing design signature in db-snapshot flow
[03/18 23:24:30   1864s] ### Time Record (DB Export) is installed.
[03/18 23:24:30   1864s] ### Time Record (DB Export) is uninstalled.
[03/18 23:24:30   1864s] ### Time Record (Post Callback) is installed.
[03/18 23:24:30   1864s] ### Time Record (Post Callback) is uninstalled.
[03/18 23:24:30   1864s] #
[03/18 23:24:30   1864s] #globalDetailRoute statistics:
[03/18 23:24:30   1864s] #Cpu time = 00:00:14
[03/18 23:24:30   1864s] #Elapsed time = 00:00:14
[03/18 23:24:30   1864s] #Increased memory = -58.07 (MB)
[03/18 23:24:30   1864s] #Total memory = 1778.96 (MB)
[03/18 23:24:30   1864s] #Peak memory = 1924.21 (MB)
[03/18 23:24:30   1864s] #Number of warnings = 21
[03/18 23:24:30   1864s] #Total number of warnings = 54
[03/18 23:24:30   1864s] #Number of fails = 0
[03/18 23:24:30   1864s] #Total number of fails = 0
[03/18 23:24:30   1864s] #Complete globalDetailRoute on Sat Mar 18 23:24:30 2023
[03/18 23:24:30   1864s] #
[03/18 23:24:30   1864s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 23:24:30   1864s] ### 
[03/18 23:24:30   1864s] ###   Scalability Statistics
[03/18 23:24:30   1864s] ### 
[03/18 23:24:30   1864s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:24:30   1864s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/18 23:24:30   1864s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:24:30   1864s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 23:24:30   1864s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 23:24:30   1864s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/18 23:24:30   1864s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/18 23:24:30   1864s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/18 23:24:30   1864s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/18 23:24:30   1864s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 23:24:30   1864s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/18 23:24:30   1864s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[03/18 23:24:30   1864s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/18 23:24:30   1864s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[03/18 23:24:30   1864s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[03/18 23:24:30   1864s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[03/18 23:24:30   1864s] ### --------------------------------+----------------+----------------+----------------+
[03/18 23:24:30   1864s] ### 
[03/18 23:24:30   1864s] **optDesign ... cpu = 0:01:46, real = 0:01:47, mem = 1729.2M, totSessionCpu=0:31:05 **
[03/18 23:24:30   1864s] -routeWithEco false                       # bool, default=false
[03/18 23:24:30   1864s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 23:24:30   1864s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 23:24:30   1864s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 23:24:30   1864s] New Signature Flow (restoreNanoRouteOptions) ....
[03/18 23:24:30   1864s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 23:24:30   1864s] Extraction called for design 'fullchip' of instances=14128 and nets=15942 using extraction engine 'postRoute' at effort level 'low' .
[03/18 23:24:30   1864s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 23:24:30   1864s] RC Extraction called in multi-corner(2) mode.
[03/18 23:24:30   1864s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 23:24:30   1864s] Process corner(s) are loaded.
[03/18 23:24:30   1864s]  Corner: Cmin
[03/18 23:24:30   1864s]  Corner: Cmax
[03/18 23:24:30   1864s] extractDetailRC Option : -outfile /tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d -maxResLength 200  -extended
[03/18 23:24:30   1864s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 23:24:30   1864s]       RC Corner Indexes            0       1   
[03/18 23:24:30   1864s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 23:24:30   1864s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 23:24:30   1864s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 23:24:30   1864s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 23:24:30   1864s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 23:24:30   1864s] Shrink Factor                : 1.00000
[03/18 23:24:31   1865s] LayerId::1 widthSet size::4
[03/18 23:24:31   1865s] LayerId::2 widthSet size::4
[03/18 23:24:31   1865s] LayerId::3 widthSet size::4
[03/18 23:24:31   1865s] LayerId::4 widthSet size::4
[03/18 23:24:31   1865s] LayerId::5 widthSet size::4
[03/18 23:24:31   1865s] LayerId::6 widthSet size::4
[03/18 23:24:31   1865s] LayerId::7 widthSet size::4
[03/18 23:24:31   1865s] LayerId::8 widthSet size::4
[03/18 23:24:31   1865s] Initializing multi-corner capacitance tables ... 
[03/18 23:24:31   1865s] Initializing multi-corner resistance tables ...
[03/18 23:24:31   1865s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225624 ; uaWl: 0.998292 ; uaWlH: 0.211428 ; aWlH: 0.001309 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:24:31   1865s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2163.1M)
[03/18 23:24:31   1865s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for storing RC.
[03/18 23:24:31   1865s] Extracted 10.0013% (CPU Time= 0:00:00.4  MEM= 2226.6M)
[03/18 23:24:31   1865s] Extracted 20.0011% (CPU Time= 0:00:00.6  MEM= 2226.6M)
[03/18 23:24:31   1865s] Extracted 30.001% (CPU Time= 0:00:00.7  MEM= 2226.6M)
[03/18 23:24:31   1865s] Extracted 40.0008% (CPU Time= 0:00:00.8  MEM= 2226.6M)
[03/18 23:24:31   1866s] Extracted 50.0014% (CPU Time= 0:00:00.9  MEM= 2226.6M)
[03/18 23:24:32   1866s] Extracted 60.0013% (CPU Time= 0:00:01.0  MEM= 2226.6M)
[03/18 23:24:32   1866s] Extracted 70.0011% (CPU Time= 0:00:01.2  MEM= 2226.6M)
[03/18 23:24:32   1866s] Extracted 80.001% (CPU Time= 0:00:01.3  MEM= 2226.6M)
[03/18 23:24:32   1866s] Extracted 90.0008% (CPU Time= 0:00:01.6  MEM= 2230.6M)
[03/18 23:24:33   1867s] Extracted 100% (CPU Time= 0:00:02.1  MEM= 2230.6M)
[03/18 23:24:33   1867s] Number of Extracted Resistors     : 257798
[03/18 23:24:33   1867s] Number of Extracted Ground Cap.   : 256232
[03/18 23:24:33   1867s] Number of Extracted Coupling Cap. : 371928
[03/18 23:24:33   1867s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2199.293M)
[03/18 23:24:33   1867s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 23:24:33   1867s]  Corner: Cmin
[03/18 23:24:33   1867s]  Corner: Cmax
[03/18 23:24:33   1867s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2199.3M)
[03/18 23:24:33   1867s] Creating parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb_Filter.rcdb.d' for storing RC.
[03/18 23:24:33   1867s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d': 15922 access done (mem: 2203.293M)
[03/18 23:24:33   1867s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2203.293M)
[03/18 23:24:33   1867s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2203.293M)
[03/18 23:24:33   1867s] processing rcdb (/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 23:24:34   1868s] Closing parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d': 0 access done (mem: 2203.293M)
[03/18 23:24:34   1868s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2203.293M)
[03/18 23:24:34   1868s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 2203.293M)
[03/18 23:24:34   1868s] **optDesign ... cpu = 0:01:49, real = 0:01:51, mem = 1730.6M, totSessionCpu=0:31:08 **
[03/18 23:24:34   1868s] Starting delay calculation for Setup views
[03/18 23:24:34   1868s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:24:34   1868s] #################################################################################
[03/18 23:24:34   1868s] # Design Stage: PostRoute
[03/18 23:24:34   1868s] # Design Name: fullchip
[03/18 23:24:34   1868s] # Design Mode: 65nm
[03/18 23:24:34   1868s] # Analysis Mode: MMMC OCV 
[03/18 23:24:34   1868s] # Parasitics Mode: SPEF/RCDB
[03/18 23:24:34   1868s] # Signoff Settings: SI On 
[03/18 23:24:34   1868s] #################################################################################
[03/18 23:24:35   1869s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:24:35   1869s] Setting infinite Tws ...
[03/18 23:24:35   1869s] First Iteration Infinite Tw... 
[03/18 23:24:35   1869s] Calculate early delays in OCV mode...
[03/18 23:24:35   1869s] Calculate late delays in OCV mode...
[03/18 23:24:35   1869s] Calculate early delays in OCV mode...
[03/18 23:24:35   1869s] Calculate late delays in OCV mode...
[03/18 23:24:35   1869s] Topological Sorting (REAL = 0:00:00.0, MEM = 2170.0M, InitMEM = 2167.8M)
[03/18 23:24:35   1869s] Start delay calculation (fullDC) (1 T). (MEM=2170)
[03/18 23:24:35   1869s] LayerId::1 widthSet size::4
[03/18 23:24:35   1869s] LayerId::2 widthSet size::4
[03/18 23:24:35   1869s] LayerId::3 widthSet size::4
[03/18 23:24:35   1869s] LayerId::4 widthSet size::4
[03/18 23:24:35   1869s] LayerId::5 widthSet size::4
[03/18 23:24:35   1869s] LayerId::6 widthSet size::4
[03/18 23:24:35   1869s] LayerId::7 widthSet size::4
[03/18 23:24:35   1869s] LayerId::8 widthSet size::4
[03/18 23:24:35   1869s] Initializing multi-corner capacitance tables ... 
[03/18 23:24:35   1869s] Initializing multi-corner resistance tables ...
[03/18 23:24:35   1869s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.225624 ; uaWl: 0.998292 ; uaWlH: 0.211428 ; aWlH: 0.001309 ; Pmax: 0.825300 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 82 ; 
[03/18 23:24:35   1870s] End AAE Lib Interpolated Model. (MEM=2181.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:24:35   1870s] Opening parasitic data file '/tmp/innovus_temp_9826_ieng6-ece-17.ucsd.edu_helong_MjrL8K/fullchip_9826_wKjbix.rcdb.d' for reading (mem: 2181.801M)
[03/18 23:24:35   1870s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2181.8M)
[03/18 23:24:40   1874s] Total number of fetched objects 15922
[03/18 23:24:40   1874s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:24:44   1879s] Total number of fetched objects 15922
[03/18 23:24:44   1879s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:24:44   1879s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 23:24:45   1879s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/18 23:24:45   1879s] End delay calculation. (MEM=2229.48 CPU=0:00:08.7 REAL=0:00:09.0)
[03/18 23:24:45   1879s] End delay calculation (fullDC). (MEM=2229.48 CPU=0:00:09.9 REAL=0:00:10.0)
[03/18 23:24:45   1879s] *** CDM Built up (cpu=0:00:10.7  real=0:00:11.0  mem= 2229.5M) ***
[03/18 23:24:46   1880s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2229.5M)
[03/18 23:24:46   1880s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:24:46   1880s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2229.5M)
[03/18 23:24:46   1880s] Starting SI iteration 2
[03/18 23:24:46   1881s] Calculate early delays in OCV mode...
[03/18 23:24:46   1881s] Calculate late delays in OCV mode...
[03/18 23:24:46   1881s] Calculate early delays in OCV mode...
[03/18 23:24:46   1881s] Calculate late delays in OCV mode...
[03/18 23:24:46   1881s] Start delay calculation (fullDC) (1 T). (MEM=2199.7)
[03/18 23:24:46   1881s] End AAE Lib Interpolated Model. (MEM=2199.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:24:47   1881s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:24:47   1881s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 0. 
[03/18 23:24:47   1881s] Total number of fetched objects 15922
[03/18 23:24:47   1881s] AAE_INFO-618: Total number of nets in the design is 15942,  0.3 percent of the nets selected for SI analysis
[03/18 23:24:47   1882s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:24:47   1882s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:24:47   1882s] Total number of fetched objects 15922
[03/18 23:24:47   1882s] AAE_INFO-618: Total number of nets in the design is 15942,  5.7 percent of the nets selected for SI analysis
[03/18 23:24:47   1882s] End delay calculation. (MEM=2205.85 CPU=0:00:01.0 REAL=0:00:01.0)
[03/18 23:24:47   1882s] End delay calculation (fullDC). (MEM=2205.85 CPU=0:00:01.1 REAL=0:00:01.0)
[03/18 23:24:47   1882s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2205.8M) ***
[03/18 23:24:49   1883s] *** Done Building Timing Graph (cpu=0:00:15.5 real=0:00:15.0 totSessionCpu=0:31:24 mem=2205.8M)
[03/18 23:24:49   1883s] End AAE Lib Interpolated Model. (MEM=2205.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:24:49   1883s] ** Profile ** Start :  cpu=0:00:00.0, mem=2205.8M
[03/18 23:24:49   1883s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2205.8M
[03/18 23:24:49   1884s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.079, MEM:2205.8M
[03/18 23:24:49   1884s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2205.8M
[03/18 23:24:50   1884s] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2205.8M
[03/18 23:24:50   1884s] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2221.1M
[03/18 23:24:50   1884s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.974%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2221.1M
[03/18 23:24:50   1884s] **optDesign ... cpu = 0:02:06, real = 0:02:07, mem = 1832.1M, totSessionCpu=0:31:25 **
[03/18 23:24:50   1884s] **optDesign ... cpu = 0:02:06, real = 0:02:07, mem = 1832.1M, totSessionCpu=0:31:25 **
[03/18 23:24:50   1884s] Executing marking Critical Nets1
[03/18 23:24:50   1885s] *** Timing Is met
[03/18 23:24:50   1885s] *** Check timing (0:00:00.0)
[03/18 23:24:50   1885s] Running postRoute recovery in postEcoRoute mode
[03/18 23:24:50   1885s] **optDesign ... cpu = 0:02:06, real = 0:02:07, mem = 1832.1M, totSessionCpu=0:31:25 **
[03/18 23:24:51   1885s]   Timing/DRV Snapshot: (TGT)
[03/18 23:24:51   1885s]      Weighted WNS: 0.000
[03/18 23:24:51   1885s]       All  PG WNS: 0.000
[03/18 23:24:51   1885s]       High PG WNS: 0.000
[03/18 23:24:51   1885s]       All  PG TNS: 0.000
[03/18 23:24:51   1885s]       High PG TNS: 0.000
[03/18 23:24:51   1885s]          Tran DRV: 0
[03/18 23:24:51   1885s]           Cap DRV: 0
[03/18 23:24:51   1885s]        Fanout DRV: 0
[03/18 23:24:51   1885s]            Glitch: 0
[03/18 23:24:51   1885s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/18 23:24:51   1885s] 
[03/18 23:24:51   1885s] Checking setup slack degradation ...
[03/18 23:24:51   1885s] 
[03/18 23:24:51   1885s] Recovery Manager:
[03/18 23:24:51   1885s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.145) - Skip
[03/18 23:24:51   1885s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.073) - Skip
[03/18 23:24:51   1885s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/18 23:24:51   1885s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/18 23:24:51   1885s] 
[03/18 23:24:51   1885s] Checking DRV degradation...
[03/18 23:24:51   1885s] 
[03/18 23:24:51   1885s] Recovery Manager:
[03/18 23:24:51   1885s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:24:51   1885s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:24:51   1885s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:24:51   1885s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 23:24:51   1885s] 
[03/18 23:24:51   1885s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 23:24:51   1885s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2183.11M, totSessionCpu=0:31:26).
[03/18 23:24:51   1885s] **optDesign ... cpu = 0:02:06, real = 0:02:08, mem = 1831.5M, totSessionCpu=0:31:26 **
[03/18 23:24:51   1885s] 
[03/18 23:24:51   1885s] Latch borrow mode reset to max_borrow
[03/18 23:24:52   1886s] <optDesign CMD> Restore Using all VT Cells
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Begin Power Analysis
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s]              0V	    VSS
[03/18 23:24:52   1886s]            0.9V	    VDD
[03/18 23:24:52   1886s] Begin Processing Timing Library for Power Calculation
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Begin Processing Timing Library for Power Calculation
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Begin Processing Power Net/Grid for Power Calculation
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.77MB/3348.08MB/1922.70MB)
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Begin Processing Timing Window Data for Power Calculation
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.77MB/3348.08MB/1922.70MB)
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Begin Processing User Attributes
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.77MB/3348.08MB/1922.70MB)
[03/18 23:24:52   1886s] 
[03/18 23:24:52   1886s] Begin Processing Signal Activity
[03/18 23:24:52   1886s] 
[03/18 23:24:53   1887s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.91MB/3348.08MB/1922.70MB)
[03/18 23:24:53   1887s] 
[03/18 23:24:53   1887s] Begin Power Computation
[03/18 23:24:53   1887s] 
[03/18 23:24:53   1887s]       ----------------------------------------------------------
[03/18 23:24:53   1887s]       # of cell(s) missing both power/leakage table: 0
[03/18 23:24:53   1887s]       # of cell(s) missing power table: 1
[03/18 23:24:53   1887s]       # of cell(s) missing leakage table: 0
[03/18 23:24:53   1887s]       # of MSMV cell(s) missing power_level: 0
[03/18 23:24:53   1887s]       ----------------------------------------------------------
[03/18 23:24:53   1887s] CellName                                  Missing Table(s)
[03/18 23:24:53   1887s] TIEL                                      internal power, 
[03/18 23:24:53   1887s] 
[03/18 23:24:53   1887s] 
[03/18 23:24:54   1889s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1832.11MB/3348.08MB/1922.70MB)
[03/18 23:24:54   1889s] 
[03/18 23:24:54   1889s] Begin Processing User Attributes
[03/18 23:24:54   1889s] 
[03/18 23:24:54   1889s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1832.11MB/3348.08MB/1922.70MB)
[03/18 23:24:54   1889s] 
[03/18 23:24:54   1889s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1832.11MB/3348.08MB/1922.70MB)
[03/18 23:24:54   1889s] 
[03/18 23:24:54   1889s] *



[03/18 23:24:54   1889s] Total Power
[03/18 23:24:54   1889s] -----------------------------------------------------------------------------------------
[03/18 23:24:54   1889s] Total Internal Power:       37.00391724 	   77.8572%
[03/18 23:24:54   1889s] Total Switching Power:       9.99474661 	   21.0292%
[03/18 23:24:54   1889s] Total Leakage Power:         0.52927824 	    1.1136%
[03/18 23:24:54   1889s] Total Power:                47.52794209
[03/18 23:24:54   1889s] -----------------------------------------------------------------------------------------
[03/18 23:24:55   1889s] Processing average sequential pin duty cycle 
[03/18 23:24:55   1889s] **optDesign ... cpu = 0:02:10, real = 0:02:12, mem = 1832.5M, totSessionCpu=0:31:30 **
[03/18 23:24:55   1889s] cleaningup cpe interface
[03/18 23:24:55   1889s] Reported timing to dir ./timingReports
[03/18 23:24:55   1889s] **optDesign ... cpu = 0:02:10, real = 0:02:12, mem = 1825.8M, totSessionCpu=0:31:30 **
[03/18 23:24:55   1889s] End AAE Lib Interpolated Model. (MEM=2183.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:24:55   1889s] Begin: glitch net info
[03/18 23:24:55   1889s] glitch slack range: number of glitch nets
[03/18 23:24:55   1889s] glitch slack < -0.32 : 0
[03/18 23:24:55   1889s] -0.32 < glitch slack < -0.28 : 0
[03/18 23:24:55   1889s] -0.28 < glitch slack < -0.24 : 0
[03/18 23:24:55   1889s] -0.24 < glitch slack < -0.2 : 0
[03/18 23:24:55   1889s] -0.2 < glitch slack < -0.16 : 0
[03/18 23:24:55   1889s] -0.16 < glitch slack < -0.12 : 0
[03/18 23:24:55   1889s] -0.12 < glitch slack < -0.08 : 0
[03/18 23:24:55   1889s] -0.08 < glitch slack < -0.04 : 0
[03/18 23:24:55   1889s] -0.04 < glitch slack : 0
[03/18 23:24:55   1889s] End: glitch net info
[03/18 23:24:55   1889s] ** Profile ** Start :  cpu=0:00:00.0, mem=2183.1M
[03/18 23:24:55   1889s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2183.1M
[03/18 23:24:55   1889s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.077, MEM:2183.1M
[03/18 23:24:55   1889s] ** Profile ** Other data :  cpu=0:00:00.1, mem=2183.1M
[03/18 23:24:55   1889s] End AAE Lib Interpolated Model. (MEM=2183.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:24:55   1889s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 23:24:55   1889s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 23:24:55   1889s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[03/18 23:24:55   1889s] Starting delay calculation for Hold views
[03/18 23:24:55   1889s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 23:24:55   1889s] #################################################################################
[03/18 23:24:55   1889s] # Design Stage: PostRoute
[03/18 23:24:55   1889s] # Design Name: fullchip
[03/18 23:24:55   1889s] # Design Mode: 65nm
[03/18 23:24:55   1889s] # Analysis Mode: MMMC OCV 
[03/18 23:24:55   1889s] # Parasitics Mode: SPEF/RCDB
[03/18 23:24:55   1889s] # Signoff Settings: SI On 
[03/18 23:24:55   1889s] #################################################################################
[03/18 23:24:55   1889s] AAE_INFO: 1 threads acquired from CTE.
[03/18 23:24:55   1889s] Setting infinite Tws ...
[03/18 23:24:55   1889s] First Iteration Infinite Tw... 
[03/18 23:24:55   1889s] Calculate late delays in OCV mode...
[03/18 23:24:55   1889s] Calculate early delays in OCV mode...
[03/18 23:24:55   1889s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 23:24:55   1889s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:24:55   1889s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 23:24:55   1889s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:24:55   1889s] Total number of fetched objects 15922
[03/18 23:24:55   1889s] AAE_INFO-618: Total number of nets in the design is 15942,  99.9 percent of the nets selected for SI analysis
[03/18 23:24:55   1889s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 23:24:55   1889s] End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
[03/18 23:24:55   1889s] End delay calculation (fullDC). (MEM=0 CPU=0:00:04.7 REAL=0:00:04.0)
[03/18 23:24:55   1889s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 0.0M) ***
[03/18 23:24:55   1889s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:24:55   1889s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 23:24:55   1889s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 23:24:55   1889s] Starting SI iteration 2
[03/18 23:24:55   1889s] Calculate late delays in OCV mode...
[03/18 23:24:55   1889s] Calculate early delays in OCV mode...
[03/18 23:24:55   1889s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 23:24:55   1889s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 23:24:55   1889s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 23:24:55   1889s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15922. 
[03/18 23:24:55   1889s] Total number of fetched objects 15922
[03/18 23:24:55   1889s] AAE_INFO-618: Total number of nets in the design is 15942,  0.0 percent of the nets selected for SI analysis
[03/18 23:24:55   1889s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 23:24:55   1889s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 23:24:55   1889s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
[03/18 23:24:55   1889s] *** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:59.8 mem=0.0M)
[03/18 23:24:55   1889s] ** Profile ** Overall slacks :  cpu=0:00:08.3, mem=0.0M
[03/18 23:24:55   1889s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/18 23:24:55   1889s] *** QThread HoldRpt [finish] : cpu/real = 0:00:09.3/0:00:09.3 (1.0), mem = 0.0M
[03/18 23:24:55   1889s] 
[03/18 23:24:55   1889s] =============================================================================================
[03/18 23:24:55   1889s]  Step TAT Report for QThreadWorker #1
[03/18 23:24:55   1889s] =============================================================================================
[03/18 23:24:55   1889s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:24:55   1889s] ---------------------------------------------------------------------------------------------
[03/18 23:24:55   1889s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 23:24:55   1889s] [ TimingUpdate           ]      1   0:00:01.0  (  11.2 % )     0:00:07.9 /  0:00:08.0    1.0
[03/18 23:24:55   1889s] [ FullDelayCalc          ]      1   0:00:06.9  (  74.1 % )     0:00:06.9 /  0:00:06.9    1.0
[03/18 23:24:55   1889s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:24:55   1889s] [ GenerateReports        ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:24:55   1889s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   3.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 23:24:55   1889s] [ MISC                   ]          0:00:00.8  (   8.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 23:24:55   1889s] ---------------------------------------------------------------------------------------------
[03/18 23:24:55   1889s]  QThreadWorker #1 TOTAL             0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.3    1.0
[03/18 23:24:55   1889s] ---------------------------------------------------------------------------------------------
[03/18 23:24:55   1889s] 
[03/18 23:25:04   1898s]  
_______________________________________________________________________
[03/18 23:25:05   1899s] ** Profile ** Overall slacks :  cpu=0:00:09.5, mem=2193.1M
[03/18 23:25:05   1899s] ** Profile ** Total reports :  cpu=0:00:00.3, mem=2185.1M
[03/18 23:25:07   1900s] ** Profile ** DRVs :  cpu=0:00:00.8, mem=2183.1M
[03/18 23:25:07   1900s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.109  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.974%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2183.1M
[03/18 23:25:07   1900s] *** Final Summary (holdfix) CPU=0:00:10.6, REAL=0:00:12.0, MEM=2183.1M
[03/18 23:25:07   1900s] **optDesign ... cpu = 0:02:21, real = 0:02:24, mem = 1827.3M, totSessionCpu=0:31:40 **
[03/18 23:25:07   1900s]  ReSet Options after AAE Based Opt flow 
[03/18 23:25:07   1900s] Opt: RC extraction mode changed to 'detail'
[03/18 23:25:07   1900s] *** Finished optDesign ***
[03/18 23:25:07   1900s] *** Changing analysis mode to hold ***
[03/18 23:25:07   1900s] cleaningup cpe interface
[03/18 23:25:07   1900s] cleaningup cpe interface
[03/18 23:25:07   1900s] 
[03/18 23:25:07   1900s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:36 real=  0:02:39)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.9 real=0:00:06.7)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:24.1 real=0:00:24.9)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:09.6 real=0:00:09.7)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:14.8 real=0:00:14.8)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:16.7 real=0:00:17.1)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:13.8 real=0:00:13.8)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.7 real=0:00:16.6)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[03/18 23:25:07   1900s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 23:25:07   1900s] Info: pop threads available for lower-level modules during optimization.
[03/18 23:25:07   1900s] Deleting Lib Analyzer.
[03/18 23:25:07   1900s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2165.1M)
[03/18 23:25:07   1900s] Info: Destroy the CCOpt slew target map.
[03/18 23:25:07   1900s] clean pInstBBox. size 0
[03/18 23:25:07   1900s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 23:25:07   1900s] All LLGs are deleted
[03/18 23:25:07   1900s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2165.1M
[03/18 23:25:07   1900s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2163.5M
[03/18 23:25:07   1900s] 
[03/18 23:25:07   1900s] =============================================================================================
[03/18 23:25:07   1900s]  Final TAT Report for optDesign
[03/18 23:25:07   1900s] =============================================================================================
[03/18 23:25:07   1900s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 23:25:07   1900s] ---------------------------------------------------------------------------------------------
[03/18 23:25:07   1900s] [ DrvOpt                 ]      1   0:00:06.6  (   4.6 % )     0:00:06.6 /  0:00:06.6    1.0
[03/18 23:25:07   1900s] [ HoldOpt                ]      1   0:00:02.7  (   1.9 % )     0:00:14.8 /  0:00:14.3    1.0
[03/18 23:25:07   1900s] [ ClockDrv               ]      1   0:00:03.2  (   2.3 % )     0:00:03.2 /  0:00:03.2    1.0
[03/18 23:25:07   1900s] [ PowerOpt               ]      1   0:00:06.0  (   4.2 % )     0:00:06.0 /  0:00:06.0    1.0
[03/18 23:25:07   1900s] [ ViewPruning            ]     14   0:00:03.8  (   2.6 % )     0:00:03.8 /  0:00:03.8    1.0
[03/18 23:25:07   1900s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 23:25:07   1900s] [ RefinePlace            ]      1   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:25:07   1900s] [ LayerAssignment        ]      2   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 23:25:07   1900s] [ EcoRoute               ]      1   0:00:13.7  (   9.6 % )     0:00:13.7 /  0:00:13.8    1.0
[03/18 23:25:07   1900s] [ ExtractRC              ]      2   0:00:06.3  (   4.4 % )     0:00:06.3 /  0:00:06.5    1.0
[03/18 23:25:07   1900s] [ TimingUpdate           ]     16   0:00:04.6  (   3.2 % )     0:00:32.6 /  0:00:32.8    1.0
[03/18 23:25:07   1900s] [ FullDelayCalc          ]      2   0:00:26.6  (  18.6 % )     0:00:28.0 /  0:00:28.2    1.0
[03/18 23:25:07   1900s] [ QThreadMaster          ]      3   0:00:24.9  (  17.4 % )     0:00:24.9 /  0:00:23.1    0.9
[03/18 23:25:07   1900s] [ OptSummaryReport       ]      7   0:00:00.9  (   0.6 % )     0:00:17.3 /  0:00:15.9    0.9
[03/18 23:25:07   1900s] [ TimingReport           ]      7   0:00:03.1  (   2.2 % )     0:00:03.1 /  0:00:03.1    1.0
[03/18 23:25:07   1900s] [ DrvReport              ]      7   0:00:04.1  (   2.8 % )     0:00:04.1 /  0:00:03.1    0.8
[03/18 23:25:07   1900s] [ PowerReport            ]      3   0:00:08.2  (   5.7 % )     0:00:08.2 /  0:00:08.2    1.0
[03/18 23:25:07   1900s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 23:25:07   1900s] [ PropagateActivity      ]      1   0:00:08.5  (   5.9 % )     0:00:08.5 /  0:00:08.5    1.0
[03/18 23:25:07   1900s] [ MISC                   ]          0:00:18.4  (  12.8 % )     0:00:18.4 /  0:00:18.2    1.0
[03/18 23:25:07   1900s] ---------------------------------------------------------------------------------------------
[03/18 23:25:07   1900s]  optDesign TOTAL                    0:02:23.2  ( 100.0 % )     0:02:23.2 /  0:02:20.8    1.0
[03/18 23:25:07   1900s] ---------------------------------------------------------------------------------------------
[03/18 23:25:07   1900s] 
[03/18 23:25:07   1900s] Deleting Cell Server ...
[03/18 23:25:07   1900s] <CMD> saveDesign route.enc
[03/18 23:25:07   1900s] The in-memory database contained RC information but was not saved. To save 
[03/18 23:25:07   1900s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/18 23:25:07   1900s] so it should only be saved when it is really desired.
[03/18 23:25:07   1900s] #% Begin save design ... (date=03/18 23:25:07, mem=1720.3M)
[03/18 23:25:07   1900s] % Begin Save ccopt configuration ... (date=03/18 23:25:07, mem=1720.3M)
[03/18 23:25:07   1900s] % End Save ccopt configuration ... (date=03/18 23:25:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=1721.0M, current mem=1721.0M)
[03/18 23:25:08   1900s] % Begin Save netlist data ... (date=03/18 23:25:07, mem=1721.0M)
[03/18 23:25:08   1900s] Writing Binary DB to route.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
[03/18 23:25:08   1900s] % End Save netlist data ... (date=03/18 23:25:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1721.0M, current mem=1721.0M)
[03/18 23:25:08   1900s] Saving congestion map file route.enc.dat.tmp/fullchip.route.congmap.gz ...
[03/18 23:25:08   1901s] % Begin Save AAE data ... (date=03/18 23:25:08, mem=1721.4M)
[03/18 23:25:08   1901s] Saving AAE Data ...
[03/18 23:25:08   1901s] % End Save AAE data ... (date=03/18 23:25:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.4M, current mem=1721.4M)
[03/18 23:25:08   1901s] % Begin Save clock tree data ... (date=03/18 23:25:08, mem=1728.1M)
[03/18 23:25:08   1901s] % End Save clock tree data ... (date=03/18 23:25:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1728.1M, current mem=1728.1M)
[03/18 23:25:08   1901s] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/18 23:25:08   1901s] Saving mode setting ...
[03/18 23:25:08   1901s] Saving global file ...
[03/18 23:25:09   1901s] % Begin Save floorplan data ... (date=03/18 23:25:09, mem=1728.3M)
[03/18 23:25:09   1901s] Saving floorplan file ...
[03/18 23:25:09   1901s] % End Save floorplan data ... (date=03/18 23:25:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1728.3M, current mem=1728.3M)
[03/18 23:25:09   1901s] Saving PG file route.enc.dat.tmp/fullchip.pg.gz
[03/18 23:25:09   1901s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2131.5M) ***
[03/18 23:25:09   1901s] Saving Drc markers ...
[03/18 23:25:09   1901s] ... 112 markers are saved ...
[03/18 23:25:09   1901s] ... 0 geometry drc markers are saved ...
[03/18 23:25:09   1901s] ... 0 antenna drc markers are saved ...
[03/18 23:25:09   1901s] % Begin Save placement data ... (date=03/18 23:25:09, mem=1728.5M)
[03/18 23:25:09   1901s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 23:25:09   1901s] Save Adaptive View Pruing View Names to Binary file
[03/18 23:25:09   1901s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2134.5M) ***
[03/18 23:25:09   1901s] % End Save placement data ... (date=03/18 23:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1728.5M, current mem=1728.5M)
[03/18 23:25:09   1901s] % Begin Save routing data ... (date=03/18 23:25:09, mem=1728.5M)
[03/18 23:25:09   1901s] Saving route file ...
[03/18 23:25:10   1901s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2131.5M) ***
[03/18 23:25:10   1901s] % End Save routing data ... (date=03/18 23:25:10, total cpu=0:00:00.2, real=0:00:01.0, peak res=1728.6M, current mem=1728.6M)
[03/18 23:25:10   1901s] Saving property file route.enc.dat.tmp/fullchip.prop
[03/18 23:25:10   1901s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2134.5M) ***
[03/18 23:25:10   1901s] #Saving pin access data to file route.enc.dat.tmp/fullchip.apa ...
[03/18 23:25:10   1902s] #
[03/18 23:25:10   1902s] % Begin Save power constraints data ... (date=03/18 23:25:10, mem=1728.6M)
[03/18 23:25:10   1902s] % End Save power constraints data ... (date=03/18 23:25:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1728.6M, current mem=1728.6M)
[03/18 23:25:12   1903s] Generated self-contained design route.enc.dat.tmp
[03/18 23:25:12   1903s] #% End save design ... (date=03/18 23:25:12, total cpu=0:00:03.1, real=0:00:05.0, peak res=1729.1M, current mem=1729.1M)
[03/18 23:25:12   1903s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 23:25:12   1903s] 
[03/18 23:26:31   1916s] <CMD> checkPinAssignment
[03/18 23:26:31   1916s] #% Begin checkPinAssignment (date=03/18 23:26:31, mem=1729.1M)
[03/18 23:26:31   1916s] Checking pins of top cell fullchip ... completed
[03/18 23:26:31   1916s] 
[03/18 23:26:31   1916s] ===========================================================================================================================
[03/18 23:26:31   1916s]                                                 checkPinAssignment Summary
[03/18 23:26:31   1916s] ===========================================================================================================================
[03/18 23:26:31   1916s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 23:26:31   1916s] ===========================================================================================================================
[03/18 23:26:31   1916s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:26:31   1916s] ===========================================================================================================================
[03/18 23:26:31   1916s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 23:26:31   1916s] ===========================================================================================================================
[03/18 23:26:32   1916s] #% End checkPinAssignment (date=03/18 23:26:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=1730.3M, current mem=1730.3M)
[03/18 23:26:40   1917s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[03/18 23:26:41   1917s] Innovus terminated by user interrupt.
[03/18 23:26:41   1917s] 
[03/18 23:26:41   1917s] *** Memory Usage v#1 (Current mem = 2122.754M, initial mem = 283.785M) ***
[03/18 23:26:41   1917s] 
[03/18 23:26:41   1917s] *** Summary of all messages that are not suppressed in this session:
[03/18 23:26:41   1917s] Severity  ID               Count  Summary                                  
[03/18 23:26:41   1917s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 23:26:41   1917s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/18 23:26:41   1917s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/18 23:26:41   1917s] ERROR     IMPPTN-1668          1  Specifying negative spacing value to spr...
[03/18 23:26:41   1917s] WARNING   IMPEXT-2710          6  Basic Cap table for layer M%d is ignored...
[03/18 23:26:41   1917s] WARNING   IMPEXT-2760          6  Layer M%d specified in the cap table is ...
[03/18 23:26:41   1917s] WARNING   IMPEXT-2771          6  Via %s specified in the cap table is ign...
[03/18 23:26:41   1917s] WARNING   IMPEXT-2801          6  Resistance values are not provided in th...
[03/18 23:26:41   1917s] WARNING   IMPEXT-3442         21  The version of the capacitance table fil...
[03/18 23:26:41   1917s] WARNING   IMPEXT-3503          2  The corner setup has changed in the MMMC...
[03/18 23:26:41   1917s] WARNING   IMPEXT-3518         11  The lower process node is set (using com...
[03/18 23:26:41   1917s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 23:26:41   1917s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/18 23:26:41   1917s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[03/18 23:26:41   1917s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/18 23:26:41   1917s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[03/18 23:26:41   1917s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/18 23:26:41   1917s] WARNING   IMPOPT-7083          1  The dynamic power view needs to be an ac...
[03/18 23:26:41   1917s] WARNING   IMPOPT-3564          7  The following cells are set dont_use tem...
[03/18 23:26:41   1917s] WARNING   IMPCCOPT-2332       35  The property %s is deprecated. It still ...
[03/18 23:26:41   1917s] WARNING   IMPCCOPT-1361       15  Routing configuration for %s nets in clo...
[03/18 23:26:41   1917s] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[03/18 23:26:41   1917s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/18 23:26:41   1917s] WARNING   IMPCTE-104           3  The constraint mode of this inactive vie...
[03/18 23:26:41   1917s] WARNING   IMPTCM-70            2  Option "%s" for command %s is obsolete a...
[03/18 23:26:41   1917s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[03/18 23:26:41   1917s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[03/18 23:26:41   1917s] WARNING   SDF-808              2  The software is currently operating in a...
[03/18 23:26:41   1917s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/18 23:26:41   1917s] *** Message Summary: 1766 warning(s), 1 error(s)
[03/18 23:26:41   1917s] 
[03/18 23:26:41   1917s] --- Ending "Innovus" (totcpu=0:31:58, real=0:44:22, mem=2122.8M) ---
