#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Mar 25 13:50:10 2023
# Process ID: 6392
# Current directory: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17828 C:\Users\ivan2\Desktop\FYP_VHDL_Rx\FYP_testing\FYP_testing.xpr
# Log file: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/vivado.log
# Journal file: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing\vivado.jou
# Running On: LAPTOP-SUF3QFK3, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17043 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1211.391 ; gain = 0.000
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.srcs/sources_1/new/Decoder.v]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 13:53:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 13:56:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 14:01:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1211.391 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3246.742 ; gain = 2035.352
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 14:16:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
set_property is_enabled true [get_files  C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.srcs/sources_1/new/Decoder.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 15:18:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 15:19:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 15:21:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 15:22:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 15:24:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3349.484 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.srcs/sources_1/new/Top.v:34]
[Sat Mar 25 15:33:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 15:34:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 15:35:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 15:37:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3361.230 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 15:47:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 15:48:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 15:49:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 16:26:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1

launch_runs synth_1 -jobs 6
[Sat Mar 25 16:27:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 16:28:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 16:29:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.035 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 16:35:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 16:36:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 16:37:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3378.527 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:20:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:21:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 17:22:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 17:23:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:40:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:41:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:44:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 17:45:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 17:46:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3725.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4416.777 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4416.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4416.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4536.566 ; gain = 1156.016
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:48:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 17:49:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 17:51:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4556.902 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:54:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ivan2/Desktop/FYP_Test/FYP_testing/FYP_testing.srcs/utils_1/imports/synth_1/Receiver_RxD.dcp with file C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/Top.dcp
launch_runs synth_1 -jobs 6
[Sat Mar 25 17:55:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Mar 25 17:56:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Mar 25 17:58:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4556.902 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AAE2A
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3273f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/ivan2/Desktop/FYP_VHDL_Rx/FYP_testing/FYP_testing.runs/impl_1/Top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : c2   Memory Type : 20   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 4556.902 ; gain = 0.000
endgroup
close_hw_manager
