Source Block: oh/common/hdl/oh_dsync.v@20:34@HdlStmProcess
			  .nreset(nreset),
			  .din(din),
			  .dout(dout));
`else
   reg [PS:0] sync_pipe; 
   always @ (posedge clk or negedge nreset)		 
     if(!nreset)
       sync_pipe[PS:0] <= 1'b0;
     else
       sync_pipe[PS:0] <= {sync_pipe[PS-1:0],din};	      	      
   // drive randomize delay from testbench
   assign dout = (DELAY & sync_pipe[PS]) |  //extra cycle
		 (~DELAY & sync_pipe[PS-1]); //default
`endif // !`ifdef CFG_ASIC
   

Diff Content:
- 27        sync_pipe[PS:0] <= 1'b0;
+ 27        sync_pipe[PS:0] <= 'b0;

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/oh_dsync.v@19:29
   asic_dsync asic_dsync (.clk(clk),
			  .nreset(nreset),
			  .din(din),
			  .dout(dout));
`else
   reg [PS:0] sync_pipe; 
   always @ (posedge clk or negedge nreset)		 
     if(!nreset)
       sync_pipe[PS:0] <= 1'b0;
     else
       sync_pipe[PS:0] <= {sync_pipe[PS-1:0],din};	      	      

