

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 29 16:01:21 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 21.192 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        4|        4| 0.100 us | 0.100 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                                  |                                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                             Instance                                             |                                       Module                                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77                              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                         |        1|        1| 25.000 ns | 25.000 ns |    1|    1| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146                      |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215                          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                      |        2|        2| 50.000 ns | 50.000 ns |    1|    1| function |
        +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|    162|     183|   6745|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|    1111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|    162|    1294|   6787|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     73|       1|     12|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                             Instance                                             |                                       Module                                      | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|     81|    0|  2328|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77                              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                         |        0|     78|  129|  2237|    0|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_146                      |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|      0|    0|  1820|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215                          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                      |        3|      3|   54|   360|    0|
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                                             |                                                                                   |        3|    162|  183|  6745|    0|
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |dense_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |dense_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |dense_input_V_blk_n          |   9|          2|    1|          2|
    |dense_input_V_in_sig         |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   67|        134|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                |   1|   0|    1|          0|
    |dense_input_V_ap_vld_preg                                                              |   1|   0|    1|          0|
    |dense_input_V_preg                                                                     |  64|   0|   64|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_215_ap_start_reg  |   1|   0|    1|          0|
    |layer3_out_104_V_reg_1111                                                              |  16|   0|   16|          0|
    |layer3_out_106_V_reg_1116                                                              |  16|   0|   16|          0|
    |layer3_out_112_V_reg_1121                                                              |  16|   0|   16|          0|
    |layer3_out_113_V_reg_1126                                                              |  16|   0|   16|          0|
    |layer3_out_115_V_reg_1131                                                              |  16|   0|   16|          0|
    |layer3_out_116_V_reg_1136                                                              |  16|   0|   16|          0|
    |layer3_out_118_V_reg_1141                                                              |  16|   0|   16|          0|
    |layer3_out_121_V_reg_1146                                                              |  16|   0|   16|          0|
    |layer3_out_123_V_reg_1151                                                              |  16|   0|   16|          0|
    |layer3_out_124_V_reg_1156                                                              |  16|   0|   16|          0|
    |layer3_out_126_V_reg_1161                                                              |  16|   0|   16|          0|
    |layer3_out_14_V_reg_851                                                                |  16|   0|   16|          0|
    |layer3_out_15_V_reg_856                                                                |  16|   0|   16|          0|
    |layer3_out_17_V_reg_861                                                                |  16|   0|   16|          0|
    |layer3_out_20_V_reg_866                                                                |  16|   0|   16|          0|
    |layer3_out_21_V_reg_871                                                                |  16|   0|   16|          0|
    |layer3_out_22_V_reg_876                                                                |  16|   0|   16|          0|
    |layer3_out_23_V_reg_881                                                                |  16|   0|   16|          0|
    |layer3_out_24_V_reg_886                                                                |  16|   0|   16|          0|
    |layer3_out_25_V_reg_891                                                                |  16|   0|   16|          0|
    |layer3_out_31_V_reg_896                                                                |  16|   0|   16|          0|
    |layer3_out_32_V_reg_901                                                                |  16|   0|   16|          0|
    |layer3_out_36_V_reg_906                                                                |  16|   0|   16|          0|
    |layer3_out_37_V_reg_911                                                                |  16|   0|   16|          0|
    |layer3_out_38_V_reg_916                                                                |  16|   0|   16|          0|
    |layer3_out_41_V_reg_921                                                                |  16|   0|   16|          0|
    |layer3_out_45_V_reg_926                                                                |  16|   0|   16|          0|
    |layer3_out_46_V_reg_931                                                                |  16|   0|   16|          0|
    |layer3_out_47_V_reg_936                                                                |  16|   0|   16|          0|
    |layer3_out_49_V_reg_941                                                                |  16|   0|   16|          0|
    |layer3_out_50_V_reg_946                                                                |  16|   0|   16|          0|
    |layer3_out_51_V_reg_951                                                                |  16|   0|   16|          0|
    |layer3_out_52_V_reg_956                                                                |  16|   0|   16|          0|
    |layer3_out_53_V_reg_961                                                                |  16|   0|   16|          0|
    |layer3_out_54_V_reg_966                                                                |  16|   0|   16|          0|
    |layer3_out_58_V_reg_971                                                                |  16|   0|   16|          0|
    |layer3_out_59_V_reg_976                                                                |  16|   0|   16|          0|
    |layer3_out_5_V_reg_841                                                                 |  16|   0|   16|          0|
    |layer3_out_62_V_reg_981                                                                |  16|   0|   16|          0|
    |layer3_out_63_V_reg_986                                                                |  16|   0|   16|          0|
    |layer3_out_64_V_reg_991                                                                |  16|   0|   16|          0|
    |layer3_out_65_V_reg_996                                                                |  16|   0|   16|          0|
    |layer3_out_68_V_reg_1001                                                               |  16|   0|   16|          0|
    |layer3_out_70_V_reg_1006                                                               |  16|   0|   16|          0|
    |layer3_out_71_V_reg_1011                                                               |  16|   0|   16|          0|
    |layer3_out_72_V_reg_1016                                                               |  16|   0|   16|          0|
    |layer3_out_74_V_reg_1021                                                               |  16|   0|   16|          0|
    |layer3_out_75_V_reg_1026                                                               |  16|   0|   16|          0|
    |layer3_out_76_V_reg_1031                                                               |  16|   0|   16|          0|
    |layer3_out_77_V_reg_1036                                                               |  16|   0|   16|          0|
    |layer3_out_80_V_reg_1041                                                               |  16|   0|   16|          0|
    |layer3_out_81_V_reg_1046                                                               |  16|   0|   16|          0|
    |layer3_out_82_V_reg_1051                                                               |  16|   0|   16|          0|
    |layer3_out_83_V_reg_1056                                                               |  16|   0|   16|          0|
    |layer3_out_86_V_reg_1061                                                               |  16|   0|   16|          0|
    |layer3_out_87_V_reg_1066                                                               |  16|   0|   16|          0|
    |layer3_out_88_V_reg_1071                                                               |  16|   0|   16|          0|
    |layer3_out_89_V_reg_1076                                                               |  16|   0|   16|          0|
    |layer3_out_8_V_reg_846                                                                 |  16|   0|   16|          0|
    |layer3_out_93_V_reg_1081                                                               |  16|   0|   16|          0|
    |layer3_out_94_V_reg_1086                                                               |  16|   0|   16|          0|
    |layer3_out_95_V_reg_1091                                                               |  16|   0|   16|          0|
    |layer3_out_96_V_reg_1096                                                               |  16|   0|   16|          0|
    |layer3_out_97_V_reg_1101                                                               |  16|   0|   16|          0|
    |layer3_out_99_V_reg_1106                                                               |  16|   0|   16|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  |1111|   0| 1111|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|dense_input_V_ap_vld   |  in |    1|   ap_vld   |  dense_input_V |    pointer   |
|dense_input_V          |  in |   64|   ap_vld   |  dense_input_V |    pointer   |
|layer5_out_0_V         | out |   16|   ap_vld   | layer5_out_0_V |    pointer   |
|layer5_out_0_V_ap_vld  | out |    1|   ap_vld   | layer5_out_0_V |    pointer   |
|layer5_out_1_V         | out |   16|   ap_vld   | layer5_out_1_V |    pointer   |
|layer5_out_1_V_ap_vld  | out |    1|   ap_vld   | layer5_out_1_V |    pointer   |
|layer5_out_2_V         | out |   16|   ap_vld   | layer5_out_2_V |    pointer   |
|layer5_out_2_V_ap_vld  | out |    1|   ap_vld   | layer5_out_2_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

