#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 15 20:43:25 2024
# Process ID: 49501
# Current directory: /home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.runs/synth_1
# Command line: vivado -log stopWatch_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopWatch_module.tcl
# Log file: /home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.runs/synth_1/stopWatch_module.vds
# Journal file: /home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source stopWatch_module.tcl -notrace
Command: synth_design -top stopWatch_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49534
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2406.008 ; gain = 0.000 ; free physical = 1671 ; free virtual = 5466
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopWatch_module' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopWatch_FSM' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:46]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter RESET bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'button' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/button.v:4]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (1#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/button.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:94]
INFO: [Synth 8-6155] done synthesizing module 'stopWatch_FSM' (2#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:46]
INFO: [Synth 8-6157] synthesizing module 'clkDiv_Herz' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:105]
	Parameter HERZ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv_Herz' (3#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:105]
INFO: [Synth 8-6157] synthesizing module 'Upcounter_EN' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:134]
	Parameter MAX_NUM bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Upcounter_EN' (4#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:134]
WARNING: [Synth 8-689] width (15) of port connection 'counter' does not match port width (14) of module 'Upcounter_EN' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:33]
INFO: [Synth 8-6157] synthesizing module 'fndController' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:143]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (5#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:143]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:127]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:127]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:111]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:117]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (7#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:111]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:51]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (8#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:51]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:64]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mux' (9#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:64]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:83]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:89]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (10#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (11#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/imports/new/fndController.v:3]
WARNING: [Synth 8-689] width (15) of port connection 'digit' does not match port width (14) of module 'fndController' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:38]
INFO: [Synth 8-6155] done synthesizing module 'stopWatch_module' (12#1) [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2406.008 ; gain = 0.000 ; free physical = 1635 ; free virtual = 5431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2406.008 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2406.008 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6119
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.008 ; gain = 0.000 ; free physical = 2317 ; free virtual = 6112
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopWatch_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopWatch_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.039 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.039 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2359 ; free virtual = 6155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2359 ; free virtual = 6156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2359 ; free virtual = 6156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopWatch_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                   RESET |                              010 |                               10
                     RUN |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopWatch_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'timerReset_reg' [/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.srcs/sources_1/new/Upcounter_EN.v:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2348 ; free virtual = 6147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2308 ; free virtual = 6117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2188 ; free virtual = 6003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2186 ; free virtual = 6002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    33|
|3     |LUT1   |     6|
|4     |LUT2   |    81|
|5     |LUT3   |    36|
|6     |LUT4   |    52|
|7     |LUT5   |    32|
|8     |LUT6   |    71|
|9     |FDCE   |    35|
|10    |FDRE   |    43|
|11    |LD     |     1|
|12    |IBUF   |     4|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2180 ; free virtual = 5995
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.039 ; gain = 0.000 ; free physical = 2232 ; free virtual = 6048
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2470.039 ; gain = 64.031 ; free physical = 2232 ; free virtual = 6048
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.039 ; gain = 0.000 ; free physical = 2318 ; free virtual = 6136
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.039 ; gain = 0.000 ; free physical = 2264 ; free virtual = 6082
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2470.039 ; gain = 178.633 ; free physical = 2326 ; free virtual = 6145
INFO: [Common 17-1381] The checkpoint '/home/yonn/vivado_project/240514_Upcounter_FSM/240514_Upcounter_FSM.runs/synth_1/stopWatch_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopWatch_module_utilization_synth.rpt -pb stopWatch_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 20:43:47 2024...
