Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 16 18:45:51 2019
| Host         : Jerry running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file priority_encoder_FPGA_real_bus_skew_routed.rpt -pb priority_encoder_FPGA_real_bus_skew_routed.pb -rpx priority_encoder_FPGA_real_bus_skew_routed.rpx
| Design       : priority_encoder_FPGA_real
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

No bus skew constraints

