verilog work "regfile.v"
verilog work "PC.v"
verilog work "memory.v"
verilog work "ID_EXE_stage.v"
verilog work "EXE_DM_stage.v"
verilog work "DM_WB_stage.v"
verilog work "data_memory.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "pipelined_4_stage.v"
verilog work "test_bench_4_stage_pipeline.v"
verilog work "E:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
