// Seed: 865547026
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  logic id_2;
  logic id_3;
  always @(id_3, 1) if (id_2) id_1 <= #1 id_1;
endmodule
