{
  "name": "<arch::kernel::apic::x2apic::X2Apic as arch::kernel::apic::Apic>::send_ipi",
  "safe": false,
  "callees": {
    "irq::guard::disable_local": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Disables all IRQs on the current CPU (i.e., locally).\n\n This function returns a guard object, which will automatically enable local IRQs again when\n it is dropped. This function works correctly even when it is called in a _nested_ way.\n The local IRQs shall only be re-enabled when the most outer guard is dropped.\n\n This function can play nicely with [`SpinLock`] as the type uses this function internally.\n One can invoke this function even after acquiring a spin lock. And the reversed order is also ok.\n\n [`SpinLock`]: crate::sync::SpinLock\n\n # Example\n\n ```rust\n use ostd::irq;\n\n {\n     let _ = irq::disable_local();\n     todo!(\"do something when irqs are disabled\");\n }\n ```\n",
      "adt": {
        "irq::guard::DisabledLocalIrqGuard": "Constructor"
      }
    },
    "x86::msr::wrmsr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Write 64 bits to msr register.\n\n # Safety\n Needs CPL 0.\n",
      "adt": {}
    },
    "x86::msr::rdmsr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Read 64 bits msr register.\n\n # Safety\n Needs CPL 0.\n",
      "adt": {}
    }
  },
  "adts": {
    "irq::guard::DisabledLocalIrqGuard": [
      "Plain"
    ],
    "arch::kernel::apic::Icr": [
      "Unknown([Field(0, Ty { id: 59, kind: RigidTy(Uint(U64)) })])",
      "Plain"
    ],
    "arch::kernel::apic::x2apic::X2Apic": [
      "Ref"
    ]
  },
  "path": 1256,
  "span": "ostd/src/arch/x86/kernel/apic/x2apic.rs:76:5: 94:6",
  "src": "unsafe fn send_ipi(&self, icr: super::Icr) {\n        let _guard = crate::irq::disable_local();\n\n        // SAFETY: These operations write the interrupt command to APIC and wait for results. The\n        // caller guarantees it's safe to execute this interrupt command.\n        unsafe {\n            wrmsr(IA32_X2APIC_ESR, 0);\n            wrmsr(IA32_X2APIC_ICR, icr.0);\n            loop {\n                let icr = rdmsr(IA32_X2APIC_ICR);\n                if ((icr >> 12) & 0x1) == 0 {\n                    break;\n                }\n                if rdmsr(IA32_X2APIC_ESR) > 0 {\n                    break;\n                }\n            }\n        }\n    }",
  "mir": "fn <arch::kernel::apic::x2apic::X2Apic as arch::kernel::apic::Apic>::send_ipi(_1: &arch::kernel::apic::x2apic::X2Apic, _2: arch::kernel::apic::Icr) -> () {\n    let mut _0: ();\n    let  _3: irq::guard::DisabledLocalIrqGuard;\n    let  _4: ();\n    let  _5: ();\n    let mut _6: u64;\n    let  _7: u64;\n    let mut _8: u64;\n    let mut _9: u64;\n    let mut _10: u32;\n    let mut _11: bool;\n    let mut _12: bool;\n    let mut _13: u64;\n    debug self => _1;\n    debug icr => _2;\n    debug _guard => _3;\n    debug icr => _7;\n    bb0: {\n        StorageLive(_3);\n        _3 = irq::guard::disable_local() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = x86::msr::wrmsr(x86::msr::IA32_X2APIC_ESR, 0_u64) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_6);\n        _6 = (_2.0: u64);\n        _5 = x86::msr::wrmsr(x86::msr::IA32_X2APIC_ICR, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        goto -> bb4;\n    }\n    bb4: {\n        _7 = x86::msr::rdmsr(x86::msr::IA32_X2APIC_ICR) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageLive(_8);\n        StorageLive(_9);\n        _10 = 12_i32 as u32;\n        _11 = Lt(move _10, 64_u32);\n        assert(move _11, \"attempt to shift right by `{}`, which would overflow\", 12_i32) -> [success: bb6, unwind unreachable];\n    }\n    bb6: {\n        _9 = Shr(_7, 12_i32);\n        _8 = BitAnd(move _9, 1_u64);\n        StorageDead(_9);\n        switchInt(move _8) -> [0: bb7, otherwise: bb8];\n    }\n    bb7: {\n        StorageDead(_8);\n        goto -> bb12;\n    }\n    bb8: {\n        StorageDead(_8);\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = x86::msr::rdmsr(x86::msr::IA32_X2APIC_ESR) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        _12 = Gt(move _13, 0_u64);\n        switchInt(move _12) -> [0: bb11, otherwise: bb10];\n    }\n    bb10: {\n        StorageDead(_13);\n        StorageDead(_12);\n        goto -> bb12;\n    }\n    bb11: {\n        StorageDead(_13);\n        StorageDead(_12);\n        goto -> bb4;\n    }\n    bb12: {\n        drop(_3) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}