{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698848964873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698848964880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:29:24 2023 " "Processing started: Wed Nov 01 22:29:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698848964880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848964880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848964880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698848965837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698848965837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Ctrl " "Found entity 1: UART_Tx_Ctrl" {  } { { "rtl/UART_Tx_Ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/UART_Tx_Ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/da_chip.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/da_chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_chip " "Found entity 1: DA_chip" {  } { { "rtl/DA_chip.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DA_chip.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc128s022.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc128s022.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022 " "Found entity 1: adc128s022" {  } { { "rtl/adc128s022.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/adc128s022.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Byte_Tx.v(69) " "Verilog HDL information at UART_Byte_Tx.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/UART_Byte_Tx.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698848974259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Byte_Tx " "Found entity 1: UART_Byte_Tx" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/UART_Byte_Tx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_tx/tx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_tx/tx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Bps_Gen " "Found entity 1: Tx_Bps_Gen" {  } { { "rtl/uart_tx/Tx_Bps_Gen.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/Tx_Bps_Gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Uart_Byte_Rx.v(130) " "Verilog HDL information at Uart_Byte_Rx.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Uart_Byte_Rx.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698848974262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Uart_Byte_Rx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_rx/rx_bps_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_rx/rx_bps_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_Bps_Gen " "Found entity 1: Rx_Bps_Gen" {  } { { "rtl/uart_rx/Rx_Bps_Gen.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Rx_Bps_Gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "rtl/Key/key_filter.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/Key/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd/cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd/cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMD " "Found entity 1: CMD" {  } { { "rtl/CMD/CMD.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/CMD/CMD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/header.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/dds/header.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/ddsrom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/ddsrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddsrom " "Found entity 1: ddsrom" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_Module " "Found entity 1: DDS_Module" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dds/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dds/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974276 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 top_file.v(161) " "Verilog HDL Expression warning at top_file.v(161): truncated literal to match 7 bits" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 161 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1698848974278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tx_Done tx_done top_file.v(53) " "Verilog HDL Declaration information at top_file.v(53): object \"Tx_Done\" differs only in case from object \"tx_done\" in the same scope" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698848974278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk125m_o clk125M_o top_file.v(116) " "Verilog HDL Declaration information at top_file.v(116): object \"clk125m_o\" differs only in case from object \"clk125M_o\" in the same scope" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 116 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698848974278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_file.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_file " "Found entity 1: top_file" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/speed_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/speed_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_ctrl " "Found entity 1: speed_ctrl" {  } { { "rtl/speed_ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/speed_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/testbench/ad9226_rgmii_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/testbench/ad9226_rgmii_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9226_RGMII_TB " "Found entity 1: AD9226_RGMII_TB" {  } { { "rtl/testbench/AD9226_RGMII_TB.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/testbench/AD9226_RGMII_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll " "Found entity 1: rx_pll" {  } { { "rtl/rx_pll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/phy_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/phy_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_config " "Found entity 1: phy_config" {  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mdio_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mdio_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_bit_shift " "Found entity 1: mdio_bit_shift" {  } { { "rtl/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/mdio_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cmd_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cmd_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rx " "Found entity 1: cmd_rx" {  } { { "rtl/cmd_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/cmd_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip_checksum_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ip_checksum_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_checksum " "Found entity 1: ip_checksum" {  } { { "rtl/ip_checksum_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/ip_checksum_rx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tx " "Found entity 1: fifo_tx" {  } { { "rtl/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fifo_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fifo_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "rtl/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data eth_udp_tx_gmii.v(84) " "Verilog HDL Declaration information at eth_udp_tx_gmii.v(84): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "rtl/eth_udp_tx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_tx_gmii.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698848974299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp_tx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp_tx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_tx_gmii " "Found entity 1: eth_udp_tx_gmii" {  } { { "rtl/eth_udp_tx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_tx_gmii.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_udp_rx_gmii.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_udp_rx_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_rx_gmii " "Found entity 1: eth_udp_rx_gmii" {  } { { "rtl/eth_udp_rx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_send_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_send_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_send_ctrl " "Found entity 1: eth_send_ctrl" {  } { { "rtl/eth_send_ctrl.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_send_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_cmd " "Found entity 1: eth_cmd" {  } { { "rtl/eth_cmd.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_cmd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "rtl/crc32_d8.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/crc32_d8.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9226_12bit_to_16bit.v(41) " "Verilog HDL information at ad9226_12bit_to_16bit.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/ad9226_12bit_to_16bit.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/ad9226_12bit_to_16bit.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698848974310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_12bit_to_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_12bit_to_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9226_12bit_to_16bit " "Found entity 1: ad9226_12bit_to_16bit" {  } { { "rtl/ad9226_12bit_to_16bit.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/ad9226_12bit_to_16bit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gmii_to_rgmii/gmii_to_rgmii.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x4 " "Found entity 1: ddo_x4" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974313 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddo_x1 " "Found entity 2: ddo_x1" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974313 ""} { "Info" "ISGN_ENTITY_NAME" "3 gmii_to_rgmii " "Found entity 3: gmii_to_rgmii" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rgmii_to_gmii/rgmii_to_gmii.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/rgmii_to_gmii/rgmii_to_gmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x4 " "Found entity 1: ddi_x4" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974316 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddi_x1 " "Found entity 2: ddi_x1" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974316 ""} { "Info" "ISGN_ENTITY_NAME" "3 rgmii_to_gmii " "Found entity 3: rgmii_to_gmii" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rst_n top_file.v(351) " "Verilog HDL Implicit Net warning at top_file.v(351): created implicit net for \"Rst_n\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_file " "Elaborating entity \"top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698848974386 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "led top_file.v(28) " "Verilog HDL Module Declaration warning at top_file.v(28): port \"led\" already exists in the list of ports" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 28 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1698848974390 "|top_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phy_config phy_config:phy_config_inst " "Elaborating entity \"phy_config\" for hierarchy \"phy_config:phy_config_inst\"" {  } { { "rtl/top_file.v" "phy_config_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdio_bit_shift phy_config:phy_config_inst\|mdio_bit_shift:u_mdio_bit_shift " "Elaborating entity \"mdio_bit_shift\" for hierarchy \"phy_config:phy_config_inst\|mdio_bit_shift:u_mdio_bit_shift\"" {  } { { "rtl/phy_config.v" "u_mdio_bit_shift" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll rx_pll:rx_pll " "Elaborating entity \"rx_pll\" for hierarchy \"rx_pll:rx_pll\"" {  } { { "rtl/top_file.v" "rx_pll" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll rx_pll:rx_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"rx_pll:rx_pll\|altpll:altpll_component\"" {  } { { "rtl/rx_pll.v" "altpll_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_pll:rx_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"rx_pll:rx_pll\|altpll:altpll_component\"" {  } { { "rtl/rx_pll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_pll:rx_pll\|altpll:altpll_component " "Instantiated megafunction \"rx_pll:rx_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -2000 " "Parameter \"clk0_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974515 ""}  } { { "rtl/rx_pll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rx_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848974515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/rx_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll_altpll " "Found entity 1: rx_pll_altpll" {  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll_altpll rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated " "Elaborating entity \"rx_pll_altpll\" for hierarchy \"rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_to_gmii rgmii_to_gmii:u_rgmii_to_gmii " "Elaborating entity \"rgmii_to_gmii\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\"" {  } { { "rtl/top_file.v" "u_rgmii_to_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x4 rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst " "Elaborating entity \"ddi_x4\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ddi_x4_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ALTDDIO_IN_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974606 ""}  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848974606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_bhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_bhf " "Found entity 1: ddio_in_bhf" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_bhf rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated " "Elaborating entity \"ddio_in_bhf\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x1 rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst " "Elaborating entity \"ddi_x1\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ddi_x1_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "ALTDDIO_IN_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974665 ""}  } { { "rtl/rgmii_to_gmii/rgmii_to_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/rgmii_to_gmii/rgmii_to_gmii.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848974665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_8hf " "Found entity 1: ddio_in_8hf" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_8hf rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated " "Elaborating entity \"ddio_in_8hf\" for hierarchy \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_to_rgmii gmii_to_rgmii:u_gmii_to_rgmii " "Elaborating entity \"gmii_to_rgmii\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\"" {  } { { "rtl/top_file.v" "u_gmii_to_rgmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x4 gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst " "Elaborating entity \"ddo_x4\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ddo_x4_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ALTDDIO_OUT_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974754 ""}  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848974754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_out_s9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x1 gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst " "Elaborating entity \"ddo_x1\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ddo_x1_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "ALTDDIO_OUT_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848974812 ""}  } { { "rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848974812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848974851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848974851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_udp_rx_gmii eth_udp_rx_gmii:eth_udp_rx_gmii " "Elaborating entity \"eth_udp_rx_gmii\" for hierarchy \"eth_udp_rx_gmii:eth_udp_rx_gmii\"" {  } { { "rtl/top_file.v" "eth_udp_rx_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_udp_length eth_udp_rx_gmii.v(121) " "Verilog HDL or VHDL warning at eth_udp_rx_gmii.v(121): object \"rx_udp_length\" assigned a value but never read" {  } { { "rtl/eth_udp_rx_gmii.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698848974863 "|top_file|eth_udp_rx_gmii:eth_udp_rx_gmii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_checksum eth_udp_rx_gmii:eth_udp_rx_gmii\|ip_checksum:ip_checksum " "Elaborating entity \"ip_checksum\" for hierarchy \"eth_udp_rx_gmii:eth_udp_rx_gmii\|ip_checksum:ip_checksum\"" {  } { { "rtl/eth_udp_rx_gmii.v" "ip_checksum" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 eth_udp_rx_gmii:eth_udp_rx_gmii\|crc32_d8:crc32_d8 " "Elaborating entity \"crc32_d8\" for hierarchy \"eth_udp_rx_gmii:eth_udp_rx_gmii\|crc32_d8:crc32_d8\"" {  } { { "rtl/eth_udp_rx_gmii.v" "crc32_d8" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/eth_udp_rx_gmii.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:fifo_rx " "Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:fifo_rx\"" {  } { { "rtl/top_file.v" "fifo_rx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848974926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rtl/fifo_rx.v" "dcfifo_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rtl/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rx:fifo_rx\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848975146 ""}  } { { "rtl/fifo_rx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_rx.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848975146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_gjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_gjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_gjf1 " "Found entity 1: dcfifo_gjf1" {  } { { "db/dcfifo_gjf1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_gjf1 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated " "Elaborating entity \"dcfifo_gjf1\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_gjf1.tdf" "rdptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_gjf1.tdf" "wrptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d421 " "Found entity 1: altsyncram_d421" {  } { { "db/altsyncram_d421.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_d421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d421 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram " "Elaborating entity \"altsyncram_d421\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|altsyncram_d421:fifo_ram\"" {  } { { "db/dcfifo_gjf1.tdf" "fifo_ram" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_gjf1.tdf" "rs_dgwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_gjf1.tdf" "ws_dgrp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848975462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848975462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"fifo_rx:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_gjf1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_gjf1.tdf" "rdempty_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_gjf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_cmd eth_cmd:eth_cmd " "Elaborating entity \"eth_cmd\" for hierarchy \"eth_cmd:eth_cmd\"" {  } { { "rtl/top_file.v" "eth_cmd" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rx cmd_rx:cmd_rx_0 " "Elaborating entity \"cmd_rx\" for hierarchy \"cmd_rx:cmd_rx_0\"" {  } { { "rtl/top_file.v" "cmd_rx_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_ctrl speed_ctrl:speed_ctrl_0 " "Elaborating entity \"speed_ctrl\" for hierarchy \"speed_ctrl:speed_ctrl_0\"" {  } { { "rtl/top_file.v" "speed_ctrl_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad9226_12bit_to_16bit ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0 " "Elaborating entity \"ad9226_12bit_to_16bit\" for hierarchy \"ad9226_12bit_to_16bit:ad9226_12bit_to_16bit_0\"" {  } { { "rtl/top_file.v" "ad9226_12bit_to_16bit_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tx fifo_tx:fifo_tx_0 " "Elaborating entity \"fifo_tx\" for hierarchy \"fifo_tx:fifo_tx_0\"" {  } { { "rtl/top_file.v" "fifo_tx_0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848975512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/fifo_tx.v" "dcfifo_mixed_widths_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "rtl/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 16 " "Parameter \"lpm_widthu_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848976119 ""}  } { { "rtl/fifo_tx.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/fifo_tx.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848976119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h7k1 " "Found entity 1: dcfifo_h7k1" {  } { { "db/dcfifo_h7k1.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h7k1 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated " "Elaborating entity \"dcfifo_h7k1\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bib " "Found entity 1: a_gray2bin_bib" {  } { { "db/a_gray2bin_bib.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_gray2bin_bib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bib fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bib\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_h7k1.tdf" "rdptr_g_gray2bin" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_h7k1.tdf" "rdptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_47c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_47c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_47c " "Found entity 1: a_graycounter_47c" {  } { { "db/a_graycounter_47c.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/a_graycounter_47c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_47c fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_47c:wrptr_g1p " "Elaborating entity \"a_graycounter_47c\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|a_graycounter_47c:wrptr_g1p\"" {  } { { "db/dcfifo_h7k1.tdf" "wrptr_g1p" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bqu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bqu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bqu " "Found entity 1: altsyncram_bqu" {  } { { "db/altsyncram_bqu.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bqu fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram " "Elaborating entity \"altsyncram_bqu\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\"" {  } { { "db/dcfifo_h7k1.tdf" "fifo_ram" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d87 " "Found entity 1: decode_d87" {  } { { "db/decode_d87.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/decode_d87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d87 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_d87:decode12 " "Elaborating entity \"decode_d87\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_d87:decode12\"" {  } { { "db/altsyncram_bqu.tdf" "decode12" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6k6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6k6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6k6 " "Found entity 1: decode_6k6" {  } { { "db/decode_6k6.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/decode_6k6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6k6 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_6k6:rden_decode_b " "Elaborating entity \"decode_6k6\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|decode_6k6:rden_decode_b\"" {  } { { "db/altsyncram_bqu.tdf" "rden_decode_b" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t28 " "Found entity 1: mux_t28" {  } { { "db/mux_t28.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/mux_t28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t28 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|mux_t28:mux13 " "Elaborating entity \"mux_t28\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|altsyncram_bqu:fifo_ram\|mux_t28:mux13\"" {  } { { "db/altsyncram_bqu.tdf" "mux13" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_bqu.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_pu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_h7k1.tdf" "rdfull_reg" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_f09:rs_brp " "Elaborating entity \"dffpipe_f09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_f09:rs_brp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_brp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_e09:rs_bwp " "Elaborating entity \"dffpipe_e09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|dffpipe_e09:rs_bwp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_bwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ual.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\"" {  } { { "db/dcfifo_h7k1.tdf" "rs_dgwp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_g09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_g09:dffpipe17 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_g09:dffpipe17\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe17" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_ual.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_val.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\"" {  } { { "db/dcfifo_h7k1.tdf" "ws_dgrp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_h09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_h09 " "Found entity 1: dffpipe_h09" {  } { { "db/dffpipe_h09.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dffpipe_h09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_h09 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_h09:dffpipe20 " "Elaborating entity \"dffpipe_h09\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_h09:dffpipe20\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe20" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/alt_synch_pipe_val.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s76 " "Found entity 1: cmpr_s76" {  } { { "db/cmpr_s76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_s76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s76 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_s76:rdempty_eq_comp " "Elaborating entity \"cmpr_s76\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_s76:rdempty_eq_comp\"" {  } { { "db/dcfifo_h7k1.tdf" "rdempty_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t76 " "Found entity 1: cmpr_t76" {  } { { "db/cmpr_t76.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_t76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848976976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848976976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t76 fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_t76:rdfull_eq_comp " "Elaborating entity \"cmpr_t76\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cmpr_t76:rdfull_eq_comp\"" {  } { { "db/dcfifo_h7k1.tdf" "rdfull_eq_comp" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848976978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_old.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_old.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_old " "Found entity 1: cntr_old" {  } { { "db/cntr_old.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_old.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848977028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_old fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cntr_old:cntr_b " "Elaborating entity \"cntr_old\" for hierarchy \"fifo_tx:fifo_tx_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_h7k1:auto_generated\|cntr_old:cntr_b\"" {  } { { "db/dcfifo_h7k1.tdf" "cntr_b" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/dcfifo_h7k1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_send_ctrl eth_send_ctrl:eth_send_ctrl " "Elaborating entity \"eth_send_ctrl\" for hierarchy \"eth_send_ctrl:eth_send_ctrl\"" {  } { { "rtl/top_file.v" "eth_send_ctrl" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:DDS " "Elaborating entity \"DDS\" for hierarchy \"DDS:DDS\"" {  } { { "rtl/top_file.v" "DDS" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DDS.v(123) " "Verilog HDL assignment warning at DDS.v(123): truncated value with size 16 to match size of target (12)" {  } { { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698848977056 "|top_file|DDS:DDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_Module DDS:DDS\|DDS_Module:DDS_Module " "Elaborating entity \"DDS_Module\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\"" {  } { { "rtl/DDS/DDS.v" "DDS_Module" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDS_Module.v(70) " "Verilog HDL assignment warning at DDS_Module.v(70): truncated value with size 32 to match size of target (16)" {  } { { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698848977073 "|top_file|DDS:DDS|DDS_Module:DDS_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddsrom DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom " "Elaborating entity \"ddsrom\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\"" {  } { { "rtl/DDS/DDS_Module.v" "ddsrom" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "altsyncram_component" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\"" {  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin_4k.mif " "Parameter \"init_file\" = \"sin_4k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698848977151 ""}  } { { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698848977151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ia91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ia91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ia91 " "Found entity 1: altsyncram_ia91" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ia91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848977197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ia91 DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated " "Elaborating entity \"altsyncram_ia91\" for hierarchy \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encode " "Elaborating entity \"encode\" for hierarchy \"encode:encode\"" {  } { { "rtl/top_file.v" "encode" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977234 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698848977234 "|top_file|encode:encode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position encode.v(13) " "Verilog HDL Always Construct warning at encode.v(13): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698848977234 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[0\] encode.v(13) " "Inferred latch for \"position\[0\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[1\] encode.v(13) " "Inferred latch for \"position\[1\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[2\] encode.v(13) " "Inferred latch for \"position\[2\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[3\] encode.v(13) " "Inferred latch for \"position\[3\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[4\] encode.v(13) " "Inferred latch for \"position\[4\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[5\] encode.v(13) " "Inferred latch for \"position\[5\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[6\] encode.v(13) " "Inferred latch for \"position\[6\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[7\] encode.v(13) " "Inferred latch for \"position\[7\]\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 encode.v(13) " "Inferred latch for \"state.01\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 encode.v(13) " "Inferred latch for \"state.00\" at encode.v(13)" {  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848977235 "|top_file|encode:encode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Rx Uart_Byte_Rx:Uart_Byte_Rx " "Elaborating entity \"Uart_Byte_Rx\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\"" {  } { { "rtl/top_file.v" "Uart_Byte_Rx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_Bps_Gen Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen " "Elaborating entity \"Rx_Bps_Gen\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx\|Rx_Bps_Gen:Rx_Bps_Gen\"" {  } { { "rtl/uart_rx/Uart_Byte_Rx.v" "Rx_Bps_Gen" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_rx/Uart_Byte_Rx.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMD CMD:CMD " "Elaborating entity \"CMD\" for hierarchy \"CMD:CMD\"" {  } { { "rtl/top_file.v" "CMD" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Byte_Tx UART_Byte_Tx:UART_Byte_Tx " "Elaborating entity \"UART_Byte_Tx\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\"" {  } { { "rtl/top_file.v" "UART_Byte_Tx" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Bps_Gen UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst " "Elaborating entity \"Tx_Bps_Gen\" for hierarchy \"UART_Byte_Tx:UART_Byte_Tx\|Tx_Bps_Gen:Tx_Bps_Gen_inst\"" {  } { { "rtl/uart_tx/UART_Byte_Tx.v" "Tx_Bps_Gen_inst" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/uart_tx/UART_Byte_Tx.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Ctrl UART_Tx_Ctrl:UART_Tx_Ctrl " "Elaborating entity \"UART_Tx_Ctrl\" for hierarchy \"UART_Tx_Ctrl:UART_Tx_Ctrl\"" {  } { { "rtl/top_file.v" "UART_Tx_Ctrl" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_chip DA_chip:DA_chip " "Elaborating entity \"DA_chip\" for hierarchy \"DA_chip:DA_chip\"" {  } { { "rtl/top_file.v" "DA_chip" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter0 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter0\"" {  } { { "rtl/top_file.v" "key_filter0" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_udp_tx_gmii eth_udp_tx_gmii:eth_udp_tx_gmii " "Elaborating entity \"eth_udp_tx_gmii\" for hierarchy \"eth_udp_tx_gmii:eth_udp_tx_gmii\"" {  } { { "rtl/top_file.v" "eth_udp_tx_gmii" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848977303 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977430 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977430 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977431 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977431 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977431 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977431 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977433 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977433 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977434 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977434 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977434 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977434 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977435 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977435 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977435 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977435 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977437 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977437 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977438 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977438 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977438 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977438 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977439 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977439 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rst_n " "Net \"Rst_n\" is missing source, defaulting to GND" {  } { { "rtl/top_file.v" "Rst_n" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 351 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698848977439 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698848977439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua24 " "Found entity 1: altsyncram_ua24" {  } { { "db/altsyncram_ua24.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ua24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848979464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848979464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848979967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848979967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848980281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848980281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848980423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848980423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848980475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848980475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848980562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848980562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848980662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848980662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848980743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848980743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848980793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848980793 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848981223 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698848981321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.01.22:29:45 Progress: Loading sld5a3900e5/alt_sld_fab_wrapper_hw.tcl " "2023.11.01.22:29:45 Progress: Loading sld5a3900e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848985178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848987835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848987935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848992381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848992462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848992544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848992638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848992642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848992644 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698848993343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5a3900e5/alt_sld_fab.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848993513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848993513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848993579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848993579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848993603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848993603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848993654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848993654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848993725 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848993725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848993725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ip/sld5a3900e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698848993779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698848993779 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ia91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 83 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 51 0 0 } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698848994529 "|top_file|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\] " "Synthesized away node \"DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ia91.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/altsyncram_ia91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rtl/DDS/ddsrom.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/ddsrom.v" 81 0 0 } } { "rtl/DDS/DDS_Module.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS_Module.v" 83 0 0 } } { "rtl/DDS/DDS.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/DDS/DDS.v" 51 0 0 } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 346 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698848994529 "|top_file|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1698848994529 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1698848994529 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698848996564 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "eth_mdc " "Inserted always-enabled tri-state buffer between \"eth_mdc\" and its non-tri-state driver." {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1698848996650 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1698848996650 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/mdio_bit_shift.v" 13 -1 0 } } { "rtl/mdio_bit_shift.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/mdio_bit_shift.v" 14 -1 0 } } { "rtl/crc32_d8.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/crc32_d8.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698848996660 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698848996660 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "eth_mdc~synth " "Node \"eth_mdc~synth\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698848997124 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1698848997124 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rs232_Tx VCC " "Pin \"Rs232_Tx\" is stuck at VCC" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698848997125 "|top_file|Rs232_Tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[0\] GND " "Pin \"requs\[0\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698848997125 "|top_file|requs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[1\] GND " "Pin \"requs\[1\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698848997125 "|top_file|requs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[2\] GND " "Pin \"requs\[2\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698848997125 "|top_file|requs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[4\] GND " "Pin \"requs\[4\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698848997125 "|top_file|requs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[5\] GND " "Pin \"requs\[5\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698848997125 "|top_file|requs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "requs\[7\] GND " "Pin \"requs\[7\]\" is stuck at GND" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698848997125 "|top_file|requs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698848997125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848997234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "132 " "132 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698848998937 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698848999018 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698848999019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848999206 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698848999693 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698848999693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698848999783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.map.smsg " "Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849000770 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1698849002449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698849002490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698849002490 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rs232_Rx " "No output dependent on input pin \"Rs232_Rx\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849002757 "|top_file|Rs232_Rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_a " "No output dependent on input pin \"in_a\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849002757 "|top_file|in_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_b " "No output dependent on input pin \"in_b\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849002757 "|top_file|in_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[1\] " "No output dependent on input pin \"Key_in\[1\]\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849002757 "|top_file|Key_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_in\[0\] " "No output dependent on input pin \"Key_in\[0\]\"" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698849002757 "|top_file|Key_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698849002757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3581 " "Implemented 3581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698849002757 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698849002757 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1698849002757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3437 " "Implemented 3437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698849002757 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698849002757 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1698849002757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698849002757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849002797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:30:02 2023 " "Processing ended: Wed Nov 01 22:30:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849002797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849002797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849002797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698849002797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698849004500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698849004510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:30:04 2023 " "Processing started: Wed Nov 01 22:30:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698849004510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698849004510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698849004510 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698849004647 ""}
{ "Info" "0" "" "Project  = Ultrasonic_instrument_eth" {  } {  } 0 0 "Project  = Ultrasonic_instrument_eth" 0 0 "Fitter" 0 0 1698849004648 ""}
{ "Info" "0" "" "Revision = Ultrasonic_instrument_eth" {  } {  } 0 0 "Revision = Ultrasonic_instrument_eth" 0 0 "Fitter" 0 0 1698849004648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698849004807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698849004808 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ultrasonic_instrument_eth EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Ultrasonic_instrument_eth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698849004847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698849004884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698849004884 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -90 -2000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2000 ps) for rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1698849004921 ""}  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698849004921 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698849004990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698849005106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698849005106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698849005106 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698849005106 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849005112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849005112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849005112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849005112 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849005112 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698849005112 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698849005114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698849005160 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 60 " "No exact pin location assignment(s) for 1 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698849005357 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gjf1 " "Entity dcfifo_gjf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h7k1 " "Entity dcfifo_h7k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849005941 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1698849005941 ""}
{ "Info" "ISTA_SDC_FOUND" "Ultrasonic_instrument_eth.sdc " "Reading SDC File: 'Ultrasonic_instrument_eth.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698849005959 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698849005960 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698849005961 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1698849005961 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698849005973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698849005973 "|top_file|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849006005 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1698849006005 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698849006005 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      eth_rxc " "   8.000      eth_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849006005 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849006005 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698849006005 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849006456 ""}  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849006456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phy_config:phy_config_inst\|mdc_clk " "Destination node phy_config:phy_config_inst\|mdc_clk" {  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad_clk1~output " "Destination node ad_clk1~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad_clk2~output " "Destination node ad_clk2~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_SCLK~output " "Destination node DAC_SCLK~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849006456 ""}  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849006456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849006456 ""}  } { { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 6052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849006456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phy_config:phy_config_inst\|mdc_clk  " "Automatically promoted node phy_config:phy_config_inst\|mdc_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mdc~output " "Destination node eth_mdc~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 4738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phy_config:phy_config_inst\|mdc_clk~0 " "Destination node phy_config:phy_config_inst\|mdc_clk~0" {  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849006456 ""}  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849006456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led~output " "Destination node led~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led__duplicate~output " "Destination node led__duplicate~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849006456 ""}  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849006456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 7762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 7787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 6631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849006456 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 7160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849006456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phy_config:phy_config_inst\|LessThan2~4  " "Automatically promoted node phy_config:phy_config_inst\|LessThan2~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849006456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_rst_n~output " "Destination node eth_rst_n~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849006456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849006456 ""}  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849006456 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\]~input IOIBUF_X30_Y24_N22 " "Node \"eth_rxd\[3\]~input\" is constrained to location IOIBUF_X30_Y24_N22 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\] PIN B13 " "Node \"eth_rxd\[3\]\" is constrained to location PIN B13 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\]~input IOIBUF_X28_Y24_N22 " "Node \"eth_rxd\[0\]~input\" is constrained to location IOIBUF_X28_Y24_N22 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\] PIN E10 " "Node \"eth_rxd\[0\]\" is constrained to location PIN E10 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\]~input IOIBUF_X30_Y24_N8 " "Node \"eth_rxd\[1\]~input\" is constrained to location IOIBUF_X30_Y24_N8 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\] PIN A13 " "Node \"eth_rxd\[1\]\" is constrained to location PIN A13 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\]~input IOIBUF_X28_Y24_N1 " "Node \"eth_rxd\[2\]~input\" is constrained to location IOIBUF_X28_Y24_N1 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\] PIN A14 " "Node \"eth_rxd\[2\]\" is constrained to location PIN A14 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X21_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X21_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxdv~input IOIBUF_X21_Y24_N1 " "Node \"eth_rxdv~input\" is constrained to location IOIBUF_X21_Y24_N1 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxdv PIN A15 " "Node \"eth_rxdv\" is constrained to location PIN A15 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxdv } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxdv" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849006486 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1698849006486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698849006823 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698849006826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698849006827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698849006831 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698849006839 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698849006845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698849006846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698849006849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698849006992 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1698849006995 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698849006995 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1698849007015 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1698849007015 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698849007015 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 4 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 21 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 15 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 10 16 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849007015 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1698849007015 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698849007015 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849007094 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698849007111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698849007549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849008548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698849008577 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698849011650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849011650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698849012068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.15 " "Router is attempting to preserve 0.15 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1698849012378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698849013429 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698849013429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698849014488 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698849014488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849014491 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.92 " "Total time spent on timing analysis during the Fitter is 1.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698849014617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698849014638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698849014882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698849014883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698849015193 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849016270 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rs232_Rx 3.3-V LVTTL B5 " "Pin Rs232_Rx uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Rs232_Rx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rs232_Rx" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_a 3.3-V LVTTL N14 " "Pin in_a uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { in_a } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_a" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_b 3.3-V LVTTL N13 " "Pin in_b uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { in_b } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_b" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Key_in\[1\] 3.3-V LVTTL E15 " "Pin Key_in\[1\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Key_in[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key_in\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Key_in\[0\] 3.3-V LVTTL M16 " "Pin Key_in\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Key_in[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key_in\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_mdc 3.3-V LVTTL E11 " "Pin eth_mdc uses I/O standard 3.3-V LVTTL at E11" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_mdc } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_mdc" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_mdio 3.3-V LVTTL D12 " "Pin eth_mdio uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_mdio } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_mdio" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL E16 " "Pin reset_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { reset_n } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL E1 " "Pin Clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxc 3.3-V LVTTL M15 " "Pin eth_rxc uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxc } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxc" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[4\] 3.3-V LVTTL D5 " "Pin ad_in2\[4\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[4] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[4\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[4\] 3.3-V LVTTL D1 " "Pin ad_in1\[4\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[4] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[4\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[0\] 3.3-V LVTTL C2 " "Pin ad_in2\[0\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[0\] 3.3-V LVTTL G2 " "Pin ad_in1\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[5\] 3.3-V LVTTL A5 " "Pin ad_in2\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[5] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[5\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[5\] 3.3-V LVTTL F1 " "Pin ad_in1\[5\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[5] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[5\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[1\] 3.3-V LVTTL D4 " "Pin ad_in2\[1\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[1\] 3.3-V LVTTL G1 " "Pin ad_in1\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[6\] 3.3-V LVTTL C6 " "Pin ad_in2\[6\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[6] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[6\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[6\] 3.3-V LVTTL D3 " "Pin ad_in1\[6\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[6] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[6\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[2\] 3.3-V LVTTL C3 " "Pin ad_in2\[2\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[2\] 3.3-V LVTTL F5 " "Pin ad_in1\[2\] uses I/O standard 3.3-V LVTTL at F5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[7\] 3.3-V LVTTL F9 " "Pin ad_in2\[7\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[7] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[7\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[7\] 3.3-V LVTTL E5 " "Pin ad_in1\[7\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[7] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[7\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[3\] 3.3-V LVTTL D6 " "Pin ad_in2\[3\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[3\] 3.3-V LVTTL F2 " "Pin ad_in1\[3\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[3\] 3.3-V LVTTL B13 " "Pin eth_rxd\[3\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[0\] 3.3-V LVTTL E10 " "Pin eth_rxd\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[1\] 3.3-V LVTTL A13 " "Pin eth_rxd\[1\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[2\] 3.3-V LVTTL A14 " "Pin eth_rxd\[2\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxdv 3.3-V LVTTL A15 " "Pin eth_rxdv uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxdv } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxdv" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849016569 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1698849016569 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "eth_mdc a permanently enabled " "Pin eth_mdc has a permanently enabled output enable" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_mdc } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_mdc" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698849016571 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698849016571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.fit.smsg " "Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698849016769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5699 " "Peak virtual memory: 5699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849017572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:30:17 2023 " "Processing ended: Wed Nov 01 22:30:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849017572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849017572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849017572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698849017572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698849018773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698849018780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:30:18 2023 " "Processing started: Wed Nov 01 22:30:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698849018780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698849018780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698849018780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698849019184 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698849020407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698849020427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849020601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:30:20 2023 " "Processing ended: Wed Nov 01 22:30:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849020601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849020601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849020601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698849020601 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698849021224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698849022531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698849022542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:30:21 2023 " "Processing started: Wed Nov 01 22:30:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698849022542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698849022542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth " "Command: quartus_sta Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698849022542 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1698849022702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698849022980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698849022980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849023026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849023026 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gjf1 " "Entity dcfifo_gjf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h7k1 " "Entity dcfifo_h7k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849023296 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1698849023296 ""}
{ "Info" "ISTA_SDC_FOUND" "Ultrasonic_instrument_eth.sdc " "Reading SDC File: 'Ultrasonic_instrument_eth.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698849023311 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698849023312 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698849023313 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698849023313 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698849023324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698849023324 "|top_file|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849023337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849023337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849023337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849023337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849023337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849023337 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849023337 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698849023337 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698849023338 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698849023349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698849023411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698849023411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.284 " "Worst-case setup slack is -2.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -46.810 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.284             -46.810 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.498               0.000 clk  " "    9.498               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.381               0.000 altera_reserved_tck  " "   44.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849023414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk  " "    0.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.451               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849023429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.732 " "Worst-case recovery slack is 95.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.732               0.000 altera_reserved_tck  " "   95.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849023434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.275 " "Worst-case removal slack is 1.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 altera_reserved_tck  " "    1.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849023438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.692 " "Worst-case minimum pulse width slack is 3.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.692               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.692               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.858               0.000 eth_rxc  " "    3.858               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 clk  " "    9.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.391               0.000 altera_reserved_tck  " "   49.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849023443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849023443 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 87 synchronizer chains. " "Report Metastability: Found 87 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 87 " "Number of Synchronizer Chains Found: 87" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.402 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.402" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.924 ns " "Worst Case Available Settling Time: 7.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849023570 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698849023570 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698849023575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698849023598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698849024553 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698849024759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698849024759 "|top_file|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849024763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849024763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849024763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849024763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849024763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849024763 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849024763 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698849024763 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698849024790 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698849024790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.439 " "Worst-case setup slack is -1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439             -26.808 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.439             -26.808 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.328               0.000 clk  " "   10.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.844               0.000 altera_reserved_tck  " "   44.844               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849024793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849024804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.024 " "Worst-case recovery slack is 96.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.024               0.000 altera_reserved_tck  " "   96.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849024809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.181 " "Worst-case removal slack is 1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 altera_reserved_tck  " "    1.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849024815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.666 " "Worst-case minimum pulse width slack is 3.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.666               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.666               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.855               0.000 eth_rxc  " "    3.855               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 clk  " "    9.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.232               0.000 altera_reserved_tck  " "   49.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849024821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849024821 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 87 synchronizer chains. " "Report Metastability: Found 87 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 87 " "Number of Synchronizer Chains Found: 87" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.402 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.402" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.385 ns " "Worst Case Available Settling Time: 8.385 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849024938 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698849024938 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698849024945 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698849025084 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698849025084 "|top_file|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849025088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849025088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849025088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849025088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849025088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849025088 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849025088 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698849025088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.321 " "Worst-case setup slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.321               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.404               0.000 clk  " "   15.404               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.869               0.000 altera_reserved_tck  " "   47.869               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849025101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clk  " "    0.133               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.153               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849025114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.019 " "Worst-case recovery slack is 98.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.019               0.000 altera_reserved_tck  " "   98.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849025119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.544 " "Worst-case removal slack is 0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 altera_reserved_tck  " "    0.544               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849025125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.423 " "Worst-case minimum pulse width slack is 3.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.423               0.000 eth_rxc  " "    3.423               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.735               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.735               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.198               0.000 clk  " "    9.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.279               0.000 altera_reserved_tck  " "   49.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698849025131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698849025131 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 87 synchronizer chains. " "Report Metastability: Found 87 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 87 " "Number of Synchronizer Chains Found: 87" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.402 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.402" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.441 ns " "Worst Case Available Settling Time: 12.441 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698849025244 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698849025244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698849025545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698849025547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849025647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:30:25 2023 " "Processing ended: Wed Nov 01 22:30:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849025647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849025647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849025647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698849025647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698849027531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698849027545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:30:27 2023 " "Processing started: Wed Nov 01 22:30:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698849027545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698849027545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Ultrasonic_instrument_eth -c Ultrasonic_instrument_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698849027545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698849028161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth_8_1200mv_85c_slow.vo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth_8_1200mv_85c_slow.vo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849029033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth_8_1200mv_0c_slow.vo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth_8_1200mv_0c_slow.vo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849029273 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth_min_1200mv_0c_fast.vo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth_min_1200mv_0c_fast.vo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849029517 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth.vo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth.vo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849029744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth_8_1200mv_85c_v_slow.sdo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth_8_1200mv_85c_v_slow.sdo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849029976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth_8_1200mv_0c_v_slow.sdo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth_8_1200mv_0c_v_slow.sdo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849030210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth_min_1200mv_0c_v_fast.sdo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth_min_1200mv_0c_v_fast.sdo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849030439 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ultrasonic_instrument_eth_v.sdo F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/ simulation " "Generated file Ultrasonic_instrument_eth_v.sdo in folder \"F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698849030669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849031890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:30:31 2023 " "Processing ended: Wed Nov 01 22:30:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849031890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849031890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849031890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698849031890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698849032615 ""}
