// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

// SPDX-FileCopyrightText: Copyright 2021 yuzu Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#include <algorithm>
#include <atomic>
#include <bit>
#include <cstdlib>
#include <cstring>
#include <iostream>
#include <optional>
#include <span>

#include <boost/container/small_vector.hpp>
#include <boost/container/static_vector.hpp>
#include <fmt/format.h>

#include "video_core/renderer_vulkan/pipeline_helper.h"

#include "common/bit_field.h"
#include "video_core/renderer_vulkan/maxwell_to_vk.h"
#include "video_core/renderer_vulkan/nx2_desc_secondary.h"
#include "video_core/renderer_vulkan/pipeline_statistics.h"
#include "video_core/renderer_vulkan/pipeline_stats.h"
#include "video_core/renderer_vulkan/vk_buffer_cache.h"
#include "video_core/renderer_vulkan/vk_graphics_pipeline.h"
#include "video_core/renderer_vulkan/vk_render_pass_cache.h"
#include "video_core/renderer_vulkan/vk_scheduler.h"
#include "video_core/renderer_vulkan/vk_texture_cache.h"
#include "video_core/renderer_vulkan/vk_update_descriptor.h"
#include "video_core/shader_notify.h"
#include "video_core/texture_cache/texture_cache.h"
#include "video_core/vulkan_common/vulkan_device.h"
#include "video_core/gpu_logging/gpu_logging.h"
#include "common/settings.h"
#include "video_core/nx2_profile.h"

#if defined(__clang__) && defined(NDEBUG)
#define LAMBDA_FORCEINLINE __attribute__((always_inline))
#elif defined(_MSC_VER) && defined(NDEBUG)
#define LAMBDA_FORCEINLINE [[msvc::forceinline]]
#else
#define LAMBDA_FORCEINLINE
#endif

namespace Vulkan {
namespace {
using boost::container::small_vector;
using boost::container::static_vector;
using Shader::ImageBufferDescriptor;
using Shader::Backend::SPIRV::RENDERAREA_LAYOUT_OFFSET;
using Shader::Backend::SPIRV::RESCALING_LAYOUT_DOWN_FACTOR_OFFSET;
using Shader::Backend::SPIRV::RESCALING_LAYOUT_WORDS_OFFSET;
using Tegra::Texture::TexturePair;
using VideoCore::Surface::PixelFormat;
using VideoCore::Surface::PixelFormatFromDepthFormat;
using VideoCore::Surface::PixelFormatFromRenderTargetFormat;

constexpr size_t NUM_STAGES = Maxwell::MaxShaderStage;

DescriptorLayoutBuilder MakeBuilder(const Device& device, std::span<const Shader::Info> infos) {
    DescriptorLayoutBuilder builder{device};
    for (size_t index = 0; index < infos.size(); ++index) {
        static constexpr std::array stages{
            VK_SHADER_STAGE_VERTEX_BIT,
            VK_SHADER_STAGE_TESSELLATION_CONTROL_BIT,
            VK_SHADER_STAGE_TESSELLATION_EVALUATION_BIT,
            VK_SHADER_STAGE_GEOMETRY_BIT,
            VK_SHADER_STAGE_FRAGMENT_BIT,
        };
        builder.Add(infos[index], stages.at(index));
    }
    return builder;
}

template <class StencilFace>
VkStencilOpState GetStencilFaceState(const StencilFace& face) {
    return {
        .failOp = MaxwellToVK::StencilOp(face.ActionStencilFail()),
        .passOp = MaxwellToVK::StencilOp(face.ActionDepthPass()),
        .depthFailOp = MaxwellToVK::StencilOp(face.ActionDepthFail()),
        .compareOp = MaxwellToVK::ComparisonOp(face.TestFunc()),
        .compareMask = 0,
        .writeMask = 0,
        .reference = 0,
    };
}

bool SupportsPrimitiveRestart(VkPrimitiveTopology topology) {
    static constexpr std::array unsupported_topologies{
        VK_PRIMITIVE_TOPOLOGY_POINT_LIST,
        VK_PRIMITIVE_TOPOLOGY_LINE_LIST,
        VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST,
        VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY,
        VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY,
        VK_PRIMITIVE_TOPOLOGY_PATCH_LIST,
        // VK_PRIMITIVE_TOPOLOGY_QUAD_LIST_EXT,
    };
    return std::ranges::find(unsupported_topologies, topology) == unsupported_topologies.end();
}

bool IsLine(VkPrimitiveTopology topology) {
    static constexpr std::array line_topologies{
        VK_PRIMITIVE_TOPOLOGY_LINE_LIST, VK_PRIMITIVE_TOPOLOGY_LINE_STRIP,
        // VK_PRIMITIVE_TOPOLOGY_LINE_LOOP_EXT,
    };
    return std::ranges::find(line_topologies, topology) != line_topologies.end();
}

VkViewportSwizzleNV UnpackViewportSwizzle(u16 swizzle) {
    union Swizzle {
        u32 raw;
        BitField<0, 3, Maxwell::ViewportSwizzle> x;
        BitField<4, 3, Maxwell::ViewportSwizzle> y;
        BitField<8, 3, Maxwell::ViewportSwizzle> z;
        BitField<12, 3, Maxwell::ViewportSwizzle> w;
    };
    const Swizzle unpacked{swizzle};
    return VkViewportSwizzleNV{
        .x = MaxwellToVK::ViewportSwizzle(unpacked.x),
        .y = MaxwellToVK::ViewportSwizzle(unpacked.y),
        .z = MaxwellToVK::ViewportSwizzle(unpacked.z),
        .w = MaxwellToVK::ViewportSwizzle(unpacked.w),
    };
}

PixelFormat DecodeFormat(u8 encoded_format) {
    const auto format{static_cast<Tegra::RenderTargetFormat>(encoded_format)};
    if (format == Tegra::RenderTargetFormat::NONE) {
        return PixelFormat::Invalid;
    }
    return PixelFormatFromRenderTargetFormat(format);
}

RenderPassKey MakeRenderPassKey(const FixedPipelineState& state, const Device& device) {
    RenderPassKey key{};
    std::ranges::transform(state.color_formats, key.color_formats.begin(), DecodeFormat);
    if (state.depth_enabled != 0) {
        const auto depth_format{static_cast<Tegra::DepthFormat>(state.depth_format.Value())};
        key.depth_format = PixelFormatFromDepthFormat(depth_format);
    } else {
        key.depth_format = PixelFormat::Invalid;
    }
    key.samples = MaxwellToVK::MsaaMode(state.msaa_mode);
    const bool has_color = std::ranges::any_of(key.color_formats, [](PixelFormat format) {
        return format != PixelFormat::Invalid;
    });
    key.resolve_color =
        key.samples != VK_SAMPLE_COUNT_1_BIT && has_color && device.IsTiler();
    return key;
}

size_t NumAttachments(const FixedPipelineState& state) {
    size_t num{};
    for (size_t index = 0; index < Maxwell::NumRenderTargets; ++index) {
        const auto format{static_cast<Tegra::RenderTargetFormat>(state.color_formats[index])};
        if (format != Tegra::RenderTargetFormat::NONE) {
            num = index + 1;
        }
    }
    return num;
}

template <typename Spec>
bool Passes(const std::array<vk::ShaderModule, NUM_STAGES>& modules,
            const std::array<Shader::Info, NUM_STAGES>& stage_infos) {
    for (size_t stage = 0; stage < NUM_STAGES; ++stage) {
        if (!Spec::enabled_stages[stage] && modules[stage]) {
            return false;
        }
        const auto& info{stage_infos[stage]};
        if constexpr (!Spec::has_storage_buffers) {
            if (!info.storage_buffers_descriptors.empty()) {
                return false;
            }
        }
        if constexpr (!Spec::has_texture_buffers) {
            if (!info.texture_buffer_descriptors.empty()) {
                return false;
            }
        }
        if constexpr (!Spec::has_image_buffers) {
            if (!info.image_buffer_descriptors.empty()) {
                return false;
            }
        }
        if constexpr (!Spec::has_images) {
            if (!info.image_descriptors.empty()) {
                return false;
            }
        }
    }
    return true;
}

using ConfigureFuncPtr = bool (*)(GraphicsPipeline*, bool);
using ConfigureUniformsFuncPtr = bool (*)(GraphicsPipeline*, bool, bool);
using VideoCommon::Nx2Stages::StageDrawReader;
using VideoCommon::Nx2Stages::StageDrawWriter;

struct ConfigureFuncs {
    ConfigureFuncPtr configure;
    ConfigureUniformsFuncPtr uniforms; ///< GraphicsPipeline::ConfigureUniforms
    GraphicsPipeline::SplitFuncs split; ///< Cut c (GraphicsPipeline::ConfigureBuffers)
};

/// Whether a stage has texture or image buffers: with cut c each draw of such a pipeline joins
/// (their binds read C's image views; GraphicsPipeline::ConfigureBuffers).
bool HasTexelBuffers(const std::array<Shader::Info, NUM_STAGES>& stage_infos) {
    return std::ranges::any_of(stage_infos, [](const Shader::Info& info) {
        return !info.texture_buffer_descriptors.empty() || !info.image_buffer_descriptors.empty();
    });
}

template <typename Spec, typename... Specs>
ConfigureFuncs FindSpec(const std::array<vk::ShaderModule, NUM_STAGES>& modules,
                        const std::array<Shader::Info, NUM_STAGES>& stage_infos) {
    if constexpr (sizeof...(Specs) > 0) {
        if (!Passes<Spec>(modules, stage_infos)) {
            return FindSpec<Specs...>(modules, stage_infos);
        }
    }
    return {GraphicsPipeline::MakeConfigureSpecFunc<Spec>(),
            GraphicsPipeline::MakeConfigureUniformsSpecFunc<Spec>(),
            GraphicsPipeline::MakeSplitFuncs<Spec>(HasTexelBuffers(stage_infos))};
}

struct SimpleVertexFragmentSpec {
    static constexpr std::array<bool, 5> enabled_stages{true, false, false, false, true};
    static constexpr bool has_storage_buffers = false;
    static constexpr bool has_texture_buffers = false;
    static constexpr bool has_image_buffers = false;
    static constexpr bool has_images = false;
};

struct SimpleVertexSpec {
    static constexpr std::array<bool, 5> enabled_stages{true, false, false, false, false};
    static constexpr bool has_storage_buffers = false;
    static constexpr bool has_texture_buffers = false;
    static constexpr bool has_image_buffers = false;
    static constexpr bool has_images = false;
};

struct SimpleStorageSpec {
    static constexpr std::array<bool, 5> enabled_stages{true, false, false, false, true};
    static constexpr bool has_storage_buffers = true;
    static constexpr bool has_texture_buffers = false;
    static constexpr bool has_image_buffers = false;
    static constexpr bool has_images = false;
};

struct SimpleImageSpec {
    static constexpr std::array<bool, 5> enabled_stages{true, false, false, false, true};
    static constexpr bool has_storage_buffers = false;
    static constexpr bool has_texture_buffers = false;
    static constexpr bool has_image_buffers = false;
    static constexpr bool has_images = true;
};

struct DefaultSpec {
    static constexpr std::array<bool, 5> enabled_stages{true, true, true, true, true};
    static constexpr bool has_storage_buffers = true;
    static constexpr bool has_texture_buffers = true;
    static constexpr bool has_image_buffers = true;
    static constexpr bool has_images = true;
};

ConfigureFuncs ConfigureFunc(const std::array<vk::ShaderModule, NUM_STAGES>& modules,
                             const std::array<Shader::Info, NUM_STAGES>& infos) {
    return FindSpec<SimpleVertexSpec, SimpleVertexFragmentSpec, SimpleStorageSpec, SimpleImageSpec,
                    DefaultSpec>(modules, infos);
}

// EDEN_NX2_DESC_REUSE=0: every stage's image descriptors are made again each draw.
bool DescriptorReuseEnabled() {
    // Read at the first call, as a function-local static const is, without that static's
    // thread-safe initialization check on every call (MSVC: a thread-local read; this runs
    // for each draw set up).
    static std::atomic<s8> reuse{-1};
    s8 value = reuse.load(std::memory_order_relaxed);
    if (value < 0) [[unlikely]] {
        const char* env = std::getenv("EDEN_NX2_DESC_REUSE");
        value = static_cast<s8>(env == nullptr || env[0] != '0');
        reuse.store(value, std::memory_order_relaxed);
    }
    return value != 0;
}

// How many graphics pipelines have secondary texture handles (EDEN_NX2_DESC_SECONDARY): a line
// for each of the first few, then the totals at every power of two of pipelines built from 256.
void NoteSecondaryHandleWords(u64 hash, u32 secondary_words, size_t words, bool added) {
    static std::atomic<u64> pipelines{0};
    static std::atomic<u64> with_secondary{0};
    static std::atomic<u64> secondary_total{0};
    constexpr u64 FIRST_LINES = 8;
    const u64 built = pipelines.fetch_add(1, std::memory_order_relaxed) + 1;
    u64 with = with_secondary.load(std::memory_order_relaxed);
    u64 total = secondary_total.load(std::memory_order_relaxed);
    if (secondary_words != 0) {
        with = with_secondary.fetch_add(1, std::memory_order_relaxed) + 1;
        total = secondary_total.fetch_add(secondary_words, std::memory_order_relaxed) +
                secondary_words;
        if (with <= FIRST_LINES) {
            LOG_INFO(Render_Vulkan,
                     "nx2 desc secondary: pipeline {:016X} secondary handle words: {} ({} of {} "
                     "descriptor words, EDEN_NX2_DESC_SECONDARY={})",
                     hash, secondary_words, added ? secondary_words : 0, words, added ? 1 : 0);
        }
    }
    if (built >= 256 && std::has_single_bit(built)) {
        LOG_INFO(Render_Vulkan,
                 "nx2 desc secondary totals: {} of {} pipelines have secondary handle words, {} "
                 "words in all (EDEN_NX2_DESC_SECONDARY={})",
                 with, built, total, added ? 1 : 0);
    }
}
} // Anonymous namespace

bool LightDrawOn() {
    // Read at the first call, as a function-local static const is, without that static's
    // thread-safe initialization check on every call (MSVC: a thread-local read; this runs
    // for each draw set up).
    static std::atomic<s8> enabled{-1};
    s8 value = enabled.load(std::memory_order_relaxed);
    if (value < 0) [[unlikely]] {
        const char* env = std::getenv("EDEN_NX2_LIGHT_DRAW");
        value = static_cast<s8>(env == nullptr || env[0] != '0');
        enabled.store(value, std::memory_order_relaxed);
    }
    return value != 0;
}

u32 LightUniformMode() {
    // Read at the first call, as a function-local static const is, without that static's
    // thread-safe initialization check on every call (several per draw).
    static std::atomic<s8> mode{-1};
    s8 value = mode.load(std::memory_order_relaxed);
    if (value < 0) [[unlikely]] {
        // Image descriptors come from the last draw's (DescriptorReuseEnabled).
        if (!LightDrawOn() || !DescriptorReuseEnabled()) {
            value = 0;
        } else {
            const char* env = std::getenv("EDEN_NX2_LIGHT_UNIFORM");
            value = static_cast<s8>(env == nullptr ? 1 : env[0] == '0' ? 0 : env[0] == '2' ? 2 : 1);
        }
        mode.store(value, std::memory_order_relaxed);
    }
    return static_cast<u32>(value);
}

// TODO(crueter): This is the worst-formatted code I have EVER seen
GraphicsPipeline::GraphicsPipeline(
    Scheduler& scheduler_, BufferCache& buffer_cache_, TextureCache& texture_cache_,
    vk::PipelineCache& pipeline_cache_, VideoCore::ShaderNotify* shader_notify,
    const Device& device_, DescriptorPool& descriptor_pool,
    GuestDescriptorQueue& guest_descriptor_queue_, DescriptorBufferRing& descriptor_buffer_ring_,
    Common::ThreadWorker* worker_thread,
    PipelineStatistics* pipeline_statistics, RenderPassCache& render_pass_cache,
    const GraphicsPipelineCacheKey& key_, std::shared_ptr<const GraphicsShaderModules> modules,
    const std::array<const Shader::Info*, NUM_STAGES>& infos)
    : key{key_}, device{device_}, texture_cache{texture_cache_}, buffer_cache{buffer_cache_},
      pipeline_cache(pipeline_cache_), scheduler{scheduler_},
      guest_descriptor_queue{guest_descriptor_queue_},
      descriptor_buffer_ring{descriptor_buffer_ring_}, spv_modules{std::move(modules)} {
    if (shader_notify) {
        shader_notify->MarkShaderBuilding();
    }
    const bool secondary = DescSecondaryOn();
    u32 secondary_words = 0;
    for (size_t stage = 0; stage < NUM_STAGES; ++stage) {
        const Shader::Info* const info{infos[stage]};
        if (!info) {
            continue;
        }
        stage_infos[stage] = *info;
        enabled_uniform_buffer_masks[stage] = info->constant_buffer_mask;
        std::ranges::copy(info->constant_buffer_used_sizes, uniform_buffer_sizes[stage].begin());
        num_image_elements += Shader::NumDescriptors(info->texture_buffer_descriptors);
        num_image_elements += Shader::NumDescriptors(info->image_buffer_descriptors);
        num_textures += Shader::NumDescriptors(info->texture_descriptors);
        num_image_elements += Shader::NumDescriptors(info->texture_descriptors);
        num_image_elements += Shader::NumDescriptors(info->image_descriptors);
        num_descriptor_entries += NumDescriptorEntries(*info);
        const auto any_written = [](const auto& descriptors) {
            return std::any_of(descriptors.begin(), descriptors.end(),
                               [](const auto& desc) { return desc.is_written; });
        };
        writes_memory |= info->stores_global_memory ||
                         any_written(info->storage_buffers_descriptors) ||
                         any_written(info->image_buffer_descriptors) ||
                         any_written(info->image_descriptors);
        // The words config_stage reads from constant buffers (ConfigureImpl), in its order.
        const auto add_word = [&](u32 slot, u32 offset, u32 kind) {
            descriptor_words.push_back({static_cast<u8>(stage), static_cast<u8>(slot),
                                        static_cast<u8>(kind), offset});
        };
        storage_word_begin[stage] = static_cast<u32>(descriptor_words.size());
        for (const auto& desc : info->storage_buffers_descriptors) {
            for (u32 word = 0; word < 4; ++word) {
                add_word(desc.cbuf_index, desc.cbuf_offset + word * 4, StorageWords);
            }
        }
        // A secondary handle's word right after its handle's, as read_handle reads them
        // (EDEN_NX2_DESC_SECONDARY=0 without them, as before HasSecondaryHandle).
        const auto add_handles = [&](const auto& descriptors) {
            secondary_words += AddHandleWords(descriptors, secondary,
                                              [&](u32 slot, u32 offset) {
                                                  add_word(slot, offset, HandleWords);
                                              });
        };
        add_handles(info->texture_buffer_descriptors);
        add_handles(info->image_buffer_descriptors);
        add_handles(info->texture_descriptors);
        add_handles(info->image_descriptors);
    }
    NoteSecondaryHandleWords(key.Hash(), secondary_words, descriptor_words.size(), secondary);
    descriptor_values.resize(descriptor_words.size());
    fragment_has_color0_output = stage_infos[NUM_STAGES - 1].stores_frag_color[0];

    DescriptorLayoutBuilder builder{MakeBuilder(device, stage_infos)};
    uses_push_descriptor = builder.CanUsePushDescriptor();
    uses_descriptor_buffer = builder.CanUseDescriptorBuffer() && descriptor_buffer_ring.IsValid();
    descriptor_set_layout =
        builder.CreateDescriptorSetLayout(uses_push_descriptor, uses_descriptor_buffer);
    if (uses_descriptor_buffer) {
        descriptor_buffer_layout = builder.MakeDescriptorBufferLayout(*descriptor_set_layout);
        if (!descriptor_buffer_ring.CanAllocate(descriptor_buffer_layout.size)) {
            LOG_WARNING(Render_Vulkan,
                        "Graphics pipeline {:016X} needs {} descriptor bytes per draw, falling back "
                        "to sets",
                        key.Hash(), descriptor_buffer_layout.size);
            uses_descriptor_buffer = false;
            descriptor_buffer_layout = {};
            descriptor_set_layout = builder.CreateDescriptorSetLayout(uses_push_descriptor);
        }
    }

    const VkDescriptorSetLayout set_layout{*descriptor_set_layout};
    pipeline_layout = builder.CreatePipelineLayout(set_layout);
    if (!uses_descriptor_buffer) {
        descriptor_update_template =
            builder.CreateTemplate(set_layout, *pipeline_layout, uses_push_descriptor);
        if (!uses_push_descriptor) {
            descriptor_allocator =
                descriptor_pool.Allocator(device, scheduler, set_layout, stage_infos);
        }
    }

    const bool on_parallel_worker{worker_thread != nullptr};
    auto func{[this, shader_notify, &render_pass_cache, pipeline_statistics, on_parallel_worker] {
        std::optional<PipelineStats::ScopedRole> stats_role;
        if (on_parallel_worker) {
            stats_role.emplace(PipelineStats::Role::Par);
        }
        const VkRenderPass render_pass{render_pass_cache.Get(MakeRenderPassKey(key.state, device))};
        Validate();
        try {
            const PipelineStats::ScopedTimer stats_timer{PipelineStats::Kind::Graphics,
                                                         PipelineStats::Stage::Driver};
            MakePipeline(render_pass);
        } catch (const vk::Exception& exception) {
            LOG_CRITICAL(Render_Vulkan, "Graphics pipeline build failed: {}", exception.what());
            std::scoped_lock lock{build_mutex};
            is_built = true;
            build_condvar.notify_one();
            if (shader_notify) {
                shader_notify->MarkShaderComplete();
            }
            return;
        }
        if (pipeline_statistics) {
            pipeline_statistics->Collect(device, *pipeline);
        }

        std::scoped_lock lock{build_mutex};
        is_built = true;
        build_condvar.notify_one();
        if (shader_notify) {
            shader_notify->MarkShaderComplete();
        }
    }};
    if (worker_thread) {
        worker_thread->QueueWork(std::move(func));
    } else {
        func();
    }
    const ConfigureFuncs funcs = ConfigureFunc(*spv_modules, stage_infos);
    configure_func = funcs.configure;
    configure_uniforms_func = funcs.uniforms;
    split_funcs = funcs.split;
}

void GraphicsPipeline::AddTransition(GraphicsPipeline* transition) {
    transition_keys.push_back(transition->key);
    transitions.push_back(transition);
}

template <typename Spec>
bool GraphicsPipeline::ConfigureImpl(bool is_indexed) {
    boost::container::small_vector<VideoCommon::ImageViewInOut, 160> views;
    boost::container::small_vector<VideoCommon::SamplerId, 96> samplers;
    views.reserve(num_image_elements);
    samplers.reserve(num_textures);

    namespace Profile = VideoCommon::Nx2Profile;
    if constexpr (Spec::has_texture_buffers || Spec::has_image_buffers) {
        // Stage diagnostics: full setups of a pipeline with texture or image buffers.
        if (Profile::Enabled()) {
            const auto any_stage = [this](auto&& descriptors) {
                return std::ranges::any_of(stage_infos, [&](const Shader::Info& stage_info) {
                    return !descriptors(stage_info).empty();
                });
            };
            if (Spec::has_texture_buffers &&
                any_stage([](const Shader::Info& i) -> auto& { return i.texture_buffer_descriptors; })) {
                Profile::Add(Profile::Counter::TextureBufferDraws, 1);
            }
            if (Spec::has_image_buffers &&
                any_stage([](const Shader::Info& i) -> auto& { return i.image_buffer_descriptors; })) {
                Profile::Add(Profile::Counter::ImageBufferDraws, 1);
            }
        }
    }
    {
        Profile::Scope scope{Profile::Zone::SyncDescriptors};
        texture_cache.SynchronizeDescriptors(false);
    }

    buffer_cache.SetUniformBuffersState(enabled_uniform_buffer_masks, &uniform_buffer_sizes);

    const auto& regs{maxwell3d->regs};
    const bool via_header_index{regs.sampler_binding == Maxwell::SamplerBinding::ViaHeaderBinding};
    // EDEN_NX2_LIGHT_UNIFORM: the descriptor words read here (descriptor_words' order) and the
    // pool indices they give, which a light draw with uniforms compares with.
    const bool capture = LightUniformMode() != 0;
    u32* value_it = descriptor_values.data();
    u32* const value_end = value_it + descriptor_values.size();
    bool values_fit = true;
    const auto capture_value{[&](u32 value) LAMBDA_FORCEINLINE {
        if (value_it != value_end) {
            *value_it++ = value;
        } else {
            values_fit = false;
        }
    }};
    if (capture) {
        used_tscs.clear();
    }
    const auto config_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        const Shader::Info& info{stage_infos[stage]};
        buffer_cache.UnbindGraphicsStorageBuffers(stage);
        const auto& cbufs{maxwell3d->state.shader_stages[stage].const_buffers};
        if constexpr (Spec::has_storage_buffers) {
            size_t ssbo_index{};
            for (const auto& desc : info.storage_buffers_descriptors) {
                ASSERT(desc.count == 1);
                if (capture) {
                    // What BufferCache::StorageBufferBinding reads: address, then size.
                    const GPUVAddr ssbo_addr{cbufs[desc.cbuf_index].address + desc.cbuf_offset};
                    for (u32 word = 0; word < 4; ++word) {
                        capture_value(gpu_memory->Read<u32>(ssbo_addr + word * 4));
                    }
                }
                buffer_cache.BindGraphicsStorageBuffer(stage, ssbo_index, desc.cbuf_index,
                                                       desc.cbuf_offset, desc.is_written);
                ++ssbo_index;
            }
        }
        const auto read_handle{[&](const auto& desc, u32 index) {
            ASSERT(cbufs[desc.cbuf_index].enabled);
            const u32 index_offset{index << desc.size_shift};
            const u32 offset{desc.cbuf_offset + index_offset};
            const GPUVAddr addr{cbufs[desc.cbuf_index].address + offset};
            if constexpr (std::is_same_v<decltype(desc), const Shader::TextureDescriptor&> ||
                          std::is_same_v<decltype(desc), const Shader::TextureBufferDescriptor&>) {
                if (desc.has_secondary) {
                    ASSERT(cbufs[desc.secondary_cbuf_index].enabled);
                    const u32 second_offset{desc.secondary_cbuf_offset + index_offset};
                    const GPUVAddr separate_addr{cbufs[desc.secondary_cbuf_index].address +
                                                 second_offset};
                    const u32 lhs_word{gpu_memory->Read<u32>(addr)};
                    const u32 rhs_word{gpu_memory->Read<u32>(separate_addr)};
                    if (capture) {
                        capture_value(lhs_word);
                        capture_value(rhs_word);
                    }
                    const u32 lhs_raw{lhs_word << desc.shift_left};
                    const u32 rhs_raw{rhs_word << desc.secondary_shift_left};
                    const u32 raw{lhs_raw | rhs_raw};
                    return TexturePair(raw, via_header_index);
                }
            }
            const u32 word{gpu_memory->Read<u32>(addr)};
            if (capture) {
                capture_value(word);
            }
            return TexturePair(word, via_header_index);
        }};
        const auto add_image{[&](const auto& desc, bool blacklist) LAMBDA_FORCEINLINE {
            for (u32 index = 0; index < desc.count; ++index) {
                const auto handle{read_handle(desc, index)};
                views.push_back({
                    .index = handle.first,
                    .blacklist = blacklist,
                    .id = {}
                });
            }
        }};
        if constexpr (Spec::has_texture_buffers) {
            for (const auto& desc : info.texture_buffer_descriptors) {
                add_image(desc, false);
            }
        }
        if constexpr (Spec::has_image_buffers) {
            for (const auto& desc : info.image_buffer_descriptors) {
                add_image(desc, false);
            }
        }
        for (const auto& desc : info.texture_descriptors) {
            for (u32 index = 0; index < desc.count; ++index) {
                const auto handle{read_handle(desc, index)};
                views.push_back({handle.first});
                if (capture) {
                    used_tscs.push_back(handle.second);
                }

                VideoCommon::SamplerId sampler{texture_cache.GetSamplerId(handle.second, false)};
                samplers.push_back(sampler);
            }
        }
        if constexpr (Spec::has_images) {
            for (const auto& desc : info.image_descriptors) {
                add_image(desc, desc.is_written);
            }
        }

        return true;
    }};
    // EDEN_NX2_RX_RT_FIT=3: where the fragment stage's views begin (CheckFeedbackLoop).
    size_t first_fragment_view{};
    {
        Profile::Scope scope{Profile::Zone::ReadHandles};
        if constexpr (Spec::enabled_stages[0]) {
            config_stage(0);
        }
        if constexpr (Spec::enabled_stages[1]) {
            config_stage(1);
        }
        if constexpr (Spec::enabled_stages[2]) {
            config_stage(2);
        }
        if constexpr (Spec::enabled_stages[3]) {
            config_stage(3);
        }
        first_fragment_view = views.size();
        if constexpr (Spec::enabled_stages[4]) {
            config_stage(4);
        }
    }
    ASSERT(views.size() == num_image_elements);
    if (capture) {
        used_tics.clear();
        for (const VideoCommon::ImageViewInOut& view : views) {
            used_tics.push_back(view.index);
        }
    }
    descriptor_values_valid = capture && values_fit && value_it == value_end;
    ASSERT(samplers.size() == num_textures);
    {
        Profile::Scope scope{Profile::Zone::FillImageViews};
        texture_cache.FillImageViews(std::span(views.data(), views.size()), false,
                                     Spec::has_images);
    }

    VideoCommon::ImageViewInOut* texture_buffer_it{views.data()};
    const auto bind_stage_info{[&](size_t stage) LAMBDA_FORCEINLINE {
        size_t index{};
        const auto add_buffer{[&](const auto& desc) {
            constexpr bool is_image = std::is_same_v<decltype(desc), const ImageBufferDescriptor&>;
            for (u32 i = 0; i < desc.count; ++i) {
                bool is_written{false};
                if constexpr (is_image) {
                    is_written = desc.is_written;
                }
                ImageView& image_view{texture_cache.GetImageView(texture_buffer_it->id)};
                PixelFormat format{image_view.format};
                if constexpr (is_image) {
                    if (const auto explicit_format{PixelFormatFromImageFormat(desc.format)}) {
                        format = *explicit_format;
                    }
                }
                buffer_cache.BindGraphicsTextureBuffer(stage, index, image_view.GpuAddr(),
                                                       image_view.BufferSize(), format,
                                                       is_written, is_image);
                ++index;
                ++texture_buffer_it;
            }
        }};
        buffer_cache.UnbindGraphicsTextureBuffers(stage);

        const Shader::Info& info{stage_infos[stage]};
        if constexpr (Spec::has_texture_buffers) {
            for (const auto& desc : info.texture_buffer_descriptors) {
                add_buffer(desc);
            }
        }
        if constexpr (Spec::has_image_buffers) {
            for (const auto& desc : info.image_buffer_descriptors) {
                add_buffer(desc);
            }
        }
        texture_buffer_it += Shader::NumDescriptors(info.texture_descriptors);
        if constexpr (Spec::has_images) {
            texture_buffer_it += Shader::NumDescriptors(info.image_descriptors);
        }
    }};
    {
        Profile::Scope scope{Profile::Zone::TextureBuffers};
        if constexpr (Spec::enabled_stages[0]) {
            bind_stage_info(0);
        }
        if constexpr (Spec::enabled_stages[1]) {
            bind_stage_info(1);
        }
        if constexpr (Spec::enabled_stages[2]) {
            bind_stage_info(2);
        }
        if constexpr (Spec::enabled_stages[3]) {
            bind_stage_info(3);
        }
        if constexpr (Spec::enabled_stages[4]) {
            bind_stage_info(4);
        }
    }

    if (regs.transform_feedback_enabled != 0) {
        scheduler.RequestOutsideRenderPassOperationContext();
    }

    {
        Profile::Scope scope{Profile::Zone::UpdateBuffers};
        buffer_cache.UpdateGraphicsBuffers(is_indexed);
        buffer_cache.BindHostGeometryBuffers(is_indexed);
    }

    {
        Profile::Scope scope{Profile::Zone::DescriptorAcquire};
        guest_descriptor_queue.Acquire(scheduler, num_descriptor_entries, uses_descriptor_buffer);
    }

    RescalingPushConstant rescaling;
    RenderAreaPushConstant render_area;
    const VideoCommon::SamplerId* samplers_it{samplers.data()};
    const VideoCommon::ImageViewInOut* views_it{views.data()};
    const auto prepare_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        {
            Profile::Scope scope{Profile::Zone::BindStageBuffers};
            buffer_cache.BindHostStageBuffers(stage);
        }
        {
            Profile::Scope scope{Profile::Zone::PushDescriptors};
            PushStageImageDescriptors(stage, rescaling, samplers_it, views_it);
        }
        const auto& info{stage_infos[stage]};
        if (info.uses_render_area) {
            render_area.uses_render_area = true;
            // Switch 2 titles may never program the surface clip; use colour target 0 then.
            const u32 clip_width = regs.surface_clip.width, clip_height = regs.surface_clip.height;
            const bool clip_set = clip_width != 0 && clip_height != 0;
            render_area.words = {static_cast<float>(clip_set ? clip_width : u32{regs.rt[0].width}),
                                 static_cast<float>(clip_set ? clip_height : u32{regs.rt[0].height})};
        }
    }};
    if constexpr (Spec::enabled_stages[0]) {
        prepare_stage(0);
    }
    if constexpr (Spec::enabled_stages[1]) {
        prepare_stage(1);
    }
    if constexpr (Spec::enabled_stages[2]) {
        prepare_stage(2);
    }
    if constexpr (Spec::enabled_stages[3]) {
        prepare_stage(3);
    }
    if constexpr (Spec::enabled_stages[4]) {
        prepare_stage(4);
    }
    if (buffer_cache.any_buffer_uploaded) {
        buffer_cache.runtime.PostCopyBarrier();
        buffer_cache.any_buffer_uploaded = false;
    }
    {
        Profile::Scope scope{Profile::Zone::RenderTargets};
        texture_cache.UpdateRenderTargets(false);
        texture_cache.CheckFeedbackLoop(
            std::span<const VideoCommon::ImageViewInOut>{views.data(), views.size()},
            first_fragment_view);
    }
    if (IsBuilt() && !pipeline) {
        return false;
    }
    // Read after every image was prepared and marked (the render targets above).
    views_repeat = LightDrawOn() &&
                   texture_cache.ViewsNeedRepeat(
                       std::span<const VideoCommon::ImageViewInOut>{views.data(), views.size()});
    Profile::Scope scope{Profile::Zone::ConfigureDraw};
    return ConfigureDraw(rescaling, render_area);
}

template <typename Spec>
bool GraphicsPipeline::ConfigureUniformsImpl(bool is_indexed, bool rebind_storage) {
    // The image descriptors each stage pushed last (the previous draw's: it used this pipeline)
    // are what ConfigureImpl would push again: the caller checked that no handle, descriptor
    // table or image changed, and they are kept while no image view was freed, no image changed
    // its rescale state and no sampler made a variant (as in PushStageImageDescriptors).
    const u64 texture_epoch = texture_cache.ImageViewEpoch();
    const u64 sampler_generation = Sampler::VariantGeneration();
    for (size_t stage = 0; stage < NUM_STAGES; ++stage) {
        const Shader::Info& info{stage_infos[stage]};
        if (!Spec::enabled_stages[stage] || Shader::NumDescriptors(info.texture_descriptors) +
                                                    Shader::NumDescriptors(info.image_descriptors) ==
                                                0) {
            continue;
        }
        const ImageDescriptorMemo& memo{image_descriptor_memos[stage]};
        if (!DescriptorReuseEnabled() || !memo.valid || memo.texture_epoch != texture_epoch ||
            memo.sampler_generation != sampler_generation) {
            return false;
        }
    }
    // The buffers as ConfigureImpl binds them: storage and texture buffer bindings are the
    // previous draw's (their descriptors in constant buffers and the views did not change; but
    // see rebind_storage below), uniform buffers are resolved and uploaded or streamed again.
    buffer_cache.SetUniformBuffersState(enabled_uniform_buffer_masks, &uniform_buffer_sizes);
    // EDEN_NX2_LIGHT_STORAGE: storage buffer descriptors written with other values (the caller
    // let only those through, the texture handles held) are bound again as ConfigureImpl's
    // config_stage binds them: each stage it configures unbound, then each descriptor bound from
    // the words at its constant buffer address, in order (the same driver limit count), the
    // words read kept as config_stage keeps them (descriptor_values: later draws compare with
    // them). UpdateGraphicsBuffers below finds their buffers and segments, BindHostStageBuffers
    // synchronizes them, marks written ones and pushes their descriptors, as after ConfigureImpl.
    if constexpr (Spec::has_storage_buffers) {
        if (rebind_storage) {
            const auto bind_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
                buffer_cache.UnbindGraphicsStorageBuffers(stage);
                const auto& cbufs{maxwell3d->state.shader_stages[stage].const_buffers};
                u32* value_it = descriptor_values.data() + storage_word_begin[stage];
                size_t ssbo_index{};
                for (const auto& desc : stage_infos[stage].storage_buffers_descriptors) {
                    const GPUVAddr ssbo_addr{cbufs[desc.cbuf_index].address + desc.cbuf_offset};
                    for (u32 word = 0; word < 4; ++word) {
                        *value_it++ = gpu_memory->Read<u32>(ssbo_addr + word * 4);
                    }
                    buffer_cache.BindGraphicsStorageBuffer(stage, ssbo_index, desc.cbuf_index,
                                                           desc.cbuf_offset, desc.is_written);
                    ++ssbo_index;
                }
            }};
            if constexpr (Spec::enabled_stages[0]) {
                bind_stage(0);
            }
            if constexpr (Spec::enabled_stages[1]) {
                bind_stage(1);
            }
            if constexpr (Spec::enabled_stages[2]) {
                bind_stage(2);
            }
            if constexpr (Spec::enabled_stages[3]) {
                bind_stage(3);
            }
            if constexpr (Spec::enabled_stages[4]) {
                bind_stage(4);
            }
        }
    }
    buffer_cache.UpdateGraphicsBuffers(is_indexed);
    // EDEN_NX2_UNIFORM_SYNC_SKIP: clean streams are left as a plain light draw leaves them.
    buffer_cache.uniform_light_draw = VideoCommon::Nx2UniformSyncSkip() != 0;
    buffer_cache.BindHostGeometryBuffers(is_indexed);
    buffer_cache.uniform_light_draw = false;
    guest_descriptor_queue.Acquire(scheduler, num_descriptor_entries, uses_descriptor_buffer);
    const auto prepare_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        buffer_cache.BindHostStageBuffers(stage);
        const Shader::Info& info{stage_infos[stage]};
        const u32 stage_textures = Shader::NumDescriptors(info.texture_descriptors);
        if (stage_textures + Shader::NumDescriptors(info.image_descriptors) == 0) {
            return;
        }
        const ImageDescriptorMemo& memo{image_descriptor_memos[stage]};
        guest_descriptor_queue.AddEntries(memo.entries.data(), memo.entries.size());
        // Written storage images are marked modified, as PushStageImageDescriptors does.
        const u32* image_id = memo.ids.data() + stage_textures;
        for (const auto& desc : info.image_descriptors) {
            for (u32 index = 0; index < desc.count; ++index, ++image_id) {
                if (desc.is_written) {
                    texture_cache.MarkModification(
                        texture_cache.GetImageView(VideoCommon::ImageViewId{*image_id}).image_id);
                }
            }
        }
    }};
    if constexpr (Spec::enabled_stages[0]) {
        prepare_stage(0);
    }
    if constexpr (Spec::enabled_stages[1]) {
        prepare_stage(1);
    }
    if constexpr (Spec::enabled_stages[2]) {
        prepare_stage(2);
    }
    if constexpr (Spec::enabled_stages[3]) {
        prepare_stage(3);
    }
    if constexpr (Spec::enabled_stages[4]) {
        prepare_stage(4);
    }
    // An upload needs ConfigureImpl's barrier, which ends the render pass.
    if (buffer_cache.any_buffer_uploaded || !scheduler.IsRenderPassActive()) {
        return false;
    }
    return RecordDescriptors();
}

// Cut c (Kesim-2): Configure's halves, B's buffer half and C's texture half (vk_graphics_pipeline.h,
// ConfigureBuffers). Each follows ConfigureImpl / ConfigureUniformsImpl step by step; what it
// leaves out is the other half's. Run only with the stages on (T7).

static_assert(sizeof(DescriptorUpdateEntry) ==
                  VideoCommon::Nx2Stages::DrawEntryWords * sizeof(u64) &&
              alignof(DescriptorUpdateEntry) <= alignof(u64));

template <typename Spec>
GraphicsPipeline::SplitFuncs GraphicsPipeline::MakeSplitFuncs(bool texel_buffers) {
    return {
        .buffers = [](GraphicsPipeline* pl, bool is_indexed, StageDrawWriter& out) {
            return pl->ConfigureBuffersImpl<Spec>(is_indexed, out);
        },
        .textures = [](GraphicsPipeline* pl, const StageDrawReader& in,
                       Tegra::Engines::Maxwell3D& maxwell3d_c) {
            return pl->ConfigureTexturesImpl<Spec>(in, maxwell3d_c);
        },
        .uniform_buffers = [](GraphicsPipeline* pl, bool is_indexed, bool rebind_storage,
                              StageDrawWriter& out) {
            return pl->ConfigureUniformsBuffersImpl<Spec>(is_indexed, rebind_storage, out);
        },
        .record_uniforms = [](GraphicsPipeline* pl, const StageDrawReader& in) {
            return pl->RecordUniformsFromImpl<Spec>(in);
        },
        .texel_buffers = texel_buffers,
    };
}

bool GraphicsPipeline::SplitJoins() const {
    return split_funcs.texel_buffers || maxwell3d->regs.transform_feedback_enabled != 0;
}

GraphicsPipeline::BufferHalf GraphicsPipeline::ConfigureBuffers(bool is_indexed,
                                                                StageDrawWriter& out) {
    return split_funcs.buffers(this, is_indexed, out);
}

bool GraphicsPipeline::ConfigureTextures(const StageDrawReader& in,
                                         Tegra::Engines::Maxwell3D& maxwell3d_c) {
    return split_funcs.textures(this, in, maxwell3d_c);
}

bool GraphicsPipeline::ConfigureUniformsBuffers(bool is_indexed, bool rebind_storage,
                                                StageDrawWriter& out) {
    return split_funcs.uniform_buffers(this, is_indexed, rebind_storage, out);
}

bool GraphicsPipeline::RecordUniformsFrom(const StageDrawReader& in) {
    return split_funcs.record_uniforms(this, in);
}

template <typename Spec>
GraphicsPipeline::BufferHalf GraphicsPipeline::ConfigureBuffersImpl(bool is_indexed,
                                                                    StageDrawWriter& out) {
    // ConfigureImpl without the texture cache: the handles are read here (B owns memory) and go
    // to C as values (config_stage's order); the texture and image buffer binds read C's image
    // views, so their pipelines join, as transform feedback draws do (v1).
    if (SplitJoins()) {
        return BufferHalf::Join;
    }
    namespace Profile = VideoCommon::Nx2Profile;
    // B's buffer entries in this pipeline's descriptor form, as Acquire sets the guest queue's.
    UpdateDescriptorQueue& scratch = buffer_cache.runtime.DescriptorScratch();
    scratch.Restart(uses_descriptor_buffer);
    out.ClearSetup();

    buffer_cache.SetUniformBuffersState(enabled_uniform_buffer_masks, &uniform_buffer_sizes);

    const auto& regs{maxwell3d->regs};
    const bool via_header_index{regs.sampler_binding == Maxwell::SamplerBinding::ViaHeaderBinding};
    // EDEN_NX2_LIGHT_UNIFORM: kept as ConfigureImpl keeps them (B's light decision reads them).
    const bool capture = LightUniformMode() != 0;
    u32* value_it = descriptor_values.data();
    u32* const value_end = value_it + descriptor_values.size();
    bool values_fit = true;
    const auto capture_value{[&](u32 value) LAMBDA_FORCEINLINE {
        if (value_it != value_end) {
            *value_it++ = value;
        } else {
            values_fit = false;
        }
    }};
    if (capture) {
        used_tics.clear();
        used_tscs.clear();
    }
    const auto config_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        const Shader::Info& info{stage_infos[stage]};
        buffer_cache.UnbindGraphicsStorageBuffers(stage);
        const auto& cbufs{maxwell3d->state.shader_stages[stage].const_buffers};
        if constexpr (Spec::has_storage_buffers) {
            size_t ssbo_index{};
            for (const auto& desc : info.storage_buffers_descriptors) {
                ASSERT(desc.count == 1);
                if (capture) {
                    // What BufferCache::StorageBufferBinding reads: address, then size.
                    const GPUVAddr ssbo_addr{cbufs[desc.cbuf_index].address + desc.cbuf_offset};
                    for (u32 word = 0; word < 4; ++word) {
                        capture_value(gpu_memory->Read<u32>(ssbo_addr + word * 4));
                    }
                }
                buffer_cache.BindGraphicsStorageBuffer(stage, ssbo_index, desc.cbuf_index,
                                                       desc.cbuf_offset, desc.is_written);
                ++ssbo_index;
            }
        }
        const auto read_handle{[&](const auto& desc, u32 index) {
            ASSERT(cbufs[desc.cbuf_index].enabled);
            const u32 index_offset{index << desc.size_shift};
            const u32 offset{desc.cbuf_offset + index_offset};
            const GPUVAddr addr{cbufs[desc.cbuf_index].address + offset};
            if constexpr (std::is_same_v<decltype(desc), const Shader::TextureDescriptor&> ||
                          std::is_same_v<decltype(desc), const Shader::TextureBufferDescriptor&>) {
                if (desc.has_secondary) {
                    ASSERT(cbufs[desc.secondary_cbuf_index].enabled);
                    const u32 second_offset{desc.secondary_cbuf_offset + index_offset};
                    const GPUVAddr separate_addr{cbufs[desc.secondary_cbuf_index].address +
                                                 second_offset};
                    const u32 lhs_word{gpu_memory->Read<u32>(addr)};
                    const u32 rhs_word{gpu_memory->Read<u32>(separate_addr)};
                    if (capture) {
                        capture_value(lhs_word);
                        capture_value(rhs_word);
                    }
                    const u32 lhs_raw{lhs_word << desc.shift_left};
                    const u32 rhs_raw{rhs_word << desc.secondary_shift_left};
                    const u32 raw{lhs_raw | rhs_raw};
                    return TexturePair(raw, via_header_index);
                }
            }
            const u32 word{gpu_memory->Read<u32>(addr)};
            if (capture) {
                capture_value(word);
            }
            return TexturePair(word, via_header_index);
        }};
        // The views' pool indices in their order, a texture's sampler index after its own.
        const auto add_image{[&](const auto& desc) LAMBDA_FORCEINLINE {
            for (u32 index = 0; index < desc.count; ++index) {
                const auto handle{read_handle(desc, index)};
                out.AddHandle(handle.first);
                if (capture) {
                    used_tics.push_back(handle.first);
                }
            }
        }};
        if constexpr (Spec::has_texture_buffers) {
            for (const auto& desc : info.texture_buffer_descriptors) {
                add_image(desc);
            }
        }
        if constexpr (Spec::has_image_buffers) {
            for (const auto& desc : info.image_buffer_descriptors) {
                add_image(desc);
            }
        }
        for (const auto& desc : info.texture_descriptors) {
            for (u32 index = 0; index < desc.count; ++index) {
                const auto handle{read_handle(desc, index)};
                out.AddHandle(handle.first);
                out.AddHandle(handle.second);
                if (capture) {
                    used_tics.push_back(handle.first);
                    used_tscs.push_back(handle.second);
                }
            }
        }
        if constexpr (Spec::has_images) {
            for (const auto& desc : info.image_descriptors) {
                add_image(desc);
            }
        }
        // ConfigureImpl's bind_stage_info: with no texture or image buffer here (they join),
        // only the unbind.
        buffer_cache.UnbindGraphicsTextureBuffers(stage);
    }};
    {
        Profile::Scope scope{Profile::Zone::ReadHandles};
        if constexpr (Spec::enabled_stages[0]) {
            config_stage(0);
        }
        if constexpr (Spec::enabled_stages[1]) {
            config_stage(1);
        }
        if constexpr (Spec::enabled_stages[2]) {
            config_stage(2);
        }
        if constexpr (Spec::enabled_stages[3]) {
            config_stage(3);
        }
        if constexpr (Spec::enabled_stages[4]) {
            config_stage(4);
        }
    }
    ASSERT(out.Handles().size() == num_image_elements + num_textures);
    descriptor_values_valid = capture && values_fit && value_it == value_end;

    {
        Profile::Scope scope{Profile::Zone::UpdateBuffers};
        buffer_cache.UpdateGraphicsBuffers(is_indexed);
        buffer_cache.BindHostGeometryBuffers(is_indexed);
    }
    // Each stage's buffer entries, for C to put before the stage's images.
    const auto bind_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        const DescriptorUpdateEntry* const first = scratch.Cursor();
        buffer_cache.BindHostStageBuffers(stage);
        out.AddStageEntries(static_cast<u32>(stage), first,
                            static_cast<u32>(scratch.Cursor() - first));
    }};
    {
        Profile::Scope scope{Profile::Zone::BindStageBuffers};
        if constexpr (Spec::enabled_stages[0]) {
            bind_stage(0);
        }
        if constexpr (Spec::enabled_stages[1]) {
            bind_stage(1);
        }
        if constexpr (Spec::enabled_stages[2]) {
            bind_stage(2);
        }
        if constexpr (Spec::enabled_stages[3]) {
            bind_stage(3);
        }
        if constexpr (Spec::enabled_stages[4]) {
            bind_stage(4);
        }
    }
    VideoCommon::Nx2Stages::DrawToC& head = out.Head();
    if (buffer_cache.any_buffer_uploaded) {
        // Into B's record list, with its outside render pass mark: C replays it before its own
        // texture uploads (tasarim §3.5: the order changes, not what it means).
        buffer_cache.runtime.PostCopyBarrier();
        buffer_cache.any_buffer_uploaded = false;
    }
    head.kind = VideoCommon::Nx2Stages::DrawKind::Full;
    head.pipeline = this;
    head.is_indexed = is_indexed;
    return BufferHalf::Ready;
}

template <typename Spec>
bool GraphicsPipeline::ConfigureTexturesImpl(const StageDrawReader& in,
                                             Tegra::Engines::Maxwell3D& maxwell3d_c) {
    // ConfigureImpl without the buffer cache: B read the handles (in.Handles()) and made the
    // buffer entries (in.StageEntries); C's replica gives the registers.
    ASSERT(in.Head().pipeline == this);
    boost::container::small_vector<VideoCommon::ImageViewInOut, 160> views;
    boost::container::small_vector<VideoCommon::SamplerId, 96> samplers;
    views.reserve(num_image_elements);
    samplers.reserve(num_textures);

    namespace Profile = VideoCommon::Nx2Profile;
    {
        Profile::Scope scope{Profile::Zone::SyncDescriptors};
        texture_cache.SynchronizeDescriptors(false);
    }

    const std::span<const u32> handles = in.Handles();
    ASSERT(handles.size() == num_image_elements + num_textures);
    const u32* handle_it = handles.data();
    // config_stage's views and samplers, from B's values in its order.
    const auto config_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        const Shader::Info& info{stage_infos[stage]};
        const auto add_image{[&](const auto& desc, bool blacklist) LAMBDA_FORCEINLINE {
            for (u32 index = 0; index < desc.count; ++index) {
                views.push_back({
                    .index = *handle_it++,
                    .blacklist = blacklist,
                    .id = {}
                });
            }
        }};
        if constexpr (Spec::has_texture_buffers) {
            for (const auto& desc : info.texture_buffer_descriptors) {
                add_image(desc, false);
            }
        }
        if constexpr (Spec::has_image_buffers) {
            for (const auto& desc : info.image_buffer_descriptors) {
                add_image(desc, false);
            }
        }
        for (const auto& desc : info.texture_descriptors) {
            for (u32 index = 0; index < desc.count; ++index) {
                views.push_back({*handle_it++});
                VideoCommon::SamplerId sampler{texture_cache.GetSamplerId(*handle_it++, false)};
                samplers.push_back(sampler);
            }
        }
        if constexpr (Spec::has_images) {
            for (const auto& desc : info.image_descriptors) {
                add_image(desc, desc.is_written);
            }
        }
    }};
    // EDEN_NX2_RX_RT_FIT=3: where the fragment stage's views begin (CheckFeedbackLoop).
    size_t first_fragment_view{};
    {
        Profile::Scope scope{Profile::Zone::ReadHandles};
        if constexpr (Spec::enabled_stages[0]) {
            config_stage(0);
        }
        if constexpr (Spec::enabled_stages[1]) {
            config_stage(1);
        }
        if constexpr (Spec::enabled_stages[2]) {
            config_stage(2);
        }
        if constexpr (Spec::enabled_stages[3]) {
            config_stage(3);
        }
        first_fragment_view = views.size();
        if constexpr (Spec::enabled_stages[4]) {
            config_stage(4);
        }
    }
    ASSERT(views.size() == num_image_elements);
    ASSERT(samplers.size() == num_textures);
    // A light draw with uniforms is repaired with them (LastHandles); a repair passes them in.
    if (LightUniformMode() != 0 && handles.data() != last_handles.data()) {
        last_handles.assign(handles.begin(), handles.end());
    }
    {
        Profile::Scope scope{Profile::Zone::FillImageViews};
        texture_cache.FillImageViews(std::span(views.data(), views.size()), false,
                                     Spec::has_images);
    }
    {
        Profile::Scope scope{Profile::Zone::DescriptorAcquire};
        guest_descriptor_queue.Acquire(scheduler, num_descriptor_entries, uses_descriptor_buffer);
    }

    const auto& regs{maxwell3d_c.regs};
    RescalingPushConstant rescaling;
    RenderAreaPushConstant render_area;
    const VideoCommon::SamplerId* samplers_it{samplers.data()};
    const VideoCommon::ImageViewInOut* views_it{views.data()};
    const auto prepare_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        // B's buffer entries of the stage, where BindHostStageBuffers puts them.
        const u32 stage_index = static_cast<u32>(stage);
        guest_descriptor_queue.AddEntries(
            reinterpret_cast<const DescriptorUpdateEntry*>(in.StageEntries(stage_index)),
            in.StageEntryCount(stage_index));
        {
            Profile::Scope scope{Profile::Zone::PushDescriptors};
            PushStageImageDescriptors(stage, rescaling, samplers_it, views_it);
        }
        const auto& info{stage_infos[stage]};
        if (info.uses_render_area) {
            render_area.uses_render_area = true;
            // Switch 2 titles may never program the surface clip; use colour target 0 then.
            const u32 clip_width = regs.surface_clip.width, clip_height = regs.surface_clip.height;
            const bool clip_set = clip_width != 0 && clip_height != 0;
            render_area.words = {static_cast<float>(clip_set ? clip_width : u32{regs.rt[0].width}),
                                 static_cast<float>(clip_set ? clip_height : u32{regs.rt[0].height})};
        }
    }};
    if constexpr (Spec::enabled_stages[0]) {
        prepare_stage(0);
    }
    if constexpr (Spec::enabled_stages[1]) {
        prepare_stage(1);
    }
    if constexpr (Spec::enabled_stages[2]) {
        prepare_stage(2);
    }
    if constexpr (Spec::enabled_stages[3]) {
        prepare_stage(3);
    }
    if constexpr (Spec::enabled_stages[4]) {
        prepare_stage(4);
    }
    {
        Profile::Scope scope{Profile::Zone::RenderTargets};
        texture_cache.UpdateRenderTargets(false);
        texture_cache.CheckFeedbackLoop(
            std::span<const VideoCommon::ImageViewInOut>{views.data(), views.size()},
            first_fragment_view);
    }
    if (IsBuilt() && !pipeline) {
        return false;
    }
    // Read after every image was prepared and marked (the render targets above).
    views_repeat = LightDrawOn() &&
                   texture_cache.ViewsNeedRepeat(
                       std::span<const VideoCommon::ImageViewInOut>{views.data(), views.size()});
    Profile::Scope scope{Profile::Zone::ConfigureDraw};
    return ConfigureDraw(rescaling, render_area);
}

template <typename Spec>
bool GraphicsPipeline::ConfigureUniformsBuffersImpl(bool is_indexed, bool rebind_storage,
                                                    StageDrawWriter& out) {
    // ConfigureUniformsImpl's buffer half; its image descriptor memo check is C's
    // (RecordUniformsFrom), which repairs where it fails.
    UpdateDescriptorQueue& scratch = buffer_cache.runtime.DescriptorScratch();
    scratch.Restart(uses_descriptor_buffer);
    out.ClearSetup();
    buffer_cache.SetUniformBuffersState(enabled_uniform_buffer_masks, &uniform_buffer_sizes);
    if constexpr (Spec::has_storage_buffers) {
        if (rebind_storage) {
            const auto bind_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
                buffer_cache.UnbindGraphicsStorageBuffers(stage);
                const auto& cbufs{maxwell3d->state.shader_stages[stage].const_buffers};
                u32* value_it = descriptor_values.data() + storage_word_begin[stage];
                size_t ssbo_index{};
                for (const auto& desc : stage_infos[stage].storage_buffers_descriptors) {
                    const GPUVAddr ssbo_addr{cbufs[desc.cbuf_index].address + desc.cbuf_offset};
                    for (u32 word = 0; word < 4; ++word) {
                        *value_it++ = gpu_memory->Read<u32>(ssbo_addr + word * 4);
                    }
                    buffer_cache.BindGraphicsStorageBuffer(stage, ssbo_index, desc.cbuf_index,
                                                           desc.cbuf_offset, desc.is_written);
                    ++ssbo_index;
                }
            }};
            if constexpr (Spec::enabled_stages[0]) {
                bind_stage(0);
            }
            if constexpr (Spec::enabled_stages[1]) {
                bind_stage(1);
            }
            if constexpr (Spec::enabled_stages[2]) {
                bind_stage(2);
            }
            if constexpr (Spec::enabled_stages[3]) {
                bind_stage(3);
            }
            if constexpr (Spec::enabled_stages[4]) {
                bind_stage(4);
            }
        }
    }
    buffer_cache.UpdateGraphicsBuffers(is_indexed);
    // EDEN_NX2_UNIFORM_SYNC_SKIP, as ConfigureUniformsImpl: B's uniform light draw follows B's
    // chain as its plain one does (PrepareDrawB's checks on its replica, memory manager and
    // light_epoch_b; ForceGeometryB flags the streams it forces), so a clean stream is left as
    // B's plain light draw leaves it.
    buffer_cache.uniform_light_draw = VideoCommon::Nx2UniformSyncSkip() != 0;
    buffer_cache.BindHostGeometryBuffers(is_indexed);
    buffer_cache.uniform_light_draw = false;
    const auto prepare_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        const DescriptorUpdateEntry* const first = scratch.Cursor();
        buffer_cache.BindHostStageBuffers(stage);
        out.AddStageEntries(static_cast<u32>(stage), first,
                            static_cast<u32>(scratch.Cursor() - first));
    }};
    if constexpr (Spec::enabled_stages[0]) {
        prepare_stage(0);
    }
    if constexpr (Spec::enabled_stages[1]) {
        prepare_stage(1);
    }
    if constexpr (Spec::enabled_stages[2]) {
        prepare_stage(2);
    }
    if constexpr (Spec::enabled_stages[3]) {
        prepare_stage(3);
    }
    if constexpr (Spec::enabled_stages[4]) {
        prepare_stage(4);
    }
    // An upload needs ConfigureImpl's barrier: the full setup follows (ConfigureBuffers).
    if (buffer_cache.any_buffer_uploaded) {
        return false;
    }
    VideoCommon::Nx2Stages::DrawToC& head = out.Head();
    head.kind = VideoCommon::Nx2Stages::DrawKind::LightUniform;
    head.pipeline = this;
    head.is_indexed = is_indexed;
    return true;
}

template <typename Spec>
bool GraphicsPipeline::RecordUniformsFromImpl(const StageDrawReader& in) {
    // ConfigureUniformsImpl's texture half: its checks that are C's first (the memos, the
    // render pass after B's list was replayed), so a failure records nothing.
    ASSERT(in.Head().pipeline == this);
    const u64 texture_epoch = texture_cache.ImageViewEpoch();
    const u64 sampler_generation = Sampler::VariantGeneration();
    for (size_t stage = 0; stage < NUM_STAGES; ++stage) {
        const Shader::Info& info{stage_infos[stage]};
        if (!Spec::enabled_stages[stage] || Shader::NumDescriptors(info.texture_descriptors) +
                                                    Shader::NumDescriptors(info.image_descriptors) ==
                                                0) {
            continue;
        }
        const ImageDescriptorMemo& memo{image_descriptor_memos[stage]};
        if (!DescriptorReuseEnabled() || !memo.valid || memo.texture_epoch != texture_epoch ||
            memo.sampler_generation != sampler_generation) {
            return false;
        }
    }
    if (!scheduler.IsRenderPassActive()) {
        return false;
    }
    guest_descriptor_queue.Acquire(scheduler, num_descriptor_entries, uses_descriptor_buffer);
    const auto prepare_stage{[&](size_t stage) LAMBDA_FORCEINLINE {
        const u32 stage_index = static_cast<u32>(stage);
        guest_descriptor_queue.AddEntries(
            reinterpret_cast<const DescriptorUpdateEntry*>(in.StageEntries(stage_index)),
            in.StageEntryCount(stage_index));
        const Shader::Info& info{stage_infos[stage]};
        const u32 stage_textures = Shader::NumDescriptors(info.texture_descriptors);
        if (stage_textures + Shader::NumDescriptors(info.image_descriptors) == 0) {
            return;
        }
        const ImageDescriptorMemo& memo{image_descriptor_memos[stage]};
        guest_descriptor_queue.AddEntries(memo.entries.data(), memo.entries.size());
        // Written storage images are marked modified, as PushStageImageDescriptors does.
        const u32* image_id = memo.ids.data() + stage_textures;
        for (const auto& desc : info.image_descriptors) {
            for (u32 index = 0; index < desc.count; ++index, ++image_id) {
                if (desc.is_written) {
                    texture_cache.MarkModification(
                        texture_cache.GetImageView(VideoCommon::ImageViewId{*image_id}).image_id);
                }
            }
        }
    }};
    if constexpr (Spec::enabled_stages[0]) {
        prepare_stage(0);
    }
    if constexpr (Spec::enabled_stages[1]) {
        prepare_stage(1);
    }
    if constexpr (Spec::enabled_stages[2]) {
        prepare_stage(2);
    }
    if constexpr (Spec::enabled_stages[3]) {
        prepare_stage(3);
    }
    if constexpr (Spec::enabled_stages[4]) {
        prepare_stage(4);
    }
    return RecordDescriptors();
}

GraphicsPipeline::LightWords GraphicsPipeline::CheckDescriptorWords(
    std::span<const std::pair<GPUVAddr, u32>> written, std::span<const u32> rebound,
    bool compare, bool scan_storage) const {
    // ConfigureImpl's descriptor setup is a function of these words' values (with registers,
    // pools and images unchanged): read_handle gives TexturePair(word) (or of the two words
    // shifted and or'ed), so the same pool indices, image views and samplers; a storage buffer
    // binding is made from the 16 bytes at its descriptor (address, size), so the same binding.
    // Where they hold what the last ConfigureImpl read, it would set up what it did then.
    // With scan_storage a storage buffer descriptor word that differs does not end the scan:
    // EDEN_NX2_LIGHT_STORAGE binds such buffers again (ConfigureUniforms) and needs the handles
    // only to hold their values; which descriptors differed is noted (profiling only).
    LightWords result;
    const bool values = compare && descriptor_values_valid;
    const auto& stages = maxwell3d->state.shader_stages;
    u32 last_descriptor = ~0U; // First word of the last storage descriptor counted
    // Whether to stop at word i (its result noted).
    const auto visit = [&](size_t i) {
        const DescriptorWord& word = descriptor_words[i];
        const GPUVAddr address = stages[word.stage].const_buffers[word.slot].address + word.offset;
        const bool moved = ((rebound[word.stage] >> word.slot) & 1) != 0;
        bool rewritten = moved;
        for (const auto& [begin, size] : written) {
            rewritten |= address < begin + size && begin < address + 4;
        }
        if (!rewritten) {
            return false;
        }
        result.rewritten |= word.kind;
        if (values && gpu_memory->Read<u32>(address) == descriptor_values[i]) {
            return false;
        }
        result.changed |= word.kind;
        if (moved) {
            result.rebound_changed |= word.kind;
        }
        if (!scan_storage || word.kind != StorageWords) {
            return true;
        }
        if (!VideoCommon::Nx2Profile::Enabled()) {
            return false;
        }
        // A descriptor's words 0-1 are its address, 2-3 its size (StorageBufferBinding).
        const u32 part = static_cast<u32>(i) - storage_word_begin[word.stage];
        const Shader::StorageBufferDescriptor& storage_desc =
            stage_infos[word.stage].storage_buffers_descriptors[part / 4];
        result.storage_address |= part % 4 < 2;
        result.storage_written |= storage_desc.is_written;
        const u32 descriptor = static_cast<u32>(i) - part % 4;
        if (descriptor != last_descriptor) {
            last_descriptor = descriptor;
            if (result.storage_buffers++ == 0) {
                result.storage_first = (u32{word.stage} << 24) | (storage_desc.cbuf_index << 16) |
                                       storage_desc.cbuf_offset;
            }
        }
        return false;
    };
    const auto scan_all = [&] {
        for (size_t i = 0; i < descriptor_words.size(); ++i) {
            if (visit(i)) {
                break;
            }
        }
    };
    // EDEN_NX2_DESC_HULL: only the runs of words in one slot that a written range overlaps (by
    // the hull of their offsets) or whose slot moved; the others' words would all be skipped as
    // not rewritten. The same words in the same order: the same result. =0 every word as before;
    // =2 both ways, logging a different result.
    static std::atomic<s8> hull_mode{-1};
    const int hull = VideoCommon::ReadNx2Mode(hull_mode, "EDEN_NX2_DESC_HULL");
    if (hull == 0) {
        scan_all();
        return result;
    }
    if (descriptor_word_runs.empty() && !descriptor_words.empty()) {
        descriptor_word_runs =
            VideoCommon::MakeDescriptorWordRuns(std::span<const DescriptorWord>{descriptor_words});
    }
    const auto scan_runs = [&] {
        VideoCommon::ForEachCandidateWord(
            descriptor_word_runs, written,
            [&](u8 stage, u8 slot) { return u64{stages[stage].const_buffers[slot].address}; },
            [&](u8 stage, u8 slot) { return ((rebound[stage] >> slot) & 1) != 0; },
            [&](u32 i) { return visit(i); });
    };
    scan_runs();
    if (hull == 2) {
        const LightWords by_runs = result;
        result = LightWords{};
        last_descriptor = ~0U;
        scan_all();
        if (by_runs.rewritten != result.rewritten || by_runs.changed != result.changed ||
            by_runs.rebound_changed != result.rebound_changed ||
            by_runs.storage_buffers != result.storage_buffers ||
            by_runs.storage_address != result.storage_address ||
            by_runs.storage_written != result.storage_written ||
            by_runs.storage_first != result.storage_first) {
            static u32 reported{};
            if (reported++ < 16) {
                LOG_ERROR(Render_Vulkan,
                          "EDEN_NX2_DESC_HULL: runs found rewritten {:#x} changed {:#x}, every "
                          "word {:#x} {:#x}",
                          by_runs.rewritten, by_runs.changed, result.rewritten, result.changed);
            }
        }
    }
    return result;
}

u32 GraphicsPipeline::FirstPayloadDifference(const DescriptorUpdateEntry* a,
                                             const DescriptorUpdateEntry* b, u32 start,
                                             bool& uniform) const {
    // Entries are compared by the member each was written through (their unions' other bytes
    // are undefined): per stage uniform and storage buffers, texture and image buffers, then
    // texture and image descriptors (DescriptorLayoutBuilder's order).
    u32 entry = 0;
    uniform = false;
    const auto buffers = [&](u32 count, bool texel) {
        for (u32 i = 0; i < count; ++i, ++entry) {
            if (entry < start) {
                continue;
            }
            const DescriptorUpdateEntry& lhs = a[entry];
            const DescriptorUpdateEntry& rhs = b[entry];
            bool same;
            if (uses_descriptor_buffer) {
                same = lhs.address.address == rhs.address.address &&
                       lhs.address.range == rhs.address.range &&
                       lhs.address.format == rhs.address.format;
            } else if (texel) {
                same = lhs.texel_buffer == rhs.texel_buffer;
            } else {
                same = lhs.buffer.buffer == rhs.buffer.buffer &&
                       lhs.buffer.offset == rhs.buffer.offset && lhs.buffer.range == rhs.buffer.range;
            }
            if (!same) {
                return false;
            }
        }
        return true;
    };
    const auto images = [&](u32 count) {
        for (u32 i = 0; i < count; ++i, ++entry) {
            if (entry < start) {
                continue;
            }
            const VkDescriptorImageInfo& lhs = a[entry].image;
            const VkDescriptorImageInfo& rhs = b[entry].image;
            if (lhs.sampler != rhs.sampler || lhs.imageView != rhs.imageView ||
                lhs.imageLayout != rhs.imageLayout) {
                return false;
            }
        }
        return true;
    };
    for (const Shader::Info& info : stage_infos) {
        if (!buffers(Shader::NumDescriptors(info.constant_buffer_descriptors), false)) {
            uniform = true;
            return entry;
        }
        if (!buffers(Shader::NumDescriptors(info.storage_buffers_descriptors), false) ||
            !buffers(Shader::NumDescriptors(info.texture_buffer_descriptors), true) ||
            !buffers(Shader::NumDescriptors(info.image_buffer_descriptors), true) ||
            !images(Shader::NumDescriptors(info.texture_descriptors) +
                    Shader::NumDescriptors(info.image_descriptors))) {
            return entry;
        }
    }
    return entry;
}

void GraphicsPipeline::TakeSetupSnapshot(SetupSnapshot& out, std::span<const u32> handles) const {
    const DescriptorUpdateEntry* const payload = guest_descriptor_queue.UpdateData();
    out.payload.assign(payload, payload + num_descriptor_entries);
    out.tics.clear();
    out.tscs.clear();
    if (!handles.empty()) {
        // The packet's: config_stage's order, a texture's sampler index after its view's.
        ASSERT(handles.size() == num_image_elements + num_textures);
        const u32* it = handles.data();
        const auto add_views = [&](u32 count) {
            for (u32 i = 0; i < count; ++i) {
                out.tics.push_back(*it++);
            }
        };
        for (const Shader::Info& info : stage_infos) {
            add_views(Shader::NumDescriptors(info.texture_buffer_descriptors));
            add_views(Shader::NumDescriptors(info.image_buffer_descriptors));
            for (u32 i = 0; i < Shader::NumDescriptors(info.texture_descriptors); ++i) {
                out.tics.push_back(*it++);
                out.tscs.push_back(*it++);
            }
            add_views(Shader::NumDescriptors(info.image_descriptors));
        }
    } else if (LightUniformMode() != 0) {
        out.tics = used_tics;
        out.tscs = used_tscs;
    }
    out.values_valid = descriptor_values_valid;
    if (descriptor_values_valid) {
        out.values = descriptor_values;
    } else {
        out.values.clear();
    }
    out.draw_state = LightUniformMode() == 2;
    out.rescaling = last_rescaling;
    out.render_area = last_render_area;
    out.uses_render_area = last_uses_render_area;
    out.views_repeat = views_repeat;
}

std::string GraphicsPipeline::CompareSetups(const SetupSnapshot& split, const SetupSnapshot& full,
                                            const MappedBytesFunc& bytes) const {
    // As CheckLightVerify compares a light setup with a full one: a uniform buffer streamed
    // again lies elsewhere (here always: B streams from its own pool), the same when it holds
    // the same bytes. Storage buffers, images and samplers must be the same handles.
    std::string mismatch;
    const auto note = [&](const std::string& text) {
        if (!mismatch.empty()) {
            mismatch += "; ";
        }
        mismatch += text;
    };
    if (split.payload.size() != full.payload.size()) {
        note(fmt::format("payload of {} entries, {} in full", split.payload.size(),
                         full.payload.size()));
    } else {
        const u32 entries = static_cast<u32>(split.payload.size());
        for (u32 entry = 0;; ++entry) {
            bool uniform;
            entry = FirstPayloadDifference(split.payload.data(), full.payload.data(), entry,
                                           uniform);
            if (entry >= entries) {
                break;
            }
            if (uniform && bytes) {
                VkDeviceSize split_range{};
                VkDeviceSize full_range{};
                const std::span<const u8> split_bytes = bytes(split.payload[entry], split_range);
                const std::span<const u8> full_bytes = bytes(full.payload[entry], full_range);
                if (split_range == full_range && !split_bytes.empty() &&
                    split_bytes.size() == full_bytes.size() &&
                    std::memcmp(split_bytes.data(), full_bytes.data(), split_bytes.size()) == 0) {
                    continue;
                }
            }
            std::array<u64, 3> split_words{};
            std::array<u64, 3> full_words{};
            std::memcpy(split_words.data(), &split.payload[entry], sizeof(split_words));
            std::memcpy(full_words.data(), &full.payload[entry], sizeof(full_words));
            note(fmt::format("descriptor {} of {}{}: split {:016x} {:016x} {:016x} full {:016x} "
                             "{:016x} {:016x}",
                             entry, entries, uniform ? " (uniform)" : "", split_words[0],
                             split_words[1], split_words[2], full_words[0], full_words[1],
                             full_words[2]));
            break;
        }
    }
    const auto compare_indices = [&](const std::vector<u32>& lhs, const std::vector<u32>& rhs,
                                     const char* what) {
        if (lhs.empty() || rhs.empty()) {
            return; // Not kept (the old setup keeps them with EDEN_NX2_LIGHT_UNIFORM on)
        }
        if (lhs.size() != rhs.size()) {
            note(fmt::format("{} {} {}, {} in full", lhs.size(), what, "indices", rhs.size()));
            return;
        }
        const auto [lhs_it, rhs_it] = std::mismatch(lhs.begin(), lhs.end(), rhs.begin());
        if (lhs_it != lhs.end()) {
            note(fmt::format("{} {}: split {:#x} full {:#x}", what, lhs_it - lhs.begin(), *lhs_it,
                             *rhs_it));
        }
    };
    compare_indices(split.tics, full.tics, "view");
    compare_indices(split.tscs, full.tscs, "sampler");
    if (split.values_valid && full.values_valid) {
        compare_indices(split.values, full.values, "descriptor word");
    }
    if (split.draw_state && full.draw_state) {
        if (split.rescaling != full.rescaling) {
            note("rescaling push constants");
        }
        if (split.uses_render_area != full.uses_render_area ||
            (split.uses_render_area && split.render_area != full.render_area)) {
            note("render area push constants");
        }
    }
    if (split.views_repeat != full.views_repeat) {
        note(fmt::format("views need repeat: split {} full {}", split.views_repeat,
                         full.views_repeat));
    }
    return mismatch;
}

void GraphicsPipeline::PushStageImageDescriptors(size_t stage, RescalingPushConstant& rescaling,
                                                 const VideoCommon::SamplerId*& samplers,
                                                 const VideoCommon::ImageViewInOut*& views) {
    // EDEN_NX2_DESC_REUSE: a stage drawn with the same views and samplers as its last draw writes
    // the same image descriptors (handles, sampler variants, rescale bits), so they are copied
    // from that draw instead of visiting each view, sampler and image again. The copy holds
    // while no image view slot was freed (an id still names the same view), no image changed its
    // rescale state (TextureCache::ImageViewEpoch) and no sampler made a variant
    // (Sampler::VariantGeneration). Written storage images are still marked modified.
    // EDEN_NX2_DESC_REUSE=0 turns it off.
    const bool reuse = DescriptorReuseEnabled();
    const Shader::Info& info{stage_infos[stage]};
    const u32 stage_textures = Shader::NumDescriptors(info.texture_descriptors);
    const u32 stage_images = Shader::NumDescriptors(info.image_descriptors);
    if (!reuse || stage_textures + stage_images == 0) {
        PushImageDescriptors(texture_cache, guest_descriptor_queue, info, rescaling, samplers,
                             views);
        return;
    }
    namespace Profile = VideoCommon::Nx2Profile;
    const u32 stage_views = stage_textures + stage_images;
    const VideoCommon::ImageViewInOut* const first_view =
        views + Shader::NumDescriptors(info.texture_buffer_descriptors) +
        Shader::NumDescriptors(info.image_buffer_descriptors);
    const VideoCommon::SamplerId* const first_sampler = samplers;
    const u64 texture_epoch = texture_cache.ImageViewEpoch();
    const u64 sampler_generation = Sampler::VariantGeneration();
    ImageDescriptorMemo& memo{image_descriptor_memos[stage]};
    bool same = memo.valid && memo.texture_epoch == texture_epoch &&
                memo.sampler_generation == sampler_generation;
    if (same) {
        const u32* const ids = memo.ids.data();
        for (u32 i = 0; same && i < stage_views; ++i) {
            same = ids[i] == first_view[i].id.index;
        }
        for (u32 i = 0; same && i < stage_textures; ++i) {
            same = ids[stage_views + i] == first_sampler[i].index;
        }
    }
    Profile::Add(Profile::Counter::DescriptorStages, 1);
    if (same) {
        Profile::Add(Profile::Counter::DescriptorStagesReused, 1);
        guest_descriptor_queue.AddEntries(memo.entries.data(), memo.entries.size());
        const u8* rescaled = memo.rescaled.data();
        for (size_t i = 0; i < info.texture_descriptors.size(); ++i) {
            rescaling.PushTexture(*rescaled++ != 0);
        }
        const VideoCommon::ImageViewInOut* image_it = first_view + stage_textures;
        for (const auto& desc : info.image_descriptors) {
            for (u32 index = 0; index < desc.count; ++index) {
                if (desc.is_written) {
                    texture_cache.MarkModification(
                        texture_cache.GetImageView(image_it->id).image_id);
                }
                ++image_it;
            }
            rescaling.PushImage(*rescaled++ != 0);
        }
        views = first_view + stage_views;
        samplers = first_sampler + stage_textures;
        return;
    }
    const DescriptorUpdateEntry* const first_entry = guest_descriptor_queue.Cursor();
    memo.rescaled.resize(info.texture_descriptors.size() + info.image_descriptors.size());
    PushImageDescriptors(texture_cache, guest_descriptor_queue, info, rescaling, samplers, views,
                         memo.rescaled.data());
    memo.entries.assign(first_entry, guest_descriptor_queue.Cursor());
    memo.ids.resize(size_t{stage_views} + stage_textures);
    for (u32 i = 0; i < stage_views; ++i) {
        memo.ids[i] = first_view[i].id.index;
    }
    for (u32 i = 0; i < stage_textures; ++i) {
        memo.ids[stage_views + i] = first_sampler[i].index;
    }
    // Read before the push: a variant made by the push itself leaves this copy stale.
    memo.texture_epoch = texture_epoch;
    memo.sampler_generation = sampler_generation;
    memo.valid = true;
}

bool GraphicsPipeline::ConfigureDraw(const RescalingPushConstant& rescaling,
                                     const RenderAreaPushConstant& render_area) {
    const void* const descriptor_data{guest_descriptor_queue.UpdateData()};

    VkDeviceSize descriptor_buffer_offset{};
    u32 descriptor_buffer_chunk{};
    if (descriptor_set_layout && uses_descriptor_buffer &&
        !PrepareDescriptorBuffer(static_cast<const DescriptorUpdateEntry*>(descriptor_data),
                                 descriptor_buffer_offset, descriptor_buffer_chunk)) {
        return false;
    }

    scheduler.RequestRenderpass(texture_cache.GetFramebuffer());
    if (texture_cache.Nx2InPassFeedback()) [[unlikely]] {
        // EDEN_NX2_RX_RT_FIT=3: this draw samples a color target's image (CheckFeedbackLoop).
        RecordInPassFeedbackBarrier(scheduler, false);
    }
    if (!is_built.load(std::memory_order::relaxed)) {
        // Wait for the pipeline to be built
        scheduler.Record([this](vk::CommandBuffer) {
            std::unique_lock lock{build_mutex};
            build_condvar.wait(lock, [this] { return is_built.load(std::memory_order::relaxed); });
        });
    }
    const bool is_rescaling{texture_cache.IsRescaling()};
    const bool update_rescaling{scheduler.UpdateRescaling(is_rescaling)};
    const bool bind_pipeline{scheduler.UpdateGraphicsPipeline(this)};
    const bool bind_descriptor_buffer{
        descriptor_set_layout && uses_descriptor_buffer &&
        scheduler.UpdateDescriptorBufferChunk(descriptor_buffer_chunk)};

    // Log graphics pipeline binding
    if (bind_pipeline && GPU::Logging::IsActive() &&
        Settings::values.gpu_log_vulkan_calls.GetValue()) {
        const std::string pipeline_info = fmt::format("hash={:#016x}", key.Hash());
        GPU::Logging::GPULogger::GetInstance().LogPipelineBind(false, pipeline_info);
    }

    bool update_descriptors = true;
    if (descriptor_set_layout && !uses_push_descriptor && !uses_descriptor_buffer) {
        update_descriptors = UpdateDescriptorPayload(
            static_cast<const DescriptorUpdateEntry*>(descriptor_data), bind_pipeline);
    }
    if (LightUniformMode() == 2) {
        // What a light draw with uniforms would not do again (RasterizerVulkan::TryLightDraw).
        last_draw_changes = (bind_pipeline ? 1U : 0U) |
                            (update_rescaling || rescaling.Data() != last_rescaling ? 2U : 0U) |
                            (render_area.uses_render_area != last_uses_render_area ||
                                     (render_area.uses_render_area &&
                                      render_area.words != last_render_area)
                                 ? 4U
                                 : 0U);
        last_rescaling = rescaling.Data();
        last_render_area = render_area.words;
        last_uses_render_area = render_area.uses_render_area;
    }
    scheduler.Record([this, descriptor_data, bind_pipeline, update_descriptors,
                      descriptor_buffer_offset, descriptor_buffer_chunk, bind_descriptor_buffer,
                      rescaling_data = rescaling.Data(), is_rescaling, update_rescaling,
                      uses_render_area = render_area.uses_render_area,
                      render_area_data = render_area.words](vk::CommandBuffer cmdbuf) {
        if (bind_descriptor_buffer) {
            const VkDescriptorBufferBindingInfoEXT binding_info{
                descriptor_buffer_ring.BindingInfo(descriptor_buffer_chunk)};
            cmdbuf.BindDescriptorBuffersEXT(binding_info);
        }
        if (bind_pipeline) {
            if (!pipeline) {
                return;
            }
            cmdbuf.BindPipeline(VK_PIPELINE_BIND_POINT_GRAPHICS, *pipeline);
        }
        cmdbuf.PushConstants(*pipeline_layout, VK_SHADER_STAGE_ALL_GRAPHICS,
                             RESCALING_LAYOUT_WORDS_OFFSET, sizeof(rescaling_data),
                             rescaling_data.data());
        if (update_rescaling) {
            const f32 config_down_factor{Settings::values.resolution_info.down_factor};
            const f32 scale_down_factor{is_rescaling ? config_down_factor : 1.0f};
            cmdbuf.PushConstants(*pipeline_layout, VK_SHADER_STAGE_ALL_GRAPHICS,
                                 RESCALING_LAYOUT_DOWN_FACTOR_OFFSET, sizeof(scale_down_factor),
                                 &scale_down_factor);
        }
        if (uses_render_area) {
            cmdbuf.PushConstants(*pipeline_layout, VK_SHADER_STAGE_ALL_GRAPHICS,
                                 RENDERAREA_LAYOUT_OFFSET, sizeof(render_area_data),
                                 &render_area_data);
        }
        if (!descriptor_set_layout) {
            return;
        }
        if (uses_descriptor_buffer) {
            const u32 buffer_index{};
            cmdbuf.SetDescriptorBufferOffsetsEXT(VK_PIPELINE_BIND_POINT_GRAPHICS, *pipeline_layout,
                                                 0, buffer_index, descriptor_buffer_offset);
        } else if (uses_push_descriptor) {
            cmdbuf.PushDescriptorSetWithTemplateKHR(*descriptor_update_template, *pipeline_layout,
                                                    0, descriptor_data);
        } else if (update_descriptors) {
            const VkDescriptorSet descriptor_set{descriptor_allocator.Commit()};
            const vk::Device& dev{device.GetLogical()};
            dev.UpdateDescriptorSet(descriptor_set, *descriptor_update_template, descriptor_data);
            cmdbuf.BindDescriptorSets(VK_PIPELINE_BIND_POINT_GRAPHICS, *pipeline_layout, 0,
                                      descriptor_set, nullptr);
        }
    });
    return true;
}

bool GraphicsPipeline::PrepareDescriptorBuffer(const DescriptorUpdateEntry* entries,
                                               VkDeviceSize& offset, u32& chunk) {
    const bool reuse_allocation =
        last_descriptor_buffer_generation == descriptor_buffer_ring.CurrentGeneration() &&
        last_descriptor_payload.size() == num_descriptor_entries &&
        std::memcmp(last_descriptor_payload.data(), entries,
                    num_descriptor_entries * sizeof(DescriptorUpdateEntry)) == 0;
    if (reuse_allocation) {
        offset = last_descriptor_buffer_offset;
        chunk = last_descriptor_buffer_chunk;
        descriptor_buffer_ring.TouchFrame(scheduler);
        return true;
    }
    const DescriptorBufferRing::Allocation alloc{
        descriptor_buffer_ring.Allocate(scheduler, descriptor_buffer_layout.size)};
    if (!alloc.host) {
        LOG_DEBUG(Render_Vulkan, "Failed to reserve descriptor memory, skipping draw");
        return false;
    }
    WriteDescriptorBuffer(device, descriptor_buffer_layout, entries, alloc.host);
    offset = alloc.offset;
    chunk = alloc.chunk;
    last_descriptor_buffer_offset = alloc.offset;
    last_descriptor_buffer_chunk = alloc.chunk;
    last_descriptor_buffer_generation = alloc.generation;
    last_descriptor_payload.assign(entries, entries + num_descriptor_entries);
    return true;
}

bool GraphicsPipeline::UpdateDescriptorPayload(const DescriptorUpdateEntry* entries,
                                               bool bind_pipeline) {
    const bool update =
        bind_pipeline || last_descriptor_payload.size() != num_descriptor_entries ||
        std::memcmp(last_descriptor_payload.data(), entries,
                    num_descriptor_entries * sizeof(DescriptorUpdateEntry)) != 0;
    if (update) {
        last_descriptor_payload.assign(entries, entries + num_descriptor_entries);
    }
    return update;
}

bool GraphicsPipeline::RecordDescriptors() {
    // ConfigureDraw's descriptor steps with the pipeline, push constants and render pass left
    // as the previous draw recorded them.
    if (!descriptor_set_layout) {
        return true;
    }
    const void* const descriptor_data{guest_descriptor_queue.UpdateData()};
    const auto* const entries = static_cast<const DescriptorUpdateEntry*>(descriptor_data);
    VkDeviceSize descriptor_buffer_offset{};
    u32 descriptor_buffer_chunk{};
    if (uses_descriptor_buffer &&
        !PrepareDescriptorBuffer(entries, descriptor_buffer_offset, descriptor_buffer_chunk)) {
        return false;
    }
    const bool bind_descriptor_buffer =
        uses_descriptor_buffer && scheduler.UpdateDescriptorBufferChunk(descriptor_buffer_chunk);
    if (!uses_push_descriptor && !uses_descriptor_buffer &&
        !UpdateDescriptorPayload(entries, false)) {
        return true; // The set bound last holds these descriptors
    }
    scheduler.Record([this, descriptor_data, descriptor_buffer_offset, descriptor_buffer_chunk,
                      bind_descriptor_buffer](vk::CommandBuffer cmdbuf) {
        if (bind_descriptor_buffer) {
            const VkDescriptorBufferBindingInfoEXT binding_info{
                descriptor_buffer_ring.BindingInfo(descriptor_buffer_chunk)};
            cmdbuf.BindDescriptorBuffersEXT(binding_info);
        }
        if (uses_descriptor_buffer) {
            const u32 buffer_index{};
            cmdbuf.SetDescriptorBufferOffsetsEXT(VK_PIPELINE_BIND_POINT_GRAPHICS, *pipeline_layout,
                                                 0, buffer_index, descriptor_buffer_offset);
        } else if (uses_push_descriptor) {
            cmdbuf.PushDescriptorSetWithTemplateKHR(*descriptor_update_template, *pipeline_layout,
                                                    0, descriptor_data);
        } else {
            const VkDescriptorSet descriptor_set{descriptor_allocator.Commit()};
            const vk::Device& dev{device.GetLogical()};
            dev.UpdateDescriptorSet(descriptor_set, *descriptor_update_template, descriptor_data);
            cmdbuf.BindDescriptorSets(VK_PIPELINE_BIND_POINT_GRAPHICS, *pipeline_layout, 0,
                                      descriptor_set, nullptr);
        }
    });
    return true;
}

void GraphicsPipeline::MakePipeline(VkRenderPass render_pass) {
    FixedPipelineState::DynamicState dynamic{};
    if (!key.state.extended_dynamic_state) {
        dynamic = key.state.dynamic_state;
    } else {
        dynamic.raw1 = key.state.dynamic_state.raw1;
    }
    static_vector<VkVertexInputBindingDescription, 32> vertex_bindings;
    static_vector<VkVertexInputBindingDivisorDescriptionEXT, 32> vertex_binding_divisors;
    static_vector<VkVertexInputAttributeDescription, 32> vertex_attributes;
    if (!key.state.dynamic_vertex_input) {
        const size_t num_vertex_arrays = (std::min)(
            Maxwell::NumVertexArrays, static_cast<size_t>(device.GetMaxVertexInputBindings()));
        for (size_t index = 0; index < num_vertex_arrays; ++index) {
            const bool instanced = key.state.binding_divisors[index] != 0;
            const auto rate =
                instanced ? VK_VERTEX_INPUT_RATE_INSTANCE : VK_VERTEX_INPUT_RATE_VERTEX;
            vertex_bindings.push_back({
                .binding = static_cast<u32>(index),
                .stride = key.state.vertex_strides[index],
                .inputRate = rate,
            });
            if (instanced) {
                vertex_binding_divisors.push_back({
                    .binding = static_cast<u32>(index),
                    .divisor = key.state.binding_divisors[index],
                });
            }
        }
        for (size_t index = 0; index < key.state.attributes.size(); ++index) {
            const auto& attribute = key.state.attributes[index];
            if (!attribute.enabled || !stage_infos[0].loads.Generic(index)) {
                continue;
            }
            vertex_attributes.push_back({
                .location = static_cast<u32>(index),
                .binding = attribute.buffer,
                .format = MaxwellToVK::VertexFormat(device, attribute.Type(), attribute.Size()),
                .offset = attribute.offset,
            });
        }
    }
    ASSERT(vertex_attributes.size() <= device.GetMaxVertexInputAttributes());

    VkPipelineVertexInputStateCreateInfo vertex_input_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_VERTEX_INPUT_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .vertexBindingDescriptionCount = static_cast<u32>(vertex_bindings.size()),
        .pVertexBindingDescriptions = vertex_bindings.data(),
        .vertexAttributeDescriptionCount = static_cast<u32>(vertex_attributes.size()),
        .pVertexAttributeDescriptions = vertex_attributes.data(),
    };
    const VkPipelineVertexInputDivisorStateCreateInfoEXT input_divisor_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_VERTEX_INPUT_DIVISOR_STATE_CREATE_INFO_EXT,
        .pNext = nullptr,
        .vertexBindingDivisorCount = static_cast<u32>(vertex_binding_divisors.size()),
        .pVertexBindingDivisors = vertex_binding_divisors.data(),
    };
    if (!vertex_binding_divisors.empty()) {
        vertex_input_ci.pNext = &input_divisor_ci;
    }
    const bool has_tess_stages = (*spv_modules)[1] || (*spv_modules)[2];
    auto input_assembly_topology = MaxwellToVK::PrimitiveTopology(device, key.state.topology);
    if (input_assembly_topology == VK_PRIMITIVE_TOPOLOGY_PATCH_LIST) {
        if (!has_tess_stages) {
            LOG_WARNING(Render_Vulkan, "Patch topology used without tessellation, using points");
            input_assembly_topology = VK_PRIMITIVE_TOPOLOGY_POINT_LIST;
        }
    } else {
        if (has_tess_stages) {
            // The Vulkan spec requires patch list IA topology be used with tessellation
            // shader stages. Forcing it fixes a crash on some drivers
            LOG_WARNING(Render_Vulkan,
                        "Patch topology not used with tessellation, using patch list");
            input_assembly_topology = VK_PRIMITIVE_TOPOLOGY_PATCH_LIST;
        }
    }
    const VkPipelineInputAssemblyStateCreateInfo input_assembly_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_INPUT_ASSEMBLY_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .topology = input_assembly_topology,
        .primitiveRestartEnable =
        // MoltenVK/Metal always has primitive restart enabled and cannot disable it
        device.IsMoltenVK() ? VK_TRUE :
        (dynamic.primitive_restart_enable != 0 &&
                ((input_assembly_topology != VK_PRIMITIVE_TOPOLOGY_PATCH_LIST &&
                  device.IsTopologyListPrimitiveRestartSupported()) ||
                 SupportsPrimitiveRestart(input_assembly_topology) ||
                 (input_assembly_topology == VK_PRIMITIVE_TOPOLOGY_PATCH_LIST &&
                  device.IsPatchListPrimitiveRestartSupported()))
            ? VK_TRUE
            : VK_FALSE),
    };
    const VkPipelineTessellationStateCreateInfo tessellation_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_TESSELLATION_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .patchControlPoints = key.state.patch_control_points_minus_one.Value() + 1,
    };
    std::array<VkViewportSwizzleNV, Maxwell::NumViewports> swizzles;
    std::ranges::transform(key.state.viewport_swizzles, swizzles.begin(), UnpackViewportSwizzle);
    VkPipelineViewportSwizzleStateCreateInfoNV swizzle_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_VIEWPORT_SWIZZLE_STATE_CREATE_INFO_NV,
        .pNext = nullptr,
        .flags = 0,
        .viewportCount = Maxwell::NumViewports,
        .pViewportSwizzles = swizzles.data(),
    };
    VkPipelineViewportDepthClipControlCreateInfoEXT ndc_info{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_VIEWPORT_DEPTH_CLIP_CONTROL_CREATE_INFO_EXT,
        .pNext = nullptr,
        .negativeOneToOne = key.state.ndc_minus_one_to_one.Value() != 0 ? VK_TRUE : VK_FALSE,
    };
    const u32 num_viewports = std::min<u32>(device.GetMaxViewports(), Maxwell::NumViewports);
    VkPipelineViewportStateCreateInfo viewport_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_VIEWPORT_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .viewportCount = num_viewports,
        .pViewports = nullptr,
        .scissorCount = num_viewports,
        .pScissors = nullptr,
    };
    if (device.IsNvViewportSwizzleSupported()) {
        swizzle_ci.pNext = std::exchange(viewport_ci.pNext, &swizzle_ci);
    }
    if (device.IsExtDepthClipControlSupported()) {
        ndc_info.pNext = std::exchange(viewport_ci.pNext, &ndc_info);
    }
    VkPipelineRasterizationStateCreateInfo rasterization_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .depthClampEnable =
        static_cast<VkBool32>(dynamic.depth_clamp_disabled == 0 ? VK_TRUE : VK_FALSE),
        .rasterizerDiscardEnable =
        static_cast<VkBool32>(dynamic.rasterize_enable == 0 ? VK_TRUE : VK_FALSE),
        .polygonMode =
        MaxwellToVK::PolygonMode(FixedPipelineState::UnpackPolygonMode(key.state.polygon_mode)),
        .cullMode = static_cast<VkCullModeFlags>(
            dynamic.cull_enable ? MaxwellToVK::CullFace(dynamic.CullFace()) : VK_CULL_MODE_NONE),
        .frontFace = MaxwellToVK::FrontFace(dynamic.FrontFace()),
        .depthBiasEnable = (dynamic.depth_bias_enable != 0 ? VK_TRUE : VK_FALSE),
        .depthBiasConstantFactor = 0.0f,
        .depthBiasClamp = 0.0f,
        .depthBiasSlopeFactor = 0.0f,
        .lineWidth = 1.0f,
        // TODO(alekpop): Transfer from regs
    };
    const bool smooth_lines_supported =
        device.IsExtLineRasterizationSupported() && device.SupportsSmoothLines();
    const bool stippled_lines_supported =
        device.IsExtLineRasterizationSupported() && device.SupportsStippledRectangularLines();
    VkPipelineRasterizationLineStateCreateInfoEXT line_state{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_LINE_STATE_CREATE_INFO_EXT,
        .pNext = nullptr,
        .lineRasterizationMode = key.state.smooth_lines != 0 && smooth_lines_supported
                                     ? VK_LINE_RASTERIZATION_MODE_RECTANGULAR_SMOOTH_EXT
                                     : VK_LINE_RASTERIZATION_MODE_RECTANGULAR_EXT,
        .stippledLineEnable =
            (dynamic.line_stipple_enable && stippled_lines_supported) ? VK_TRUE : VK_FALSE,
        .lineStippleFactor = key.state.line_stipple_factor,
        .lineStipplePattern = static_cast<uint16_t>(key.state.line_stipple_pattern),
    };
    VkPipelineRasterizationConservativeStateCreateInfoEXT conservative_raster{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_CONSERVATIVE_STATE_CREATE_INFO_EXT,
        .pNext = nullptr,
        .flags = 0,
        .conservativeRasterizationMode = key.state.conservative_raster_enable != 0
                                             ? VK_CONSERVATIVE_RASTERIZATION_MODE_OVERESTIMATE_EXT
                                             : VK_CONSERVATIVE_RASTERIZATION_MODE_DISABLED_EXT,
        .extraPrimitiveOverestimationSize = 0.0f,
    };
    const bool supports_provoking_first_mode = device.SupportsProvokingVertexFirstMode();
    const bool supports_provoking_last_mode = device.SupportsProvokingVertexLastMode();
    const bool requested_provoking_last_mode = key.state.provoking_vertex_last != 0;
    const VkProvokingVertexModeEXT provoking_vertex_mode =
        requested_provoking_last_mode
            ? (supports_provoking_last_mode ? VK_PROVOKING_VERTEX_MODE_LAST_VERTEX_EXT
                                            : VK_PROVOKING_VERTEX_MODE_FIRST_VERTEX_EXT)
            : (supports_provoking_first_mode ? VK_PROVOKING_VERTEX_MODE_FIRST_VERTEX_EXT
                                             : VK_PROVOKING_VERTEX_MODE_LAST_VERTEX_EXT);
    VkPipelineRasterizationProvokingVertexStateCreateInfoEXT provoking_vertex{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_PROVOKING_VERTEX_STATE_CREATE_INFO_EXT,
        .pNext = nullptr,
        .provokingVertexMode = provoking_vertex_mode,
    };

    if (IsLine(input_assembly_topology) && device.IsExtLineRasterizationSupported()) {
        line_state.pNext = std::exchange(rasterization_ci.pNext, &line_state);
    }
    if (device.IsExtConservativeRasterizationSupported()) {
        conservative_raster.pNext = std::exchange(rasterization_ci.pNext, &conservative_raster);
    }
    if (device.IsExtProvokingVertexSupported()) {
        provoking_vertex.pNext = std::exchange(rasterization_ci.pNext, &provoking_vertex);
    }

    const bool supports_alpha_output = fragment_has_color0_output;
    const bool alpha_to_one_supported = device.SupportsAlphaToOne();
    const VkPipelineMultisampleStateCreateInfo multisample_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_MULTISAMPLE_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .rasterizationSamples = MaxwellToVK::MsaaMode(key.state.msaa_mode),
        .sampleShadingEnable = Settings::values.sample_shading.GetValue() > 0 ? VK_TRUE : VK_FALSE,
        .minSampleShading = f32(Settings::values.sample_shading.GetValue()) / 100.0f,
        .pSampleMask = nullptr,
        .alphaToCoverageEnable =
            supports_alpha_output && key.state.alpha_to_coverage_enabled != 0 ? VK_TRUE : VK_FALSE,
        .alphaToOneEnable = supports_alpha_output && alpha_to_one_supported &&
                           key.state.alpha_to_one_enabled != 0 ? VK_TRUE : VK_FALSE,
    };
    const VkPipelineDepthStencilStateCreateInfo depth_stencil_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_DEPTH_STENCIL_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .depthTestEnable = dynamic.depth_test_enable,
        .depthWriteEnable = dynamic.depth_write_enable,
        .depthCompareOp = dynamic.depth_test_enable
                              ? MaxwellToVK::ComparisonOp(dynamic.DepthTestFunc())
                              : VK_COMPARE_OP_ALWAYS,
        .depthBoundsTestEnable = dynamic.depth_bounds_enable && device.IsDepthBoundsSupported(),
        .stencilTestEnable = dynamic.stencil_enable,
        .front = GetStencilFaceState(dynamic.front),
        .back = GetStencilFaceState(dynamic.back),
        .minDepthBounds = f32(key.state.depth_bounds_min),
        .maxDepthBounds = f32(key.state.depth_bounds_max),
    };
    if (dynamic.depth_bounds_enable && !device.IsDepthBoundsSupported()) {
        LOG_WARNING(Render_Vulkan, "Depth bounds is enabled but not supported");
    }
    static_vector<VkPipelineColorBlendAttachmentState, Maxwell::NumRenderTargets> cb_attachments;
    const size_t num_attachments{NumAttachments(key.state)};
    for (size_t index = 0; index < num_attachments; ++index) {
        static constexpr std::array mask_table{
            VK_COLOR_COMPONENT_R_BIT,
            VK_COLOR_COMPONENT_G_BIT,
            VK_COLOR_COMPONENT_B_BIT,
            VK_COLOR_COMPONENT_A_BIT,
        };
        const auto& blend{key.state.attachments[index]};
        const std::array mask{blend.Mask()};
        VkColorComponentFlags write_mask{};
        for (size_t i = 0; i < mask_table.size(); ++i) {
            write_mask |= mask[i] ? mask_table[i] : 0;
        }
        cb_attachments.push_back({
            .blendEnable = blend.enable != 0,
            .srcColorBlendFactor = MaxwellToVK::BlendFactor(blend.SourceRGBFactor()),
            .dstColorBlendFactor = MaxwellToVK::BlendFactor(blend.DestRGBFactor()),
            .colorBlendOp = MaxwellToVK::BlendEquation(blend.EquationRGB()),
            .srcAlphaBlendFactor = MaxwellToVK::BlendFactor(blend.SourceAlphaFactor()),
            .dstAlphaBlendFactor = MaxwellToVK::BlendFactor(blend.DestAlphaFactor()),
            .alphaBlendOp = MaxwellToVK::BlendEquation(blend.EquationAlpha()),
            .colorWriteMask = write_mask,
        });
    }
    const VkPipelineColorBlendStateCreateInfo color_blend_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_COLOR_BLEND_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .logicOpEnable = dynamic.logic_op_enable != 0,
        .logicOp = static_cast<VkLogicOp>(dynamic.logic_op.Value()),
        .attachmentCount = static_cast<u32>(cb_attachments.size()),
        .pAttachments = cb_attachments.data(),
        .blendConstants = {}
    };
    static_vector<VkDynamicState, 34> dynamic_states{
        VK_DYNAMIC_STATE_VIEWPORT,           VK_DYNAMIC_STATE_SCISSOR,
        VK_DYNAMIC_STATE_DEPTH_BIAS,         VK_DYNAMIC_STATE_BLEND_CONSTANTS,
        VK_DYNAMIC_STATE_DEPTH_BOUNDS,       VK_DYNAMIC_STATE_STENCIL_COMPARE_MASK,
        VK_DYNAMIC_STATE_STENCIL_WRITE_MASK, VK_DYNAMIC_STATE_STENCIL_REFERENCE,
        VK_DYNAMIC_STATE_LINE_WIDTH,
    };
    if (key.state.extended_dynamic_state) {
        static constexpr std::array extended{
            VK_DYNAMIC_STATE_CULL_MODE_EXT,
            VK_DYNAMIC_STATE_FRONT_FACE_EXT,
            VK_DYNAMIC_STATE_DEPTH_TEST_ENABLE_EXT,
            VK_DYNAMIC_STATE_DEPTH_WRITE_ENABLE_EXT,
            VK_DYNAMIC_STATE_DEPTH_COMPARE_OP_EXT,
            VK_DYNAMIC_STATE_DEPTH_BOUNDS_TEST_ENABLE_EXT,
            VK_DYNAMIC_STATE_STENCIL_TEST_ENABLE_EXT,
            VK_DYNAMIC_STATE_STENCIL_OP_EXT,
            VK_DYNAMIC_STATE_PRIMITIVE_TOPOLOGY_EXT,
        };
        dynamic_states.insert(dynamic_states.end(), extended.begin(), extended.end());

        // VK_DYNAMIC_STATE_VERTEX_INPUT_BINDING_STRIDE_EXT
        if (!key.state.dynamic_vertex_input) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_VERTEX_INPUT_BINDING_STRIDE_EXT);
        }
    }

    // VK_DYNAMIC_STATE_VERTEX_INPUT_EXT
    if (key.state.dynamic_vertex_input) {
        dynamic_states.push_back(VK_DYNAMIC_STATE_VERTEX_INPUT_EXT);
    }

    // EDS2 - Core (3 states)
    if (key.state.extended_dynamic_state_2) {
        static constexpr std::array extended2{
            VK_DYNAMIC_STATE_DEPTH_BIAS_ENABLE_EXT,
            VK_DYNAMIC_STATE_PRIMITIVE_RESTART_ENABLE_EXT,
            VK_DYNAMIC_STATE_RASTERIZER_DISCARD_ENABLE_EXT,
        };
        dynamic_states.insert(dynamic_states.end(), extended2.begin(), extended2.end());
    }

    // EDS2 - LogicOp (granular)
    if (key.state.extended_dynamic_state_2_logic_op) {
        dynamic_states.push_back(VK_DYNAMIC_STATE_LOGIC_OP_EXT);
    }

    // EDS3 - Blending (composite: 3 states)
    if (key.state.extended_dynamic_state_3_blend) {
        static constexpr std::array extended3{
            VK_DYNAMIC_STATE_COLOR_BLEND_ENABLE_EXT,
            VK_DYNAMIC_STATE_COLOR_BLEND_EQUATION_EXT,
            VK_DYNAMIC_STATE_COLOR_WRITE_MASK_EXT,
        };
        dynamic_states.insert(dynamic_states.end(), extended3.begin(), extended3.end());
    }

    // VK_EXT_color_write_enable fallback for fully on/off render targets when EDS3 blending is not available.
    if (!key.state.extended_dynamic_state_3_blend && key.state.color_write_enable_dynamic) {
        dynamic_states.push_back(VK_DYNAMIC_STATE_COLOR_WRITE_ENABLE_EXT);
    }

    // EDS3 - Enables (composite: per-feature)
    if (key.state.extended_dynamic_state_3_enables) {
        if (device.SupportsDynamicState3DepthClampEnable()) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_DEPTH_CLAMP_ENABLE_EXT);
        }
        if (device.SupportsDynamicState3LogicOpEnable()) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_LOGIC_OP_ENABLE_EXT);
        }
        if (device.SupportsDynamicState3LineRasterizationMode()) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_LINE_RASTERIZATION_MODE_EXT);
        }
        if (device.SupportsDynamicState3ConservativeRasterizationMode()) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_CONSERVATIVE_RASTERIZATION_MODE_EXT);
        }
        if (device.SupportsDynamicState3LineStippleEnable()) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_LINE_STIPPLE_ENABLE_EXT);
        }
        if (device.SupportsDynamicState3AlphaToCoverageEnable()) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_ALPHA_TO_COVERAGE_ENABLE_EXT);
        }
        if (device.SupportsDynamicState3AlphaToOneEnable()) {
            dynamic_states.push_back(VK_DYNAMIC_STATE_ALPHA_TO_ONE_ENABLE_EXT);
        }
    }

    const VkPipelineDynamicStateCreateInfo dynamic_state_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_DYNAMIC_STATE_CREATE_INFO,
        .pNext = nullptr,
        .flags = 0,
        .dynamicStateCount = static_cast<u32>(dynamic_states.size()),
        .pDynamicStates = dynamic_states.data(),
    };
    [[maybe_unused]] const VkPipelineShaderStageRequiredSubgroupSizeCreateInfoEXT subgroup_size_ci{
        .sType = VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_REQUIRED_SUBGROUP_SIZE_CREATE_INFO_EXT,
        .pNext = nullptr,
        .requiredSubgroupSize = GuestWarpSize,
    };
    static_vector<VkPipelineShaderStageCreateInfo, 5> shader_stages;
    for (size_t stage = 0; stage < Maxwell::MaxShaderStage; ++stage) {
        if (!(*spv_modules)[stage]) {
            continue;
        }
        [[maybe_unused]] auto& stage_ci =
            shader_stages.emplace_back(VkPipelineShaderStageCreateInfo{
                .sType = VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_CREATE_INFO,
                .pNext = nullptr,
                .flags = 0,
                .stage = MaxwellToVK::ShaderStage(Shader::StageFromIndex(stage)),
                .module = *(*spv_modules)[stage],
                .pName = "main",
                .pSpecializationInfo = nullptr,
            });
    }
    VkPipelineCreateFlags flags{};
    if (device.IsKhrPipelineExecutablePropertiesEnabled() && Settings::values.renderer_debug.GetValue()) {
        flags |= VK_PIPELINE_CREATE_CAPTURE_STATISTICS_BIT_KHR;
    }
    if (uses_descriptor_buffer) {
        flags |= VK_PIPELINE_CREATE_DESCRIPTOR_BUFFER_BIT_EXT;
    }

    pipeline = device.GetLogical().CreateGraphicsPipeline({
        .sType = VK_STRUCTURE_TYPE_GRAPHICS_PIPELINE_CREATE_INFO,
        .pNext = nullptr,
        .flags = flags,
        .stageCount = static_cast<u32>(shader_stages.size()),
        .pStages = shader_stages.data(),
        .pVertexInputState = &vertex_input_ci,
        .pInputAssemblyState = &input_assembly_ci,
        .pTessellationState = &tessellation_ci,
        .pViewportState = &viewport_ci,
        .pRasterizationState = &rasterization_ci,
        .pMultisampleState = &multisample_ci,
        .pDepthStencilState = &depth_stencil_ci,
        .pColorBlendState = &color_blend_ci,
        .pDynamicState = &dynamic_state_ci,
        .layout = *pipeline_layout,
        .renderPass = render_pass,
        .subpass = 0,
        .basePipelineHandle = nullptr,
        .basePipelineIndex = 0,
    }, *pipeline_cache);

    // Log graphics pipeline creation
    if (GPU::Logging::IsActive()) {
        const std::string pipeline_info = fmt::format(
            "GraphicsPipeline created: stages={}, attachments={}",
            shader_stages.size(),
            color_blend_ci.attachmentCount
        );
        GPU::Logging::GPULogger::GetInstance().LogPipelineStateChange(pipeline_info);
    }
}

void GraphicsPipeline::Validate() {
    size_t num_images{};
    for (const auto& info : stage_infos) {
        num_images += Shader::NumDescriptors(info.texture_buffer_descriptors);
        num_images += Shader::NumDescriptors(info.image_buffer_descriptors);
        num_images += Shader::NumDescriptors(info.texture_descriptors);
        num_images += Shader::NumDescriptors(info.image_descriptors);
    }
    ASSERT(num_images == num_image_elements);
}

} // namespace Vulkan
