Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 38d6ed5a1e254ec2959810a8d263bf9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_behav xil_defaultlib.counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3348] formal generic 'counter_bits' has no actual or default value [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/semester_project.srcs/sources_1/new/counter.vhd:36]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit counter in library work failed.
