# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=gfx90a -run-pass=regbankselect %s -verify-machineinstrs -o - | FileCheck %s

---
name:            assert_zext_vgpr
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0

    ; CHECK-LABEL: name: assert_zext_vgpr
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %copy:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: %assert_zext:vgpr(i32) = G_ASSERT_ZEXT %copy, 4
    ; CHECK-NEXT: S_ENDPGM 0, implicit %assert_zext(i32)
    %copy:_(i32) = COPY $vgpr0
    %assert_zext:_(i32) = G_ASSERT_ZEXT %copy, 4
    S_ENDPGM 0, implicit %assert_zext(i32)
...

---
name:            assert_zext_sgpr
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $sgpr8

    ; CHECK-LABEL: name: assert_zext_sgpr
    ; CHECK: liveins: $sgpr8
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %copy:sgpr(i32) = COPY $sgpr8
    ; CHECK-NEXT: %assert_zext:sgpr(i32) = G_ASSERT_ZEXT %copy, 4
    ; CHECK-NEXT: S_ENDPGM 0, implicit %assert_zext(i32)
    %copy:_(i32) = COPY $sgpr8
    %assert_zext:_(i32) = G_ASSERT_ZEXT %copy, 4
    S_ENDPGM 0, implicit %assert_zext(i32)
...

---
name:            assert_zext_agpr
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $agpr0

    ; CHECK-LABEL: name: assert_zext_agpr
    ; CHECK: liveins: $agpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %copy:agpr(i32) = COPY $agpr0
    ; CHECK-NEXT: %assert_zext:agpr(i32) = G_ASSERT_ZEXT %copy, 4
    ; CHECK-NEXT: S_ENDPGM 0, implicit %assert_zext(i32)
    %copy:_(i32) = COPY $agpr0
    %assert_zext:_(i32) = G_ASSERT_ZEXT %copy, 4
    S_ENDPGM 0, implicit %assert_zext(i32)
...

---
name:            assert_zext_vgpr_regclass
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0

    ; CHECK-LABEL: name: assert_zext_vgpr_regclass
    ; CHECK: liveins: $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %copy:vgpr_32(i32) = COPY $vgpr0
    ; CHECK-NEXT: %assert_zext:vgpr(i32) = G_ASSERT_ZEXT %copy, 4
    ; CHECK-NEXT: S_ENDPGM 0, implicit %assert_zext(i32)
    %copy:vgpr_32(i32) = COPY $vgpr0
    %assert_zext:_(i32) = G_ASSERT_ZEXT %copy, 4
    S_ENDPGM 0, implicit %assert_zext(i32)
...

---
name:            assert_zext_sgpr_regcllass
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $sgpr8

    ; CHECK-LABEL: name: assert_zext_sgpr_regcllass
    ; CHECK: liveins: $sgpr8
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: %copy:sgpr_32(i32) = COPY $sgpr8
    ; CHECK-NEXT: %assert_zext:sgpr(i32) = G_ASSERT_ZEXT %copy, 4
    ; CHECK-NEXT: S_ENDPGM 0, implicit %assert_zext(i32)
    %copy:sgpr_32(i32) = COPY $sgpr8
    %assert_zext:_(i32) = G_ASSERT_ZEXT %copy, 4
    S_ENDPGM 0, implicit %assert_zext(i32)
...
