0.6
2018.1
Apr  4 2018
19:30:32
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.v,1610449169,verilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_lmb_bram_0/sim/MCU_lmb_bram_0.v,,MCU_clk_wiz_1_0,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_clk_wiz.v,1610449169,verilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.v,,MCU_clk_wiz_1_0_clk_wiz,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_dlmb_bram_if_cntlr_0/sim/MCU_dlmb_bram_if_cntlr_0.vhd,1610449169,vhdl,,,,mcu_dlmb_bram_if_cntlr_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_dlmb_v10_0/sim/MCU_dlmb_v10_0.vhd,1610449169,vhdl,,,,mcu_dlmb_v10_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_ilmb_bram_if_cntlr_0/sim/MCU_ilmb_bram_if_cntlr_0.vhd,1610449169,vhdl,,,,mcu_ilmb_bram_if_cntlr_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_ilmb_v10_0/sim/MCU_ilmb_v10_0.vhd,1610449169,vhdl,,,,mcu_ilmb_v10_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_lmb_bram_0/sim/MCU_lmb_bram_0.v,1610449170,verilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/sim/MCU.v,,MCU_lmb_bram_0,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_mdm_1_0/sim/MCU_mdm_1_0.vhd,1610449168,vhdl,,,,mcu_mdm_1_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_microblaze_0_0/sim/MCU_microblaze_0_0.vhd,1610449167,vhdl,,,,mcu_microblaze_0_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_microblaze_0_axi_intc_0/sim/MCU_microblaze_0_axi_intc_0.vhd,1610449167,vhdl,,,,mcu_microblaze_0_axi_intc_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_microblaze_0_xlconcat_0/sim/MCU_microblaze_0_xlconcat_0.v,1610449168,verilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_clk_wiz.v,,MCU_microblaze_0_xlconcat_0,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/ip/MCU_rst_clk_wiz_1_100M_0/sim/MCU_rst_clk_wiz_1_100M_0.vhd,1610449169,vhdl,,,,mcu_rst_clk_wiz_1_100m_0,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.ip_user_files/bd/MCU/sim/MCU.v,1610449166,verilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/bd/MCU/hdl/MCU_wrapper.v,,MCU;MCU_microblaze_0_axi_periph_0;localmemory_imp_12H8WH0;s00_couplers_imp_1JCW456,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sim_1/tb_TOP.sv,1611291457,systemVerilog,,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/USER_DEFINES.vh,tb_TOP,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/FPGA_TOP.sv,1612345613,systemVerilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/REGI_TOP.sv,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/USER_DEFINES.vh,FPGA_TOP,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/REGI_TOP.sv,1612343814,systemVerilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/SLAVE_TOP.sv,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/USER_DEFINES.vh,REGI_TOP,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/SLAVE_TOP.sv,1612345547,systemVerilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/SPI_SLAVE.sv,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/USER_DEFINES.vh,SLAVE_TOP,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/SPI_SLAVE.sv,1612345343,systemVerilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/user_intf.sv,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/USER_DEFINES.vh,SPI_SLAVE,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/USER_DEFINES.vh,1612337827,verilog,,,,,,,,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/bd/MCU/hdl/MCU_wrapper.v,1610449166,verilog,,,,MCU_wrapper,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/user_intf.sv,1612343787,systemVerilog,,C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sim_1/tb_TOP.sv,,DUMMY_0;intf_REGI;intf_SPI,,xil_defaultlib,../../../../SONICSLAVE.srcs/sources_1;../../../../SONICSLAVE.srcs/sources_1/bd/MCU/ipshared/4903;../../../../SONICSLAVE.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
