# ViterbiDecoder

As Document issued decoding the received sequence by the Viterbi algorithm is recommended.

This directory contains different files:

## [ViterbiDecoder.v](https://github.com/sadrasabouri/802.11a/tree/master/Hardware/Receiver/ViterbiDecoder/ViterbiDecoder.v)
ViterbiDecoder Verilog module which will be used as a second layer in receiver.

## [ViterbiDecoder_tb.v](https://github.com/sadrasabouri/802.11a/tree/master/Hardware/Receiver/ViterbiDecoder/ViterbiDecoder_tb.v)
ViterbiDecoder Verilog test bench which will be used as a unit test.

## [ViterbiDecoder_tb.txt](https://github.com/sadrasabouri/802.11a/tree/master/Hardware/Receiver/ViterbiDecoder/ViterbiDecoder_tb.txt)
ViterbiDecoder Verilog test bench result.

## [ViterbiDecoder.m](https://github.com/sadrasabouri/802.11a/tree/master/Hardware/Receiver/ViterbiDecoder/ViterbiDecoder.m)
ViterbiDecoder matlab function which will be used as a software simulation for HDL module.

## [ViterbiDecoder_test.m](https://github.com/sadrasabouri/802.11a/tree/master/Hardware/Receiver/ViterbiDecoder/ViterbiDecoder_test.m)
ViterbiDecoder matlab function test which is used as a proved test which is in IEEE standard.
