
D:\02_BACKUP_work_on_progress\04_proyectos_para_pruebas\02_Micrux\01_STM32F769\06_atollic_testing\03_cmsis_dsp_fft\Debug\cmsis_dsp_fft.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b84  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e90  08006d80  08006d80  00016d80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009c10  08009c10  00019c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009c14  08009c14  00019c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00002070  20020000  08009c18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .dtcmram      00000000  20000000  20000000  00022070  2**0
                  CONTENTS
  7 .sram2        00000000  2007c000  2007c000  00022070  2**0
                  CONTENTS
  8 .bss          0000349c  20022070  20022070  00022070  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  2002550c  2002550c  00022070  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  00022070  2**0
                  CONTENTS, READONLY
 11 .debug_info   00014f71  00000000  00000000  0002209a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000277a  00000000  00000000  0003700b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000798  00000000  00000000  00039788  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000054f6  00000000  00000000  00039f20  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000390e  00000000  00000000  0003f416  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00042d24  2**0
                  CONTENTS, READONLY
 17 .debug_ranges 00000638  00000000  00000000  00042da0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_frame  00001f60  00000000  00000000  000433d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000003f  00000000  00000000  00045338  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20022070 	.word	0x20022070
 8000214:	00000000 	.word	0x00000000
 8000218:	08006d64 	.word	0x08006d64

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20022074 	.word	0x20022074
 8000234:	08006d64 	.word	0x08006d64

08000238 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 8000238:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800023a:	2b01      	cmp	r3, #1
	IT       LS
 800023c:	bf98      	it	ls
	BXLS     lr
 800023e:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000240:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000244:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000246:	089b      	lsrs	r3, r3, #2

08000248 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 8000248:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800024c:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000250:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000252:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 8000256:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000258:	4481      	add	r9, r0
	ADD      r2,r0,r2
 800025a:	4402      	add	r2, r0
	ADD      r12,r0,r12
 800025c:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 800025e:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 8000262:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000266:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000268:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 800026c:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000270:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 8000274:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000278:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 800027a:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 800027e:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 8000282:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 8000284:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000288:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 800028c:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000290:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 8000294:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 8000296:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000298:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 800029a:	d1d5      	bne.n	8000248 <arm_bitreversal_32_0>
	POP      {r4-r9}
 800029c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 80002a0:	4770      	bx	lr

080002a2 <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 80002a2:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80002a4:	2b01      	cmp	r3, #1
	IT       LS
 80002a6:	bf98      	it	ls
	BXLS     lr
 80002a8:	4770      	bxls	lr
	PUSH     {r4-r9}
 80002aa:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80002ae:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80002b0:	089b      	lsrs	r3, r3, #2

080002b2 <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80002b2:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80002b6:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80002ba:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80002bc:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 80002c0:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 80002c4:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 80002c8:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 80002cc:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 80002d0:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 80002d4:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 80002d8:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 80002da:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 80002de:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 80002e2:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 80002e6:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 80002ea:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 80002ec:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 80002ee:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 80002f0:	d1df      	bne.n	80002b2 <arm_bitreversal_16_0>
	POP      {r4-r9}
 80002f2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 80002f6:	4770      	bx	lr

080002f8 <__aeabi_drsub>:
 80002f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002fc:	e002      	b.n	8000304 <__adddf3>
 80002fe:	bf00      	nop

08000300 <__aeabi_dsub>:
 8000300:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000304 <__adddf3>:
 8000304:	b530      	push	{r4, r5, lr}
 8000306:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800030a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800030e:	ea94 0f05 	teq	r4, r5
 8000312:	bf08      	it	eq
 8000314:	ea90 0f02 	teqeq	r0, r2
 8000318:	bf1f      	itttt	ne
 800031a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800031e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000322:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000326:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800032a:	f000 80e2 	beq.w	80004f2 <__adddf3+0x1ee>
 800032e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000332:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000336:	bfb8      	it	lt
 8000338:	426d      	neglt	r5, r5
 800033a:	dd0c      	ble.n	8000356 <__adddf3+0x52>
 800033c:	442c      	add	r4, r5
 800033e:	ea80 0202 	eor.w	r2, r0, r2
 8000342:	ea81 0303 	eor.w	r3, r1, r3
 8000346:	ea82 0000 	eor.w	r0, r2, r0
 800034a:	ea83 0101 	eor.w	r1, r3, r1
 800034e:	ea80 0202 	eor.w	r2, r0, r2
 8000352:	ea81 0303 	eor.w	r3, r1, r3
 8000356:	2d36      	cmp	r5, #54	; 0x36
 8000358:	bf88      	it	hi
 800035a:	bd30      	pophi	{r4, r5, pc}
 800035c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000360:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000364:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000368:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800036c:	d002      	beq.n	8000374 <__adddf3+0x70>
 800036e:	4240      	negs	r0, r0
 8000370:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000374:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000378:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800037c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000380:	d002      	beq.n	8000388 <__adddf3+0x84>
 8000382:	4252      	negs	r2, r2
 8000384:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000388:	ea94 0f05 	teq	r4, r5
 800038c:	f000 80a7 	beq.w	80004de <__adddf3+0x1da>
 8000390:	f1a4 0401 	sub.w	r4, r4, #1
 8000394:	f1d5 0e20 	rsbs	lr, r5, #32
 8000398:	db0d      	blt.n	80003b6 <__adddf3+0xb2>
 800039a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800039e:	fa22 f205 	lsr.w	r2, r2, r5
 80003a2:	1880      	adds	r0, r0, r2
 80003a4:	f141 0100 	adc.w	r1, r1, #0
 80003a8:	fa03 f20e 	lsl.w	r2, r3, lr
 80003ac:	1880      	adds	r0, r0, r2
 80003ae:	fa43 f305 	asr.w	r3, r3, r5
 80003b2:	4159      	adcs	r1, r3
 80003b4:	e00e      	b.n	80003d4 <__adddf3+0xd0>
 80003b6:	f1a5 0520 	sub.w	r5, r5, #32
 80003ba:	f10e 0e20 	add.w	lr, lr, #32
 80003be:	2a01      	cmp	r2, #1
 80003c0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003c4:	bf28      	it	cs
 80003c6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ca:	fa43 f305 	asr.w	r3, r3, r5
 80003ce:	18c0      	adds	r0, r0, r3
 80003d0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d8:	d507      	bpl.n	80003ea <__adddf3+0xe6>
 80003da:	f04f 0e00 	mov.w	lr, #0
 80003de:	f1dc 0c00 	rsbs	ip, ip, #0
 80003e2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003e6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ee:	d31b      	bcc.n	8000428 <__adddf3+0x124>
 80003f0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003f4:	d30c      	bcc.n	8000410 <__adddf3+0x10c>
 80003f6:	0849      	lsrs	r1, r1, #1
 80003f8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003fc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000400:	f104 0401 	add.w	r4, r4, #1
 8000404:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000408:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800040c:	f080 809a 	bcs.w	8000544 <__adddf3+0x240>
 8000410:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000414:	bf08      	it	eq
 8000416:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800041a:	f150 0000 	adcs.w	r0, r0, #0
 800041e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000422:	ea41 0105 	orr.w	r1, r1, r5
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800042c:	4140      	adcs	r0, r0
 800042e:	eb41 0101 	adc.w	r1, r1, r1
 8000432:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000436:	f1a4 0401 	sub.w	r4, r4, #1
 800043a:	d1e9      	bne.n	8000410 <__adddf3+0x10c>
 800043c:	f091 0f00 	teq	r1, #0
 8000440:	bf04      	itt	eq
 8000442:	4601      	moveq	r1, r0
 8000444:	2000      	moveq	r0, #0
 8000446:	fab1 f381 	clz	r3, r1
 800044a:	bf08      	it	eq
 800044c:	3320      	addeq	r3, #32
 800044e:	f1a3 030b 	sub.w	r3, r3, #11
 8000452:	f1b3 0220 	subs.w	r2, r3, #32
 8000456:	da0c      	bge.n	8000472 <__adddf3+0x16e>
 8000458:	320c      	adds	r2, #12
 800045a:	dd08      	ble.n	800046e <__adddf3+0x16a>
 800045c:	f102 0c14 	add.w	ip, r2, #20
 8000460:	f1c2 020c 	rsb	r2, r2, #12
 8000464:	fa01 f00c 	lsl.w	r0, r1, ip
 8000468:	fa21 f102 	lsr.w	r1, r1, r2
 800046c:	e00c      	b.n	8000488 <__adddf3+0x184>
 800046e:	f102 0214 	add.w	r2, r2, #20
 8000472:	bfd8      	it	le
 8000474:	f1c2 0c20 	rsble	ip, r2, #32
 8000478:	fa01 f102 	lsl.w	r1, r1, r2
 800047c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000480:	bfdc      	itt	le
 8000482:	ea41 010c 	orrle.w	r1, r1, ip
 8000486:	4090      	lslle	r0, r2
 8000488:	1ae4      	subs	r4, r4, r3
 800048a:	bfa2      	ittt	ge
 800048c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000490:	4329      	orrge	r1, r5
 8000492:	bd30      	popge	{r4, r5, pc}
 8000494:	ea6f 0404 	mvn.w	r4, r4
 8000498:	3c1f      	subs	r4, #31
 800049a:	da1c      	bge.n	80004d6 <__adddf3+0x1d2>
 800049c:	340c      	adds	r4, #12
 800049e:	dc0e      	bgt.n	80004be <__adddf3+0x1ba>
 80004a0:	f104 0414 	add.w	r4, r4, #20
 80004a4:	f1c4 0220 	rsb	r2, r4, #32
 80004a8:	fa20 f004 	lsr.w	r0, r0, r4
 80004ac:	fa01 f302 	lsl.w	r3, r1, r2
 80004b0:	ea40 0003 	orr.w	r0, r0, r3
 80004b4:	fa21 f304 	lsr.w	r3, r1, r4
 80004b8:	ea45 0103 	orr.w	r1, r5, r3
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	f1c4 040c 	rsb	r4, r4, #12
 80004c2:	f1c4 0220 	rsb	r2, r4, #32
 80004c6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ca:	fa01 f304 	lsl.w	r3, r1, r4
 80004ce:	ea40 0003 	orr.w	r0, r0, r3
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	fa21 f004 	lsr.w	r0, r1, r4
 80004da:	4629      	mov	r1, r5
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	f094 0f00 	teq	r4, #0
 80004e2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004e6:	bf06      	itte	eq
 80004e8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ec:	3401      	addeq	r4, #1
 80004ee:	3d01      	subne	r5, #1
 80004f0:	e74e      	b.n	8000390 <__adddf3+0x8c>
 80004f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f6:	bf18      	it	ne
 80004f8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004fc:	d029      	beq.n	8000552 <__adddf3+0x24e>
 80004fe:	ea94 0f05 	teq	r4, r5
 8000502:	bf08      	it	eq
 8000504:	ea90 0f02 	teqeq	r0, r2
 8000508:	d005      	beq.n	8000516 <__adddf3+0x212>
 800050a:	ea54 0c00 	orrs.w	ip, r4, r0
 800050e:	bf04      	itt	eq
 8000510:	4619      	moveq	r1, r3
 8000512:	4610      	moveq	r0, r2
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	ea91 0f03 	teq	r1, r3
 800051a:	bf1e      	ittt	ne
 800051c:	2100      	movne	r1, #0
 800051e:	2000      	movne	r0, #0
 8000520:	bd30      	popne	{r4, r5, pc}
 8000522:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000526:	d105      	bne.n	8000534 <__adddf3+0x230>
 8000528:	0040      	lsls	r0, r0, #1
 800052a:	4149      	adcs	r1, r1
 800052c:	bf28      	it	cs
 800052e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000532:	bd30      	pop	{r4, r5, pc}
 8000534:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000538:	bf3c      	itt	cc
 800053a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800053e:	bd30      	popcc	{r4, r5, pc}
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000548:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800054c:	f04f 0000 	mov.w	r0, #0
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000556:	bf1a      	itte	ne
 8000558:	4619      	movne	r1, r3
 800055a:	4610      	movne	r0, r2
 800055c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000560:	bf1c      	itt	ne
 8000562:	460b      	movne	r3, r1
 8000564:	4602      	movne	r2, r0
 8000566:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800056a:	bf06      	itte	eq
 800056c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000570:	ea91 0f03 	teqeq	r1, r3
 8000574:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	bf00      	nop

0800057c <__aeabi_ui2d>:
 800057c:	f090 0f00 	teq	r0, #0
 8000580:	bf04      	itt	eq
 8000582:	2100      	moveq	r1, #0
 8000584:	4770      	bxeq	lr
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800058c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000590:	f04f 0500 	mov.w	r5, #0
 8000594:	f04f 0100 	mov.w	r1, #0
 8000598:	e750      	b.n	800043c <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_i2d>:
 800059c:	f090 0f00 	teq	r0, #0
 80005a0:	bf04      	itt	eq
 80005a2:	2100      	moveq	r1, #0
 80005a4:	4770      	bxeq	lr
 80005a6:	b530      	push	{r4, r5, lr}
 80005a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005b4:	bf48      	it	mi
 80005b6:	4240      	negmi	r0, r0
 80005b8:	f04f 0100 	mov.w	r1, #0
 80005bc:	e73e      	b.n	800043c <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_f2d>:
 80005c0:	0042      	lsls	r2, r0, #1
 80005c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ce:	bf1f      	itttt	ne
 80005d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005dc:	4770      	bxne	lr
 80005de:	f092 0f00 	teq	r2, #0
 80005e2:	bf14      	ite	ne
 80005e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e720      	b.n	800043c <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aedc 	beq.w	80003ea <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6c1      	b.n	80003ea <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2f>:
 8000b9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba4:	bf24      	itt	cs
 8000ba6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000baa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bae:	d90d      	bls.n	8000bcc <__aeabi_d2f+0x30>
 8000bb0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bbc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc4:	bf08      	it	eq
 8000bc6:	f020 0001 	biceq.w	r0, r0, #1
 8000bca:	4770      	bx	lr
 8000bcc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd0:	d121      	bne.n	8000c16 <__aeabi_d2f+0x7a>
 8000bd2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd6:	bfbc      	itt	lt
 8000bd8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	4770      	bxlt	lr
 8000bde:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be6:	f1c2 0218 	rsb	r2, r2, #24
 8000bea:	f1c2 0c20 	rsb	ip, r2, #32
 8000bee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf6:	bf18      	it	ne
 8000bf8:	f040 0001 	orrne.w	r0, r0, #1
 8000bfc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c08:	ea40 000c 	orr.w	r0, r0, ip
 8000c0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c14:	e7cc      	b.n	8000bb0 <__aeabi_d2f+0x14>
 8000c16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1a:	d107      	bne.n	8000c2c <__aeabi_d2f+0x90>
 8000c1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c20:	bf1e      	ittt	ne
 8000c22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2a:	4770      	bxne	lr
 8000c2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <__aeabi_frsub>:
 8000c3c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c40:	e002      	b.n	8000c48 <__addsf3>
 8000c42:	bf00      	nop

08000c44 <__aeabi_fsub>:
 8000c44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c48 <__addsf3>:
 8000c48:	0042      	lsls	r2, r0, #1
 8000c4a:	bf1f      	itttt	ne
 8000c4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c50:	ea92 0f03 	teqne	r2, r3
 8000c54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5c:	d06a      	beq.n	8000d34 <__addsf3+0xec>
 8000c5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c66:	bfc1      	itttt	gt
 8000c68:	18d2      	addgt	r2, r2, r3
 8000c6a:	4041      	eorgt	r1, r0
 8000c6c:	4048      	eorgt	r0, r1
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	bfb8      	it	lt
 8000c72:	425b      	neglt	r3, r3
 8000c74:	2b19      	cmp	r3, #25
 8000c76:	bf88      	it	hi
 8000c78:	4770      	bxhi	lr
 8000c7a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c86:	bf18      	it	ne
 8000c88:	4240      	negne	r0, r0
 8000c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c8e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c92:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c96:	bf18      	it	ne
 8000c98:	4249      	negne	r1, r1
 8000c9a:	ea92 0f03 	teq	r2, r3
 8000c9e:	d03f      	beq.n	8000d20 <__addsf3+0xd8>
 8000ca0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ca8:	eb10 000c 	adds.w	r0, r0, ip
 8000cac:	f1c3 0320 	rsb	r3, r3, #32
 8000cb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cb8:	d502      	bpl.n	8000cc0 <__addsf3+0x78>
 8000cba:	4249      	negs	r1, r1
 8000cbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc4:	d313      	bcc.n	8000cee <__addsf3+0xa6>
 8000cc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cca:	d306      	bcc.n	8000cda <__addsf3+0x92>
 8000ccc:	0840      	lsrs	r0, r0, #1
 8000cce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd2:	f102 0201 	add.w	r2, r2, #1
 8000cd6:	2afe      	cmp	r2, #254	; 0xfe
 8000cd8:	d251      	bcs.n	8000d7e <__addsf3+0x136>
 8000cda:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce2:	bf08      	it	eq
 8000ce4:	f020 0001 	biceq.w	r0, r0, #1
 8000ce8:	ea40 0003 	orr.w	r0, r0, r3
 8000cec:	4770      	bx	lr
 8000cee:	0049      	lsls	r1, r1, #1
 8000cf0:	eb40 0000 	adc.w	r0, r0, r0
 8000cf4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000cf8:	f1a2 0201 	sub.w	r2, r2, #1
 8000cfc:	d1ed      	bne.n	8000cda <__addsf3+0x92>
 8000cfe:	fab0 fc80 	clz	ip, r0
 8000d02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d06:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d0e:	bfaa      	itet	ge
 8000d10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d14:	4252      	neglt	r2, r2
 8000d16:	4318      	orrge	r0, r3
 8000d18:	bfbc      	itt	lt
 8000d1a:	40d0      	lsrlt	r0, r2
 8000d1c:	4318      	orrlt	r0, r3
 8000d1e:	4770      	bx	lr
 8000d20:	f092 0f00 	teq	r2, #0
 8000d24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d28:	bf06      	itte	eq
 8000d2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d2e:	3201      	addeq	r2, #1
 8000d30:	3b01      	subne	r3, #1
 8000d32:	e7b5      	b.n	8000ca0 <__addsf3+0x58>
 8000d34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d3c:	bf18      	it	ne
 8000d3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d42:	d021      	beq.n	8000d88 <__addsf3+0x140>
 8000d44:	ea92 0f03 	teq	r2, r3
 8000d48:	d004      	beq.n	8000d54 <__addsf3+0x10c>
 8000d4a:	f092 0f00 	teq	r2, #0
 8000d4e:	bf08      	it	eq
 8000d50:	4608      	moveq	r0, r1
 8000d52:	4770      	bx	lr
 8000d54:	ea90 0f01 	teq	r0, r1
 8000d58:	bf1c      	itt	ne
 8000d5a:	2000      	movne	r0, #0
 8000d5c:	4770      	bxne	lr
 8000d5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d62:	d104      	bne.n	8000d6e <__addsf3+0x126>
 8000d64:	0040      	lsls	r0, r0, #1
 8000d66:	bf28      	it	cs
 8000d68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d6c:	4770      	bx	lr
 8000d6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d72:	bf3c      	itt	cc
 8000d74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d78:	4770      	bxcc	lr
 8000d7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d86:	4770      	bx	lr
 8000d88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d8c:	bf16      	itet	ne
 8000d8e:	4608      	movne	r0, r1
 8000d90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d94:	4601      	movne	r1, r0
 8000d96:	0242      	lsls	r2, r0, #9
 8000d98:	bf06      	itte	eq
 8000d9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d9e:	ea90 0f01 	teqeq	r0, r1
 8000da2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000da6:	4770      	bx	lr

08000da8 <__aeabi_ui2f>:
 8000da8:	f04f 0300 	mov.w	r3, #0
 8000dac:	e004      	b.n	8000db8 <__aeabi_i2f+0x8>
 8000dae:	bf00      	nop

08000db0 <__aeabi_i2f>:
 8000db0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db4:	bf48      	it	mi
 8000db6:	4240      	negmi	r0, r0
 8000db8:	ea5f 0c00 	movs.w	ip, r0
 8000dbc:	bf08      	it	eq
 8000dbe:	4770      	bxeq	lr
 8000dc0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc4:	4601      	mov	r1, r0
 8000dc6:	f04f 0000 	mov.w	r0, #0
 8000dca:	e01c      	b.n	8000e06 <__aeabi_l2f+0x2a>

08000dcc <__aeabi_ul2f>:
 8000dcc:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd0:	bf08      	it	eq
 8000dd2:	4770      	bxeq	lr
 8000dd4:	f04f 0300 	mov.w	r3, #0
 8000dd8:	e00a      	b.n	8000df0 <__aeabi_l2f+0x14>
 8000dda:	bf00      	nop

08000ddc <__aeabi_l2f>:
 8000ddc:	ea50 0201 	orrs.w	r2, r0, r1
 8000de0:	bf08      	it	eq
 8000de2:	4770      	bxeq	lr
 8000de4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000de8:	d502      	bpl.n	8000df0 <__aeabi_l2f+0x14>
 8000dea:	4240      	negs	r0, r0
 8000dec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df0:	ea5f 0c01 	movs.w	ip, r1
 8000df4:	bf02      	ittt	eq
 8000df6:	4684      	moveq	ip, r0
 8000df8:	4601      	moveq	r1, r0
 8000dfa:	2000      	moveq	r0, #0
 8000dfc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e00:	bf08      	it	eq
 8000e02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0a:	fabc f28c 	clz	r2, ip
 8000e0e:	3a08      	subs	r2, #8
 8000e10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e14:	db10      	blt.n	8000e38 <__aeabi_l2f+0x5c>
 8000e16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1a:	4463      	add	r3, ip
 8000e1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e20:	f1c2 0220 	rsb	r2, r2, #32
 8000e24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	eb43 0002 	adc.w	r0, r3, r2
 8000e30:	bf08      	it	eq
 8000e32:	f020 0001 	biceq.w	r0, r0, #1
 8000e36:	4770      	bx	lr
 8000e38:	f102 0220 	add.w	r2, r2, #32
 8000e3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e40:	f1c2 0220 	rsb	r2, r2, #32
 8000e44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e48:	fa21 f202 	lsr.w	r2, r1, r2
 8000e4c:	eb43 0002 	adc.w	r0, r3, r2
 8000e50:	bf08      	it	eq
 8000e52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e56:	4770      	bx	lr

08000e58 <__aeabi_fmul>:
 8000e58:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e60:	bf1e      	ittt	ne
 8000e62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e66:	ea92 0f0c 	teqne	r2, ip
 8000e6a:	ea93 0f0c 	teqne	r3, ip
 8000e6e:	d06f      	beq.n	8000f50 <__aeabi_fmul+0xf8>
 8000e70:	441a      	add	r2, r3
 8000e72:	ea80 0c01 	eor.w	ip, r0, r1
 8000e76:	0240      	lsls	r0, r0, #9
 8000e78:	bf18      	it	ne
 8000e7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e7e:	d01e      	beq.n	8000ebe <__aeabi_fmul+0x66>
 8000e80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000e90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e94:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e98:	bf3e      	ittt	cc
 8000e9a:	0049      	lslcc	r1, r1, #1
 8000e9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea0:	005b      	lslcc	r3, r3, #1
 8000ea2:	ea40 0001 	orr.w	r0, r0, r1
 8000ea6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eaa:	2afd      	cmp	r2, #253	; 0xfd
 8000eac:	d81d      	bhi.n	8000eea <__aeabi_fmul+0x92>
 8000eae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb6:	bf08      	it	eq
 8000eb8:	f020 0001 	biceq.w	r0, r0, #1
 8000ebc:	4770      	bx	lr
 8000ebe:	f090 0f00 	teq	r0, #0
 8000ec2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ec6:	bf08      	it	eq
 8000ec8:	0249      	lsleq	r1, r1, #9
 8000eca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ece:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed2:	3a7f      	subs	r2, #127	; 0x7f
 8000ed4:	bfc2      	ittt	gt
 8000ed6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ede:	4770      	bxgt	lr
 8000ee0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee4:	f04f 0300 	mov.w	r3, #0
 8000ee8:	3a01      	subs	r2, #1
 8000eea:	dc5d      	bgt.n	8000fa8 <__aeabi_fmul+0x150>
 8000eec:	f112 0f19 	cmn.w	r2, #25
 8000ef0:	bfdc      	itt	le
 8000ef2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ef6:	4770      	bxle	lr
 8000ef8:	f1c2 0200 	rsb	r2, r2, #0
 8000efc:	0041      	lsls	r1, r0, #1
 8000efe:	fa21 f102 	lsr.w	r1, r1, r2
 8000f02:	f1c2 0220 	rsb	r2, r2, #32
 8000f06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f0e:	f140 0000 	adc.w	r0, r0, #0
 8000f12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f16:	bf08      	it	eq
 8000f18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f1c:	4770      	bx	lr
 8000f1e:	f092 0f00 	teq	r2, #0
 8000f22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0040      	lsleq	r0, r0, #1
 8000f2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f2e:	3a01      	subeq	r2, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fmul+0xce>
 8000f32:	ea40 000c 	orr.w	r0, r0, ip
 8000f36:	f093 0f00 	teq	r3, #0
 8000f3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f3e:	bf02      	ittt	eq
 8000f40:	0049      	lsleq	r1, r1, #1
 8000f42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f46:	3b01      	subeq	r3, #1
 8000f48:	d0f9      	beq.n	8000f3e <__aeabi_fmul+0xe6>
 8000f4a:	ea41 010c 	orr.w	r1, r1, ip
 8000f4e:	e78f      	b.n	8000e70 <__aeabi_fmul+0x18>
 8000f50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f54:	ea92 0f0c 	teq	r2, ip
 8000f58:	bf18      	it	ne
 8000f5a:	ea93 0f0c 	teqne	r3, ip
 8000f5e:	d00a      	beq.n	8000f76 <__aeabi_fmul+0x11e>
 8000f60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f64:	bf18      	it	ne
 8000f66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6a:	d1d8      	bne.n	8000f1e <__aeabi_fmul+0xc6>
 8000f6c:	ea80 0001 	eor.w	r0, r0, r1
 8000f70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f74:	4770      	bx	lr
 8000f76:	f090 0f00 	teq	r0, #0
 8000f7a:	bf17      	itett	ne
 8000f7c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f80:	4608      	moveq	r0, r1
 8000f82:	f091 0f00 	teqne	r1, #0
 8000f86:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8a:	d014      	beq.n	8000fb6 <__aeabi_fmul+0x15e>
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d101      	bne.n	8000f96 <__aeabi_fmul+0x13e>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	d10f      	bne.n	8000fb6 <__aeabi_fmul+0x15e>
 8000f96:	ea93 0f0c 	teq	r3, ip
 8000f9a:	d103      	bne.n	8000fa4 <__aeabi_fmul+0x14c>
 8000f9c:	024b      	lsls	r3, r1, #9
 8000f9e:	bf18      	it	ne
 8000fa0:	4608      	movne	r0, r1
 8000fa2:	d108      	bne.n	8000fb6 <__aeabi_fmul+0x15e>
 8000fa4:	ea80 0001 	eor.w	r0, r0, r1
 8000fa8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb4:	4770      	bx	lr
 8000fb6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fbe:	4770      	bx	lr

08000fc0 <__aeabi_fdiv>:
 8000fc0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fc8:	bf1e      	ittt	ne
 8000fca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fce:	ea92 0f0c 	teqne	r2, ip
 8000fd2:	ea93 0f0c 	teqne	r3, ip
 8000fd6:	d069      	beq.n	80010ac <__aeabi_fdiv+0xec>
 8000fd8:	eba2 0203 	sub.w	r2, r2, r3
 8000fdc:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe0:	0249      	lsls	r1, r1, #9
 8000fe2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fe6:	d037      	beq.n	8001058 <__aeabi_fdiv+0x98>
 8000fe8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ff8:	428b      	cmp	r3, r1
 8000ffa:	bf38      	it	cc
 8000ffc:	005b      	lslcc	r3, r3, #1
 8000ffe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001002:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001006:	428b      	cmp	r3, r1
 8001008:	bf24      	itt	cs
 800100a:	1a5b      	subcs	r3, r3, r1
 800100c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001010:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001014:	bf24      	itt	cs
 8001016:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800101e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001022:	bf24      	itt	cs
 8001024:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001028:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800102c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001030:	bf24      	itt	cs
 8001032:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001036:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103a:	011b      	lsls	r3, r3, #4
 800103c:	bf18      	it	ne
 800103e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001042:	d1e0      	bne.n	8001006 <__aeabi_fdiv+0x46>
 8001044:	2afd      	cmp	r2, #253	; 0xfd
 8001046:	f63f af50 	bhi.w	8000eea <__aeabi_fmul+0x92>
 800104a:	428b      	cmp	r3, r1
 800104c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001050:	bf08      	it	eq
 8001052:	f020 0001 	biceq.w	r0, r0, #1
 8001056:	4770      	bx	lr
 8001058:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800105c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001060:	327f      	adds	r2, #127	; 0x7f
 8001062:	bfc2      	ittt	gt
 8001064:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001068:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800106c:	4770      	bxgt	lr
 800106e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001072:	f04f 0300 	mov.w	r3, #0
 8001076:	3a01      	subs	r2, #1
 8001078:	e737      	b.n	8000eea <__aeabi_fmul+0x92>
 800107a:	f092 0f00 	teq	r2, #0
 800107e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001082:	bf02      	ittt	eq
 8001084:	0040      	lsleq	r0, r0, #1
 8001086:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108a:	3a01      	subeq	r2, #1
 800108c:	d0f9      	beq.n	8001082 <__aeabi_fdiv+0xc2>
 800108e:	ea40 000c 	orr.w	r0, r0, ip
 8001092:	f093 0f00 	teq	r3, #0
 8001096:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109a:	bf02      	ittt	eq
 800109c:	0049      	lsleq	r1, r1, #1
 800109e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a2:	3b01      	subeq	r3, #1
 80010a4:	d0f9      	beq.n	800109a <__aeabi_fdiv+0xda>
 80010a6:	ea41 010c 	orr.w	r1, r1, ip
 80010aa:	e795      	b.n	8000fd8 <__aeabi_fdiv+0x18>
 80010ac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b0:	ea92 0f0c 	teq	r2, ip
 80010b4:	d108      	bne.n	80010c8 <__aeabi_fdiv+0x108>
 80010b6:	0242      	lsls	r2, r0, #9
 80010b8:	f47f af7d 	bne.w	8000fb6 <__aeabi_fmul+0x15e>
 80010bc:	ea93 0f0c 	teq	r3, ip
 80010c0:	f47f af70 	bne.w	8000fa4 <__aeabi_fmul+0x14c>
 80010c4:	4608      	mov	r0, r1
 80010c6:	e776      	b.n	8000fb6 <__aeabi_fmul+0x15e>
 80010c8:	ea93 0f0c 	teq	r3, ip
 80010cc:	d104      	bne.n	80010d8 <__aeabi_fdiv+0x118>
 80010ce:	024b      	lsls	r3, r1, #9
 80010d0:	f43f af4c 	beq.w	8000f6c <__aeabi_fmul+0x114>
 80010d4:	4608      	mov	r0, r1
 80010d6:	e76e      	b.n	8000fb6 <__aeabi_fmul+0x15e>
 80010d8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010dc:	bf18      	it	ne
 80010de:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e2:	d1ca      	bne.n	800107a <__aeabi_fdiv+0xba>
 80010e4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010e8:	f47f af5c 	bne.w	8000fa4 <__aeabi_fmul+0x14c>
 80010ec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f0:	f47f af3c 	bne.w	8000f6c <__aeabi_fmul+0x114>
 80010f4:	e75f      	b.n	8000fb6 <__aeabi_fmul+0x15e>
 80010f6:	bf00      	nop

080010f8 <__gesf2>:
 80010f8:	f04f 3cff 	mov.w	ip, #4294967295
 80010fc:	e006      	b.n	800110c <__cmpsf2+0x4>
 80010fe:	bf00      	nop

08001100 <__lesf2>:
 8001100:	f04f 0c01 	mov.w	ip, #1
 8001104:	e002      	b.n	800110c <__cmpsf2+0x4>
 8001106:	bf00      	nop

08001108 <__cmpsf2>:
 8001108:	f04f 0c01 	mov.w	ip, #1
 800110c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	bf18      	it	ne
 800111e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001122:	d011      	beq.n	8001148 <__cmpsf2+0x40>
 8001124:	b001      	add	sp, #4
 8001126:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112a:	bf18      	it	ne
 800112c:	ea90 0f01 	teqne	r0, r1
 8001130:	bf58      	it	pl
 8001132:	ebb2 0003 	subspl.w	r0, r2, r3
 8001136:	bf88      	it	hi
 8001138:	17c8      	asrhi	r0, r1, #31
 800113a:	bf38      	it	cc
 800113c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001140:	bf18      	it	ne
 8001142:	f040 0001 	orrne.w	r0, r0, #1
 8001146:	4770      	bx	lr
 8001148:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800114c:	d102      	bne.n	8001154 <__cmpsf2+0x4c>
 800114e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001152:	d105      	bne.n	8001160 <__cmpsf2+0x58>
 8001154:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001158:	d1e4      	bne.n	8001124 <__cmpsf2+0x1c>
 800115a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800115e:	d0e1      	beq.n	8001124 <__cmpsf2+0x1c>
 8001160:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop

08001168 <__aeabi_cfrcmple>:
 8001168:	4684      	mov	ip, r0
 800116a:	4608      	mov	r0, r1
 800116c:	4661      	mov	r1, ip
 800116e:	e7ff      	b.n	8001170 <__aeabi_cfcmpeq>

08001170 <__aeabi_cfcmpeq>:
 8001170:	b50f      	push	{r0, r1, r2, r3, lr}
 8001172:	f7ff ffc9 	bl	8001108 <__cmpsf2>
 8001176:	2800      	cmp	r0, #0
 8001178:	bf48      	it	mi
 800117a:	f110 0f00 	cmnmi.w	r0, #0
 800117e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001180 <__aeabi_fcmpeq>:
 8001180:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001184:	f7ff fff4 	bl	8001170 <__aeabi_cfcmpeq>
 8001188:	bf0c      	ite	eq
 800118a:	2001      	moveq	r0, #1
 800118c:	2000      	movne	r0, #0
 800118e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001192:	bf00      	nop

08001194 <__aeabi_fcmplt>:
 8001194:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001198:	f7ff ffea 	bl	8001170 <__aeabi_cfcmpeq>
 800119c:	bf34      	ite	cc
 800119e:	2001      	movcc	r0, #1
 80011a0:	2000      	movcs	r0, #0
 80011a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a6:	bf00      	nop

080011a8 <__aeabi_fcmple>:
 80011a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011ac:	f7ff ffe0 	bl	8001170 <__aeabi_cfcmpeq>
 80011b0:	bf94      	ite	ls
 80011b2:	2001      	movls	r0, #1
 80011b4:	2000      	movhi	r0, #0
 80011b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ba:	bf00      	nop

080011bc <__aeabi_fcmpge>:
 80011bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c0:	f7ff ffd2 	bl	8001168 <__aeabi_cfrcmple>
 80011c4:	bf94      	ite	ls
 80011c6:	2001      	movls	r0, #1
 80011c8:	2000      	movhi	r0, #0
 80011ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ce:	bf00      	nop

080011d0 <__aeabi_fcmpgt>:
 80011d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d4:	f7ff ffc8 	bl	8001168 <__aeabi_cfrcmple>
 80011d8:	bf34      	ite	cc
 80011da:	2001      	movcc	r0, #1
 80011dc:	2000      	movcs	r0, #0
 80011de:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e2:	bf00      	nop

080011e4 <__aeabi_fcmpun>:
 80011e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80011ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011f0:	d102      	bne.n	80011f8 <__aeabi_fcmpun+0x14>
 80011f2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80011f6:	d108      	bne.n	800120a <__aeabi_fcmpun+0x26>
 80011f8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80011fc:	d102      	bne.n	8001204 <__aeabi_fcmpun+0x20>
 80011fe:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001202:	d102      	bne.n	800120a <__aeabi_fcmpun+0x26>
 8001204:	f04f 0000 	mov.w	r0, #0
 8001208:	4770      	bx	lr
 800120a:	f04f 0001 	mov.w	r0, #1
 800120e:	4770      	bx	lr

08001210 <__aeabi_f2iz>:
 8001210:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001214:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001218:	d30f      	bcc.n	800123a <__aeabi_f2iz+0x2a>
 800121a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800121e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001222:	d90d      	bls.n	8001240 <__aeabi_f2iz+0x30>
 8001224:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001228:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800122c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001230:	fa23 f002 	lsr.w	r0, r3, r2
 8001234:	bf18      	it	ne
 8001236:	4240      	negne	r0, r0
 8001238:	4770      	bx	lr
 800123a:	f04f 0000 	mov.w	r0, #0
 800123e:	4770      	bx	lr
 8001240:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001244:	d101      	bne.n	800124a <__aeabi_f2iz+0x3a>
 8001246:	0242      	lsls	r2, r0, #9
 8001248:	d105      	bne.n	8001256 <__aeabi_f2iz+0x46>
 800124a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800124e:	bf08      	it	eq
 8001250:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001254:	4770      	bx	lr
 8001256:	f04f 0000 	mov.w	r0, #0
 800125a:	4770      	bx	lr

0800125c <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
    if(in >= 0.0f)
 8001266:	f04f 0100 	mov.w	r1, #0
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ffa6 	bl	80011bc <__aeabi_fcmpge>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d007      	beq.n	8001286 <arm_sqrt_f32+0x2a>
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined ( __ICCARM__ ) && (__VER__ >= 6040000)
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f005 fa60 	bl	800673c <sqrtf>
 800127c:	4602      	mov	r2, r0
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	601a      	str	r2, [r3, #0]
#endif

      return (ARM_MATH_SUCCESS);
 8001282:	2300      	movs	r3, #0
 8001284:	e005      	b.n	8001292 <arm_sqrt_f32+0x36>
    }
    else
    {
      *pOut = 0.0f;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <arm_cmplx_mag_f32>:

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 800129a:	b590      	push	{r4, r7, lr}
 800129c:	b089      	sub	sp, #36	; 0x24
 800129e:	af00      	add	r7, sp, #0
 80012a0:	60f8      	str	r0, [r7, #12]
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  uint32_t blkCnt;                               /* loop counter */

  /*loop Unrolling */
  blkCnt = numSamples >> 2u;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	61fb      	str	r3, [r7, #28]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80012ac:	e086      	b.n	80013bc <arm_cmplx_mag_f32+0x122>
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	1d1a      	adds	r2, r3, #4
 80012b2:	60fa      	str	r2, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	1d1a      	adds	r2, r3, #4
 80012bc:	60fa      	str	r2, [r7, #12]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80012c2:	69b9      	ldr	r1, [r7, #24]
 80012c4:	69b8      	ldr	r0, [r7, #24]
 80012c6:	f7ff fdc7 	bl	8000e58 <__aeabi_fmul>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461c      	mov	r4, r3
 80012ce:	6979      	ldr	r1, [r7, #20]
 80012d0:	6978      	ldr	r0, [r7, #20]
 80012d2:	f7ff fdc1 	bl	8000e58 <__aeabi_fmul>
 80012d6:	4603      	mov	r3, r0
 80012d8:	4619      	mov	r1, r3
 80012da:	4620      	mov	r0, r4
 80012dc:	f7ff fcb4 	bl	8000c48 <__addsf3>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4618      	mov	r0, r3
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	1d1a      	adds	r2, r3, #4
 80012e8:	60ba      	str	r2, [r7, #8]
 80012ea:	4619      	mov	r1, r3
 80012ec:	f7ff ffb6 	bl	800125c <arm_sqrt_f32>

    realIn = *pSrc++;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	1d1a      	adds	r2, r3, #4
 80012f4:	60fa      	str	r2, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	1d1a      	adds	r2, r3, #4
 80012fe:	60fa      	str	r2, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001304:	69b9      	ldr	r1, [r7, #24]
 8001306:	69b8      	ldr	r0, [r7, #24]
 8001308:	f7ff fda6 	bl	8000e58 <__aeabi_fmul>
 800130c:	4603      	mov	r3, r0
 800130e:	461c      	mov	r4, r3
 8001310:	6979      	ldr	r1, [r7, #20]
 8001312:	6978      	ldr	r0, [r7, #20]
 8001314:	f7ff fda0 	bl	8000e58 <__aeabi_fmul>
 8001318:	4603      	mov	r3, r0
 800131a:	4619      	mov	r1, r3
 800131c:	4620      	mov	r0, r4
 800131e:	f7ff fc93 	bl	8000c48 <__addsf3>
 8001322:	4603      	mov	r3, r0
 8001324:	4618      	mov	r0, r3
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	1d1a      	adds	r2, r3, #4
 800132a:	60ba      	str	r2, [r7, #8]
 800132c:	4619      	mov	r1, r3
 800132e:	f7ff ff95 	bl	800125c <arm_sqrt_f32>

    realIn = *pSrc++;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	1d1a      	adds	r2, r3, #4
 8001336:	60fa      	str	r2, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	1d1a      	adds	r2, r3, #4
 8001340:	60fa      	str	r2, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001346:	69b9      	ldr	r1, [r7, #24]
 8001348:	69b8      	ldr	r0, [r7, #24]
 800134a:	f7ff fd85 	bl	8000e58 <__aeabi_fmul>
 800134e:	4603      	mov	r3, r0
 8001350:	461c      	mov	r4, r3
 8001352:	6979      	ldr	r1, [r7, #20]
 8001354:	6978      	ldr	r0, [r7, #20]
 8001356:	f7ff fd7f 	bl	8000e58 <__aeabi_fmul>
 800135a:	4603      	mov	r3, r0
 800135c:	4619      	mov	r1, r3
 800135e:	4620      	mov	r0, r4
 8001360:	f7ff fc72 	bl	8000c48 <__addsf3>
 8001364:	4603      	mov	r3, r0
 8001366:	4618      	mov	r0, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	1d1a      	adds	r2, r3, #4
 800136c:	60ba      	str	r2, [r7, #8]
 800136e:	4619      	mov	r1, r3
 8001370:	f7ff ff74 	bl	800125c <arm_sqrt_f32>

    realIn = *pSrc++;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	1d1a      	adds	r2, r3, #4
 8001378:	60fa      	str	r2, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	1d1a      	adds	r2, r3, #4
 8001382:	60fa      	str	r2, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001388:	69b9      	ldr	r1, [r7, #24]
 800138a:	69b8      	ldr	r0, [r7, #24]
 800138c:	f7ff fd64 	bl	8000e58 <__aeabi_fmul>
 8001390:	4603      	mov	r3, r0
 8001392:	461c      	mov	r4, r3
 8001394:	6979      	ldr	r1, [r7, #20]
 8001396:	6978      	ldr	r0, [r7, #20]
 8001398:	f7ff fd5e 	bl	8000e58 <__aeabi_fmul>
 800139c:	4603      	mov	r3, r0
 800139e:	4619      	mov	r1, r3
 80013a0:	4620      	mov	r0, r4
 80013a2:	f7ff fc51 	bl	8000c48 <__addsf3>
 80013a6:	4603      	mov	r3, r0
 80013a8:	4618      	mov	r0, r3
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	1d1a      	adds	r2, r3, #4
 80013ae:	60ba      	str	r2, [r7, #8]
 80013b0:	4619      	mov	r1, r3
 80013b2:	f7ff ff53 	bl	800125c <arm_sqrt_f32>


    /* Decrement the loop counter */
    blkCnt--;
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	3b01      	subs	r3, #1
 80013ba:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f47f af75 	bne.w	80012ae <arm_cmplx_mag_f32+0x14>
  }

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	61fb      	str	r3, [r7, #28]

  while(blkCnt > 0u)
 80013cc:	e023      	b.n	8001416 <arm_cmplx_mag_f32+0x17c>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	1d1a      	adds	r2, r3, #4
 80013d2:	60fa      	str	r2, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	1d1a      	adds	r2, r3, #4
 80013dc:	60fa      	str	r2, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80013e2:	69b9      	ldr	r1, [r7, #24]
 80013e4:	69b8      	ldr	r0, [r7, #24]
 80013e6:	f7ff fd37 	bl	8000e58 <__aeabi_fmul>
 80013ea:	4603      	mov	r3, r0
 80013ec:	461c      	mov	r4, r3
 80013ee:	6979      	ldr	r1, [r7, #20]
 80013f0:	6978      	ldr	r0, [r7, #20]
 80013f2:	f7ff fd31 	bl	8000e58 <__aeabi_fmul>
 80013f6:	4603      	mov	r3, r0
 80013f8:	4619      	mov	r1, r3
 80013fa:	4620      	mov	r0, r4
 80013fc:	f7ff fc24 	bl	8000c48 <__addsf3>
 8001400:	4603      	mov	r3, r0
 8001402:	4618      	mov	r0, r3
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	1d1a      	adds	r2, r3, #4
 8001408:	60ba      	str	r2, [r7, #8]
 800140a:	4619      	mov	r1, r3
 800140c:	f7ff ff26 	bl	800125c <arm_sqrt_f32>

    /* Decrement the loop counter */
    blkCnt--;
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	3b01      	subs	r3, #1
 8001414:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1d8      	bne.n	80013ce <arm_cmplx_mag_f32+0x134>
    numSamples--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 800141c:	bf00      	nop
 800141e:	3724      	adds	r7, #36	; 0x24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd90      	pop	{r4, r7, pc}

08001424 <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	; 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
 8001430:	603b      	str	r3, [r7, #0]
  /* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t maxVal1, maxVal2, out;               /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  /* Initialise the index value to zero. */
  outIndex = 0u;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	1d1a      	adds	r2, r3, #4
 800143e:	60fa      	str	r2, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	627b      	str	r3, [r7, #36]	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	3b01      	subs	r3, #1
 8001448:	089b      	lsrs	r3, r3, #2
 800144a:	623b      	str	r3, [r7, #32]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 800144c:	e049      	b.n	80014e2 <arm_max_f32+0xbe>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	1d1a      	adds	r2, r3, #4
 8001452:	60fa      	str	r2, [r7, #12]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	617b      	str	r3, [r7, #20]

    maxVal2 = *pSrc++;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	1d1a      	adds	r2, r3, #4
 800145c:	60fa      	str	r2, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 8001462:	6979      	ldr	r1, [r7, #20]
 8001464:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001466:	f7ff fe95 	bl	8001194 <__aeabi_fcmplt>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d004      	beq.n	800147a <arm_max_f32+0x56>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 1u;
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	3301      	adds	r3, #1
 8001478:	61fb      	str	r3, [r7, #28]
    }

    maxVal1 = *pSrc++;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1d1a      	adds	r2, r3, #4
 800147e:	60fa      	str	r2, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal2)
 8001484:	6939      	ldr	r1, [r7, #16]
 8001486:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001488:	f7ff fe84 	bl	8001194 <__aeabi_fcmplt>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d004      	beq.n	800149c <arm_max_f32+0x78>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 2u;
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	3302      	adds	r3, #2
 800149a:	61fb      	str	r3, [r7, #28]
    }

    maxVal2 = *pSrc++;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	1d1a      	adds	r2, r3, #4
 80014a0:	60fa      	str	r2, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 80014a6:	6979      	ldr	r1, [r7, #20]
 80014a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80014aa:	f7ff fe73 	bl	8001194 <__aeabi_fcmplt>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d004      	beq.n	80014be <arm_max_f32+0x9a>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 3u;
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	3303      	adds	r3, #3
 80014bc:	61fb      	str	r3, [r7, #28]
    }

    /* compare for the maximum value */
    if(out < maxVal2)
 80014be:	6939      	ldr	r1, [r7, #16]
 80014c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80014c2:	f7ff fe67 	bl	8001194 <__aeabi_fcmplt>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d004      	beq.n	80014d6 <arm_max_f32+0xb2>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 4u;
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	3304      	adds	r3, #4
 80014d4:	61fb      	str	r3, [r7, #28]
    }

    count += 4u;
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	3304      	adds	r3, #4
 80014da:	61bb      	str	r3, [r7, #24]

    /* Decrement the loop counter */
    blkCnt--;
 80014dc:	6a3b      	ldr	r3, [r7, #32]
 80014de:	3b01      	subs	r3, #1
 80014e0:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80014e2:	6a3b      	ldr	r3, [r7, #32]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1b2      	bne.n	800144e <arm_max_f32+0x2a>
  }

  /* if (blockSize - 1u) is not multiple of 4 */
  blkCnt = (blockSize - 1u) % 4u;
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	3b01      	subs	r3, #1
 80014ec:	f003 0303 	and.w	r3, r3, #3
 80014f0:	623b      	str	r3, [r7, #32]

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80014f2:	e014      	b.n	800151e <arm_max_f32+0xfa>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	1d1a      	adds	r2, r3, #4
 80014f8:	60fa      	str	r2, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal1)
 80014fe:	6979      	ldr	r1, [r7, #20]
 8001500:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001502:	f7ff fe47 	bl	8001194 <__aeabi_fcmplt>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <arm_max_f32+0xf4>
    {
      /* Update the maximum value and it's index */
      out = maxVal1;
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = blockSize - blkCnt;
 8001510:	68ba      	ldr	r2, [r7, #8]
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	61fb      	str	r3, [r7, #28]
    }


    /* Decrement the loop counter */
    blkCnt--;
 8001518:	6a3b      	ldr	r3, [r7, #32]
 800151a:	3b01      	subs	r3, #1
 800151c:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 800151e:	6a3b      	ldr	r3, [r7, #32]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1e7      	bne.n	80014f4 <arm_max_f32+0xd0>

  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001528:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	69fa      	ldr	r2, [r7, #28]
 800152e:	601a      	str	r2, [r3, #0]
}
 8001530:	bf00      	nop
 8001532:	3728      	adds	r7, #40	; 0x28
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <arm_cfft_radix8by2_f32>:
* \endcode
* 
*/

void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 8001538:	b590      	push	{r4, r7, lr}
 800153a:	b0a1      	sub	sp, #132	; 0x84
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	881b      	ldrh	r3, [r3, #0]
 8001546:	66bb      	str	r3, [r7, #104]	; 0x68
    float32_t * pCol1, * pCol2, * pMid1, * pMid2;
    float32_t * p2 = p1 + L;
 8001548:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	4413      	add	r3, r2
 8001550:	677b      	str	r3, [r7, #116]	; 0x74
    const float32_t * tw = (float32_t *) S->pTwiddle;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
    float32_t m0, m1, m2, m3;
    uint32_t l;

    pCol1 = p1;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	667b      	str	r3, [r7, #100]	; 0x64
    pCol2 = p2;
 800155c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800155e:	663b      	str	r3, [r7, #96]	; 0x60

    //    Define new length
    L >>= 1;
 8001560:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001562:	085b      	lsrs	r3, r3, #1
 8001564:	66bb      	str	r3, [r7, #104]	; 0x68
    //    Initialize mid pointers
    pMid1 = p1 + L;
 8001566:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	4413      	add	r3, r2
 800156e:	67fb      	str	r3, [r7, #124]	; 0x7c
    pMid2 = p2 + L;
 8001570:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001576:	4413      	add	r3, r2
 8001578:	67bb      	str	r3, [r7, #120]	; 0x78

    // do two dot Fourier transform
    for ( l = L >> 2; l > 0; l-- ) 
 800157a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800157c:	089b      	lsrs	r3, r3, #2
 800157e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001580:	e196      	b.n	80018b0 <arm_cfft_radix8by2_f32+0x378>
    {
        t1[0] = p1[0];
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	63bb      	str	r3, [r7, #56]	; 0x38
        t1[1] = p1[1];
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	63fb      	str	r3, [r7, #60]	; 0x3c
        t1[2] = p1[2];
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	643b      	str	r3, [r7, #64]	; 0x40
        t1[3] = p1[3];
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	647b      	str	r3, [r7, #68]	; 0x44

        t2[0] = p2[0];
 800159a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	62bb      	str	r3, [r7, #40]	; 0x28
        t2[1] = p2[1];
 80015a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[2] = p2[2];
 80015a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	633b      	str	r3, [r7, #48]	; 0x30
        t2[3] = p2[3];
 80015ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	637b      	str	r3, [r7, #52]	; 0x34

        t3[0] = pMid1[0];
 80015b2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	61bb      	str	r3, [r7, #24]
        t3[1] = pMid1[1];
 80015b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	61fb      	str	r3, [r7, #28]
        t3[2] = pMid1[2];
 80015be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	623b      	str	r3, [r7, #32]
        t3[3] = pMid1[3];
 80015c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24

        t4[0] = pMid2[0];
 80015ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	60bb      	str	r3, [r7, #8]
        t4[1] = pMid2[1];
 80015d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	60fb      	str	r3, [r7, #12]
        t4[2] = pMid2[2];
 80015d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	613b      	str	r3, [r7, #16]
        t4[3] = pMid2[3];
 80015dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	617b      	str	r3, [r7, #20]

        *p1++ = t1[0] + t2[0];
 80015e2:	683c      	ldr	r4, [r7, #0]
 80015e4:	1d23      	adds	r3, r4, #4
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015ec:	4611      	mov	r1, r2
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fb2a 	bl	8000c48 <__addsf3>
 80015f4:	4603      	mov	r3, r0
 80015f6:	6023      	str	r3, [r4, #0]
        *p1++ = t1[1] + t2[1];
 80015f8:	683c      	ldr	r4, [r7, #0]
 80015fa:	1d23      	adds	r3, r4, #4
 80015fc:	603b      	str	r3, [r7, #0]
 80015fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001600:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001602:	4611      	mov	r1, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fb1f 	bl	8000c48 <__addsf3>
 800160a:	4603      	mov	r3, r0
 800160c:	6023      	str	r3, [r4, #0]
        *p1++ = t1[2] + t2[2];
 800160e:	683c      	ldr	r4, [r7, #0]
 8001610:	1d23      	adds	r3, r4, #4
 8001612:	603b      	str	r3, [r7, #0]
 8001614:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001616:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001618:	4611      	mov	r1, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fb14 	bl	8000c48 <__addsf3>
 8001620:	4603      	mov	r3, r0
 8001622:	6023      	str	r3, [r4, #0]
        *p1++ = t1[3] + t2[3];    // col 1
 8001624:	683c      	ldr	r4, [r7, #0]
 8001626:	1d23      	adds	r3, r4, #4
 8001628:	603b      	str	r3, [r7, #0]
 800162a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800162c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff fb09 	bl	8000c48 <__addsf3>
 8001636:	4603      	mov	r3, r0
 8001638:	6023      	str	r3, [r4, #0]

        t2[0] = t1[0] - t2[0];
 800163a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800163c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff faff 	bl	8000c44 <__aeabi_fsub>
 8001646:	4603      	mov	r3, r0
 8001648:	62bb      	str	r3, [r7, #40]	; 0x28
        t2[1] = t1[1] - t2[1];
 800164a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800164c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800164e:	4611      	mov	r1, r2
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff faf7 	bl	8000c44 <__aeabi_fsub>
 8001656:	4603      	mov	r3, r0
 8001658:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[2] = t1[2] - t2[2];
 800165a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800165c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800165e:	4611      	mov	r1, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff faef 	bl	8000c44 <__aeabi_fsub>
 8001666:	4603      	mov	r3, r0
 8001668:	633b      	str	r3, [r7, #48]	; 0x30
        t2[3] = t1[3] - t2[3];    // for col 2
 800166a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800166c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800166e:	4611      	mov	r1, r2
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fae7 	bl	8000c44 <__aeabi_fsub>
 8001676:	4603      	mov	r3, r0
 8001678:	637b      	str	r3, [r7, #52]	; 0x34

        *pMid1++ = t3[0] + t4[0];
 800167a:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 800167c:	1d23      	adds	r3, r4, #4
 800167e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fade 	bl	8000c48 <__addsf3>
 800168c:	4603      	mov	r3, r0
 800168e:	6023      	str	r3, [r4, #0]
        *pMid1++ = t3[1] + t4[1];
 8001690:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8001692:	1d23      	adds	r3, r4, #4
 8001694:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fad3 	bl	8000c48 <__addsf3>
 80016a2:	4603      	mov	r3, r0
 80016a4:	6023      	str	r3, [r4, #0]
        *pMid1++ = t3[2] + t4[2];
 80016a6:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 80016a8:	1d23      	adds	r3, r4, #4
 80016aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	4611      	mov	r1, r2
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fac8 	bl	8000c48 <__addsf3>
 80016b8:	4603      	mov	r3, r0
 80016ba:	6023      	str	r3, [r4, #0]
        *pMid1++ = t3[3] + t4[3]; // col 1
 80016bc:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 80016be:	1d23      	adds	r3, r4, #4
 80016c0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	4611      	mov	r1, r2
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff fabd 	bl	8000c48 <__addsf3>
 80016ce:	4603      	mov	r3, r0
 80016d0:	6023      	str	r3, [r4, #0]

        t4[0] = t4[0] - t3[0];
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4611      	mov	r1, r2
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fab3 	bl	8000c44 <__aeabi_fsub>
 80016de:	4603      	mov	r3, r0
 80016e0:	60bb      	str	r3, [r7, #8]
        t4[1] = t4[1] - t3[1];
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	69fa      	ldr	r2, [r7, #28]
 80016e6:	4611      	mov	r1, r2
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff faab 	bl	8000c44 <__aeabi_fsub>
 80016ee:	4603      	mov	r3, r0
 80016f0:	60fb      	str	r3, [r7, #12]
        t4[2] = t4[2] - t3[2];
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	6a3a      	ldr	r2, [r7, #32]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff faa3 	bl	8000c44 <__aeabi_fsub>
 80016fe:	4603      	mov	r3, r0
 8001700:	613b      	str	r3, [r7, #16]
        t4[3] = t4[3] - t3[3];    // for col 2
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001706:	4611      	mov	r1, r2
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fa9b 	bl	8000c44 <__aeabi_fsub>
 800170e:	4603      	mov	r3, r0
 8001710:	617b      	str	r3, [r7, #20]

        twR = *tw++;
 8001712:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001714:	1d1a      	adds	r2, r3, #4
 8001716:	673a      	str	r2, [r7, #112]	; 0x70
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 800171c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800171e:	1d1a      	adds	r2, r3, #4
 8001720:	673a      	str	r2, [r7, #112]	; 0x70
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	65bb      	str	r3, [r7, #88]	; 0x58

        // multiply by twiddle factors
        m0 = t2[0] * twR;
 8001726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001728:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fb94 	bl	8000e58 <__aeabi_fmul>
 8001730:	4603      	mov	r3, r0
 8001732:	657b      	str	r3, [r7, #84]	; 0x54
        m1 = t2[1] * twI;
 8001734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001736:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fb8d 	bl	8000e58 <__aeabi_fmul>
 800173e:	4603      	mov	r3, r0
 8001740:	653b      	str	r3, [r7, #80]	; 0x50
        m2 = t2[1] * twR;
 8001742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001744:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff fb86 	bl	8000e58 <__aeabi_fmul>
 800174c:	4603      	mov	r3, r0
 800174e:	64fb      	str	r3, [r7, #76]	; 0x4c
        m3 = t2[0] * twI;
 8001750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001752:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fb7f 	bl	8000e58 <__aeabi_fmul>
 800175a:	4603      	mov	r3, r0
 800175c:	64bb      	str	r3, [r7, #72]	; 0x48
        
        // R  =  R  *  Tr - I * Ti
        *p2++ = m0 + m1;
 800175e:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 8001760:	1d23      	adds	r3, r4, #4
 8001762:	677b      	str	r3, [r7, #116]	; 0x74
 8001764:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001766:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001768:	f7ff fa6e 	bl	8000c48 <__addsf3>
 800176c:	4603      	mov	r3, r0
 800176e:	6023      	str	r3, [r4, #0]
        // I  =  I  *  Tr + R * Ti
        *p2++ = m2 - m3;
 8001770:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 8001772:	1d23      	adds	r3, r4, #4
 8001774:	677b      	str	r3, [r7, #116]	; 0x74
 8001776:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001778:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800177a:	f7ff fa63 	bl	8000c44 <__aeabi_fsub>
 800177e:	4603      	mov	r3, r0
 8001780:	6023      	str	r3, [r4, #0]
        
        // use vertical symmetry
        //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
        m0 = t4[0] * twI;
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fb66 	bl	8000e58 <__aeabi_fmul>
 800178c:	4603      	mov	r3, r0
 800178e:	657b      	str	r3, [r7, #84]	; 0x54
        m1 = t4[1] * twR;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fb5f 	bl	8000e58 <__aeabi_fmul>
 800179a:	4603      	mov	r3, r0
 800179c:	653b      	str	r3, [r7, #80]	; 0x50
        m2 = t4[1] * twI;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff fb58 	bl	8000e58 <__aeabi_fmul>
 80017a8:	4603      	mov	r3, r0
 80017aa:	64fb      	str	r3, [r7, #76]	; 0x4c
        m3 = t4[0] * twR;
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fb51 	bl	8000e58 <__aeabi_fmul>
 80017b6:	4603      	mov	r3, r0
 80017b8:	64bb      	str	r3, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 80017ba:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 80017bc:	1d23      	adds	r3, r4, #4
 80017be:	67bb      	str	r3, [r7, #120]	; 0x78
 80017c0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80017c2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80017c4:	f7ff fa3e 	bl	8000c44 <__aeabi_fsub>
 80017c8:	4603      	mov	r3, r0
 80017ca:	6023      	str	r3, [r4, #0]
        *pMid2++ = m2 + m3;
 80017cc:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 80017ce:	1d23      	adds	r3, r4, #4
 80017d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80017d2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80017d4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80017d6:	f7ff fa37 	bl	8000c48 <__addsf3>
 80017da:	4603      	mov	r3, r0
 80017dc:	6023      	str	r3, [r4, #0]

        twR = *tw++;
 80017de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80017e0:	1d1a      	adds	r2, r3, #4
 80017e2:	673a      	str	r2, [r7, #112]	; 0x70
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 80017e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80017ea:	1d1a      	adds	r2, r3, #4
 80017ec:	673a      	str	r2, [r7, #112]	; 0x70
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	65bb      	str	r3, [r7, #88]	; 0x58
        
        m0 = t2[2] * twR;
 80017f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017f4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff fb2e 	bl	8000e58 <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	657b      	str	r3, [r7, #84]	; 0x54
        m1 = t2[3] * twI;
 8001800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001802:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fb27 	bl	8000e58 <__aeabi_fmul>
 800180a:	4603      	mov	r3, r0
 800180c:	653b      	str	r3, [r7, #80]	; 0x50
        m2 = t2[3] * twR;
 800180e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001810:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fb20 	bl	8000e58 <__aeabi_fmul>
 8001818:	4603      	mov	r3, r0
 800181a:	64fb      	str	r3, [r7, #76]	; 0x4c
        m3 = t2[2] * twI;
 800181c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800181e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fb19 	bl	8000e58 <__aeabi_fmul>
 8001826:	4603      	mov	r3, r0
 8001828:	64bb      	str	r3, [r7, #72]	; 0x48
        
        *p2++ = m0 + m1;
 800182a:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 800182c:	1d23      	adds	r3, r4, #4
 800182e:	677b      	str	r3, [r7, #116]	; 0x74
 8001830:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001832:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001834:	f7ff fa08 	bl	8000c48 <__addsf3>
 8001838:	4603      	mov	r3, r0
 800183a:	6023      	str	r3, [r4, #0]
        *p2++ = m2 - m3;
 800183c:	6f7c      	ldr	r4, [r7, #116]	; 0x74
 800183e:	1d23      	adds	r3, r4, #4
 8001840:	677b      	str	r3, [r7, #116]	; 0x74
 8001842:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001844:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001846:	f7ff f9fd 	bl	8000c44 <__aeabi_fsub>
 800184a:	4603      	mov	r3, r0
 800184c:	6023      	str	r3, [r4, #0]
        
        m0 = t4[2] * twI;
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fb00 	bl	8000e58 <__aeabi_fmul>
 8001858:	4603      	mov	r3, r0
 800185a:	657b      	str	r3, [r7, #84]	; 0x54
        m1 = t4[3] * twR;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff faf9 	bl	8000e58 <__aeabi_fmul>
 8001866:	4603      	mov	r3, r0
 8001868:	653b      	str	r3, [r7, #80]	; 0x50
        m2 = t4[3] * twI;
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff faf2 	bl	8000e58 <__aeabi_fmul>
 8001874:	4603      	mov	r3, r0
 8001876:	64fb      	str	r3, [r7, #76]	; 0x4c
        m3 = t4[2] * twR;
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff faeb 	bl	8000e58 <__aeabi_fmul>
 8001882:	4603      	mov	r3, r0
 8001884:	64bb      	str	r3, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 8001886:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 8001888:	1d23      	adds	r3, r4, #4
 800188a:	67bb      	str	r3, [r7, #120]	; 0x78
 800188c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800188e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001890:	f7ff f9d8 	bl	8000c44 <__aeabi_fsub>
 8001894:	4603      	mov	r3, r0
 8001896:	6023      	str	r3, [r4, #0]
        *pMid2++ = m2 + m3;
 8001898:	6fbc      	ldr	r4, [r7, #120]	; 0x78
 800189a:	1d23      	adds	r3, r4, #4
 800189c:	67bb      	str	r3, [r7, #120]	; 0x78
 800189e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80018a0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80018a2:	f7ff f9d1 	bl	8000c48 <__addsf3>
 80018a6:	4603      	mov	r3, r0
 80018a8:	6023      	str	r3, [r4, #0]
    for ( l = L >> 2; l > 0; l-- ) 
 80018aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018ac:	3b01      	subs	r3, #1
 80018ae:	66fb      	str	r3, [r7, #108]	; 0x6c
 80018b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f47f ae65 	bne.w	8001582 <arm_cfft_radix8by2_f32+0x4a>
    }

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2u);
 80018b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80018ba:	b299      	uxth	r1, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685a      	ldr	r2, [r3, #4]
 80018c0:	2302      	movs	r3, #2
 80018c2:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80018c4:	f000 fed0 	bl	8002668 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2u);
 80018c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80018ca:	b299      	uxth	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685a      	ldr	r2, [r3, #4]
 80018d0:	2302      	movs	r3, #2
 80018d2:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80018d4:	f000 fec8 	bl	8002668 <arm_radix8_butterfly_f32>
}
 80018d8:	bf00      	nop
 80018da:	3784      	adds	r7, #132	; 0x84
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd90      	pop	{r4, r7, pc}

080018e0 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b0ad      	sub	sp, #180	; 0xb4
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	085b      	lsrs	r3, r3, #1
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 80018f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	683a      	ldr	r2, [r7, #0]
 80018fe:	4413      	add	r3, r2
 8001900:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 8001904:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800190e:	4413      	add	r3, r2
 8001910:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 8001914:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800191e:	4413      	add	r3, r2
 8001920:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         // points to real values by default
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 8001928:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800192c:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 800192e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001932:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 8001934:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001938:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     // points to imaginary values by default
 800193a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800193e:	3b04      	subs	r3, #4
 8001940:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 8001944:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001948:	3b04      	subs	r3, #4
 800194a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 800194e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001952:	3b04      	subs	r3, #4
 8001954:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 8001958:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001962:	4413      	add	r3, r2
 8001964:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001970:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001974:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001978:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800197c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 8001980:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001984:	085b      	lsrs	r3, r3, #1
 8001986:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    // do four dot Fourier transform

    twMod2 = 2;
 800198a:	2302      	movs	r3, #2
 800198c:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 800198e:	2304      	movs	r3, #4
 8001990:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 8001992:	2306      	movs	r3, #6
 8001994:	667b      	str	r3, [r7, #100]	; 0x64

    // TOP
    p1ap3_0 = p1[0] + p3[0];
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4619      	mov	r1, r3
 80019a2:	4610      	mov	r0, r2
 80019a4:	f7ff f950 	bl	8000c48 <__addsf3>
 80019a8:	4603      	mov	r3, r0
 80019aa:	663b      	str	r3, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4619      	mov	r1, r3
 80019b8:	4610      	mov	r0, r2
 80019ba:	f7ff f943 	bl	8000c44 <__aeabi_fsub>
 80019be:	4603      	mov	r3, r0
 80019c0:	65fb      	str	r3, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	3304      	adds	r3, #4
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019cc:	3304      	adds	r3, #4
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4619      	mov	r1, r3
 80019d2:	4610      	mov	r0, r2
 80019d4:	f7ff f938 	bl	8000c48 <__addsf3>
 80019d8:	4603      	mov	r3, r0
 80019da:	65bb      	str	r3, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	3304      	adds	r3, #4
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019e6:	3304      	adds	r3, #4
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4619      	mov	r1, r3
 80019ec:	4610      	mov	r0, r2
 80019ee:	f7ff f929 	bl	8000c44 <__aeabi_fsub>
 80019f2:	4603      	mov	r3, r0
 80019f4:	657b      	str	r3, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 80019f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019fa:	3304      	adds	r3, #4
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff f921 	bl	8000c48 <__addsf3>
 8001a06:	4603      	mov	r3, r0
 8001a08:	461a      	mov	r2, r3
 8001a0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a0e:	3304      	adds	r3, #4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4619      	mov	r1, r3
 8001a14:	4610      	mov	r0, r2
 8001a16:	f7ff f915 	bl	8000c44 <__aeabi_fsub>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8001a1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4619      	mov	r1, r3
 8001a26:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001a28:	f7ff f90c 	bl	8000c44 <__aeabi_fsub>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	461a      	mov	r2, r3
 8001a30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4619      	mov	r1, r3
 8001a38:	4610      	mov	r0, r2
 8001a3a:	f7ff f905 	bl	8000c48 <__addsf3>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	633b      	str	r3, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8001a42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001a4c:	f7ff f8fa 	bl	8000c44 <__aeabi_fsub>
 8001a50:	4603      	mov	r3, r0
 8001a52:	461a      	mov	r2, r3
 8001a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	f7ff f8f1 	bl	8000c44 <__aeabi_fsub>
 8001a62:	4603      	mov	r3, r0
 8001a64:	61fb      	str	r3, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8001a66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a6a:	3304      	adds	r3, #4
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4619      	mov	r1, r3
 8001a70:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001a72:	f7ff f8e7 	bl	8000c44 <__aeabi_fsub>
 8001a76:	4603      	mov	r3, r0
 8001a78:	461a      	mov	r2, r3
 8001a7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a7e:	3304      	adds	r3, #4
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4619      	mov	r1, r3
 8001a84:	4610      	mov	r0, r2
 8001a86:	f7ff f8dd 	bl	8000c44 <__aeabi_fsub>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	623b      	str	r3, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8001a8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a92:	3304      	adds	r3, #4
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4619      	mov	r1, r3
 8001a98:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001a9a:	f7ff f8d3 	bl	8000c44 <__aeabi_fsub>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001aa6:	3304      	adds	r3, #4
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4610      	mov	r0, r2
 8001aae:	f7ff f8cb 	bl	8000c48 <__addsf3>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	60fb      	str	r3, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8001ab6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff f8c2 	bl	8000c48 <__addsf3>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	f7ff f8b7 	bl	8000c44 <__aeabi_fsub>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	613b      	str	r3, [r7, #16]
    // col 1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8001ada:	683c      	ldr	r4, [r7, #0]
 8001adc:	1d23      	adds	r3, r4, #4
 8001ade:	603b      	str	r3, [r7, #0]
 8001ae0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff f8ad 	bl	8000c48 <__addsf3>
 8001aee:	4603      	mov	r3, r0
 8001af0:	461a      	mov	r2, r3
 8001af2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4619      	mov	r1, r3
 8001afa:	4610      	mov	r0, r2
 8001afc:	f7ff f8a4 	bl	8000c48 <__addsf3>
 8001b00:	4603      	mov	r3, r0
 8001b02:	6023      	str	r3, [r4, #0]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8001b04:	683c      	ldr	r4, [r7, #0]
 8001b06:	1d23      	adds	r3, r4, #4
 8001b08:	603b      	str	r3, [r7, #0]
 8001b0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b0e:	3304      	adds	r3, #4
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff f897 	bl	8000c48 <__addsf3>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001b22:	3304      	adds	r3, #4
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4619      	mov	r1, r3
 8001b28:	4610      	mov	r0, r2
 8001b2a:	f7ff f88d 	bl	8000c48 <__addsf3>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	6023      	str	r3, [r4, #0]

    // Twiddle factors are ones
    *p2++ = t2[0];
 8001b32:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b36:	1d1a      	adds	r2, r3, #4
 8001b38:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001b3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b3e:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8001b40:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001b44:	1d1a      	adds	r2, r3, #4
 8001b46:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001b4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b4c:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 8001b4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b52:	1d1a      	adds	r2, r3, #4
 8001b54:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001b58:	69fa      	ldr	r2, [r7, #28]
 8001b5a:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 8001b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b60:	1d1a      	adds	r2, r3, #4
 8001b62:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001b66:	6a3a      	ldr	r2, [r7, #32]
 8001b68:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 8001b6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001b6e:	1d1a      	adds	r2, r3, #4
 8001b70:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 8001b78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001b7c:	1d1a      	adds	r2, r3, #4
 8001b7e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 8001b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001b8e:	4413      	add	r3, r2
 8001b90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 8001b94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001b9c:	4413      	add	r3, r2
 8001b9e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 8001ba2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001baa:	4413      	add	r3, r2
 8001bac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- ) 
 8001bb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001bb4:	3b02      	subs	r3, #2
 8001bb6:	085b      	lsrs	r3, r3, #1
 8001bb8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001bbc:	e30b      	b.n	80021d6 <arm_cfft_radix8by4_f32+0x8f6>
    {
        // TOP
        p1ap3_0 = p1[0] + p3[0];
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4610      	mov	r0, r2
 8001bcc:	f7ff f83c 	bl	8000c48 <__addsf3>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	663b      	str	r3, [r7, #96]	; 0x60
        p1sp3_0 = p1[0] - p3[0];
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4619      	mov	r1, r3
 8001be0:	4610      	mov	r0, r2
 8001be2:	f7ff f82f 	bl	8000c44 <__aeabi_fsub>
 8001be6:	4603      	mov	r3, r0
 8001be8:	65fb      	str	r3, [r7, #92]	; 0x5c
        p1ap3_1 = p1[1] + p3[1];
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	3304      	adds	r3, #4
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	f7ff f824 	bl	8000c48 <__addsf3>
 8001c00:	4603      	mov	r3, r0
 8001c02:	65bb      	str	r3, [r7, #88]	; 0x58
        p1sp3_1 = p1[1] - p3[1];
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	3304      	adds	r3, #4
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c0e:	3304      	adds	r3, #4
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4619      	mov	r1, r3
 8001c14:	4610      	mov	r0, r2
 8001c16:	f7ff f815 	bl	8000c44 <__aeabi_fsub>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	657b      	str	r3, [r7, #84]	; 0x54
        // col 2
        t2[0] = p1sp3_0 + p2[1] - p4[1];
 8001c1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c22:	3304      	adds	r3, #4
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff f80d 	bl	8000c48 <__addsf3>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	461a      	mov	r2, r3
 8001c32:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c36:	3304      	adds	r3, #4
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	f7ff f801 	bl	8000c44 <__aeabi_fsub>
 8001c42:	4603      	mov	r3, r0
 8001c44:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[1] = p1sp3_1 - p2[0] + p4[0];
 8001c46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001c50:	f7fe fff8 	bl	8000c44 <__aeabi_fsub>
 8001c54:	4603      	mov	r3, r0
 8001c56:	461a      	mov	r2, r3
 8001c58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4610      	mov	r0, r2
 8001c62:	f7fe fff1 	bl	8000c48 <__addsf3>
 8001c66:	4603      	mov	r3, r0
 8001c68:	633b      	str	r3, [r7, #48]	; 0x30
        // col 3
        t3[0] = p1ap3_0 - p2[0] - p4[0];
 8001c6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4619      	mov	r1, r3
 8001c72:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001c74:	f7fe ffe6 	bl	8000c44 <__aeabi_fsub>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4619      	mov	r1, r3
 8001c84:	4610      	mov	r0, r2
 8001c86:	f7fe ffdd 	bl	8000c44 <__aeabi_fsub>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	61fb      	str	r3, [r7, #28]
        t3[1] = p1ap3_1 - p2[1] - p4[1];
 8001c8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001c92:	3304      	adds	r3, #4
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4619      	mov	r1, r3
 8001c98:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001c9a:	f7fe ffd3 	bl	8000c44 <__aeabi_fsub>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001ca6:	3304      	adds	r3, #4
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4619      	mov	r1, r3
 8001cac:	4610      	mov	r0, r2
 8001cae:	f7fe ffc9 	bl	8000c44 <__aeabi_fsub>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	623b      	str	r3, [r7, #32]
        // col 4
        t4[0] = p1sp3_0 - p2[1] + p4[1];
 8001cb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001cba:	3304      	adds	r3, #4
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001cc2:	f7fe ffbf 	bl	8000c44 <__aeabi_fsub>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	461a      	mov	r2, r3
 8001cca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001cce:	3304      	adds	r3, #4
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	f7fe ffb7 	bl	8000c48 <__addsf3>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	60fb      	str	r3, [r7, #12]
        t4[1] = p1sp3_1 + p2[0] - p4[0];
 8001cde:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe ffae 	bl	8000c48 <__addsf3>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
 8001cf0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	f7fe ffa3 	bl	8000c44 <__aeabi_fsub>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	613b      	str	r3, [r7, #16]
        // col 1 - top
        *p1++ = p1ap3_0 + p2[0] + p4[0];
 8001d02:	683c      	ldr	r4, [r7, #0]
 8001d04:	1d23      	adds	r3, r4, #4
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe ff99 	bl	8000c48 <__addsf3>
 8001d16:	4603      	mov	r3, r0
 8001d18:	461a      	mov	r2, r3
 8001d1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4619      	mov	r1, r3
 8001d22:	4610      	mov	r0, r2
 8001d24:	f7fe ff90 	bl	8000c48 <__addsf3>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	6023      	str	r3, [r4, #0]
        *p1++ = p1ap3_1 + p2[1] + p4[1];
 8001d2c:	683c      	ldr	r4, [r7, #0]
 8001d2e:	1d23      	adds	r3, r4, #4
 8001d30:	603b      	str	r3, [r7, #0]
 8001d32:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d36:	3304      	adds	r3, #4
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7fe ff83 	bl	8000c48 <__addsf3>
 8001d42:	4603      	mov	r3, r0
 8001d44:	461a      	mov	r2, r3
 8001d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d4a:	3304      	adds	r3, #4
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4610      	mov	r0, r2
 8001d52:	f7fe ff79 	bl	8000c48 <__addsf3>
 8001d56:	4603      	mov	r3, r0
 8001d58:	6023      	str	r3, [r4, #0]

        // BOTTOM
        p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8001d5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d5e:	3b04      	subs	r3, #4
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d66:	3b04      	subs	r3, #4
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	f7fe ff6b 	bl	8000c48 <__addsf3>
 8001d72:	4603      	mov	r3, r0
 8001d74:	65bb      	str	r3, [r7, #88]	; 0x58
        p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 8001d76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d7a:	3b04      	subs	r3, #4
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d82:	3b04      	subs	r3, #4
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4619      	mov	r1, r3
 8001d88:	4610      	mov	r0, r2
 8001d8a:	f7fe ff5b 	bl	8000c44 <__aeabi_fsub>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	657b      	str	r3, [r7, #84]	; 0x54
        p1ap3_0 = pEnd1[0] + pEnd3[0];
 8001d92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4610      	mov	r0, r2
 8001da2:	f7fe ff51 	bl	8000c48 <__addsf3>
 8001da6:	4603      	mov	r3, r0
 8001da8:	663b      	str	r3, [r7, #96]	; 0x60
        p1sp3_0 = pEnd1[0] - pEnd3[0];
 8001daa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4619      	mov	r1, r3
 8001db8:	4610      	mov	r0, r2
 8001dba:	f7fe ff43 	bl	8000c44 <__aeabi_fsub>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	65fb      	str	r3, [r7, #92]	; 0x5c
        // col 2
        t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 8001dc2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	f7fe ff37 	bl	8000c44 <__aeabi_fsub>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe ff34 	bl	8000c48 <__addsf3>
 8001de0:	4603      	mov	r3, r0
 8001de2:	637b      	str	r3, [r7, #52]	; 0x34
        t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8001de4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4619      	mov	r1, r3
 8001df2:	4610      	mov	r0, r2
 8001df4:	f7fe ff26 	bl	8000c44 <__aeabi_fsub>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e00:	3b04      	subs	r3, #4
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4619      	mov	r1, r3
 8001e06:	4610      	mov	r0, r2
 8001e08:	f7fe ff1c 	bl	8000c44 <__aeabi_fsub>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	461a      	mov	r2, r3
 8001e10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e14:	3b04      	subs	r3, #4
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	f7fe ff14 	bl	8000c48 <__addsf3>
 8001e20:	4603      	mov	r3, r0
 8001e22:	63bb      	str	r3, [r7, #56]	; 0x38
        // col 3
        t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8001e24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e28:	3b04      	subs	r3, #4
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001e30:	f7fe ff08 	bl	8000c44 <__aeabi_fsub>
 8001e34:	4603      	mov	r3, r0
 8001e36:	461a      	mov	r2, r3
 8001e38:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e3c:	3b04      	subs	r3, #4
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4619      	mov	r1, r3
 8001e42:	4610      	mov	r0, r2
 8001e44:	f7fe fefe 	bl	8000c44 <__aeabi_fsub>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
        t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 8001e4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4619      	mov	r1, r3
 8001e54:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001e56:	f7fe fef5 	bl	8000c44 <__aeabi_fsub>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4619      	mov	r1, r3
 8001e66:	4610      	mov	r0, r2
 8001e68:	f7fe feec 	bl	8000c44 <__aeabi_fsub>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	62bb      	str	r3, [r7, #40]	; 0x28
        // col 4
        t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 8001e70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4610      	mov	r0, r2
 8001e80:	f7fe fee0 	bl	8000c44 <__aeabi_fsub>
 8001e84:	4603      	mov	r3, r0
 8001e86:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fedb 	bl	8000c44 <__aeabi_fsub>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	617b      	str	r3, [r7, #20]
        t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8001e92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e96:	3b04      	subs	r3, #4
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e9e:	3b04      	subs	r3, #4
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	f7fe fecd 	bl	8000c44 <__aeabi_fsub>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7fe fec8 	bl	8000c44 <__aeabi_fsub>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	61bb      	str	r3, [r7, #24]
        // col 1 - Bottom
        *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 8001eb8:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8001ebc:	1f23      	subs	r3, r4, #4
 8001ebe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001ec2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe febc 	bl	8000c48 <__addsf3>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4619      	mov	r1, r3
 8001edc:	4610      	mov	r0, r2
 8001ede:	f7fe feb3 	bl	8000c48 <__addsf3>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	6023      	str	r3, [r4, #0]
        *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8001ee6:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8001eea:	1f23      	subs	r3, r4, #4
 8001eec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001ef0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001ef4:	3b04      	subs	r3, #4
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fea4 	bl	8000c48 <__addsf3>
 8001f00:	4603      	mov	r3, r0
 8001f02:	461a      	mov	r2, r3
 8001f04:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001f08:	3b04      	subs	r3, #4
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4610      	mov	r0, r2
 8001f10:	f7fe fe9a 	bl	8000c48 <__addsf3>
 8001f14:	4603      	mov	r3, r0
 8001f16:	6023      	str	r3, [r4, #0]

        // COL 2
        // read twiddle factors
        twR = *tw2++;
 8001f18:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001f1c:	1d1a      	adds	r2, r3, #4
 8001f1e:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	653b      	str	r3, [r7, #80]	; 0x50
        twI = *tw2++;
 8001f26:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001f2a:	1d1a      	adds	r2, r3, #4
 8001f2c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	64fb      	str	r3, [r7, #76]	; 0x4c
        // multiply by twiddle factors
        //  let    Z1 = a + i(b),   Z2 = c + i(d)
        //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)
        
        // Top
        m0 = t2[0] * twR;
 8001f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f36:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe ff8d 	bl	8000e58 <__aeabi_fmul>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	64bb      	str	r3, [r7, #72]	; 0x48
        m1 = t2[1] * twI;
 8001f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f44:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe ff86 	bl	8000e58 <__aeabi_fmul>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	647b      	str	r3, [r7, #68]	; 0x44
        m2 = t2[1] * twR;
 8001f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f52:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe ff7f 	bl	8000e58 <__aeabi_fmul>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	643b      	str	r3, [r7, #64]	; 0x40
        m3 = t2[0] * twI;
 8001f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f60:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe ff78 	bl	8000e58 <__aeabi_fmul>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        
        *p2++ = m0 + m1;
 8001f6c:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8001f70:	1d23      	adds	r3, r4, #4
 8001f72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001f76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001f78:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001f7a:	f7fe fe65 	bl	8000c48 <__addsf3>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	6023      	str	r3, [r4, #0]
        *p2++ = m2 - m3;
 8001f82:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8001f86:	1d23      	adds	r3, r4, #4
 8001f88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001f8c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001f8e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001f90:	f7fe fe58 	bl	8000c44 <__aeabi_fsub>
 8001f94:	4603      	mov	r3, r0
 8001f96:	6023      	str	r3, [r4, #0]
        // use vertical symmetry col 2
        // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
        // Bottom
        m0 = t2[3] * twI;
 8001f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f9a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7fe ff5b 	bl	8000e58 <__aeabi_fmul>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	64bb      	str	r3, [r7, #72]	; 0x48
        m1 = t2[2] * twR;
 8001fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fa8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe ff54 	bl	8000e58 <__aeabi_fmul>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	647b      	str	r3, [r7, #68]	; 0x44
        m2 = t2[2] * twI;
 8001fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fb6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe ff4d 	bl	8000e58 <__aeabi_fmul>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	643b      	str	r3, [r7, #64]	; 0x40
        m3 = t2[3] * twR;
 8001fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fc4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7fe ff46 	bl	8000e58 <__aeabi_fmul>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	63fb      	str	r3, [r7, #60]	; 0x3c
        
        *pEnd2-- = m0 - m1;
 8001fd0:	f8d7 40a8 	ldr.w	r4, [r7, #168]	; 0xa8
 8001fd4:	1f23      	subs	r3, r4, #4
 8001fd6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001fda:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001fdc:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001fde:	f7fe fe31 	bl	8000c44 <__aeabi_fsub>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	6023      	str	r3, [r4, #0]
        *pEnd2-- = m2 + m3;
 8001fe6:	f8d7 40a8 	ldr.w	r4, [r7, #168]	; 0xa8
 8001fea:	1f23      	subs	r3, r4, #4
 8001fec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001ff0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001ff2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001ff4:	f7fe fe28 	bl	8000c48 <__addsf3>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	6023      	str	r3, [r4, #0]

        // COL 3
        twR = tw3[0];
 8001ffc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw3[1];
 8002004:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw3 += twMod3;
 800200c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8002014:	4413      	add	r3, r2
 8002016:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        // Top
        m0 = t3[0] * twR;
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe ff1a 	bl	8000e58 <__aeabi_fmul>
 8002024:	4603      	mov	r3, r0
 8002026:	64bb      	str	r3, [r7, #72]	; 0x48
        m1 = t3[1] * twI;
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800202c:	4618      	mov	r0, r3
 800202e:	f7fe ff13 	bl	8000e58 <__aeabi_fmul>
 8002032:	4603      	mov	r3, r0
 8002034:	647b      	str	r3, [r7, #68]	; 0x44
        m2 = t3[1] * twR;
 8002036:	6a3b      	ldr	r3, [r7, #32]
 8002038:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe ff0c 	bl	8000e58 <__aeabi_fmul>
 8002040:	4603      	mov	r3, r0
 8002042:	643b      	str	r3, [r7, #64]	; 0x40
        m3 = t3[0] * twI;
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe ff05 	bl	8000e58 <__aeabi_fmul>
 800204e:	4603      	mov	r3, r0
 8002050:	63fb      	str	r3, [r7, #60]	; 0x3c
        
        *p3++ = m0 + m1;
 8002052:	f8d7 408c 	ldr.w	r4, [r7, #140]	; 0x8c
 8002056:	1d23      	adds	r3, r4, #4
 8002058:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800205c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800205e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002060:	f7fe fdf2 	bl	8000c48 <__addsf3>
 8002064:	4603      	mov	r3, r0
 8002066:	6023      	str	r3, [r4, #0]
        *p3++ = m2 - m3;
 8002068:	f8d7 408c 	ldr.w	r4, [r7, #140]	; 0x8c
 800206c:	1d23      	adds	r3, r4, #4
 800206e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002072:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002074:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002076:	f7fe fde5 	bl	8000c44 <__aeabi_fsub>
 800207a:	4603      	mov	r3, r0
 800207c:	6023      	str	r3, [r4, #0]
        // use vertical symmetry col 3
        // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
        // Bottom
        m0 = -t3[3] * twR;
 800207e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002080:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002084:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002086:	4618      	mov	r0, r3
 8002088:	f7fe fee6 	bl	8000e58 <__aeabi_fmul>
 800208c:	4603      	mov	r3, r0
 800208e:	64bb      	str	r3, [r7, #72]	; 0x48
        m1 = t3[2] * twI;
 8002090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002092:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fedf 	bl	8000e58 <__aeabi_fmul>
 800209a:	4603      	mov	r3, r0
 800209c:	647b      	str	r3, [r7, #68]	; 0x44
        m2 = t3[2] * twR;
 800209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe fed8 	bl	8000e58 <__aeabi_fmul>
 80020a8:	4603      	mov	r3, r0
 80020aa:	643b      	str	r3, [r7, #64]	; 0x40
        m3 = t3[3] * twI;
 80020ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ae:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7fe fed1 	bl	8000e58 <__aeabi_fmul>
 80020b6:	4603      	mov	r3, r0
 80020b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        
        *pEnd3-- = m0 - m1;
 80020ba:	f8d7 40a4 	ldr.w	r4, [r7, #164]	; 0xa4
 80020be:	1f23      	subs	r3, r4, #4
 80020c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80020c4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80020c6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80020c8:	f7fe fdbc 	bl	8000c44 <__aeabi_fsub>
 80020cc:	4603      	mov	r3, r0
 80020ce:	6023      	str	r3, [r4, #0]
        *pEnd3-- = m3 - m2;
 80020d0:	f8d7 40a4 	ldr.w	r4, [r7, #164]	; 0xa4
 80020d4:	1f23      	subs	r3, r4, #4
 80020d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80020da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80020dc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80020de:	f7fe fdb1 	bl	8000c44 <__aeabi_fsub>
 80020e2:	4603      	mov	r3, r0
 80020e4:	6023      	str	r3, [r4, #0]
        
        // COL 4
        twR = tw4[0];
 80020e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw4[1];
 80020ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw4 += twMod4;
 80020f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80020fe:	4413      	add	r3, r2
 8002100:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        // Top
        m0 = t4[0] * twR;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002108:	4618      	mov	r0, r3
 800210a:	f7fe fea5 	bl	8000e58 <__aeabi_fmul>
 800210e:	4603      	mov	r3, r0
 8002110:	64bb      	str	r3, [r7, #72]	; 0x48
        m1 = t4[1] * twI;
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe fe9e 	bl	8000e58 <__aeabi_fmul>
 800211c:	4603      	mov	r3, r0
 800211e:	647b      	str	r3, [r7, #68]	; 0x44
        m2 = t4[1] * twR;
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe fe97 	bl	8000e58 <__aeabi_fmul>
 800212a:	4603      	mov	r3, r0
 800212c:	643b      	str	r3, [r7, #64]	; 0x40
        m3 = t4[0] * twI;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002132:	4618      	mov	r0, r3
 8002134:	f7fe fe90 	bl	8000e58 <__aeabi_fmul>
 8002138:	4603      	mov	r3, r0
 800213a:	63fb      	str	r3, [r7, #60]	; 0x3c
        
        *p4++ = m0 + m1;
 800213c:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
 8002140:	1d23      	adds	r3, r4, #4
 8002142:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002146:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002148:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800214a:	f7fe fd7d 	bl	8000c48 <__addsf3>
 800214e:	4603      	mov	r3, r0
 8002150:	6023      	str	r3, [r4, #0]
        *p4++ = m2 - m3;
 8002152:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
 8002156:	1d23      	adds	r3, r4, #4
 8002158:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800215c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800215e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002160:	f7fe fd70 	bl	8000c44 <__aeabi_fsub>
 8002164:	4603      	mov	r3, r0
 8002166:	6023      	str	r3, [r4, #0]
        // use vertical symmetry col 4
        // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
        // Bottom
        m0 = t4[3] * twI;
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe fe73 	bl	8000e58 <__aeabi_fmul>
 8002172:	4603      	mov	r3, r0
 8002174:	64bb      	str	r3, [r7, #72]	; 0x48
        m1 = t4[2] * twR;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fe6c 	bl	8000e58 <__aeabi_fmul>
 8002180:	4603      	mov	r3, r0
 8002182:	647b      	str	r3, [r7, #68]	; 0x44
        m2 = t4[2] * twI;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe fe65 	bl	8000e58 <__aeabi_fmul>
 800218e:	4603      	mov	r3, r0
 8002190:	643b      	str	r3, [r7, #64]	; 0x40
        m3 = t4[3] * twR;
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002196:	4618      	mov	r0, r3
 8002198:	f7fe fe5e 	bl	8000e58 <__aeabi_fmul>
 800219c:	4603      	mov	r3, r0
 800219e:	63fb      	str	r3, [r7, #60]	; 0x3c
        
        *pEnd4-- = m0 - m1;
 80021a0:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 80021a4:	1f23      	subs	r3, r4, #4
 80021a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80021aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80021ac:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80021ae:	f7fe fd49 	bl	8000c44 <__aeabi_fsub>
 80021b2:	4603      	mov	r3, r0
 80021b4:	6023      	str	r3, [r4, #0]
        *pEnd4-- = m2 + m3;
 80021b6:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 80021ba:	1f23      	subs	r3, r4, #4
 80021bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80021c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80021c2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80021c4:	f7fe fd40 	bl	8000c48 <__addsf3>
 80021c8:	4603      	mov	r3, r0
 80021ca:	6023      	str	r3, [r4, #0]
    for (l = (L - 2) >> 1; l > 0; l-- ) 
 80021cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021d0:	3b01      	subs	r3, #1
 80021d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80021d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f47f acef 	bne.w	8001bbe <arm_cfft_radix8by4_f32+0x2de>
    }

    //MIDDLE
    // Twiddle factors are 
    //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
    p1ap3_0 = p1[0] + p3[0];
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4619      	mov	r1, r3
 80021ec:	4610      	mov	r0, r2
 80021ee:	f7fe fd2b 	bl	8000c48 <__addsf3>
 80021f2:	4603      	mov	r3, r0
 80021f4:	663b      	str	r3, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	4610      	mov	r0, r2
 8002204:	f7fe fd1e 	bl	8000c44 <__aeabi_fsub>
 8002208:	4603      	mov	r3, r0
 800220a:	65fb      	str	r3, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	3304      	adds	r3, #4
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002216:	3304      	adds	r3, #4
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4619      	mov	r1, r3
 800221c:	4610      	mov	r0, r2
 800221e:	f7fe fd13 	bl	8000c48 <__addsf3>
 8002222:	4603      	mov	r3, r0
 8002224:	65bb      	str	r3, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	3304      	adds	r3, #4
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002230:	3304      	adds	r3, #4
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4619      	mov	r1, r3
 8002236:	4610      	mov	r0, r2
 8002238:	f7fe fd04 	bl	8000c44 <__aeabi_fsub>
 800223c:	4603      	mov	r3, r0
 800223e:	657b      	str	r3, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8002240:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002244:	3304      	adds	r3, #4
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe fcfc 	bl	8000c48 <__addsf3>
 8002250:	4603      	mov	r3, r0
 8002252:	461a      	mov	r2, r3
 8002254:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002258:	3304      	adds	r3, #4
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4619      	mov	r1, r3
 800225e:	4610      	mov	r0, r2
 8002260:	f7fe fcf0 	bl	8000c44 <__aeabi_fsub>
 8002264:	4603      	mov	r3, r0
 8002266:	62fb      	str	r3, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8002268:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4619      	mov	r1, r3
 8002270:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002272:	f7fe fce7 	bl	8000c44 <__aeabi_fsub>
 8002276:	4603      	mov	r3, r0
 8002278:	461a      	mov	r2, r3
 800227a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4619      	mov	r1, r3
 8002282:	4610      	mov	r0, r2
 8002284:	f7fe fce0 	bl	8000c48 <__addsf3>
 8002288:	4603      	mov	r3, r0
 800228a:	633b      	str	r3, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800228c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4619      	mov	r1, r3
 8002294:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002296:	f7fe fcd5 	bl	8000c44 <__aeabi_fsub>
 800229a:	4603      	mov	r3, r0
 800229c:	461a      	mov	r2, r3
 800229e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4619      	mov	r1, r3
 80022a6:	4610      	mov	r0, r2
 80022a8:	f7fe fccc 	bl	8000c44 <__aeabi_fsub>
 80022ac:	4603      	mov	r3, r0
 80022ae:	61fb      	str	r3, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 80022b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80022b4:	3304      	adds	r3, #4
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4619      	mov	r1, r3
 80022ba:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80022bc:	f7fe fcc2 	bl	8000c44 <__aeabi_fsub>
 80022c0:	4603      	mov	r3, r0
 80022c2:	461a      	mov	r2, r3
 80022c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022c8:	3304      	adds	r3, #4
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	4610      	mov	r0, r2
 80022d0:	f7fe fcb8 	bl	8000c44 <__aeabi_fsub>
 80022d4:	4603      	mov	r3, r0
 80022d6:	623b      	str	r3, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80022d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80022dc:	3304      	adds	r3, #4
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4619      	mov	r1, r3
 80022e2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80022e4:	f7fe fcae 	bl	8000c44 <__aeabi_fsub>
 80022e8:	4603      	mov	r3, r0
 80022ea:	461a      	mov	r2, r3
 80022ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022f0:	3304      	adds	r3, #4
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4619      	mov	r1, r3
 80022f6:	4610      	mov	r0, r2
 80022f8:	f7fe fca6 	bl	8000c48 <__addsf3>
 80022fc:	4603      	mov	r3, r0
 80022fe:	60fb      	str	r3, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8002300:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002308:	4618      	mov	r0, r3
 800230a:	f7fe fc9d 	bl	8000c48 <__addsf3>
 800230e:	4603      	mov	r3, r0
 8002310:	461a      	mov	r2, r3
 8002312:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4619      	mov	r1, r3
 800231a:	4610      	mov	r0, r2
 800231c:	f7fe fc92 	bl	8000c44 <__aeabi_fsub>
 8002320:	4603      	mov	r3, r0
 8002322:	613b      	str	r3, [r7, #16]
    // col 1 - Top
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8002324:	683c      	ldr	r4, [r7, #0]
 8002326:	1d23      	adds	r3, r4, #4
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe fc88 	bl	8000c48 <__addsf3>
 8002338:	4603      	mov	r3, r0
 800233a:	461a      	mov	r2, r3
 800233c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4619      	mov	r1, r3
 8002344:	4610      	mov	r0, r2
 8002346:	f7fe fc7f 	bl	8000c48 <__addsf3>
 800234a:	4603      	mov	r3, r0
 800234c:	6023      	str	r3, [r4, #0]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800234e:	683c      	ldr	r4, [r7, #0]
 8002350:	1d23      	adds	r3, r4, #4
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002358:	3304      	adds	r3, #4
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe fc72 	bl	8000c48 <__addsf3>
 8002364:	4603      	mov	r3, r0
 8002366:	461a      	mov	r2, r3
 8002368:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800236c:	3304      	adds	r3, #4
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4619      	mov	r1, r3
 8002372:	4610      	mov	r0, r2
 8002374:	f7fe fc68 	bl	8000c48 <__addsf3>
 8002378:	4603      	mov	r3, r0
 800237a:	6023      	str	r3, [r4, #0]

    // COL 2
    twR = tw2[0];
 800237c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8002384:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 800238c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800238e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe fd61 	bl	8000e58 <__aeabi_fmul>
 8002396:	4603      	mov	r3, r0
 8002398:	64bb      	str	r3, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 800239a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800239c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe fd5a 	bl	8000e58 <__aeabi_fmul>
 80023a4:	4603      	mov	r3, r0
 80023a6:	647b      	str	r3, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 80023a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023aa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe fd53 	bl	8000e58 <__aeabi_fmul>
 80023b2:	4603      	mov	r3, r0
 80023b4:	643b      	str	r3, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 80023b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023b8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe fd4c 	bl	8000e58 <__aeabi_fmul>
 80023c0:	4603      	mov	r3, r0
 80023c2:	63fb      	str	r3, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 80023c4:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 80023c8:	1d23      	adds	r3, r4, #4
 80023ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80023ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80023d0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80023d2:	f7fe fc39 	bl	8000c48 <__addsf3>
 80023d6:	4603      	mov	r3, r0
 80023d8:	6023      	str	r3, [r4, #0]
    *p2++ = m2 - m3;
 80023da:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 80023de:	1d23      	adds	r3, r4, #4
 80023e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80023e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80023e6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80023e8:	f7fe fc2c 	bl	8000c44 <__aeabi_fsub>
 80023ec:	4603      	mov	r3, r0
 80023ee:	6023      	str	r3, [r4, #0]
    // COL 3
    twR = tw3[0];
 80023f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 80023f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002404:	4618      	mov	r0, r3
 8002406:	f7fe fd27 	bl	8000e58 <__aeabi_fmul>
 800240a:	4603      	mov	r3, r0
 800240c:	64bb      	str	r3, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 800240e:	6a3b      	ldr	r3, [r7, #32]
 8002410:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fd20 	bl	8000e58 <__aeabi_fmul>
 8002418:	4603      	mov	r3, r0
 800241a:	647b      	str	r3, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 800241c:	6a3b      	ldr	r3, [r7, #32]
 800241e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe fd19 	bl	8000e58 <__aeabi_fmul>
 8002426:	4603      	mov	r3, r0
 8002428:	643b      	str	r3, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe fd12 	bl	8000e58 <__aeabi_fmul>
 8002434:	4603      	mov	r3, r0
 8002436:	63fb      	str	r3, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 8002438:	f8d7 408c 	ldr.w	r4, [r7, #140]	; 0x8c
 800243c:	1d23      	adds	r3, r4, #4
 800243e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002442:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002444:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002446:	f7fe fbff 	bl	8000c48 <__addsf3>
 800244a:	4603      	mov	r3, r0
 800244c:	6023      	str	r3, [r4, #0]
    *p3++ = m2 - m3;
 800244e:	f8d7 408c 	ldr.w	r4, [r7, #140]	; 0x8c
 8002452:	1d23      	adds	r3, r4, #4
 8002454:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002458:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800245a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800245c:	f7fe fbf2 	bl	8000c44 <__aeabi_fsub>
 8002460:	4603      	mov	r3, r0
 8002462:	6023      	str	r3, [r4, #0]
    // COL 4
    twR = tw4[0];
 8002464:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 800246c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002478:	4618      	mov	r0, r3
 800247a:	f7fe fced 	bl	8000e58 <__aeabi_fmul>
 800247e:	4603      	mov	r3, r0
 8002480:	64bb      	str	r3, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe fce6 	bl	8000e58 <__aeabi_fmul>
 800248c:	4603      	mov	r3, r0
 800248e:	647b      	str	r3, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe fcdf 	bl	8000e58 <__aeabi_fmul>
 800249a:	4603      	mov	r3, r0
 800249c:	643b      	str	r3, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe fcd8 	bl	8000e58 <__aeabi_fmul>
 80024a8:	4603      	mov	r3, r0
 80024aa:	63fb      	str	r3, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 80024ac:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
 80024b0:	1d23      	adds	r3, r4, #4
 80024b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80024b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80024b8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80024ba:	f7fe fbc5 	bl	8000c48 <__addsf3>
 80024be:	4603      	mov	r3, r0
 80024c0:	6023      	str	r3, [r4, #0]
    *p4++ = m2 - m3;
 80024c2:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
 80024c6:	1d23      	adds	r3, r4, #4
 80024c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80024cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80024ce:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80024d0:	f7fe fbb8 	bl	8000c44 <__aeabi_fsub>
 80024d4:	4603      	mov	r3, r0
 80024d6:	6023      	str	r3, [r4, #0]

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4u);
 80024d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80024dc:	b299      	uxth	r1, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685a      	ldr	r2, [r3, #4]
 80024e2:	2304      	movs	r3, #4
 80024e4:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80024e6:	f000 f8bf 	bl	8002668 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4u);
 80024ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80024ee:	b299      	uxth	r1, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685a      	ldr	r2, [r3, #4]
 80024f4:	2304      	movs	r3, #4
 80024f6:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80024f8:	f000 f8b6 	bl	8002668 <arm_radix8_butterfly_f32>
    // third col
    arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4u);
 80024fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002500:	b299      	uxth	r1, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	2304      	movs	r3, #4
 8002508:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800250a:	f000 f8ad 	bl	8002668 <arm_radix8_butterfly_f32>
    // fourth col
    arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4u);
 800250e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002512:	b299      	uxth	r1, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	2304      	movs	r3, #4
 800251a:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800251c:	f000 f8a4 	bl	8002668 <arm_radix8_butterfly_f32>
}
 8002520:	bf00      	nop
 8002522:	37b4      	adds	r7, #180	; 0xb4
 8002524:	46bd      	mov	sp, r7
 8002526:	bd90      	pop	{r4, r7, pc}

08002528 <arm_cfft_f32>:
void arm_cfft_f32( 
    const arm_cfft_instance_f32 * S, 
    float32_t * p1,
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
 8002528:	b590      	push	{r4, r7, lr}
 800252a:	b089      	sub	sp, #36	; 0x24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	4611      	mov	r1, r2
 8002534:	461a      	mov	r2, r3
 8002536:	460b      	mov	r3, r1
 8002538:	71fb      	strb	r3, [r7, #7]
 800253a:	4613      	mov	r3, r2
 800253c:	71bb      	strb	r3, [r7, #6]
    uint32_t  L = S->fftLen, l;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	617b      	str	r3, [r7, #20]
    float32_t invL, * pSrc;

    if(ifftFlag == 1u)
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d115      	bne.n	8002576 <arm_cfft_f32+0x4e>
    {
        /*  Conjugate input data  */
        pSrc = p1 + 1;
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	3304      	adds	r3, #4
 800254e:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 8002550:	2300      	movs	r3, #0
 8002552:	61fb      	str	r3, [r7, #28]
 8002554:	e00b      	b.n	800256e <arm_cfft_f32+0x46>
        {
            *pSrc = -*pSrc;
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	601a      	str	r2, [r3, #0]
            pSrc += 2;
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	3308      	adds	r3, #8
 8002566:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	3301      	adds	r3, #1
 800256c:	61fb      	str	r3, [r7, #28]
 800256e:	69fa      	ldr	r2, [r7, #28]
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	429a      	cmp	r2, r3
 8002574:	d3ef      	bcc.n	8002556 <arm_cfft_f32+0x2e>
        }
    }

    switch (L) 
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800257c:	d024      	beq.n	80025c8 <arm_cfft_f32+0xa0>
 800257e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002582:	d80b      	bhi.n	800259c <arm_cfft_f32+0x74>
 8002584:	2b20      	cmp	r3, #32
 8002586:	d01f      	beq.n	80025c8 <arm_cfft_f32+0xa0>
 8002588:	2b20      	cmp	r3, #32
 800258a:	d802      	bhi.n	8002592 <arm_cfft_f32+0x6a>
 800258c:	2b10      	cmp	r3, #16
 800258e:	d016      	beq.n	80025be <arm_cfft_f32+0x96>
 8002590:	e028      	b.n	80025e4 <arm_cfft_f32+0xbc>
 8002592:	2b40      	cmp	r3, #64	; 0x40
 8002594:	d01d      	beq.n	80025d2 <arm_cfft_f32+0xaa>
 8002596:	2b80      	cmp	r3, #128	; 0x80
 8002598:	d011      	beq.n	80025be <arm_cfft_f32+0x96>
 800259a:	e023      	b.n	80025e4 <arm_cfft_f32+0xbc>
 800259c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025a0:	d00d      	beq.n	80025be <arm_cfft_f32+0x96>
 80025a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025a6:	d803      	bhi.n	80025b0 <arm_cfft_f32+0x88>
 80025a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025ac:	d011      	beq.n	80025d2 <arm_cfft_f32+0xaa>
 80025ae:	e019      	b.n	80025e4 <arm_cfft_f32+0xbc>
 80025b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025b4:	d008      	beq.n	80025c8 <arm_cfft_f32+0xa0>
 80025b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025ba:	d00a      	beq.n	80025d2 <arm_cfft_f32+0xaa>
 80025bc:	e012      	b.n	80025e4 <arm_cfft_f32+0xbc>
    {
    case 16: 
    case 128:
    case 1024:
        arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 80025be:	68b9      	ldr	r1, [r7, #8]
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f7fe ffb9 	bl	8001538 <arm_cfft_radix8by2_f32>
        break;
 80025c6:	e00d      	b.n	80025e4 <arm_cfft_f32+0xbc>
    case 32:
    case 256:
    case 2048:
        arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 80025c8:	68b9      	ldr	r1, [r7, #8]
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f7ff f988 	bl	80018e0 <arm_cfft_radix8by4_f32>
        break;
 80025d0:	e008      	b.n	80025e4 <arm_cfft_f32+0xbc>
    case 64:
    case 512:
    case 4096:
        arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	b299      	uxth	r1, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	2301      	movs	r3, #1
 80025dc:	68b8      	ldr	r0, [r7, #8]
 80025de:	f000 f843 	bl	8002668 <arm_radix8_butterfly_f32>
        break;
 80025e2:	bf00      	nop
    }  

    if( bitReverseFlag )
 80025e4:	79bb      	ldrb	r3, [r7, #6]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d007      	beq.n	80025fa <arm_cfft_f32+0xd2>
        arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	8999      	ldrh	r1, [r3, #12]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	461a      	mov	r2, r3
 80025f4:	68b8      	ldr	r0, [r7, #8]
 80025f6:	f7fd fe1f 	bl	8000238 <arm_bitreversal_32>

    if(ifftFlag == 1u)
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d12f      	bne.n	8002660 <arm_cfft_f32+0x138>
    {
        invL = 1.0f/(float32_t)L;
 8002600:	6978      	ldr	r0, [r7, #20]
 8002602:	f7fe fbd1 	bl	8000da8 <__aeabi_ui2f>
 8002606:	4603      	mov	r3, r0
 8002608:	4619      	mov	r1, r3
 800260a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800260e:	f7fe fcd7 	bl	8000fc0 <__aeabi_fdiv>
 8002612:	4603      	mov	r3, r0
 8002614:	613b      	str	r3, [r7, #16]
        /*  Conjugate and scale output data */
        pSrc = p1;
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
 800261e:	e01b      	b.n	8002658 <arm_cfft_f32+0x130>
        {
            *pSrc++ *=   invL ;
 8002620:	69bc      	ldr	r4, [r7, #24]
 8002622:	1d23      	adds	r3, r4, #4
 8002624:	61bb      	str	r3, [r7, #24]
 8002626:	6823      	ldr	r3, [r4, #0]
 8002628:	6939      	ldr	r1, [r7, #16]
 800262a:	4618      	mov	r0, r3
 800262c:	f7fe fc14 	bl	8000e58 <__aeabi_fmul>
 8002630:	4603      	mov	r3, r0
 8002632:	6023      	str	r3, [r4, #0]
            *pSrc  = -(*pSrc) * invL;
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800263c:	6939      	ldr	r1, [r7, #16]
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fc0a 	bl	8000e58 <__aeabi_fmul>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	601a      	str	r2, [r3, #0]
            pSrc++;
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	3304      	adds	r3, #4
 8002650:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3301      	adds	r3, #1
 8002656:	61fb      	str	r3, [r7, #28]
 8002658:	69fa      	ldr	r2, [r7, #28]
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	429a      	cmp	r2, r3
 800265e:	d3df      	bcc.n	8002620 <arm_cfft_f32+0xf8>
        }
    }
}
 8002660:	bf00      	nop
 8002662:	3724      	adds	r7, #36	; 0x24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd90      	pop	{r4, r7, pc}

08002668 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b0bd      	sub	sp, #244	; 0xf4
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	607a      	str	r2, [r7, #4]
 8002672:	461a      	mov	r2, r3
 8002674:	460b      	mov	r3, r1
 8002676:	817b      	strh	r3, [r7, #10]
 8002678:	4613      	mov	r3, r2
 800267a:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 800267c:	4b09      	ldr	r3, [pc, #36]	; (80026a4 <arm_radix8_butterfly_f32+0x3c>)
 800267e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 8002682:	897b      	ldrh	r3, [r7, #10]
 8002684:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   
   do 
   {
      n1 = n2;
 8002688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800268c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 8002690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002694:	08db      	lsrs	r3, r3, #3
 8002696:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 800269a:	2300      	movs	r3, #0
 800269c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80026a0:	e002      	b.n	80026a8 <arm_radix8_butterfly_f32+0x40>
 80026a2:	bf00      	nop
 80026a4:	3f3504f3 	.word	0x3f3504f3
      
      do
      {
         i2 = i1 + n2;
 80026a8:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80026ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026b0:	4413      	add	r3, r2
 80026b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 80026b6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80026ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026be:	4413      	add	r3, r2
 80026c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 80026c4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80026c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026cc:	4413      	add	r3, r2
 80026ce:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 80026d2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80026d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026da:	4413      	add	r3, r2
 80026dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 80026e0:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80026e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026e8:	4413      	add	r3, r2
 80026ea:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 80026ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80026f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026f6:	4413      	add	r3, r2
 80026f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 80026fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002704:	4413      	add	r3, r2
 8002706:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800270a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	4413      	add	r3, r2
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	4413      	add	r3, r2
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4619      	mov	r1, r3
 8002724:	f7fe fa90 	bl	8000c48 <__addsf3>
 8002728:	4603      	mov	r3, r0
 800272a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800272e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	4413      	add	r3, r2
 8002738:	6818      	ldr	r0, [r3, #0]
 800273a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	4413      	add	r3, r2
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4619      	mov	r1, r3
 8002748:	f7fe fa7c 	bl	8000c44 <__aeabi_fsub>
 800274c:	4603      	mov	r3, r0
 800274e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8002752:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	4413      	add	r3, r2
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	4413      	add	r3, r2
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4619      	mov	r1, r3
 800276c:	f7fe fa6c 	bl	8000c48 <__addsf3>
 8002770:	4603      	mov	r3, r0
 8002772:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8002776:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800277a:	00db      	lsls	r3, r3, #3
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4413      	add	r3, r2
 8002780:	6818      	ldr	r0, [r3, #0]
 8002782:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	4413      	add	r3, r2
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4619      	mov	r1, r3
 8002790:	f7fe fa58 	bl	8000c44 <__aeabi_fsub>
 8002794:	4603      	mov	r3, r0
 8002796:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800279a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	4413      	add	r3, r2
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4413      	add	r3, r2
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4619      	mov	r1, r3
 80027b4:	f7fe fa48 	bl	8000c48 <__addsf3>
 80027b8:	4603      	mov	r3, r0
 80027ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80027be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	6818      	ldr	r0, [r3, #0]
 80027ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	68fa      	ldr	r2, [r7, #12]
 80027d2:	4413      	add	r3, r2
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4619      	mov	r1, r3
 80027d8:	f7fe fa34 	bl	8000c44 <__aeabi_fsub>
 80027dc:	4603      	mov	r3, r0
 80027de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 80027e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	4413      	add	r3, r2
 80027ec:	6818      	ldr	r0, [r3, #0]
 80027ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	68fa      	ldr	r2, [r7, #12]
 80027f6:	4413      	add	r3, r2
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4619      	mov	r1, r3
 80027fc:	f7fe fa24 	bl	8000c48 <__addsf3>
 8002800:	4603      	mov	r3, r0
 8002802:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8002806:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	4413      	add	r3, r2
 8002810:	6818      	ldr	r0, [r3, #0]
 8002812:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	68fa      	ldr	r2, [r7, #12]
 800281a:	4413      	add	r3, r2
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4619      	mov	r1, r3
 8002820:	f7fe fa10 	bl	8000c44 <__aeabi_fsub>
 8002824:	4603      	mov	r3, r0
 8002826:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 800282a:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800282e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002832:	f7fe fa07 	bl	8000c44 <__aeabi_fsub>
 8002836:	4603      	mov	r3, r0
 8002838:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
         r1 = r1 + r3;
 800283c:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8002840:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002844:	f7fe fa00 	bl	8000c48 <__addsf3>
 8002848:	4603      	mov	r3, r0
 800284a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 800284e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002852:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8002856:	f7fe f9f5 	bl	8000c44 <__aeabi_fsub>
 800285a:	4603      	mov	r3, r0
 800285c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 8002860:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002864:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8002868:	f7fe f9ee 	bl	8000c48 <__addsf3>
 800286c:	4603      	mov	r3, r0
 800286e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;   
 8002872:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	18d4      	adds	r4, r2, r3
 800287c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002880:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002884:	f7fe f9e0 	bl	8000c48 <__addsf3>
 8002888:	4603      	mov	r3, r0
 800288a:	6023      	str	r3, [r4, #0]
         pSrc[2 * i5] = r1 - r2;
 800288c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	18d4      	adds	r4, r2, r3
 8002896:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800289a:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800289e:	f7fe f9d1 	bl	8000c44 <__aeabi_fsub>
 80028a2:	4603      	mov	r3, r0
 80028a4:	6023      	str	r3, [r4, #0]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80028a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	3304      	adds	r3, #4
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	4413      	add	r3, r2
 80028b2:	6818      	ldr	r0, [r3, #0]
 80028b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	3304      	adds	r3, #4
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	4413      	add	r3, r2
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4619      	mov	r1, r3
 80028c4:	f7fe f9c0 	bl	8000c48 <__addsf3>
 80028c8:	4603      	mov	r3, r0
 80028ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80028ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	3304      	adds	r3, #4
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	4413      	add	r3, r2
 80028da:	6818      	ldr	r0, [r3, #0]
 80028dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	3304      	adds	r3, #4
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4413      	add	r3, r2
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4619      	mov	r1, r3
 80028ec:	f7fe f9aa 	bl	8000c44 <__aeabi_fsub>
 80028f0:	4603      	mov	r3, r0
 80028f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80028f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	3304      	adds	r3, #4
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	4413      	add	r3, r2
 8002902:	6818      	ldr	r0, [r3, #0]
 8002904:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002908:	00db      	lsls	r3, r3, #3
 800290a:	3304      	adds	r3, #4
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	4413      	add	r3, r2
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4619      	mov	r1, r3
 8002914:	f7fe f998 	bl	8000c48 <__addsf3>
 8002918:	4603      	mov	r3, r0
 800291a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800291e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	3304      	adds	r3, #4
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4413      	add	r3, r2
 800292a:	6818      	ldr	r0, [r3, #0]
 800292c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	3304      	adds	r3, #4
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	4413      	add	r3, r2
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4619      	mov	r1, r3
 800293c:	f7fe f982 	bl	8000c44 <__aeabi_fsub>
 8002940:	4603      	mov	r3, r0
 8002942:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8002946:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	3304      	adds	r3, #4
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	4413      	add	r3, r2
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	3304      	adds	r3, #4
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	4413      	add	r3, r2
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4619      	mov	r1, r3
 8002964:	f7fe f970 	bl	8000c48 <__addsf3>
 8002968:	4603      	mov	r3, r0
 800296a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800296e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	3304      	adds	r3, #4
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	4413      	add	r3, r2
 800297a:	6818      	ldr	r0, [r3, #0]
 800297c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	3304      	adds	r3, #4
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	4413      	add	r3, r2
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4619      	mov	r1, r3
 800298c:	f7fe f95a 	bl	8000c44 <__aeabi_fsub>
 8002990:	4603      	mov	r3, r0
 8002992:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8002996:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	3304      	adds	r3, #4
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	4413      	add	r3, r2
 80029a2:	6818      	ldr	r0, [r3, #0]
 80029a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	3304      	adds	r3, #4
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	4413      	add	r3, r2
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4619      	mov	r1, r3
 80029b4:	f7fe f948 	bl	8000c48 <__addsf3>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 80029be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	3304      	adds	r3, #4
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	4413      	add	r3, r2
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	3304      	adds	r3, #4
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	4413      	add	r3, r2
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4619      	mov	r1, r3
 80029dc:	f7fe f932 	bl	8000c44 <__aeabi_fsub>
 80029e0:	4603      	mov	r3, r0
 80029e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
         t2 = r1 - s3;
 80029e6:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80029ea:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80029ee:	f7fe f929 	bl	8000c44 <__aeabi_fsub>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
         r1 = r1 + s3;
 80029f8:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80029fc:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002a00:	f7fe f922 	bl	8000c48 <__addsf3>
 8002a04:	4603      	mov	r3, r0
 8002a06:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 8002a0a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002a0e:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8002a12:	f7fe f917 	bl	8000c44 <__aeabi_fsub>
 8002a16:	4603      	mov	r3, r0
 8002a18:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 8002a1c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002a20:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8002a24:	f7fe f910 	bl	8000c48 <__addsf3>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8002a2e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002a32:	00db      	lsls	r3, r3, #3
 8002a34:	3304      	adds	r3, #4
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	18d4      	adds	r4, r2, r3
 8002a3a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002a3e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002a42:	f7fe f901 	bl	8000c48 <__addsf3>
 8002a46:	4603      	mov	r3, r0
 8002a48:	6023      	str	r3, [r4, #0]
         pSrc[2 * i5 + 1] = r1 - r2;
 8002a4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002a4e:	00db      	lsls	r3, r3, #3
 8002a50:	3304      	adds	r3, #4
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	18d4      	adds	r4, r2, r3
 8002a56:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002a5a:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002a5e:	f7fe f8f1 	bl	8000c44 <__aeabi_fsub>
 8002a62:	4603      	mov	r3, r0
 8002a64:	6023      	str	r3, [r4, #0]
         pSrc[2 * i3]     = t1 + s3;
 8002a66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	18d4      	adds	r4, r2, r3
 8002a70:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8002a74:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002a78:	f7fe f8e6 	bl	8000c48 <__addsf3>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	6023      	str	r3, [r4, #0]
         pSrc[2 * i7]     = t1 - s3;
 8002a80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a84:	00db      	lsls	r3, r3, #3
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	18d4      	adds	r4, r2, r3
 8002a8a:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8002a8e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002a92:	f7fe f8d7 	bl	8000c44 <__aeabi_fsub>
 8002a96:	4603      	mov	r3, r0
 8002a98:	6023      	str	r3, [r4, #0]
         pSrc[2 * i3 + 1] = t2 - r3;
 8002a9a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002a9e:	00db      	lsls	r3, r3, #3
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	18d4      	adds	r4, r2, r3
 8002aa6:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8002aaa:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002aae:	f7fe f8c9 	bl	8000c44 <__aeabi_fsub>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	6023      	str	r3, [r4, #0]
         pSrc[2 * i7 + 1] = t2 + r3;
 8002ab6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002aba:	00db      	lsls	r3, r3, #3
 8002abc:	3304      	adds	r3, #4
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	18d4      	adds	r4, r2, r3
 8002ac2:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8002ac6:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002aca:	f7fe f8bd 	bl	8000c48 <__addsf3>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	6023      	str	r3, [r4, #0]
         r1 = (r6 - r8) * C81;
 8002ad2:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8002ad6:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8002ada:	f7fe f8b3 	bl	8000c44 <__aeabi_fsub>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7fe f9b7 	bl	8000e58 <__aeabi_fmul>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 8002af0:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8002af4:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8002af8:	f7fe f8a6 	bl	8000c48 <__addsf3>
 8002afc:	4603      	mov	r3, r0
 8002afe:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fe f9a8 	bl	8000e58 <__aeabi_fmul>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 8002b0e:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002b12:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8002b16:	f7fe f895 	bl	8000c44 <__aeabi_fsub>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7fe f999 	bl	8000e58 <__aeabi_fmul>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 8002b2c:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002b30:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8002b34:	f7fe f888 	bl	8000c48 <__addsf3>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe f98a 	bl	8000e58 <__aeabi_fmul>
 8002b44:	4603      	mov	r3, r0
 8002b46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
         t1 = r5 - r1;
 8002b4a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8002b4e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8002b52:	f7fe f877 	bl	8000c44 <__aeabi_fsub>
 8002b56:	4603      	mov	r3, r0
 8002b58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
         r5 = r5 + r1;
 8002b5c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8002b60:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8002b64:	f7fe f870 	bl	8000c48 <__addsf3>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 8002b6e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8002b72:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8002b76:	f7fe f865 	bl	8000c44 <__aeabi_fsub>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 8002b80:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8002b84:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8002b88:	f7fe f85e 	bl	8000c48 <__addsf3>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 8002b92:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002b96:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8002b9a:	f7fe f853 	bl	8000c44 <__aeabi_fsub>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
         s5 = s5 + r2;
 8002ba4:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002ba8:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8002bac:	f7fe f84c 	bl	8000c48 <__addsf3>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
         s8 = s7 - s6;
 8002bb6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002bba:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002bbe:	f7fe f841 	bl	8000c44 <__aeabi_fsub>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
         s7 = s7 + s6;
 8002bc8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002bcc:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002bd0:	f7fe f83a 	bl	8000c48 <__addsf3>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 8002bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	18d4      	adds	r4, r2, r3
 8002be4:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002be8:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8002bec:	f7fe f82c 	bl	8000c48 <__addsf3>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	6023      	str	r3, [r4, #0]
         pSrc[2 * i8]     = r5 - s7;
 8002bf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	18d4      	adds	r4, r2, r3
 8002bfe:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002c02:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8002c06:	f7fe f81d 	bl	8000c44 <__aeabi_fsub>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	6023      	str	r3, [r4, #0]
         pSrc[2 * i6]     = t1 + s8;
 8002c0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	18d4      	adds	r4, r2, r3
 8002c18:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002c1c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002c20:	f7fe f812 	bl	8000c48 <__addsf3>
 8002c24:	4603      	mov	r3, r0
 8002c26:	6023      	str	r3, [r4, #0]
         pSrc[2 * i4]     = t1 - s8;
 8002c28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	18d4      	adds	r4, r2, r3
 8002c32:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002c36:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002c3a:	f7fe f803 	bl	8000c44 <__aeabi_fsub>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	6023      	str	r3, [r4, #0]
         pSrc[2 * i2 + 1] = s5 - r7;
 8002c42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	3304      	adds	r3, #4
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	18d4      	adds	r4, r2, r3
 8002c4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c52:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8002c56:	f7fd fff5 	bl	8000c44 <__aeabi_fsub>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	6023      	str	r3, [r4, #0]
         pSrc[2 * i8 + 1] = s5 + r7;
 8002c5e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	3304      	adds	r3, #4
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	18d4      	adds	r4, r2, r3
 8002c6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c6e:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8002c72:	f7fd ffe9 	bl	8000c48 <__addsf3>
 8002c76:	4603      	mov	r3, r0
 8002c78:	6023      	str	r3, [r4, #0]
         pSrc[2 * i6 + 1] = t2 - r8;
 8002c7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	3304      	adds	r3, #4
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	18d4      	adds	r4, r2, r3
 8002c86:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8002c8a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002c8e:	f7fd ffd9 	bl	8000c44 <__aeabi_fsub>
 8002c92:	4603      	mov	r3, r0
 8002c94:	6023      	str	r3, [r4, #0]
         pSrc[2 * i4 + 1] = t2 + r8;
 8002c96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	18d4      	adds	r4, r2, r3
 8002ca2:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8002ca6:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002caa:	f7fd ffcd 	bl	8000c48 <__addsf3>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	6023      	str	r3, [r4, #0]
         
         i1 += n1;
 8002cb2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8002cb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002cba:	4413      	add	r3, r2
 8002cbc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while(i1 < fftLen);
 8002cc0:	897a      	ldrh	r2, [r7, #10]
 8002cc2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	f63f acee 	bhi.w	80026a8 <arm_radix8_butterfly_f32+0x40>
      
      if(n2 < 8)
 8002ccc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cd0:	2b07      	cmp	r3, #7
 8002cd2:	f240 84ba 	bls.w	800364a <arm_radix8_butterfly_f32+0xfe2>
         break;
      
      ia1 = 0;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      
      do
      {      
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 8002ce2:	893a      	ldrh	r2, [r7, #8]
 8002ce4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002ce8:	4413      	add	r3, r2
 8002cea:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 8002cec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002cee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 8002cf2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002cf6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002cf8:	4413      	add	r3, r2
 8002cfa:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 8002cfc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002cfe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d00:	4413      	add	r3, r2
 8002d02:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 8002d04:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002d06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d08:	4413      	add	r3, r2
 8002d0a:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 8002d0c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002d0e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d10:	4413      	add	r3, r2
 8002d12:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 8002d14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002d16:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d18:	4413      	add	r3, r2
 8002d1a:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 8002d1c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002d1e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d20:	4413      	add	r3, r2
 8002d22:	667b      	str	r3, [r7, #100]	; 0x64
                  
         co2 = pCoef[2 * ia1];
 8002d24:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002d28:	00db      	lsls	r3, r3, #3
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 8002d32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	4413      	add	r3, r2
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 8002d3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	4413      	add	r3, r2
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 8002d4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	4413      	add	r3, r2
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 8002d56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 8002d62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	4413      	add	r3, r2
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 8002d6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	4413      	add	r3, r2
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 8002d7a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	3304      	adds	r3, #4
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 8002d8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d8c:	00db      	lsls	r3, r3, #3
 8002d8e:	3304      	adds	r3, #4
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	4413      	add	r3, r2
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 8002d98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	4413      	add	r3, r2
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 8002da6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002da8:	00db      	lsls	r3, r3, #3
 8002daa:	3304      	adds	r3, #4
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	4413      	add	r3, r2
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 8002db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	3304      	adds	r3, #4
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 8002dc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	3304      	adds	r3, #4
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	4413      	add	r3, r2
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];         
 8002dd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	4413      	add	r3, r2
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
         
         i1 = j;
 8002dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002de2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         
         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 8002de6:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8002dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dee:	4413      	add	r3, r2
 8002df0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 8002df4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8002df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dfc:	4413      	add	r3, r2
 8002dfe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 8002e02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e0a:	4413      	add	r3, r2
 8002e0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 8002e10:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8002e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e18:	4413      	add	r3, r2
 8002e1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 8002e1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e26:	4413      	add	r3, r2
 8002e28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 8002e2c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e34:	4413      	add	r3, r2
 8002e36:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 8002e3a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e42:	4413      	add	r3, r2
 8002e44:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8002e48:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	4413      	add	r3, r2
 8002e52:	6818      	ldr	r0, [r3, #0]
 8002e54:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4619      	mov	r1, r3
 8002e62:	f7fd fef1 	bl	8000c48 <__addsf3>
 8002e66:	4603      	mov	r3, r0
 8002e68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8002e6c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	4413      	add	r3, r2
 8002e76:	6818      	ldr	r0, [r3, #0]
 8002e78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	4413      	add	r3, r2
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4619      	mov	r1, r3
 8002e86:	f7fd fedd 	bl	8000c44 <__aeabi_fsub>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8002e90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	4413      	add	r3, r2
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	f7fd fecd 	bl	8000c48 <__addsf3>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8002eb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002eb8:	00db      	lsls	r3, r3, #3
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	6818      	ldr	r0, [r3, #0]
 8002ec0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	4413      	add	r3, r2
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f7fd feb9 	bl	8000c44 <__aeabi_fsub>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8002ed8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	6818      	ldr	r0, [r3, #0]
 8002ee4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4413      	add	r3, r2
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f7fd fea9 	bl	8000c48 <__addsf3>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8002efc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	4413      	add	r3, r2
 8002f06:	6818      	ldr	r0, [r3, #0]
 8002f08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	4413      	add	r3, r2
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4619      	mov	r1, r3
 8002f16:	f7fd fe95 	bl	8000c44 <__aeabi_fsub>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8002f20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	4413      	add	r3, r2
 8002f2a:	6818      	ldr	r0, [r3, #0]
 8002f2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f30:	00db      	lsls	r3, r3, #3
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	4413      	add	r3, r2
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f7fd fe85 	bl	8000c48 <__addsf3>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8002f44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	6818      	ldr	r0, [r3, #0]
 8002f50:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	4413      	add	r3, r2
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f7fd fe71 	bl	8000c44 <__aeabi_fsub>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 8002f68:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8002f6c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002f70:	f7fd fe68 	bl	8000c44 <__aeabi_fsub>
 8002f74:	4603      	mov	r3, r0
 8002f76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
            r1 = r1 + r3;
 8002f7a:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8002f7e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002f82:	f7fd fe61 	bl	8000c48 <__addsf3>
 8002f86:	4603      	mov	r3, r0
 8002f88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 8002f8c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002f90:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8002f94:	f7fd fe56 	bl	8000c44 <__aeabi_fsub>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 8002f9e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002fa2:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8002fa6:	f7fd fe4f 	bl	8000c48 <__addsf3>
 8002faa:	4603      	mov	r3, r0
 8002fac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 8002fb0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	18d4      	adds	r4, r2, r3
 8002fba:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002fbe:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002fc2:	f7fd fe41 	bl	8000c48 <__addsf3>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	6023      	str	r3, [r4, #0]
            r2 = r1 - r2;
 8002fca:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002fce:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8002fd2:	f7fd fe37 	bl	8000c44 <__aeabi_fsub>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8002fdc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	3304      	adds	r3, #4
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	6818      	ldr	r0, [r3, #0]
 8002fea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	f7fd fe25 	bl	8000c48 <__addsf3>
 8002ffe:	4603      	mov	r3, r0
 8003000:	62bb      	str	r3, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8003002:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	3304      	adds	r3, #4
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	4413      	add	r3, r2
 800300e:	6818      	ldr	r0, [r3, #0]
 8003010:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003014:	00db      	lsls	r3, r3, #3
 8003016:	3304      	adds	r3, #4
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4619      	mov	r1, r3
 8003020:	f7fd fe10 	bl	8000c44 <__aeabi_fsub>
 8003024:	4603      	mov	r3, r0
 8003026:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800302a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	3304      	adds	r3, #4
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	4413      	add	r3, r2
 8003036:	6818      	ldr	r0, [r3, #0]
 8003038:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800303c:	00db      	lsls	r3, r3, #3
 800303e:	3304      	adds	r3, #4
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	4413      	add	r3, r2
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4619      	mov	r1, r3
 8003048:	f7fd fdfe 	bl	8000c48 <__addsf3>
 800304c:	4603      	mov	r3, r0
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8003050:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	3304      	adds	r3, #4
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4413      	add	r3, r2
 800305c:	6818      	ldr	r0, [r3, #0]
 800305e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	3304      	adds	r3, #4
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4413      	add	r3, r2
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4619      	mov	r1, r3
 800306e:	f7fd fde9 	bl	8000c44 <__aeabi_fsub>
 8003072:	4603      	mov	r3, r0
 8003074:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8003078:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	3304      	adds	r3, #4
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	4413      	add	r3, r2
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	3304      	adds	r3, #4
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	4413      	add	r3, r2
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4619      	mov	r1, r3
 8003096:	f7fd fdd7 	bl	8000c48 <__addsf3>
 800309a:	4603      	mov	r3, r0
 800309c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 80030a0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80030a4:	00db      	lsls	r3, r3, #3
 80030a6:	3304      	adds	r3, #4
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4413      	add	r3, r2
 80030ac:	6818      	ldr	r0, [r3, #0]
 80030ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	3304      	adds	r3, #4
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	4413      	add	r3, r2
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4619      	mov	r1, r3
 80030be:	f7fd fdc1 	bl	8000c44 <__aeabi_fsub>
 80030c2:	4603      	mov	r3, r0
 80030c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80030c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	3304      	adds	r3, #4
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	4413      	add	r3, r2
 80030d4:	6818      	ldr	r0, [r3, #0]
 80030d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	3304      	adds	r3, #4
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	4413      	add	r3, r2
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4619      	mov	r1, r3
 80030e6:	f7fd fdaf 	bl	8000c48 <__addsf3>
 80030ea:	4603      	mov	r3, r0
 80030ec:	623b      	str	r3, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 80030ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	3304      	adds	r3, #4
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	4413      	add	r3, r2
 80030fa:	6818      	ldr	r0, [r3, #0]
 80030fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	3304      	adds	r3, #4
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	4413      	add	r3, r2
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4619      	mov	r1, r3
 800310c:	f7fd fd9a 	bl	8000c44 <__aeabi_fsub>
 8003110:	4603      	mov	r3, r0
 8003112:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            t2 = s1 - s3;
 8003116:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800311a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800311c:	f7fd fd92 	bl	8000c44 <__aeabi_fsub>
 8003120:	4603      	mov	r3, r0
 8003122:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            s1 = s1 + s3;
 8003126:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800312a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800312c:	f7fd fd8c 	bl	8000c48 <__addsf3>
 8003130:	4603      	mov	r3, r0
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28
            s3 = s2 - s4;
 8003134:	6a39      	ldr	r1, [r7, #32]
 8003136:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003138:	f7fd fd84 	bl	8000c44 <__aeabi_fsub>
 800313c:	4603      	mov	r3, r0
 800313e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 8003142:	6a39      	ldr	r1, [r7, #32]
 8003144:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003146:	f7fd fd7f 	bl	8000c48 <__addsf3>
 800314a:	4603      	mov	r3, r0
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
            r1 = t1 + s3;
 800314e:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8003152:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8003156:	f7fd fd77 	bl	8000c48 <__addsf3>
 800315a:	4603      	mov	r3, r0
 800315c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 8003160:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8003164:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8003168:	f7fd fd6c 	bl	8000c44 <__aeabi_fsub>
 800316c:	4603      	mov	r3, r0
 800316e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8003172:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	3304      	adds	r3, #4
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	18d4      	adds	r4, r2, r3
 800317e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003180:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003182:	f7fd fd61 	bl	8000c48 <__addsf3>
 8003186:	4603      	mov	r3, r0
 8003188:	6023      	str	r3, [r4, #0]
            s2 = s1 - s2;
 800318a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800318c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800318e:	f7fd fd59 	bl	8000c44 <__aeabi_fsub>
 8003192:	4603      	mov	r3, r0
 8003194:	627b      	str	r3, [r7, #36]	; 0x24
            s1 = t2 - r3;
 8003196:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 800319a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800319e:	f7fd fd51 	bl	8000c44 <__aeabi_fsub>
 80031a2:	4603      	mov	r3, r0
 80031a4:	62bb      	str	r3, [r7, #40]	; 0x28
            t2 = t2 + r3;
 80031a6:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 80031aa:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80031ae:	f7fd fd4b 	bl	8000c48 <__addsf3>
 80031b2:	4603      	mov	r3, r0
 80031b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            p1 = co5 * r2;
 80031b8:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80031bc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80031be:	f7fd fe4b 	bl	8000e58 <__aeabi_fmul>
 80031c2:	4603      	mov	r3, r0
 80031c4:	61fb      	str	r3, [r7, #28]
            p2 = si5 * s2;
 80031c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80031ca:	f7fd fe45 	bl	8000e58 <__aeabi_fmul>
 80031ce:	4603      	mov	r3, r0
 80031d0:	61bb      	str	r3, [r7, #24]
            p3 = co5 * s2;
 80031d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031d4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80031d6:	f7fd fe3f 	bl	8000e58 <__aeabi_fmul>
 80031da:	4603      	mov	r3, r0
 80031dc:	617b      	str	r3, [r7, #20]
            p4 = si5 * r2;
 80031de:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80031e2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80031e4:	f7fd fe38 	bl	8000e58 <__aeabi_fmul>
 80031e8:	4603      	mov	r3, r0
 80031ea:	613b      	str	r3, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 80031ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	18d4      	adds	r4, r2, r3
 80031f6:	69b9      	ldr	r1, [r7, #24]
 80031f8:	69f8      	ldr	r0, [r7, #28]
 80031fa:	f7fd fd25 	bl	8000c48 <__addsf3>
 80031fe:	4603      	mov	r3, r0
 8003200:	6023      	str	r3, [r4, #0]
            pSrc[2 * i5 + 1] = p3 - p4;
 8003202:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003206:	00db      	lsls	r3, r3, #3
 8003208:	3304      	adds	r3, #4
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	18d4      	adds	r4, r2, r3
 800320e:	6939      	ldr	r1, [r7, #16]
 8003210:	6978      	ldr	r0, [r7, #20]
 8003212:	f7fd fd17 	bl	8000c44 <__aeabi_fsub>
 8003216:	4603      	mov	r3, r0
 8003218:	6023      	str	r3, [r4, #0]
            p1 = co3 * r1;
 800321a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800321e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8003220:	f7fd fe1a 	bl	8000e58 <__aeabi_fmul>
 8003224:	4603      	mov	r3, r0
 8003226:	61fb      	str	r3, [r7, #28]
            p2 = si3 * s1;
 8003228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800322a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800322c:	f7fd fe14 	bl	8000e58 <__aeabi_fmul>
 8003230:	4603      	mov	r3, r0
 8003232:	61bb      	str	r3, [r7, #24]
            p3 = co3 * s1;
 8003234:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003236:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8003238:	f7fd fe0e 	bl	8000e58 <__aeabi_fmul>
 800323c:	4603      	mov	r3, r0
 800323e:	617b      	str	r3, [r7, #20]
            p4 = si3 * r1;
 8003240:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8003244:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003246:	f7fd fe07 	bl	8000e58 <__aeabi_fmul>
 800324a:	4603      	mov	r3, r0
 800324c:	613b      	str	r3, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 800324e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	18d4      	adds	r4, r2, r3
 8003258:	69b9      	ldr	r1, [r7, #24]
 800325a:	69f8      	ldr	r0, [r7, #28]
 800325c:	f7fd fcf4 	bl	8000c48 <__addsf3>
 8003260:	4603      	mov	r3, r0
 8003262:	6023      	str	r3, [r4, #0]
            pSrc[2 * i3 + 1] = p3 - p4;
 8003264:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	3304      	adds	r3, #4
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	18d4      	adds	r4, r2, r3
 8003270:	6939      	ldr	r1, [r7, #16]
 8003272:	6978      	ldr	r0, [r7, #20]
 8003274:	f7fd fce6 	bl	8000c44 <__aeabi_fsub>
 8003278:	4603      	mov	r3, r0
 800327a:	6023      	str	r3, [r4, #0]
            p1 = co7 * t1;
 800327c:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8003280:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003282:	f7fd fde9 	bl	8000e58 <__aeabi_fmul>
 8003286:	4603      	mov	r3, r0
 8003288:	61fb      	str	r3, [r7, #28]
            p2 = si7 * t2;
 800328a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800328e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003290:	f7fd fde2 	bl	8000e58 <__aeabi_fmul>
 8003294:	4603      	mov	r3, r0
 8003296:	61bb      	str	r3, [r7, #24]
            p3 = co7 * t2;
 8003298:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800329c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800329e:	f7fd fddb 	bl	8000e58 <__aeabi_fmul>
 80032a2:	4603      	mov	r3, r0
 80032a4:	617b      	str	r3, [r7, #20]
            p4 = si7 * t1;
 80032a6:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80032aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032ac:	f7fd fdd4 	bl	8000e58 <__aeabi_fmul>
 80032b0:	4603      	mov	r3, r0
 80032b2:	613b      	str	r3, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 80032b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	18d4      	adds	r4, r2, r3
 80032be:	69b9      	ldr	r1, [r7, #24]
 80032c0:	69f8      	ldr	r0, [r7, #28]
 80032c2:	f7fd fcc1 	bl	8000c48 <__addsf3>
 80032c6:	4603      	mov	r3, r0
 80032c8:	6023      	str	r3, [r4, #0]
            pSrc[2 * i7 + 1] = p3 - p4;
 80032ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032ce:	00db      	lsls	r3, r3, #3
 80032d0:	3304      	adds	r3, #4
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	18d4      	adds	r4, r2, r3
 80032d6:	6939      	ldr	r1, [r7, #16]
 80032d8:	6978      	ldr	r0, [r7, #20]
 80032da:	f7fd fcb3 	bl	8000c44 <__aeabi_fsub>
 80032de:	4603      	mov	r3, r0
 80032e0:	6023      	str	r3, [r4, #0]
            r1 = (r6 - r8) * C81;
 80032e2:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 80032e6:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 80032ea:	f7fd fcab 	bl	8000c44 <__aeabi_fsub>
 80032ee:	4603      	mov	r3, r0
 80032f0:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7fd fdaf 	bl	8000e58 <__aeabi_fmul>
 80032fa:	4603      	mov	r3, r0
 80032fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 8003300:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8003304:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8003308:	f7fd fc9e 	bl	8000c48 <__addsf3>
 800330c:	4603      	mov	r3, r0
 800330e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8003312:	4618      	mov	r0, r3
 8003314:	f7fd fda0 	bl	8000e58 <__aeabi_fmul>
 8003318:	4603      	mov	r3, r0
 800331a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 800331e:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8003322:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8003326:	f7fd fc8d 	bl	8000c44 <__aeabi_fsub>
 800332a:	4603      	mov	r3, r0
 800332c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8003330:	4618      	mov	r0, r3
 8003332:	f7fd fd91 	bl	8000e58 <__aeabi_fmul>
 8003336:	4603      	mov	r3, r0
 8003338:	62bb      	str	r3, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 800333a:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800333e:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8003342:	f7fd fc81 	bl	8000c48 <__addsf3>
 8003346:	4603      	mov	r3, r0
 8003348:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800334c:	4618      	mov	r0, r3
 800334e:	f7fd fd83 	bl	8000e58 <__aeabi_fmul>
 8003352:	4603      	mov	r3, r0
 8003354:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
            t1 = r5 - r1;
 8003358:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800335c:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8003360:	f7fd fc70 	bl	8000c44 <__aeabi_fsub>
 8003364:	4603      	mov	r3, r0
 8003366:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
            r5 = r5 + r1;
 800336a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800336e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8003372:	f7fd fc69 	bl	8000c48 <__addsf3>
 8003376:	4603      	mov	r3, r0
 8003378:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 800337c:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8003380:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8003384:	f7fd fc5e 	bl	8000c44 <__aeabi_fsub>
 8003388:	4603      	mov	r3, r0
 800338a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 800338e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8003392:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8003396:	f7fd fc57 	bl	8000c48 <__addsf3>
 800339a:	4603      	mov	r3, r0
 800339c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 80033a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033a2:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80033a6:	f7fd fc4d 	bl	8000c44 <__aeabi_fsub>
 80033aa:	4603      	mov	r3, r0
 80033ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            s5 = s5 + s1;
 80033b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033b2:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80033b6:	f7fd fc47 	bl	8000c48 <__addsf3>
 80033ba:	4603      	mov	r3, r0
 80033bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            s8 = s7 - s6;
 80033c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80033c4:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80033c8:	f7fd fc3c 	bl	8000c44 <__aeabi_fsub>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            s7 = s7 + s6;
 80033d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80033d6:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80033da:	f7fd fc35 	bl	8000c48 <__addsf3>
 80033de:	4603      	mov	r3, r0
 80033e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            r1 = r5 + s7;
 80033e4:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80033e8:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80033ec:	f7fd fc2c 	bl	8000c48 <__addsf3>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 80033f6:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80033fa:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80033fe:	f7fd fc21 	bl	8000c44 <__aeabi_fsub>
 8003402:	4603      	mov	r3, r0
 8003404:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 8003408:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800340c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8003410:	f7fd fc1a 	bl	8000c48 <__addsf3>
 8003414:	4603      	mov	r3, r0
 8003416:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
            t1 = t1 - s8;
 800341a:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800341e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8003422:	f7fd fc0f 	bl	8000c44 <__aeabi_fsub>
 8003426:	4603      	mov	r3, r0
 8003428:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
            s1 = s5 - r7;
 800342c:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003430:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8003434:	f7fd fc06 	bl	8000c44 <__aeabi_fsub>
 8003438:	4603      	mov	r3, r0
 800343a:	62bb      	str	r3, [r7, #40]	; 0x28
            s5 = s5 + r7;
 800343c:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003440:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8003444:	f7fd fc00 	bl	8000c48 <__addsf3>
 8003448:	4603      	mov	r3, r0
 800344a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            s6 = t2 - r8;
 800344e:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8003452:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8003456:	f7fd fbf5 	bl	8000c44 <__aeabi_fsub>
 800345a:	4603      	mov	r3, r0
 800345c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
            t2 = t2 + r8;
 8003460:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8003464:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8003468:	f7fd fbee 	bl	8000c48 <__addsf3>
 800346c:	4603      	mov	r3, r0
 800346e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            p1 = co2 * r1;
 8003472:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8003476:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003478:	f7fd fcee 	bl	8000e58 <__aeabi_fmul>
 800347c:	4603      	mov	r3, r0
 800347e:	61fb      	str	r3, [r7, #28]
            p2 = si2 * s1;
 8003480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003482:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003484:	f7fd fce8 	bl	8000e58 <__aeabi_fmul>
 8003488:	4603      	mov	r3, r0
 800348a:	61bb      	str	r3, [r7, #24]
            p3 = co2 * s1;
 800348c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800348e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003490:	f7fd fce2 	bl	8000e58 <__aeabi_fmul>
 8003494:	4603      	mov	r3, r0
 8003496:	617b      	str	r3, [r7, #20]
            p4 = si2 * r1;
 8003498:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800349c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800349e:	f7fd fcdb 	bl	8000e58 <__aeabi_fmul>
 80034a2:	4603      	mov	r3, r0
 80034a4:	613b      	str	r3, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 80034a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	18d4      	adds	r4, r2, r3
 80034b0:	69b9      	ldr	r1, [r7, #24]
 80034b2:	69f8      	ldr	r0, [r7, #28]
 80034b4:	f7fd fbc8 	bl	8000c48 <__addsf3>
 80034b8:	4603      	mov	r3, r0
 80034ba:	6023      	str	r3, [r4, #0]
            pSrc[2 * i2 + 1] = p3 - p4;
 80034bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80034c0:	00db      	lsls	r3, r3, #3
 80034c2:	3304      	adds	r3, #4
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	18d4      	adds	r4, r2, r3
 80034c8:	6939      	ldr	r1, [r7, #16]
 80034ca:	6978      	ldr	r0, [r7, #20]
 80034cc:	f7fd fbba 	bl	8000c44 <__aeabi_fsub>
 80034d0:	4603      	mov	r3, r0
 80034d2:	6023      	str	r3, [r4, #0]
            p1 = co8 * r5;
 80034d4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 80034d8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80034da:	f7fd fcbd 	bl	8000e58 <__aeabi_fmul>
 80034de:	4603      	mov	r3, r0
 80034e0:	61fb      	str	r3, [r7, #28]
            p2 = si8 * s5;
 80034e2:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 80034e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034e8:	f7fd fcb6 	bl	8000e58 <__aeabi_fmul>
 80034ec:	4603      	mov	r3, r0
 80034ee:	61bb      	str	r3, [r7, #24]
            p3 = co8 * s5;
 80034f0:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 80034f4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80034f6:	f7fd fcaf 	bl	8000e58 <__aeabi_fmul>
 80034fa:	4603      	mov	r3, r0
 80034fc:	617b      	str	r3, [r7, #20]
            p4 = si8 * r5;
 80034fe:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8003502:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003504:	f7fd fca8 	bl	8000e58 <__aeabi_fmul>
 8003508:	4603      	mov	r3, r0
 800350a:	613b      	str	r3, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 800350c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	18d4      	adds	r4, r2, r3
 8003516:	69b9      	ldr	r1, [r7, #24]
 8003518:	69f8      	ldr	r0, [r7, #28]
 800351a:	f7fd fb95 	bl	8000c48 <__addsf3>
 800351e:	4603      	mov	r3, r0
 8003520:	6023      	str	r3, [r4, #0]
            pSrc[2 * i8 + 1] = p3 - p4;
 8003522:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	3304      	adds	r3, #4
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	18d4      	adds	r4, r2, r3
 800352e:	6939      	ldr	r1, [r7, #16]
 8003530:	6978      	ldr	r0, [r7, #20]
 8003532:	f7fd fb87 	bl	8000c44 <__aeabi_fsub>
 8003536:	4603      	mov	r3, r0
 8003538:	6023      	str	r3, [r4, #0]
            p1 = co6 * r6;
 800353a:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800353e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003540:	f7fd fc8a 	bl	8000e58 <__aeabi_fmul>
 8003544:	4603      	mov	r3, r0
 8003546:	61fb      	str	r3, [r7, #28]
            p2 = si6 * s6;
 8003548:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800354c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800354e:	f7fd fc83 	bl	8000e58 <__aeabi_fmul>
 8003552:	4603      	mov	r3, r0
 8003554:	61bb      	str	r3, [r7, #24]
            p3 = co6 * s6;
 8003556:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800355a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800355c:	f7fd fc7c 	bl	8000e58 <__aeabi_fmul>
 8003560:	4603      	mov	r3, r0
 8003562:	617b      	str	r3, [r7, #20]
            p4 = si6 * r6;
 8003564:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 8003568:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800356a:	f7fd fc75 	bl	8000e58 <__aeabi_fmul>
 800356e:	4603      	mov	r3, r0
 8003570:	613b      	str	r3, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 8003572:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	18d4      	adds	r4, r2, r3
 800357c:	69b9      	ldr	r1, [r7, #24]
 800357e:	69f8      	ldr	r0, [r7, #28]
 8003580:	f7fd fb62 	bl	8000c48 <__addsf3>
 8003584:	4603      	mov	r3, r0
 8003586:	6023      	str	r3, [r4, #0]
            pSrc[2 * i6 + 1] = p3 - p4;
 8003588:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	3304      	adds	r3, #4
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	18d4      	adds	r4, r2, r3
 8003594:	6939      	ldr	r1, [r7, #16]
 8003596:	6978      	ldr	r0, [r7, #20]
 8003598:	f7fd fb54 	bl	8000c44 <__aeabi_fsub>
 800359c:	4603      	mov	r3, r0
 800359e:	6023      	str	r3, [r4, #0]
            p1 = co4 * t1;
 80035a0:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80035a4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80035a6:	f7fd fc57 	bl	8000e58 <__aeabi_fmul>
 80035aa:	4603      	mov	r3, r0
 80035ac:	61fb      	str	r3, [r7, #28]
            p2 = si4 * t2;
 80035ae:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80035b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80035b4:	f7fd fc50 	bl	8000e58 <__aeabi_fmul>
 80035b8:	4603      	mov	r3, r0
 80035ba:	61bb      	str	r3, [r7, #24]
            p3 = co4 * t2;
 80035bc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80035c0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80035c2:	f7fd fc49 	bl	8000e58 <__aeabi_fmul>
 80035c6:	4603      	mov	r3, r0
 80035c8:	617b      	str	r3, [r7, #20]
            p4 = si4 * t1;
 80035ca:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80035ce:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80035d0:	f7fd fc42 	bl	8000e58 <__aeabi_fmul>
 80035d4:	4603      	mov	r3, r0
 80035d6:	613b      	str	r3, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 80035d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80035dc:	00db      	lsls	r3, r3, #3
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	18d4      	adds	r4, r2, r3
 80035e2:	69b9      	ldr	r1, [r7, #24]
 80035e4:	69f8      	ldr	r0, [r7, #28]
 80035e6:	f7fd fb2f 	bl	8000c48 <__addsf3>
 80035ea:	4603      	mov	r3, r0
 80035ec:	6023      	str	r3, [r4, #0]
            pSrc[2 * i4 + 1] = p3 - p4;
 80035ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80035f2:	00db      	lsls	r3, r3, #3
 80035f4:	3304      	adds	r3, #4
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	18d4      	adds	r4, r2, r3
 80035fa:	6939      	ldr	r1, [r7, #16]
 80035fc:	6978      	ldr	r0, [r7, #20]
 80035fe:	f7fd fb21 	bl	8000c44 <__aeabi_fsub>
 8003602:	4603      	mov	r3, r0
 8003604:	6023      	str	r3, [r4, #0]
            
            i1 += n1;
 8003606:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800360a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800360e:	4413      	add	r3, r2
 8003610:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while(i1 < fftLen);
 8003614:	897a      	ldrh	r2, [r7, #10]
 8003616:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800361a:	429a      	cmp	r2, r3
 800361c:	f63f abe3 	bhi.w	8002de6 <arm_radix8_butterfly_f32+0x77e>
         
         j++;
 8003620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003624:	3301      	adds	r3, #1
 8003626:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while(j < n2);
 800362a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800362e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003632:	429a      	cmp	r2, r3
 8003634:	f4ff ab55 	bcc.w	8002ce2 <arm_radix8_butterfly_f32+0x67a>
      
      twidCoefModifier <<= 3;
 8003638:	893b      	ldrh	r3, [r7, #8]
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	813b      	strh	r3, [r7, #8]
   } while(n2 > 7);   
 800363e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003642:	2b07      	cmp	r3, #7
 8003644:	f63f a820 	bhi.w	8002688 <arm_radix8_butterfly_f32+0x20>
}
 8003648:	e000      	b.n	800364c <arm_radix8_butterfly_f32+0xfe4>
         break;
 800364a:	bf00      	nop
}
 800364c:	bf00      	nop
 800364e:	37f4      	adds	r7, #244	; 0xf4
 8003650:	46bd      	mov	sp, r7
 8003652:	bd90      	pop	{r4, r7, pc}

08003654 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003658:	2003      	movs	r0, #3
 800365a:	f000 f903 	bl	8003864 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800365e:	2000      	movs	r0, #0
 8003660:	f000 f806 	bl	8003670 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003664:	f002 ff77 	bl	8006556 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8003678:	4b09      	ldr	r3, [pc, #36]	; (80036a0 <HAL_InitTick+0x30>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a09      	ldr	r2, [pc, #36]	; (80036a4 <HAL_InitTick+0x34>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	099b      	lsrs	r3, r3, #6
 8003684:	4618      	mov	r0, r3
 8003686:	f000 f922 	bl	80038ce <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800368a:	2200      	movs	r2, #0
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	f04f 30ff 	mov.w	r0, #4294967295
 8003692:	f000 f8f2 	bl	800387a <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	20022004 	.word	0x20022004
 80036a4:	10624dd3 	.word	0x10624dd3

080036a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	af00      	add	r7, sp, #0
  uwTick++;
 80036ac:	4b04      	ldr	r3, [pc, #16]	; (80036c0 <HAL_IncTick+0x18>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3301      	adds	r3, #1
 80036b2:	4a03      	ldr	r2, [pc, #12]	; (80036c0 <HAL_IncTick+0x18>)
 80036b4:	6013      	str	r3, [r2, #0]
}
 80036b6:	bf00      	nop
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	20022098 	.word	0x20022098

080036c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036c4:	b480      	push	{r7}
 80036c6:	af00      	add	r7, sp, #0
  return uwTick;
 80036c8:	4b02      	ldr	r3, [pc, #8]	; (80036d4 <HAL_GetTick+0x10>)
 80036ca:	681b      	ldr	r3, [r3, #0]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr
 80036d4:	20022098 	.word	0x20022098

080036d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036e8:	4b0b      	ldr	r3, [pc, #44]	; (8003718 <NVIC_SetPriorityGrouping+0x40>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036f4:	4013      	ands	r3, r2
 80036f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003700:	4b06      	ldr	r3, [pc, #24]	; (800371c <NVIC_SetPriorityGrouping+0x44>)
 8003702:	4313      	orrs	r3, r2
 8003704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003706:	4a04      	ldr	r2, [pc, #16]	; (8003718 <NVIC_SetPriorityGrouping+0x40>)
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	60d3      	str	r3, [r2, #12]
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	e000ed00 	.word	0xe000ed00
 800371c:	05fa0000 	.word	0x05fa0000

08003720 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003724:	4b04      	ldr	r3, [pc, #16]	; (8003738 <NVIC_GetPriorityGrouping+0x18>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 0307 	and.w	r3, r3, #7
}
 800372e:	4618      	mov	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	e000ed00 	.word	0xe000ed00

0800373c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003746:	4908      	ldr	r1, [pc, #32]	; (8003768 <NVIC_EnableIRQ+0x2c>)
 8003748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374c:	095b      	lsrs	r3, r3, #5
 800374e:	79fa      	ldrb	r2, [r7, #7]
 8003750:	f002 021f 	and.w	r2, r2, #31
 8003754:	2001      	movs	r0, #1
 8003756:	fa00 f202 	lsl.w	r2, r0, r2
 800375a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr
 8003768:	e000e100 	.word	0xe000e100

0800376c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	4603      	mov	r3, r0
 8003774:	6039      	str	r1, [r7, #0]
 8003776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377c:	2b00      	cmp	r3, #0
 800377e:	da0b      	bge.n	8003798 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003780:	490d      	ldr	r1, [pc, #52]	; (80037b8 <NVIC_SetPriority+0x4c>)
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	3b04      	subs	r3, #4
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	0112      	lsls	r2, r2, #4
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	440b      	add	r3, r1
 8003794:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003796:	e009      	b.n	80037ac <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003798:	4908      	ldr	r1, [pc, #32]	; (80037bc <NVIC_SetPriority+0x50>)
 800379a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	0112      	lsls	r2, r2, #4
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	440b      	add	r3, r1
 80037a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bc80      	pop	{r7}
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	e000ed00 	.word	0xe000ed00
 80037bc:	e000e100 	.word	0xe000e100

080037c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b089      	sub	sp, #36	; 0x24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	f1c3 0307 	rsb	r3, r3, #7
 80037da:	2b04      	cmp	r3, #4
 80037dc:	bf28      	it	cs
 80037de:	2304      	movcs	r3, #4
 80037e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	3304      	adds	r3, #4
 80037e6:	2b06      	cmp	r3, #6
 80037e8:	d902      	bls.n	80037f0 <NVIC_EncodePriority+0x30>
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	3b03      	subs	r3, #3
 80037ee:	e000      	b.n	80037f2 <NVIC_EncodePriority+0x32>
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f4:	2201      	movs	r2, #1
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	1e5a      	subs	r2, r3, #1
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	401a      	ands	r2, r3
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003806:	2101      	movs	r1, #1
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	fa01 f303 	lsl.w	r3, r1, r3
 800380e:	1e59      	subs	r1, r3, #1
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003814:	4313      	orrs	r3, r2
         );
}
 8003816:	4618      	mov	r0, r3
 8003818:	3724      	adds	r7, #36	; 0x24
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr

08003820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3b01      	subs	r3, #1
 800382c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003830:	d301      	bcc.n	8003836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003832:	2301      	movs	r3, #1
 8003834:	e00f      	b.n	8003856 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003836:	4a0a      	ldr	r2, [pc, #40]	; (8003860 <SysTick_Config+0x40>)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3b01      	subs	r3, #1
 800383c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800383e:	210f      	movs	r1, #15
 8003840:	f04f 30ff 	mov.w	r0, #4294967295
 8003844:	f7ff ff92 	bl	800376c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003848:	4b05      	ldr	r3, [pc, #20]	; (8003860 <SysTick_Config+0x40>)
 800384a:	2200      	movs	r2, #0
 800384c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800384e:	4b04      	ldr	r3, [pc, #16]	; (8003860 <SysTick_Config+0x40>)
 8003850:	2207      	movs	r2, #7
 8003852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	e000e010 	.word	0xe000e010

08003864 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7ff ff33 	bl	80036d8 <NVIC_SetPriorityGrouping>
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800387a:	b580      	push	{r7, lr}
 800387c:	b086      	sub	sp, #24
 800387e:	af00      	add	r7, sp, #0
 8003880:	4603      	mov	r3, r0
 8003882:	60b9      	str	r1, [r7, #8]
 8003884:	607a      	str	r2, [r7, #4]
 8003886:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800388c:	f7ff ff48 	bl	8003720 <NVIC_GetPriorityGrouping>
 8003890:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	68b9      	ldr	r1, [r7, #8]
 8003896:	6978      	ldr	r0, [r7, #20]
 8003898:	f7ff ff92 	bl	80037c0 <NVIC_EncodePriority>
 800389c:	4602      	mov	r2, r0
 800389e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038a2:	4611      	mov	r1, r2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff ff61 	bl	800376c <NVIC_SetPriority>
}
 80038aa:	bf00      	nop
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	4603      	mov	r3, r0
 80038ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff ff3b 	bl	800373c <NVIC_EnableIRQ>
}
 80038c6:	bf00      	nop
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b082      	sub	sp, #8
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7ff ffa2 	bl	8003820 <SysTick_Config>
 80038dc:	4603      	mov	r3, r0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d106      	bne.n	8003904 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80038f6:	4a09      	ldr	r2, [pc, #36]	; (800391c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80038f8:	4b08      	ldr	r3, [pc, #32]	; (800391c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f043 0304 	orr.w	r3, r3, #4
 8003900:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003902:	e005      	b.n	8003910 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003904:	4a05      	ldr	r2, [pc, #20]	; (800391c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003906:	4b05      	ldr	r3, [pc, #20]	; (800391c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f023 0304 	bic.w	r3, r3, #4
 800390e:	6013      	str	r3, [r2, #0]
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	e000e010 	.word	0xe000e010

08003920 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003924:	f000 f802 	bl	800392c <HAL_SYSTICK_Callback>
}
 8003928:	bf00      	nop
 800392a:	bd80      	pop	{r7, pc}

0800392c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003930:	bf00      	nop
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d004      	beq.n	8003956 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2280      	movs	r2, #128	; 0x80
 8003950:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e00c      	b.n	8003970 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2205      	movs	r2, #5
 800395a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6812      	ldr	r2, [r2, #0]
 8003966:	6812      	ldr	r2, [r2, #0]
 8003968:	f022 0201 	bic.w	r2, r2, #1
 800396c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr
	...

0800397c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800397c:	b480      	push	{r7}
 800397e:	b089      	sub	sp, #36	; 0x24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800398a:	2300      	movs	r3, #0
 800398c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800398e:	2300      	movs	r3, #0
 8003990:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003992:	2300      	movs	r3, #0
 8003994:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003996:	2300      	movs	r3, #0
 8003998:	61fb      	str	r3, [r7, #28]
 800399a:	e175      	b.n	8003c88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800399c:	2201      	movs	r2, #1
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	4013      	ands	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	f040 8164 	bne.w	8003c82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d003      	beq.n	80039ca <HAL_GPIO_Init+0x4e>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b12      	cmp	r3, #18
 80039c8:	d123      	bne.n	8003a12 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	08da      	lsrs	r2, r3, #3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3208      	adds	r2, #8
 80039d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	220f      	movs	r2, #15
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	43db      	mvns	r3, r3
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	4013      	ands	r3, r2
 80039ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	691a      	ldr	r2, [r3, #16]
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	08da      	lsrs	r2, r3, #3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3208      	adds	r2, #8
 8003a0c:	69b9      	ldr	r1, [r7, #24]
 8003a0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	2203      	movs	r2, #3
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	43db      	mvns	r3, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4013      	ands	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 0203 	and.w	r2, r3, #3
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d00b      	beq.n	8003a66 <HAL_GPIO_Init+0xea>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d007      	beq.n	8003a66 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a5a:	2b11      	cmp	r3, #17
 8003a5c:	d003      	beq.n	8003a66 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b12      	cmp	r3, #18
 8003a64:	d130      	bne.n	8003ac8 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	2203      	movs	r2, #3
 8003a72:	fa02 f303 	lsl.w	r3, r2, r3
 8003a76:	43db      	mvns	r3, r3
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	68da      	ldr	r2, [r3, #12]
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	091b      	lsrs	r3, r3, #4
 8003ab2:	f003 0201 	and.w	r2, r3, #1
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	43db      	mvns	r3, r3
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	4013      	ands	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	689a      	ldr	r2, [r3, #8]
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f000 80be 	beq.w	8003c82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b06:	4a65      	ldr	r2, [pc, #404]	; (8003c9c <HAL_GPIO_Init+0x320>)
 8003b08:	4b64      	ldr	r3, [pc, #400]	; (8003c9c <HAL_GPIO_Init+0x320>)
 8003b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b10:	6453      	str	r3, [r2, #68]	; 0x44
 8003b12:	4b62      	ldr	r3, [pc, #392]	; (8003c9c <HAL_GPIO_Init+0x320>)
 8003b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003b1e:	4a60      	ldr	r2, [pc, #384]	; (8003ca0 <HAL_GPIO_Init+0x324>)
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	089b      	lsrs	r3, r3, #2
 8003b24:	3302      	adds	r3, #2
 8003b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	220f      	movs	r2, #15
 8003b36:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a57      	ldr	r2, [pc, #348]	; (8003ca4 <HAL_GPIO_Init+0x328>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d037      	beq.n	8003bba <HAL_GPIO_Init+0x23e>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a56      	ldr	r2, [pc, #344]	; (8003ca8 <HAL_GPIO_Init+0x32c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d031      	beq.n	8003bb6 <HAL_GPIO_Init+0x23a>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a55      	ldr	r2, [pc, #340]	; (8003cac <HAL_GPIO_Init+0x330>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d02b      	beq.n	8003bb2 <HAL_GPIO_Init+0x236>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a54      	ldr	r2, [pc, #336]	; (8003cb0 <HAL_GPIO_Init+0x334>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d025      	beq.n	8003bae <HAL_GPIO_Init+0x232>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a53      	ldr	r2, [pc, #332]	; (8003cb4 <HAL_GPIO_Init+0x338>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d01f      	beq.n	8003baa <HAL_GPIO_Init+0x22e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a52      	ldr	r2, [pc, #328]	; (8003cb8 <HAL_GPIO_Init+0x33c>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d019      	beq.n	8003ba6 <HAL_GPIO_Init+0x22a>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a51      	ldr	r2, [pc, #324]	; (8003cbc <HAL_GPIO_Init+0x340>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d013      	beq.n	8003ba2 <HAL_GPIO_Init+0x226>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a50      	ldr	r2, [pc, #320]	; (8003cc0 <HAL_GPIO_Init+0x344>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d00d      	beq.n	8003b9e <HAL_GPIO_Init+0x222>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a4f      	ldr	r2, [pc, #316]	; (8003cc4 <HAL_GPIO_Init+0x348>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d007      	beq.n	8003b9a <HAL_GPIO_Init+0x21e>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a4e      	ldr	r2, [pc, #312]	; (8003cc8 <HAL_GPIO_Init+0x34c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d101      	bne.n	8003b96 <HAL_GPIO_Init+0x21a>
 8003b92:	2309      	movs	r3, #9
 8003b94:	e012      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003b96:	230a      	movs	r3, #10
 8003b98:	e010      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003b9a:	2308      	movs	r3, #8
 8003b9c:	e00e      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003b9e:	2307      	movs	r3, #7
 8003ba0:	e00c      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003ba2:	2306      	movs	r3, #6
 8003ba4:	e00a      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003ba6:	2305      	movs	r3, #5
 8003ba8:	e008      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003baa:	2304      	movs	r3, #4
 8003bac:	e006      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e004      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e002      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <HAL_GPIO_Init+0x240>
 8003bba:	2300      	movs	r3, #0
 8003bbc:	69fa      	ldr	r2, [r7, #28]
 8003bbe:	f002 0203 	and.w	r2, r2, #3
 8003bc2:	0092      	lsls	r2, r2, #2
 8003bc4:	4093      	lsls	r3, r2
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003bcc:	4934      	ldr	r1, [pc, #208]	; (8003ca0 <HAL_GPIO_Init+0x324>)
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	089b      	lsrs	r3, r3, #2
 8003bd2:	3302      	adds	r3, #2
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bda:	4b3c      	ldr	r3, [pc, #240]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	43db      	mvns	r3, r3
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	4013      	ands	r3, r2
 8003be8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bfe:	4a33      	ldr	r2, [pc, #204]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003c04:	4b31      	ldr	r3, [pc, #196]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	4013      	ands	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d003      	beq.n	8003c28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c28:	4a28      	ldr	r2, [pc, #160]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c2e:	4b27      	ldr	r3, [pc, #156]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	43db      	mvns	r3, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c52:	4a1e      	ldr	r2, [pc, #120]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c58:	4b1c      	ldr	r3, [pc, #112]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c7c:	4a13      	ldr	r2, [pc, #76]	; (8003ccc <HAL_GPIO_Init+0x350>)
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	3301      	adds	r3, #1
 8003c86:	61fb      	str	r3, [r7, #28]
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	2b0f      	cmp	r3, #15
 8003c8c:	f67f ae86 	bls.w	800399c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003c90:	bf00      	nop
 8003c92:	3724      	adds	r7, #36	; 0x24
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bc80      	pop	{r7}
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	40023800 	.word	0x40023800
 8003ca0:	40013800 	.word	0x40013800
 8003ca4:	40020000 	.word	0x40020000
 8003ca8:	40020400 	.word	0x40020400
 8003cac:	40020800 	.word	0x40020800
 8003cb0:	40020c00 	.word	0x40020c00
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	40021400 	.word	0x40021400
 8003cbc:	40021800 	.word	0x40021800
 8003cc0:	40021c00 	.word	0x40021c00
 8003cc4:	40022000 	.word	0x40022000
 8003cc8:	40022400 	.word	0x40022400
 8003ccc:	40013c00 	.word	0x40013c00

08003cd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b092      	sub	sp, #72	; 0x48
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	643b      	str	r3, [r7, #64]	; 0x40
  FlagStatus pwrclkchanged = RESET;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 8087 	beq.w	8003dfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003cf0:	4ba0      	ldr	r3, [pc, #640]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 030c 	and.w	r3, r3, #12
 8003cf8:	2b04      	cmp	r3, #4
 8003cfa:	d00c      	beq.n	8003d16 <HAL_RCC_OscConfig+0x46>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cfc:	4b9d      	ldr	r3, [pc, #628]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 030c 	and.w	r3, r3, #12
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d112      	bne.n	8003d2e <HAL_RCC_OscConfig+0x5e>
 8003d08:	4b9a      	ldr	r3, [pc, #616]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d14:	d10b      	bne.n	8003d2e <HAL_RCC_OscConfig+0x5e>
    {
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d16:	4b97      	ldr	r3, [pc, #604]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d06c      	beq.n	8003dfc <HAL_RCC_OscConfig+0x12c>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d168      	bne.n	8003dfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e280      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d36:	d106      	bne.n	8003d46 <HAL_RCC_OscConfig+0x76>
 8003d38:	4a8e      	ldr	r2, [pc, #568]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d3a:	4b8e      	ldr	r3, [pc, #568]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	e02e      	b.n	8003da4 <HAL_RCC_OscConfig+0xd4>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10c      	bne.n	8003d68 <HAL_RCC_OscConfig+0x98>
 8003d4e:	4a89      	ldr	r2, [pc, #548]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d50:	4b88      	ldr	r3, [pc, #544]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	4a86      	ldr	r2, [pc, #536]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d5c:	4b85      	ldr	r3, [pc, #532]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	e01d      	b.n	8003da4 <HAL_RCC_OscConfig+0xd4>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d70:	d10c      	bne.n	8003d8c <HAL_RCC_OscConfig+0xbc>
 8003d72:	4a80      	ldr	r2, [pc, #512]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d74:	4b7f      	ldr	r3, [pc, #508]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	4a7d      	ldr	r2, [pc, #500]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d80:	4b7c      	ldr	r3, [pc, #496]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d88:	6013      	str	r3, [r2, #0]
 8003d8a:	e00b      	b.n	8003da4 <HAL_RCC_OscConfig+0xd4>
 8003d8c:	4a79      	ldr	r2, [pc, #484]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d8e:	4b79      	ldr	r3, [pc, #484]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	4a76      	ldr	r2, [pc, #472]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d9a:	4b76      	ldr	r3, [pc, #472]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003da2:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d013      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dac:	f7ff fc8a 	bl	80036c4 <HAL_GetTick>
 8003db0:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003db4:	f7ff fc86 	bl	80036c4 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b64      	cmp	r3, #100	; 0x64
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e234      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc6:	4b6b      	ldr	r3, [pc, #428]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0f0      	beq.n	8003db4 <HAL_RCC_OscConfig+0xe4>
 8003dd2:	e014      	b.n	8003dfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd4:	f7ff fc76 	bl	80036c4 <HAL_GetTick>
 8003dd8:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0x11e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ddc:	f7ff fc72 	bl	80036c4 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b64      	cmp	r3, #100	; 0x64
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e220      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dee:	4b61      	ldr	r3, [pc, #388]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1f0      	bne.n	8003ddc <HAL_RCC_OscConfig+0x10c>
 8003dfa:	e000      	b.n	8003dfe <HAL_RCC_OscConfig+0x12e>
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d07d      	beq.n	8003f06 <HAL_RCC_OscConfig+0x236>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003e0a:	4b5a      	ldr	r3, [pc, #360]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00b      	beq.n	8003e2e <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e16:	4b57      	ldr	r3, [pc, #348]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 030c 	and.w	r3, r3, #12
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d126      	bne.n	8003e70 <HAL_RCC_OscConfig+0x1a0>
 8003e22:	4b54      	ldr	r3, [pc, #336]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d120      	bne.n	8003e70 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e2e:	4b51      	ldr	r3, [pc, #324]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d005      	beq.n	8003e46 <HAL_RCC_OscConfig+0x176>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d001      	beq.n	8003e46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e1f4      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e46:	484b      	ldr	r0, [pc, #300]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e48:	4b4a      	ldr	r3, [pc, #296]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6919      	ldr	r1, [r3, #16]
 8003e54:	23f8      	movs	r3, #248	; 0xf8
 8003e56:	63fb      	str	r3, [r7, #60]	; 0x3c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e5a:	fa93 f3a3 	rbit	r3, r3
 8003e5e:	63bb      	str	r3, [r7, #56]	; 0x38
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e62:	fab3 f383 	clz	r3, r3
 8003e66:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e6e:	e04a      	b.n	8003f06 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d02d      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x204>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e78:	4a3e      	ldr	r2, [pc, #248]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e7a:	4b3e      	ldr	r3, [pc, #248]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f043 0301 	orr.w	r3, r3, #1
 8003e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e84:	f7ff fc1e 	bl	80036c4 <HAL_GetTick>
 8003e88:	6438      	str	r0, [r7, #64]	; 0x40

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCC_OscConfig+0x1ce>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e8c:	f7ff fc1a 	bl	80036c4 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0x1ce>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e1c8      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e9e:	4b35      	ldr	r3, [pc, #212]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0302 	and.w	r3, r3, #2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d0f0      	beq.n	8003e8c <HAL_RCC_OscConfig+0x1bc>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eaa:	4832      	ldr	r0, [pc, #200]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003eac:	4b31      	ldr	r3, [pc, #196]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6919      	ldr	r1, [r3, #16]
 8003eb8:	23f8      	movs	r3, #248	; 0xf8
 8003eba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ebe:	fa93 f3a3 	rbit	r3, r3
 8003ec2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec6:	fab3 f383 	clz	r3, r3
 8003eca:	fa01 f303 	lsl.w	r3, r1, r3
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	6003      	str	r3, [r0, #0]
 8003ed2:	e018      	b.n	8003f06 <HAL_RCC_OscConfig+0x236>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ed4:	4a27      	ldr	r2, [pc, #156]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003ed6:	4b27      	ldr	r3, [pc, #156]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f023 0301 	bic.w	r3, r3, #1
 8003ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee0:	f7ff fbf0 	bl	80036c4 <HAL_GetTick>
 8003ee4:	6438      	str	r0, [r7, #64]	; 0x40
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ee8:	f7ff fbec 	bl	80036c4 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e19a      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003efa:	4b1e      	ldr	r3, [pc, #120]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1f0      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x218>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0308 	and.w	r3, r3, #8
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d038      	beq.n	8003f84 <HAL_RCC_OscConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d019      	beq.n	8003f4e <HAL_RCC_OscConfig+0x27e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f1a:	4a16      	ldr	r2, [pc, #88]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003f1c:	4b15      	ldr	r3, [pc, #84]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003f1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f20:	f043 0301 	orr.w	r3, r3, #1
 8003f24:	6753      	str	r3, [r2, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f26:	f7ff fbcd 	bl	80036c4 <HAL_GetTick>
 8003f2a:	6438      	str	r0, [r7, #64]	; 0x40
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f2c:	e008      	b.n	8003f40 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f2e:	f7ff fbc9 	bl	80036c4 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e177      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f40:	4b0c      	ldr	r3, [pc, #48]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0f0      	beq.n	8003f2e <HAL_RCC_OscConfig+0x25e>
 8003f4c:	e01a      	b.n	8003f84 <HAL_RCC_OscConfig+0x2b4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f4e:	4a09      	ldr	r2, [pc, #36]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003f50:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <HAL_RCC_OscConfig+0x2a4>)
 8003f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f54:	f023 0301 	bic.w	r3, r3, #1
 8003f58:	6753      	str	r3, [r2, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f5a:	f7ff fbb3 	bl	80036c4 <HAL_GetTick>
 8003f5e:	6438      	str	r0, [r7, #64]	; 0x40
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f60:	e00a      	b.n	8003f78 <HAL_RCC_OscConfig+0x2a8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f62:	f7ff fbaf 	bl	80036c4 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d903      	bls.n	8003f78 <HAL_RCC_OscConfig+0x2a8>
        {
          return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e15d      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
 8003f74:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f78:	4ba6      	ldr	r3, [pc, #664]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8003f7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1ee      	bne.n	8003f62 <HAL_RCC_OscConfig+0x292>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0304 	and.w	r3, r3, #4
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f000 80a6 	beq.w	80040de <HAL_RCC_OscConfig+0x40e>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f92:	4ba0      	ldr	r3, [pc, #640]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10e      	bne.n	8003fbc <HAL_RCC_OscConfig+0x2ec>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f9e:	4a9d      	ldr	r2, [pc, #628]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8003fa0:	4b9c      	ldr	r3, [pc, #624]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8003fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fa8:	6413      	str	r3, [r2, #64]	; 0x40
 8003faa:	4b9a      	ldr	r3, [pc, #616]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fbc:	4b96      	ldr	r3, [pc, #600]	; (8004218 <HAL_RCC_OscConfig+0x548>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d118      	bne.n	8003ffa <HAL_RCC_OscConfig+0x32a>
    {    
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003fc8:	4a93      	ldr	r2, [pc, #588]	; (8004218 <HAL_RCC_OscConfig+0x548>)
 8003fca:	4b93      	ldr	r3, [pc, #588]	; (8004218 <HAL_RCC_OscConfig+0x548>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fd2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fd4:	f7ff fb76 	bl	80036c4 <HAL_GetTick>
 8003fd8:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x31e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003fdc:	f7ff fb72 	bl	80036c4 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b64      	cmp	r3, #100	; 0x64
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x31e>
        {
          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e120      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fee:	4b8a      	ldr	r3, [pc, #552]	; (8004218 <HAL_RCC_OscConfig+0x548>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d0f0      	beq.n	8003fdc <HAL_RCC_OscConfig+0x30c>
        }
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d106      	bne.n	8004010 <HAL_RCC_OscConfig+0x340>
 8004002:	4a84      	ldr	r2, [pc, #528]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004004:	4b83      	ldr	r3, [pc, #524]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004008:	f043 0301 	orr.w	r3, r3, #1
 800400c:	6713      	str	r3, [r2, #112]	; 0x70
 800400e:	e02d      	b.n	800406c <HAL_RCC_OscConfig+0x39c>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d10c      	bne.n	8004032 <HAL_RCC_OscConfig+0x362>
 8004018:	4a7e      	ldr	r2, [pc, #504]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 800401a:	4b7e      	ldr	r3, [pc, #504]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 800401c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800401e:	f023 0301 	bic.w	r3, r3, #1
 8004022:	6713      	str	r3, [r2, #112]	; 0x70
 8004024:	4a7b      	ldr	r2, [pc, #492]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004026:	4b7b      	ldr	r3, [pc, #492]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800402a:	f023 0304 	bic.w	r3, r3, #4
 800402e:	6713      	str	r3, [r2, #112]	; 0x70
 8004030:	e01c      	b.n	800406c <HAL_RCC_OscConfig+0x39c>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	2b05      	cmp	r3, #5
 8004038:	d10c      	bne.n	8004054 <HAL_RCC_OscConfig+0x384>
 800403a:	4a76      	ldr	r2, [pc, #472]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 800403c:	4b75      	ldr	r3, [pc, #468]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 800403e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004040:	f043 0304 	orr.w	r3, r3, #4
 8004044:	6713      	str	r3, [r2, #112]	; 0x70
 8004046:	4a73      	ldr	r2, [pc, #460]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004048:	4b72      	ldr	r3, [pc, #456]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 800404a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404c:	f043 0301 	orr.w	r3, r3, #1
 8004050:	6713      	str	r3, [r2, #112]	; 0x70
 8004052:	e00b      	b.n	800406c <HAL_RCC_OscConfig+0x39c>
 8004054:	4a6f      	ldr	r2, [pc, #444]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004056:	4b6f      	ldr	r3, [pc, #444]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405a:	f023 0301 	bic.w	r3, r3, #1
 800405e:	6713      	str	r3, [r2, #112]	; 0x70
 8004060:	4a6c      	ldr	r2, [pc, #432]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004062:	4b6c      	ldr	r3, [pc, #432]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004066:	f023 0304 	bic.w	r3, r3, #4
 800406a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d015      	beq.n	80040a0 <HAL_RCC_OscConfig+0x3d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004074:	f7ff fb26 	bl	80036c4 <HAL_GetTick>
 8004078:	6438      	str	r0, [r7, #64]	; 0x40
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800407a:	e00a      	b.n	8004092 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800407c:	f7ff fb22 	bl	80036c4 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	f241 3288 	movw	r2, #5000	; 0x1388
 800408a:	4293      	cmp	r3, r2
 800408c:	d901      	bls.n	8004092 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e0ce      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004092:	4b60      	ldr	r3, [pc, #384]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d0ee      	beq.n	800407c <HAL_RCC_OscConfig+0x3ac>
 800409e:	e014      	b.n	80040ca <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a0:	f7ff fb10 	bl	80036c4 <HAL_GetTick>
 80040a4:	6438      	str	r0, [r7, #64]	; 0x40
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040a6:	e00a      	b.n	80040be <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040a8:	f7ff fb0c 	bl	80036c4 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e0b8      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040be:	4b55      	ldr	r3, [pc, #340]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80040c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1ee      	bne.n	80040a8 <HAL_RCC_OscConfig+0x3d8>
        }       
      }
    }
    
    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d105      	bne.n	80040de <HAL_RCC_OscConfig+0x40e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040d2:	4a50      	ldr	r2, [pc, #320]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80040d4:	4b4f      	ldr	r3, [pc, #316]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80040d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f000 80a3 	beq.w	800422e <HAL_RCC_OscConfig+0x55e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040e8:	4b4a      	ldr	r3, [pc, #296]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f003 030c 	and.w	r3, r3, #12
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	f000 809a 	beq.w	800422a <HAL_RCC_OscConfig+0x55a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d177      	bne.n	80041ee <HAL_RCC_OscConfig+0x51e>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040fe:	4a45      	ldr	r2, [pc, #276]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004100:	4b44      	ldr	r3, [pc, #272]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004108:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410a:	f7ff fadb 	bl	80036c4 <HAL_GetTick>
 800410e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004112:	f7ff fad7 	bl	80036c4 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e085      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004124:	4b3b      	ldr	r3, [pc, #236]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1f0      	bne.n	8004112 <HAL_RCC_OscConfig+0x442>
          }
        }
        
        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004130:	4838      	ldr	r0, [pc, #224]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69da      	ldr	r2, [r3, #28]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004140:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004144:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	fa93 f3a3 	rbit	r3, r3
 800414c:	613b      	str	r3, [r7, #16]
  return(result);
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	fab3 f383 	clz	r3, r3
 8004154:	fa01 f303 	lsl.w	r3, r1, r3
 8004158:	431a      	orrs	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415e:	085b      	lsrs	r3, r3, #1
 8004160:	1e59      	subs	r1, r3, #1
 8004162:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004166:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	fa93 f3a3 	rbit	r3, r3
 800416e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	fab3 f383 	clz	r3, r3
 8004176:	fa01 f303 	lsl.w	r3, r1, r3
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004180:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004184:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	fa93 f3a3 	rbit	r3, r3
 800418c:	623b      	str	r3, [r7, #32]
  return(result);
 800418e:	6a3b      	ldr	r3, [r7, #32]
 8004190:	fab3 f383 	clz	r3, r3
 8004194:	fa01 f303 	lsl.w	r3, r1, r3
 8004198:	431a      	orrs	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800419e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80041a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a6:	fa93 f3a3 	rbit	r3, r3
 80041aa:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80041ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ae:	fab3 f383 	clz	r3, r3
 80041b2:	fa01 f303 	lsl.w	r3, r1, r3
 80041b6:	4313      	orrs	r3, r2
 80041b8:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041ba:	4a16      	ldr	r2, [pc, #88]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80041bc:	4b15      	ldr	r3, [pc, #84]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c6:	f7ff fa7d 	bl	80036c4 <HAL_GetTick>
 80041ca:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x510>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041ce:	f7ff fa79 	bl	80036c4 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x510>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e027      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e0:	4b0c      	ldr	r3, [pc, #48]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0f0      	beq.n	80041ce <HAL_RCC_OscConfig+0x4fe>
 80041ec:	e01f      	b.n	800422e <HAL_RCC_OscConfig+0x55e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ee:	4a09      	ldr	r2, [pc, #36]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80041f0:	4b08      	ldr	r3, [pc, #32]	; (8004214 <HAL_RCC_OscConfig+0x544>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041f8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fa:	f7ff fa63 	bl	80036c4 <HAL_GetTick>
 80041fe:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004200:	e00c      	b.n	800421c <HAL_RCC_OscConfig+0x54c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004202:	f7ff fa5f 	bl	80036c4 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d905      	bls.n	800421c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e00d      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
 8004214:	40023800 	.word	0x40023800
 8004218:	40007000 	.word	0x40007000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800421c:	4b06      	ldr	r3, [pc, #24]	; (8004238 <HAL_RCC_OscConfig+0x568>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d1ec      	bne.n	8004202 <HAL_RCC_OscConfig+0x532>
 8004228:	e001      	b.n	800422e <HAL_RCC_OscConfig+0x55e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e000      	b.n	8004230 <HAL_RCC_OscConfig+0x560>
    }
  }
  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3748      	adds	r7, #72	; 0x48
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40023800 	.word	0x40023800

0800423c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004246:	2300      	movs	r3, #0
 8004248:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800424a:	4b77      	ldr	r3, [pc, #476]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 020f 	and.w	r2, r3, #15
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	429a      	cmp	r2, r3
 8004256:	d210      	bcs.n	800427a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004258:	4973      	ldr	r1, [pc, #460]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800425a:	4b73      	ldr	r3, [pc, #460]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f023 020f 	bic.w	r2, r3, #15
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	4313      	orrs	r3, r2
 8004266:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004268:	4b6f      	ldr	r3, [pc, #444]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 020f 	and.w	r2, r3, #15
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	429a      	cmp	r2, r3
 8004274:	d001      	beq.n	800427a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e0d2      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
    }
  }
  
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d008      	beq.n	8004298 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004286:	4969      	ldr	r1, [pc, #420]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 8004288:	4b68      	ldr	r3, [pc, #416]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	4313      	orrs	r3, r2
 8004296:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0301 	and.w	r3, r3, #1
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d06a      	beq.n	800437a <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d107      	bne.n	80042bc <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ac:	4b5f      	ldr	r3, [pc, #380]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d115      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e0b1      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d107      	bne.n	80042d4 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042c4:	4b59      	ldr	r3, [pc, #356]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d109      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e0a5      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042d4:	4b55      	ldr	r3, [pc, #340]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e09d      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042e4:	4951      	ldr	r1, [pc, #324]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80042e6:	4b51      	ldr	r3, [pc, #324]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f023 0203 	bic.w	r2, r3, #3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042f6:	f7ff f9e5 	bl	80036c4 <HAL_GetTick>
 80042fa:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d112      	bne.n	800432a <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004304:	e00a      	b.n	800431c <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004306:	f7ff f9dd 	bl	80036c4 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	f241 3288 	movw	r2, #5000	; 0x1388
 8004314:	4293      	cmp	r3, r2
 8004316:	d901      	bls.n	800431c <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e081      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800431c:	4b43      	ldr	r3, [pc, #268]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 030c 	and.w	r3, r3, #12
 8004324:	2b04      	cmp	r3, #4
 8004326:	d1ee      	bne.n	8004306 <HAL_RCC_ClockConfig+0xca>
 8004328:	e027      	b.n	800437a <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	2b02      	cmp	r3, #2
 8004330:	d11d      	bne.n	800436e <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004332:	e00a      	b.n	800434a <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004334:	f7ff f9c6 	bl	80036c4 <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004342:	4293      	cmp	r3, r2
 8004344:	d901      	bls.n	800434a <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e06a      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800434a:	4b38      	ldr	r3, [pc, #224]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	f003 030c 	and.w	r3, r3, #12
 8004352:	2b08      	cmp	r3, #8
 8004354:	d1ee      	bne.n	8004334 <HAL_RCC_ClockConfig+0xf8>
 8004356:	e010      	b.n	800437a <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f7ff f9b4 	bl	80036c4 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e058      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800436e:	4b2f      	ldr	r3, [pc, #188]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 030c 	and.w	r3, r3, #12
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1ee      	bne.n	8004358 <HAL_RCC_ClockConfig+0x11c>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800437a:	4b2b      	ldr	r3, [pc, #172]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 020f 	and.w	r2, r3, #15
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	429a      	cmp	r2, r3
 8004386:	d910      	bls.n	80043aa <HAL_RCC_ClockConfig+0x16e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004388:	4927      	ldr	r1, [pc, #156]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800438a:	4b27      	ldr	r3, [pc, #156]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f023 020f 	bic.w	r2, r3, #15
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	4313      	orrs	r3, r2
 8004396:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004398:	4b23      	ldr	r3, [pc, #140]	; (8004428 <HAL_RCC_ClockConfig+0x1ec>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 020f 	and.w	r2, r3, #15
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d001      	beq.n	80043aa <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e03a      	b.n	8004420 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0304 	and.w	r3, r3, #4
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d008      	beq.n	80043c8 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b6:	491d      	ldr	r1, [pc, #116]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80043b8:	4b1c      	ldr	r3, [pc, #112]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0308 	and.w	r3, r3, #8
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d009      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043d4:	4915      	ldr	r1, [pc, #84]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80043d6:	4b15      	ldr	r3, [pc, #84]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	4313      	orrs	r3, r2
 80043e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80043e8:	f000 f826 	bl	8004438 <HAL_RCC_GetSysClockFreq>
 80043ec:	4601      	mov	r1, r0
 80043ee:	4b0f      	ldr	r3, [pc, #60]	; (800442c <HAL_RCC_ClockConfig+0x1f0>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80043f6:	23f0      	movs	r3, #240	; 0xf0
 80043f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	fa93 f3a3 	rbit	r3, r3
 8004400:	60fb      	str	r3, [r7, #12]
  return(result);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	fab3 f383 	clz	r3, r3
 8004408:	fa22 f303 	lsr.w	r3, r2, r3
 800440c:	4a08      	ldr	r2, [pc, #32]	; (8004430 <HAL_RCC_ClockConfig+0x1f4>)
 800440e:	5cd3      	ldrb	r3, [r2, r3]
 8004410:	fa21 f303 	lsr.w	r3, r1, r3
 8004414:	4a07      	ldr	r2, [pc, #28]	; (8004434 <HAL_RCC_ClockConfig+0x1f8>)
 8004416:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004418:	2000      	movs	r0, #0
 800441a:	f7ff f929 	bl	8003670 <HAL_InitTick>
  
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40023c00 	.word	0x40023c00
 800442c:	40023800 	.word	0x40023800
 8004430:	08009bb0 	.word	0x08009bb0
 8004434:	20022004 	.word	0x20022004

08004438 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004438:	b480      	push	{r7}
 800443a:	b08b      	sub	sp, #44	; 0x2c
 800443c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800443e:	2300      	movs	r3, #0
 8004440:	61fb      	str	r3, [r7, #28]
 8004442:	2300      	movs	r3, #0
 8004444:	627b      	str	r3, [r7, #36]	; 0x24
 8004446:	2300      	movs	r3, #0
 8004448:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0;
 800444a:	2300      	movs	r3, #0
 800444c:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800444e:	4b36      	ldr	r3, [pc, #216]	; (8004528 <HAL_RCC_GetSysClockFreq+0xf0>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 030c 	and.w	r3, r3, #12
 8004456:	2b04      	cmp	r3, #4
 8004458:	d006      	beq.n	8004468 <HAL_RCC_GetSysClockFreq+0x30>
 800445a:	2b08      	cmp	r3, #8
 800445c:	d007      	beq.n	800446e <HAL_RCC_GetSysClockFreq+0x36>
 800445e:	2b00      	cmp	r3, #0
 8004460:	d158      	bne.n	8004514 <HAL_RCC_GetSysClockFreq+0xdc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004462:	4b32      	ldr	r3, [pc, #200]	; (800452c <HAL_RCC_GetSysClockFreq+0xf4>)
 8004464:	623b      	str	r3, [r7, #32]
       break;
 8004466:	e058      	b.n	800451a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004468:	4b31      	ldr	r3, [pc, #196]	; (8004530 <HAL_RCC_GetSysClockFreq+0xf8>)
 800446a:	623b      	str	r3, [r7, #32]
      break;
 800446c:	e055      	b.n	800451a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800446e:	4b2e      	ldr	r3, [pc, #184]	; (8004528 <HAL_RCC_GetSysClockFreq+0xf0>)
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004476:	61fb      	str	r3, [r7, #28]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004478:	4b2b      	ldr	r3, [pc, #172]	; (8004528 <HAL_RCC_GetSysClockFreq+0xf0>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d017      	beq.n	80044b4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8004484:	4a2a      	ldr	r2, [pc, #168]	; (8004530 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	fbb2 f2f3 	udiv	r2, r2, r3
 800448c:	4b26      	ldr	r3, [pc, #152]	; (8004528 <HAL_RCC_GetSysClockFreq+0xf0>)
 800448e:	6859      	ldr	r1, [r3, #4]
 8004490:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004494:	400b      	ands	r3, r1
 8004496:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800449a:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800449c:	6979      	ldr	r1, [r7, #20]
 800449e:	fa91 f1a1 	rbit	r1, r1
 80044a2:	6139      	str	r1, [r7, #16]
  return(result);
 80044a4:	6939      	ldr	r1, [r7, #16]
 80044a6:	fab1 f181 	clz	r1, r1
 80044aa:	40cb      	lsrs	r3, r1
 80044ac:	fb03 f302 	mul.w	r3, r3, r2
 80044b0:	627b      	str	r3, [r7, #36]	; 0x24
 80044b2:	e016      	b.n	80044e2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80044b4:	4a1d      	ldr	r2, [pc, #116]	; (800452c <HAL_RCC_GetSysClockFreq+0xf4>)
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80044bc:	4b1a      	ldr	r3, [pc, #104]	; (8004528 <HAL_RCC_GetSysClockFreq+0xf0>)
 80044be:	6859      	ldr	r1, [r3, #4]
 80044c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044c4:	400b      	ands	r3, r1
 80044c6:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80044ca:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044cc:	68f9      	ldr	r1, [r7, #12]
 80044ce:	fa91 f1a1 	rbit	r1, r1
 80044d2:	60b9      	str	r1, [r7, #8]
  return(result);
 80044d4:	68b9      	ldr	r1, [r7, #8]
 80044d6:	fab1 f181 	clz	r1, r1
 80044da:	40cb      	lsrs	r3, r1
 80044dc:	fb03 f302 	mul.w	r3, r3, r2
 80044e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80044e2:	4b11      	ldr	r3, [pc, #68]	; (8004528 <HAL_RCC_GetSysClockFreq+0xf0>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044ea:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80044ee:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	fa93 f3a3 	rbit	r3, r3
 80044f6:	603b      	str	r3, [r7, #0]
  return(result);
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	fab3 f383 	clz	r3, r3
 80044fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004502:	3301      	adds	r3, #1
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8004508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004510:	623b      	str	r3, [r7, #32]
      break;
 8004512:	e002      	b.n	800451a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004514:	4b05      	ldr	r3, [pc, #20]	; (800452c <HAL_RCC_GetSysClockFreq+0xf4>)
 8004516:	623b      	str	r3, [r7, #32]
      break;
 8004518:	bf00      	nop
    }
  }
  return sysclockfreq;
 800451a:	6a3b      	ldr	r3, [r7, #32]
}
 800451c:	4618      	mov	r0, r3
 800451e:	372c      	adds	r7, #44	; 0x2c
 8004520:	46bd      	mov	sp, r7
 8004522:	bc80      	pop	{r7}
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	40023800 	.word	0x40023800
 800452c:	00f42400 	.word	0x00f42400
 8004530:	017d7840 	.word	0x017d7840

08004534 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect. 
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004538:	4b02      	ldr	r3, [pc, #8]	; (8004544 <HAL_RCC_GetHCLKFreq+0x10>)
 800453a:	681b      	ldr	r3, [r3, #0]
}
 800453c:	4618      	mov	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	bc80      	pop	{r7}
 8004542:	4770      	bx	lr
 8004544:	20022004 	.word	0x20022004

08004548 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800454e:	f7ff fff1 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 8004552:	4601      	mov	r1, r0
 8004554:	4b0b      	ldr	r3, [pc, #44]	; (8004584 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800455c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004560:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	fa93 f3a3 	rbit	r3, r3
 8004568:	603b      	str	r3, [r7, #0]
  return(result);
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	fab3 f383 	clz	r3, r3
 8004570:	fa22 f303 	lsr.w	r3, r2, r3
 8004574:	4a04      	ldr	r2, [pc, #16]	; (8004588 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004576:	5cd3      	ldrb	r3, [r2, r3]
 8004578:	fa21 f303 	lsr.w	r3, r1, r3
}
 800457c:	4618      	mov	r0, r3
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	40023800 	.word	0x40023800
 8004588:	08009bc0 	.word	0x08009bc0

0800458c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8004592:	f7ff ffcf 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 8004596:	4601      	mov	r1, r0
 8004598:	4b0b      	ldr	r3, [pc, #44]	; (80045c8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 80045a0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80045a4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	fa93 f3a3 	rbit	r3, r3
 80045ac:	603b      	str	r3, [r7, #0]
  return(result);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	fab3 f383 	clz	r3, r3
 80045b4:	fa22 f303 	lsr.w	r3, r2, r3
 80045b8:	4a04      	ldr	r2, [pc, #16]	; (80045cc <HAL_RCC_GetPCLK2Freq+0x40>)
 80045ba:	5cd3      	ldrb	r3, [r2, r3]
 80045bc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80045c0:	4618      	mov	r0, r3
 80045c2:	3708      	adds	r7, #8
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	40023800 	.word	0x40023800
 80045cc:	08009bc0 	.word	0x08009bc0

080045d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045d0:	b590      	push	{r4, r7, lr}
 80045d2:	b0d9      	sub	sp, #356	; 0x164
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	1d3b      	adds	r3, r7, #4
 80045d8:	6018      	str	r0, [r3, #0]
  uint32_t tickstart = 0;
 80045da:	2300      	movs	r3, #0
 80045dc:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
  uint32_t tmpreg0 = 0;
 80045e0:	2300      	movs	r3, #0
 80045e2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
  uint32_t tmpreg1 = 0;
 80045e6:	2300      	movs	r3, #0
 80045e8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  uint32_t plli2sused = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  uint32_t pllsaiused = 0;
 80045f2:	2300      	movs	r3, #0
 80045f4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80045f8:	1d3b      	adds	r3, r7, #4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d015      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004606:	4a7c      	ldr	r2, [pc, #496]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004608:	4b7b      	ldr	r3, [pc, #492]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004610:	6093      	str	r3, [r2, #8]
 8004612:	4979      	ldr	r1, [pc, #484]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004614:	4b78      	ldr	r3, [pc, #480]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	1d3b      	adds	r3, r7, #4
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800461e:	4313      	orrs	r3, r2
 8004620:	608b      	str	r3, [r1, #8]
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004622:	1d3b      	adds	r3, r7, #4
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004628:	2b00      	cmp	r3, #0
 800462a:	d102      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      plli2sused = 1; 
 800462c:	2301      	movs	r3, #1
 800462e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004632:	1d3b      	adds	r3, r7, #4
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01c      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004640:	496d      	ldr	r1, [pc, #436]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004642:	4b6d      	ldr	r3, [pc, #436]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004644:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004648:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800464c:	1d3b      	adds	r3, r7, #4
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004652:	4313      	orrs	r3, r2
 8004654:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004658:	1d3b      	adds	r3, r7, #4
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800465e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004662:	d102      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      plli2sused = 1; 
 8004664:	2301      	movs	r3, #1
 8004666:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800466a:	1d3b      	adds	r3, r7, #4
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004670:	2b00      	cmp	r3, #0
 8004672:	d102      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      pllsaiused = 1; 
 8004674:	2301      	movs	r3, #1
 8004676:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800467a:	1d3b      	adds	r3, r7, #4
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d01c      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004688:	495b      	ldr	r1, [pc, #364]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800468a:	4b5b      	ldr	r3, [pc, #364]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800468c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004690:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004694:	1d3b      	adds	r3, r7, #4
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	4313      	orrs	r3, r2
 800469c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80046a0:	1d3b      	adds	r3, r7, #4
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046aa:	d102      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      plli2sused = 1; 
 80046ac:	2301      	movs	r3, #1
 80046ae:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80046b2:	1d3b      	adds	r3, r7, #4
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d102      	bne.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    {
      pllsaiused = 1; 
 80046bc:	2301      	movs	r3, #1
 80046be:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    }
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80046c2:	1d3b      	adds	r3, r7, #4
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d002      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {    
      plli2sused = 1; 
 80046d0:	2301      	movs	r3, #1
 80046d2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80046d6:	1d3b      	adds	r3, r7, #4
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 809f 	beq.w	8004824 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80046e6:	4a44      	ldr	r2, [pc, #272]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80046e8:	4b43      	ldr	r3, [pc, #268]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80046ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046f0:	6413      	str	r3, [r2, #64]	; 0x40
 80046f2:	4b41      	ldr	r3, [pc, #260]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80046fa:	f107 0308 	add.w	r3, r7, #8
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	f107 0308 	add.w	r3, r7, #8
 8004704:	681b      	ldr	r3, [r3, #0]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004706:	4a3d      	ldr	r2, [pc, #244]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004708:	4b3c      	ldr	r3, [pc, #240]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004710:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004712:	f7fe ffd7 	bl	80036c4 <HAL_GetTick>
 8004716:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800471a:	e00a      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x162>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800471c:	f7fe ffd2 	bl	80036c4 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b64      	cmp	r3, #100	; 0x64
 800472a:	d902      	bls.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x162>
      {
        return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	f000 be8d 	b.w	800544c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004732:	4b32      	ldr	r3, [pc, #200]	; (80047fc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0ee      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800473e:	4b2e      	ldr	r3, [pc, #184]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004746:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800474a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800474e:	2b00      	cmp	r3, #0
 8004750:	d03c      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8004752:	1d3b      	adds	r3, r7, #4
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004758:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800475c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004760:	429a      	cmp	r2, r3
 8004762:	d033      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004764:	4b24      	ldr	r3, [pc, #144]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800476c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004770:	4a21      	ldr	r2, [pc, #132]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004772:	4b21      	ldr	r3, [pc, #132]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004776:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800477a:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800477c:	4a1e      	ldr	r2, [pc, #120]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800477e:	4b1e      	ldr	r3, [pc, #120]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004786:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004788:	4a1b      	ldr	r2, [pc, #108]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800478a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800478e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004790:	4b19      	ldr	r3, [pc, #100]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b00      	cmp	r3, #0
 800479a:	d017      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fe ff92 	bl	80036c4 <HAL_GetTick>
 80047a0:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a4:	e00c      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047a6:	f7fe ff8d 	bl	80036c4 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d902      	bls.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	f000 be46 	b.w	800544c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c0:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80047c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0ec      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047cc:	1d3b      	adds	r3, r7, #4
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047da:	d113      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80047dc:	4806      	ldr	r0, [pc, #24]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80047de:	4b06      	ldr	r3, [pc, #24]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80047e6:	1d3b      	adds	r3, r7, #4
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047ec:	4b04      	ldr	r3, [pc, #16]	; (8004800 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80047ee:	400b      	ands	r3, r1
 80047f0:	4313      	orrs	r3, r2
 80047f2:	6083      	str	r3, [r0, #8]
 80047f4:	e00c      	b.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80047f6:	bf00      	nop
 80047f8:	40023800 	.word	0x40023800
 80047fc:	40007000 	.word	0x40007000
 8004800:	0ffffcff 	.word	0x0ffffcff
 8004804:	4ab6      	ldr	r2, [pc, #728]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004806:	4bb6      	ldr	r3, [pc, #728]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800480e:	6093      	str	r3, [r2, #8]
 8004810:	49b3      	ldr	r1, [pc, #716]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004812:	4bb3      	ldr	r3, [pc, #716]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004814:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004816:	1d3b      	adds	r3, r7, #4
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004820:	4313      	orrs	r3, r2
 8004822:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004824:	1d3b      	adds	r3, r7, #4
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0310 	and.w	r3, r3, #16
 800482e:	2b00      	cmp	r3, #0
 8004830:	d011      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004832:	4aab      	ldr	r2, [pc, #684]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004834:	4baa      	ldr	r3, [pc, #680]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004836:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800483a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800483e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004842:	49a7      	ldr	r1, [pc, #668]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004844:	4ba6      	ldr	r3, [pc, #664]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004846:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800484a:	1d3b      	adds	r3, r7, #4
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004850:	4313      	orrs	r3, r2
 8004852:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004856:	1d3b      	adds	r3, r7, #4
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00b      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004864:	499e      	ldr	r1, [pc, #632]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004866:	4b9e      	ldr	r3, [pc, #632]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800486c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004870:	1d3b      	adds	r3, r7, #4
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800487c:	1d3b      	adds	r3, r7, #4
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00b      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800488a:	4995      	ldr	r1, [pc, #596]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800488c:	4b94      	ldr	r3, [pc, #592]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800488e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004892:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004896:	1d3b      	adds	r3, r7, #4
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800489c:	4313      	orrs	r3, r2
 800489e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048a2:	1d3b      	adds	r3, r7, #4
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00b      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048b0:	498b      	ldr	r1, [pc, #556]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80048b2:	4b8b      	ldr	r3, [pc, #556]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80048b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048bc:	1d3b      	adds	r3, r7, #4
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048c2:	4313      	orrs	r3, r2
 80048c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80048c8:	1d3b      	adds	r3, r7, #4
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00b      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048d6:	4982      	ldr	r1, [pc, #520]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80048d8:	4b81      	ldr	r3, [pc, #516]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048e2:	1d3b      	adds	r3, r7, #4
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048ee:	1d3b      	adds	r3, r7, #4
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00b      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x344>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048fc:	4978      	ldr	r1, [pc, #480]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80048fe:	4b78      	ldr	r3, [pc, #480]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004904:	f023 0203 	bic.w	r2, r3, #3
 8004908:	1d3b      	adds	r3, r7, #4
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490e:	4313      	orrs	r3, r2
 8004910:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004914:	1d3b      	adds	r3, r7, #4
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00b      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004922:	496f      	ldr	r1, [pc, #444]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004924:	4b6e      	ldr	r3, [pc, #440]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492a:	f023 020c 	bic.w	r2, r3, #12
 800492e:	1d3b      	adds	r3, r7, #4
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004934:	4313      	orrs	r3, r2
 8004936:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800493a:	1d3b      	adds	r3, r7, #4
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x390>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004948:	4965      	ldr	r1, [pc, #404]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800494a:	4b65      	ldr	r3, [pc, #404]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004950:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004954:	1d3b      	adds	r3, r7, #4
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800495a:	4313      	orrs	r3, r2
 800495c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004960:	1d3b      	adds	r3, r7, #4
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00b      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800496e:	495c      	ldr	r1, [pc, #368]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004970:	4b5b      	ldr	r3, [pc, #364]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004972:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004976:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800497a:	1d3b      	adds	r3, r7, #4
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004980:	4313      	orrs	r3, r2
 8004982:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004986:	1d3b      	adds	r3, r7, #4
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00b      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004994:	4952      	ldr	r1, [pc, #328]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004996:	4b52      	ldr	r3, [pc, #328]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800499c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80049a0:	1d3b      	adds	r3, r7, #4
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80049ac:	1d3b      	adds	r3, r7, #4
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00b      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x402>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80049ba:	4949      	ldr	r1, [pc, #292]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80049bc:	4b48      	ldr	r3, [pc, #288]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80049be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049c2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80049c6:	1d3b      	adds	r3, r7, #4
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049cc:	4313      	orrs	r3, r2
 80049ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80049d2:	1d3b      	adds	r3, r7, #4
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00b      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80049e0:	493f      	ldr	r1, [pc, #252]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80049e2:	4b3f      	ldr	r3, [pc, #252]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80049e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80049ec:	1d3b      	adds	r3, r7, #4
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f2:	4313      	orrs	r3, r2
 80049f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80049f8:	1d3b      	adds	r3, r7, #4
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00b      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004a06:	4936      	ldr	r1, [pc, #216]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004a08:	4b35      	ldr	r3, [pc, #212]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a0e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a12:	1d3b      	adds	r3, r7, #4
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004a1e:	1d3b      	adds	r3, r7, #4
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00b      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a2c:	492c      	ldr	r1, [pc, #176]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004a2e:	4b2c      	ldr	r3, [pc, #176]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a34:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004a38:	1d3b      	adds	r3, r7, #4
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004a44:	1d3b      	adds	r3, r7, #4
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d014      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004a52:	4923      	ldr	r1, [pc, #140]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004a54:	4b22      	ldr	r3, [pc, #136]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004a5e:	1d3b      	adds	r3, r7, #4
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004a6a:	1d3b      	adds	r3, r7, #4
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a74:	d102      	bne.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    {
      pllsaiused = 1; 
 8004a76:	2301      	movs	r3, #1
 8004a78:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a7c:	1d3b      	adds	r3, r7, #4
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0308 	and.w	r3, r3, #8
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d002      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    pllsaiused = 1; 
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a90:	1d3b      	adds	r3, r7, #4
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00b      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a9e:	4910      	ldr	r1, [pc, #64]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004aa0:	4b0f      	ldr	r3, [pc, #60]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004aaa:	1d3b      	adds	r3, r7, #4
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004ab6:	1d3b      	adds	r3, r7, #4
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00f      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ac4:	4906      	ldr	r1, [pc, #24]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004ac6:	4b06      	ldr	r3, [pc, #24]	; (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8004ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004acc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004ad0:	1d3b      	adds	r3, r7, #4
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004ade:	e001      	b.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004ae0:	40023800 	.word	0x40023800
  }
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004ae4:	1d3b      	adds	r3, r7, #4
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00c      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x53c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004af2:	492b      	ldr	r1, [pc, #172]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004af4:	4b2a      	ldr	r3, [pc, #168]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004afa:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004afe:	1d3b      	adds	r3, r7, #4
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
	
  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b0c:	1d3b      	adds	r3, r7, #4
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00c      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x564>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b1a:	4921      	ldr	r1, [pc, #132]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b1c:	4b20      	ldr	r3, [pc, #128]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b22:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004b26:	1d3b      	adds	r3, r7, #4
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  
  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004b34:	1d3b      	adds	r3, r7, #4
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00c      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x58c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004b42:	4917      	ldr	r1, [pc, #92]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b44:	4b16      	ldr	r3, [pc, #88]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b4a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004b4e:	1d3b      	adds	r3, r7, #4
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b56:	4313      	orrs	r3, r2
 8004b58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004b5c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d006      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004b64:	1d3b      	adds	r3, r7, #4
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b6e:	f040 8249 	bne.w	8005004 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();  
 8004b72:	4a0b      	ldr	r2, [pc, #44]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b74:	4b0a      	ldr	r3, [pc, #40]	; (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b7c:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b7e:	f7fe fda1 	bl	80036c4 <HAL_GetTick>
 8004b82:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
    
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b86:	e00d      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b88:	f7fe fd9c 	bl	80036c4 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b64      	cmp	r3, #100	; 0x64
 8004b96:	d905      	bls.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
      {
        /* return in case of Timeout detected */         
        return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	f000 bc57 	b.w	800544c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
 8004b9e:	bf00      	nop
 8004ba0:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ba4:	4be3      	ldr	r3, [pc, #908]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1eb      	bne.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/ 
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004bb0:	1d3b      	adds	r3, r7, #4
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 8082 	beq.w	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8004bc0:	1d3b      	adds	r3, r7, #4
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d17c      	bne.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    
      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8004bca:	4bda      	ldr	r3, [pc, #872]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004bcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bd0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bd4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004bd8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bdc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004be0:	fa93 f3a3 	rbit	r3, r3
 8004be4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  return(result);
 8004be8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004bec:	fab3 f383 	clz	r3, r3
 8004bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8004bf4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8004bf8:	4bce      	ldr	r3, [pc, #824]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bfe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c02:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004c06:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004c0e:	fa93 f3a3 	rbit	r3, r3
 8004c12:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  return(result);
 8004c16:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004c1a:	fab3 f383 	clz	r3, r3
 8004c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c22:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c26:	48c3      	ldr	r0, [pc, #780]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004c28:	1d3b      	adds	r3, r7, #4
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c32:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c36:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004c3a:	fa93 f3a3 	rbit	r3, r3
 8004c3e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return(result);
 8004c42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c46:	fab3 f383 	clz	r3, r3
 8004c4a:	409a      	lsls	r2, r3
 8004c4c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004c50:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c54:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004c58:	fa93 f3a3 	rbit	r3, r3
 8004c5c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return(result);
 8004c60:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004c64:	fab3 f383 	clz	r3, r3
 8004c68:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8004c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c70:	431a      	orrs	r2, r3
 8004c72:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004c76:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c7a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8004c7e:	fa93 f3a3 	rbit	r3, r3
 8004c82:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  return(result);
 8004c86:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004c8a:	fab3 f383 	clz	r3, r3
 8004c8e:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8004c92:	fa01 f303 	lsl.w	r3, r1, r3
 8004c96:	431a      	orrs	r2, r3
 8004c98:	1d3b      	adds	r3, r7, #4
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6899      	ldr	r1, [r3, #8]
 8004c9e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004ca2:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8004caa:	fa93 f3a3 	rbit	r3, r3
 8004cae:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
  return(result);
 8004cb2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8004cb6:	fab3 f383 	clz	r3, r3
 8004cba:	fa01 f303 	lsl.w	r3, r1, r3
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    }
        
    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004cc4:	1d3b      	adds	r3, r7, #4
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d005      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8004cd2:	1d3b      	adds	r3, r7, #4
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cdc:	d00e      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x72c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8004cde:	1d3b      	adds	r3, r7, #4
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8091 	beq.w	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x840>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cf8:	f040 808a 	bne.w	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x840>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
            
      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8004cfc:	4b8d      	ldr	r3, [pc, #564]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004cfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d06:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004d0a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004d12:	fa93 f3a3 	rbit	r3, r3
 8004d16:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  return(result);
 8004d1a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004d1e:	fab3 f383 	clz	r3, r3
 8004d22:	fa22 f303 	lsr.w	r3, r2, r3
 8004d26:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8004d2a:	4b82      	ldr	r3, [pc, #520]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d30:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004d34:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004d38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d40:	fa93 f3a3 	rbit	r3, r3
 8004d44:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  return(result);
 8004d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d4c:	fab3 f383 	clz	r3, r3
 8004d50:	fa22 f303 	lsr.w	r3, r2, r3
 8004d54:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d58:	4876      	ldr	r0, [pc, #472]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004d5a:	1d3b      	adds	r3, r7, #4
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d64:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d68:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004d6c:	fa93 f3a3 	rbit	r3, r3
 8004d70:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  return(result);
 8004d74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d78:	fab3 f383 	clz	r3, r3
 8004d7c:	409a      	lsls	r2, r3
 8004d7e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004d82:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d86:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004d8a:	fa93 f3a3 	rbit	r3, r3
 8004d8e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  return(result);
 8004d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004d96:	fab3 f383 	clz	r3, r3
 8004d9a:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8004d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8004da2:	431a      	orrs	r2, r3
 8004da4:	1d3b      	adds	r3, r7, #4
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68d9      	ldr	r1, [r3, #12]
 8004daa:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004dae:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004db6:	fa93 f3a3 	rbit	r3, r3
 8004dba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return(result);
 8004dbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004dc2:	fab3 f383 	clz	r3, r3
 8004dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004dd0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8004dd8:	fa93 f3a3 	rbit	r3, r3
 8004ddc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  return(result);
 8004de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004de4:	fab3 f383 	clz	r3, r3
 8004de8:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8004dec:	fa01 f303 	lsl.w	r3, r1, r3
 8004df0:	4313      	orrs	r3, r2
 8004df2:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
   
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8004df6:	494f      	ldr	r1, [pc, #316]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004df8:	4b4e      	ldr	r3, [pc, #312]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dfe:	f023 021f 	bic.w	r2, r3, #31
 8004e02:	1d3b      	adds	r3, r7, #4
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }          

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/  
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e10:	1d3b      	adds	r3, r7, #4
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d07c      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
     
     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8004e1e:	4b45      	ldr	r3, [pc, #276]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004e20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e24:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e28:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004e2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e34:	fa93 f3a3 	rbit	r3, r3
 8004e38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  return(result);
 8004e3c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004e40:	fab3 f383 	clz	r3, r3
 8004e44:	fa22 f303 	lsr.w	r3, r2, r3
 8004e48:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8004e4c:	4b39      	ldr	r3, [pc, #228]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e52:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004e56:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004e5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004e62:	fa93 f3a3 	rbit	r3, r3
 8004e66:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  return(result);
 8004e6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e6e:	fab3 f383 	clz	r3, r3
 8004e72:	fa22 f303 	lsr.w	r3, r2, r3
 8004e76:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004e7a:	482e      	ldr	r0, [pc, #184]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004e7c:	1d3b      	adds	r3, r7, #4
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e86:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004e8e:	fa93 f3a3 	rbit	r3, r3
 8004e92:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  return(result);
 8004e96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004e9a:	fab3 f383 	clz	r3, r3
 8004e9e:	409a      	lsls	r2, r3
 8004ea0:	1d3b      	adds	r3, r7, #4
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6919      	ldr	r1, [r3, #16]
 8004ea6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004eb2:	fa93 f3a3 	rbit	r3, r3
 8004eb6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  return(result);
 8004eba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ebe:	fab3 f383 	clz	r3, r3
 8004ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004ecc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ed4:	fa93 f3a3 	rbit	r3, r3
 8004ed8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  return(result);
 8004edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ee0:	fab3 f383 	clz	r3, r3
 8004ee4:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8004ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8004eec:	431a      	orrs	r2, r3
 8004eee:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004ef2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004efa:	fa93 f3a3 	rbit	r3, r3
 8004efe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  return(result);
 8004f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f06:	fab3 f383 	clz	r3, r3
 8004f0a:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8004f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f12:	4313      	orrs	r3, r2
 8004f14:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    }  
         
    /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f18:	1d3b      	adds	r3, r7, #4
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d053      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x9fe>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f26:	4803      	ldr	r0, [pc, #12]	; (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004f28:	1d3b      	adds	r3, r7, #4
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f32:	e001      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8004f34:	40023800 	.word	0x40023800
 8004f38:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f40:	fa93 f3a3 	rbit	r3, r3
 8004f44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return(result);
 8004f48:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f4c:	fab3 f383 	clz	r3, r3
 8004f50:	409a      	lsls	r2, r3
 8004f52:	1d3b      	adds	r3, r7, #4
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	6919      	ldr	r1, [r3, #16]
 8004f58:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004f5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004f64:	fa93 f3a3 	rbit	r3, r3
 8004f68:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  return(result);
 8004f6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004f70:	fab3 f383 	clz	r3, r3
 8004f74:	fa01 f303 	lsl.w	r3, r1, r3
 8004f78:	431a      	orrs	r2, r3
 8004f7a:	1d3b      	adds	r3, r7, #4
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68d9      	ldr	r1, [r3, #12]
 8004f80:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004f84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004f8c:	fa93 f3a3 	rbit	r3, r3
 8004f90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return(result);
 8004f94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004f98:	fab3 f383 	clz	r3, r3
 8004f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	1d3b      	adds	r3, r7, #4
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6899      	ldr	r1, [r3, #8]
 8004fa8:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004fac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004fb4:	fa93 f3a3 	rbit	r3, r3
 8004fb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return(result);
 8004fbc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004fc0:	fab3 f383 	clz	r3, r3
 8004fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    } 
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004fce:	4a1a      	ldr	r2, [pc, #104]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 8004fd0:	4b19      	ldr	r3, [pc, #100]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fd8:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fda:	f7fe fb73 	bl	80036c4 <HAL_GetTick>
 8004fde:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fe2:	e009      	b.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fe4:	f7fe fb6e 	bl	80036c4 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	2b64      	cmp	r3, #100	; 0x64
 8004ff2:	d901      	bls.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
      {
        /* return in case of Timeout detected */                
        return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e229      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ff8:	4b0f      	ldr	r3, [pc, #60]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d0ef      	beq.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xa14>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005004:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005008:	2b01      	cmp	r3, #1
 800500a:	f040 821e 	bne.w	800544a <HAL_RCCEx_PeriphCLKConfig+0xe7a>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 800500e:	4a0a      	ldr	r2, [pc, #40]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 8005010:	4b09      	ldr	r3, [pc, #36]	; (8005038 <HAL_RCCEx_PeriphCLKConfig+0xa68>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005018:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800501a:	f7fe fb53 	bl	80036c4 <HAL_GetTick>
 800501e:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005022:	e00b      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005024:	f7fe fb4e 	bl	80036c4 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b64      	cmp	r3, #100	; 0x64
 8005032:	d903      	bls.n	800503c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
      { 
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e209      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
 8005038:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800503c:	4bd0      	ldr	r3, [pc, #832]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005044:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005048:	d0ec      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0xa54>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800504a:	1d3b      	adds	r3, r7, #4
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d004      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8005058:	1d3b      	adds	r3, r7, #4
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00d      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0xaae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005062:	1d3b      	adds	r3, r7, #4
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 8087 	beq.w	8005180 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005072:	1d3b      	adds	r3, r7, #4
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005078:	2b00      	cmp	r3, #0
 800507a:	f040 8081 	bne.w	8005180 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 800507e:	4bc0      	ldr	r3, [pc, #768]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8005080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005084:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005088:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800508c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800508e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005090:	fa93 f3a3 	rbit	r3, r3
 8005094:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8005096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005098:	fab3 f383 	clz	r3, r3
 800509c:	fa22 f303 	lsr.w	r3, r2, r3
 80050a0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 80050a4:	4bb6      	ldr	r3, [pc, #728]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050aa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80050ae:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80050b2:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050b6:	fa93 f3a3 	rbit	r3, r3
 80050ba:	677b      	str	r3, [r7, #116]	; 0x74
  return(result);
 80050bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050be:	fab3 f383 	clz	r3, r3
 80050c2:	fa22 f303 	lsr.w	r3, r2, r3
 80050c6:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80050ca:	48ad      	ldr	r0, [pc, #692]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 80050cc:	1d3b      	adds	r3, r7, #4
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	695a      	ldr	r2, [r3, #20]
 80050d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80050d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050de:	fa93 f3a3 	rbit	r3, r3
 80050e2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return(result);
 80050e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050e6:	fab3 f383 	clz	r3, r3
 80050ea:	409a      	lsls	r2, r3
 80050ec:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80050f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050f8:	fa93 f3a3 	rbit	r3, r3
 80050fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return(result);
 8005100:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005104:	fab3 f383 	clz	r3, r3
 8005108:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800510c:	fa01 f303 	lsl.w	r3, r1, r3
 8005110:	431a      	orrs	r2, r3
 8005112:	1d3b      	adds	r3, r7, #4
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6999      	ldr	r1, [r3, #24]
 8005118:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800511c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005120:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005124:	fa93 f3a3 	rbit	r3, r3
 8005128:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  return(result);
 800512c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005130:	fab3 f383 	clz	r3, r3
 8005134:	fa01 f303 	lsl.w	r3, r1, r3
 8005138:	431a      	orrs	r2, r3
 800513a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800513e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005142:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005146:	fa93 f3a3 	rbit	r3, r3
 800514a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return(result);
 800514e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005152:	fab3 f383 	clz	r3, r3
 8005156:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 800515a:	fa01 f303 	lsl.w	r3, r1, r3
 800515e:	4313      	orrs	r3, r2
 8005160:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005164:	4986      	ldr	r1, [pc, #536]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8005166:	4b86      	ldr	r3, [pc, #536]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8005168:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800516c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005170:	1d3b      	adds	r3, r7, #4
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005176:	3b01      	subs	r3, #1
 8005178:	021b      	lsls	r3, r3, #8
 800517a:	4313      	orrs	r3, r2
 800517c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005180:	1d3b      	adds	r3, r7, #4
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800518a:	2b00      	cmp	r3, #0
 800518c:	f000 8094 	beq.w	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005190:	1d3b      	adds	r3, r7, #4
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800519a:	f040 808d 	bne.w	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xce8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 800519e:	4b78      	ldr	r3, [pc, #480]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 80051a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80051a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80051ac:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80051b0:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	fa93 f1a3 	rbit	r1, r3
 80051bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80051c0:	6019      	str	r1, [r3, #0]
  return(result);
 80051c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	fab3 f383 	clz	r3, r3
 80051cc:	fa22 f303 	lsr.w	r3, r2, r3
 80051d0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 80051d4:	4b6a      	ldr	r3, [pc, #424]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 80051d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051da:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80051de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80051e2:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 80051e6:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	fa93 f1a3 	rbit	r1, r3
 80051f2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80051f6:	6019      	str	r1, [r3, #0]
  return(result);
 80051f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	fab3 f383 	clz	r3, r3
 8005202:	fa22 f303 	lsr.w	r3, r2, r3
 8005206:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800520a:	4c5d      	ldr	r4, [pc, #372]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 800520c:	1d3b      	adds	r3, r7, #4
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695a      	ldr	r2, [r3, #20]
 8005212:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005216:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800521a:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	fa93 f1a3 	rbit	r1, r3
 8005226:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800522a:	6019      	str	r1, [r3, #0]
  return(result);
 800522c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	fab3 f383 	clz	r3, r3
 8005236:	409a      	lsls	r2, r3
 8005238:	1d3b      	adds	r3, r7, #4
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6a19      	ldr	r1, [r3, #32]
 800523e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005242:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8005246:	6018      	str	r0, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005248:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	fa93 f0a3 	rbit	r0, r3
 8005252:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005256:	6018      	str	r0, [r3, #0]
  return(result);
 8005258:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	fab3 f383 	clz	r3, r3
 8005262:	fa01 f303 	lsl.w	r3, r1, r3
 8005266:	431a      	orrs	r2, r3
 8005268:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800526c:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8005270:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005272:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	fa93 f1a3 	rbit	r1, r3
 800527c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005280:	6019      	str	r1, [r3, #0]
  return(result);
 8005282:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	fab3 f383 	clz	r3, r3
 800528c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8005290:	fa01 f303 	lsl.w	r3, r1, r3
 8005294:	431a      	orrs	r2, r3
 8005296:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800529a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800529c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800529e:	fa93 f3a3 	rbit	r3, r3
 80052a2:	667b      	str	r3, [r7, #100]	; 0x64
  return(result);
 80052a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052a6:	fab3 f383 	clz	r3, r3
 80052aa:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 80052ae:	fa01 f303 	lsl.w	r3, r1, r3
 80052b2:	4313      	orrs	r3, r2
 80052b4:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
    }        

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) 
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80052b8:	1d3b      	adds	r3, r7, #4
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 80a5 	beq.w	8005412 <HAL_RCCEx_PeriphCLKConfig+0xe42>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 80052c8:	4b2d      	ldr	r3, [pc, #180]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 80052ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052d2:	f107 0310 	add.w	r3, r7, #16
 80052d6:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80052da:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052dc:	f107 0310 	add.w	r3, r7, #16
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	fa93 f1a3 	rbit	r1, r3
 80052e6:	f107 030c 	add.w	r3, r7, #12
 80052ea:	6019      	str	r1, [r3, #0]
  return(result);
 80052ec:	f107 030c 	add.w	r3, r7, #12
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	fab3 f383 	clz	r3, r3
 80052f6:	fa22 f303 	lsr.w	r3, r2, r3
 80052fa:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 80052fe:	4b20      	ldr	r3, [pc, #128]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8005300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005304:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005308:	f107 0318 	add.w	r3, r7, #24
 800530c:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8005310:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005312:	f107 0318 	add.w	r3, r7, #24
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	fa93 f1a3 	rbit	r1, r3
 800531c:	f107 0314 	add.w	r3, r7, #20
 8005320:	6019      	str	r1, [r3, #0]
  return(result);
 8005322:	f107 0314 	add.w	r3, r7, #20
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	fab3 f383 	clz	r3, r3
 800532c:	fa22 f303 	lsr.w	r3, r2, r3
 8005330:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
      
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005334:	4c12      	ldr	r4, [pc, #72]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0xdb0>)
 8005336:	1d3b      	adds	r3, r7, #4
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	695a      	ldr	r2, [r3, #20]
 800533c:	f107 0320 	add.w	r3, r7, #32
 8005340:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8005344:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005346:	f107 0320 	add.w	r3, r7, #32
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	fa93 f1a3 	rbit	r1, r3
 8005350:	f107 031c 	add.w	r3, r7, #28
 8005354:	6019      	str	r1, [r3, #0]
  return(result);
 8005356:	f107 031c 	add.w	r3, r7, #28
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	fab3 f383 	clz	r3, r3
 8005360:	409a      	lsls	r2, r3
 8005362:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005366:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800536a:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	fa93 f1a3 	rbit	r1, r3
 8005376:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800537a:	6019      	str	r1, [r3, #0]
 800537c:	e002      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800537e:	bf00      	nop
 8005380:	40023800 	.word	0x40023800
  return(result);
 8005384:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	fab3 f383 	clz	r3, r3
 800538e:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8005392:	fa01 f303 	lsl.w	r3, r1, r3
 8005396:	431a      	orrs	r2, r3
 8005398:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800539c:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80053a0:	6019      	str	r1, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	fa93 f1a3 	rbit	r1, r3
 80053ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80053b0:	6019      	str	r1, [r3, #0]
  return(result);
 80053b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	fab3 f383 	clz	r3, r3
 80053bc:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 80053c0:	fa01 f303 	lsl.w	r3, r1, r3
 80053c4:	431a      	orrs	r2, r3
 80053c6:	1d3b      	adds	r3, r7, #4
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	69d9      	ldr	r1, [r3, #28]
 80053cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80053d0:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 80053d4:	6018      	str	r0, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	fa93 f0a3 	rbit	r0, r3
 80053e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80053e4:	6018      	str	r0, [r3, #0]
  return(result);
 80053e6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	fab3 f383 	clz	r3, r3
 80053f0:	fa01 f303 	lsl.w	r3, r1, r3
 80053f4:	4313      	orrs	r3, r2
 80053f6:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80053fa:	4917      	ldr	r1, [pc, #92]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80053fc:	4b16      	ldr	r3, [pc, #88]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80053fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005402:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005406:	1d3b      	adds	r3, r7, #4
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800540c:	4313      	orrs	r3, r2
 800540e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }    
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005412:	4a11      	ldr	r2, [pc, #68]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005414:	4b10      	ldr	r3, [pc, #64]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800541c:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800541e:	f7fe f951 	bl	80036c4 <HAL_GetTick>
 8005422:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005426:	e009      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005428:	f7fe f94c 	bl	80036c4 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	2b64      	cmp	r3, #100	; 0x64
 8005436:	d901      	bls.n	800543c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
      { 
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e007      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800543c:	4b06      	ldr	r3, [pc, #24]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005444:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005448:	d1ee      	bne.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      }
    }
  }
  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	f507 77b2 	add.w	r7, r7, #356	; 0x164
 8005452:	46bd      	mov	sp, r7
 8005454:	bd90      	pop	{r4, r7, pc}
 8005456:	bf00      	nop
 8005458:	40023800 	.word	0x40023800

0800545c <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e043      	b.n	80054f6 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d106      	bne.n	8005488 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f001 f898 	bl	80065b8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2224      	movs	r2, #36	; 0x24
 800548c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	6812      	ldr	r2, [r2, #0]
 8005498:	6812      	ldr	r2, [r2, #0]
 800549a:	f022 0201 	bic.w	r2, r2, #1
 800549e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fad7 	bl	8005a54 <UART_SetConfig>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e022      	b.n	80054f6 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d002      	beq.n	80054be <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 fd39 	bl	8005f30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	6852      	ldr	r2, [r2, #4]
 80054c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	6812      	ldr	r2, [r2, #0]
 80054d6:	6892      	ldr	r2, [r2, #8]
 80054d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054dc:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6812      	ldr	r2, [r2, #0]
 80054e6:	6812      	ldr	r2, [r2, #0]
 80054e8:	f042 0201 	orr.w	r2, r2, #1
 80054ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 fdbf 	bl	8006072 <UART_CheckIdleState>
 80054f4:	4603      	mov	r3, r0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3708      	adds	r7, #8
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <HAL_UART_Transmit_IT>:
  * @param pData: pointer to data buffer.
  * @param Size: amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054fe:	b480      	push	{r7}
 8005500:	b085      	sub	sp, #20
 8005502:	af00      	add	r7, sp, #0
 8005504:	60f8      	str	r0, [r7, #12]
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	4613      	mov	r3, r2
 800550a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b20      	cmp	r3, #32
 8005516:	d132      	bne.n	800557e <HAL_UART_Transmit_IT+0x80>
  {
    if((pData == NULL ) || (Size == 0U))
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d002      	beq.n	8005524 <HAL_UART_Transmit_IT+0x26>
 800551e:	88fb      	ldrh	r3, [r7, #6]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e02b      	b.n	8005580 <HAL_UART_Transmit_IT+0x82>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800552e:	2b01      	cmp	r3, #1
 8005530:	d101      	bne.n	8005536 <HAL_UART_Transmit_IT+0x38>
 8005532:	2302      	movs	r3, #2
 8005534:	e024      	b.n	8005580 <HAL_UART_Transmit_IT+0x82>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	88fa      	ldrh	r2, [r7, #6]
 8005548:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	88fa      	ldrh	r2, [r7, #6]
 8005550:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2221      	movs	r2, #33	; 0x21
 800555e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	6812      	ldr	r2, [r2, #0]
 8005572:	6812      	ldr	r2, [r2, #0]
 8005574:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005578:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800557a:	2300      	movs	r3, #0
 800557c:	e000      	b.n	8005580 <HAL_UART_Transmit_IT+0x82>
  }
  else
  {
    return HAL_BUSY;
 800557e:	2302      	movs	r3, #2
  }
}
 8005580:	4618      	mov	r0, r3
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	bc80      	pop	{r7}
 8005588:	4770      	bx	lr
	...

0800558c <HAL_UART_IRQHandler>:
  * @brief This function handles UART interrupt request.
  * @param huart: uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10d      	bne.n	80055d6 <HAL_UART_IRQHandler+0x4a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f003 0320 	and.w	r3, r3, #32
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d008      	beq.n	80055d6 <HAL_UART_IRQHandler+0x4a>
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f003 0320 	and.w	r3, r3, #32
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_UART_IRQHandler+0x4a>
    {
      UART_Receive_IT(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f9b8 	bl	8005944 <UART_Receive_IT>
      return;
 80055d4:	e0da      	b.n	800578c <HAL_UART_IRQHandler+0x200>
    }
  }

  /* If some errors occur */
  if(   (errorflags != RESET)
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 80b9 	beq.w	8005750 <HAL_UART_IRQHandler+0x1c4>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f003 0301 	and.w	r3, r3, #1
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d105      	bne.n	80055f4 <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 80ae 	beq.w	8005750 <HAL_UART_IRQHandler+0x1c4>
  {

    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00e      	beq.n	800561c <HAL_UART_IRQHandler+0x90>
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005604:	2b00      	cmp	r3, #0
 8005606:	d009      	beq.n	800561c <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2201      	movs	r2, #1
 800560e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005614:	f043 0201 	orr.w	r2, r3, #1
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00e      	beq.n	8005644 <HAL_UART_IRQHandler+0xb8>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	d009      	beq.n	8005644 <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2202      	movs	r2, #2
 8005636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800563c:	f043 0204 	orr.w	r2, r3, #4
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00e      	beq.n	800566c <HAL_UART_IRQHandler+0xe0>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b00      	cmp	r3, #0
 8005656:	d009      	beq.n	800566c <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2204      	movs	r2, #4
 800565e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005664:	f043 0202 	orr.w	r2, r3, #2
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	f003 0308 	and.w	r3, r3, #8
 8005672:	2b00      	cmp	r3, #0
 8005674:	d013      	beq.n	800569e <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800567c:	2b00      	cmp	r3, #0
 800567e:	d104      	bne.n	800568a <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d009      	beq.n	800569e <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2208      	movs	r2, #8
 8005690:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005696:	f043 0208 	orr.w	r2, r3, #8
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d071      	beq.n	800578a <HAL_UART_IRQHandler+0x1fe>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f003 0320 	and.w	r3, r3, #32
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d007      	beq.n	80056c0 <HAL_UART_IRQHandler+0x134>
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d002      	beq.n	80056c0 <HAL_UART_IRQHandler+0x134>
      {
        UART_Receive_IT(huart);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 f942 	bl	8005944 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056c4:	f003 0308 	and.w	r3, r3, #8
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d106      	bne.n	80056da <HAL_UART_IRQHandler+0x14e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d031      	beq.n	800573e <HAL_UART_IRQHandler+0x1b2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f99d 	bl	8005a1a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d023      	beq.n	8005736 <HAL_UART_IRQHandler+0x1aa>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	6812      	ldr	r2, [r2, #0]
 80056f6:	6892      	ldr	r2, [r2, #8]
 80056f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056fc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005702:	2b00      	cmp	r3, #0
 8005704:	d013      	beq.n	800572e <HAL_UART_IRQHandler+0x1a2>
          {
            /* Set the UART DMA Abort callback :
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800570a:	4a22      	ldr	r2, [pc, #136]	; (8005794 <HAL_UART_IRQHandler+0x208>)
 800570c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005712:	4618      	mov	r0, r3
 8005714:	f7fe f910 	bl	8003938 <HAL_DMA_Abort_IT>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d016      	beq.n	800574c <HAL_UART_IRQHandler+0x1c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8005728:	4610      	mov	r0, r2
 800572a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800572c:	e00e      	b.n	800574c <HAL_UART_IRQHandler+0x1c0>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f892 	bl	8005858 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005734:	e00a      	b.n	800574c <HAL_UART_IRQHandler+0x1c0>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f88e 	bl	8005858 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800573c:	e006      	b.n	800574c <HAL_UART_IRQHandler+0x1c0>
      }
      else
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f88a 	bl	8005858 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 800574a:	e01e      	b.n	800578a <HAL_UART_IRQHandler+0x1fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800574c:	bf00      	nop
    return;
 800574e:	e01c      	b.n	800578a <HAL_UART_IRQHandler+0x1fe>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005756:	2b00      	cmp	r3, #0
 8005758:	d008      	beq.n	800576c <HAL_UART_IRQHandler+0x1e0>
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <HAL_UART_IRQHandler+0x1e0>
  {
    UART_Transmit_IT(huart);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 f880 	bl	800586a <UART_Transmit_IT>
    return;
 800576a:	e00f      	b.n	800578c <HAL_UART_IRQHandler+0x200>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <HAL_UART_IRQHandler+0x200>
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800577c:	2b00      	cmp	r3, #0
 800577e:	d005      	beq.n	800578c <HAL_UART_IRQHandler+0x200>
  {
    UART_EndTransmit_IT(huart);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f8c7 	bl	8005914 <UART_EndTransmit_IT>
    return;
 8005786:	bf00      	nop
 8005788:	e000      	b.n	800578c <HAL_UART_IRQHandler+0x200>
    return;
 800578a:	bf00      	nop
  }

}
 800578c:	3718      	adds	r7, #24
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	0800582d 	.word	0x0800582d

08005798 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	603b      	str	r3, [r7, #0]
 80057a4:	4613      	mov	r3, r2
 80057a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a8:	e02c      	b.n	8005804 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d028      	beq.n	8005804 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d007      	beq.n	80057c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057b8:	f7fd ff84 	bl	80036c4 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	1ad2      	subs	r2, r2, r3
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d31d      	bcc.n	8005804 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	6812      	ldr	r2, [r2, #0]
 80057d0:	6812      	ldr	r2, [r2, #0]
 80057d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80057d6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	6812      	ldr	r2, [r2, #0]
 80057e0:	6892      	ldr	r2, [r2, #8]
 80057e2:	f022 0201 	bic.w	r2, r2, #1
 80057e6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2220      	movs	r2, #32
 80057f4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e00f      	b.n	8005824 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	69da      	ldr	r2, [r3, #28]
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	401a      	ands	r2, r3
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	429a      	cmp	r2, r3
 8005812:	bf0c      	ite	eq
 8005814:	2301      	moveq	r3, #1
 8005816:	2300      	movne	r3, #0
 8005818:	b2db      	uxtb	r3, r3
 800581a:	461a      	mov	r2, r3
 800581c:	79fb      	ldrb	r3, [r7, #7]
 800581e:	429a      	cmp	r2, r3
 8005820:	d0c3      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <UART_DMAAbortOnError>:
  *        (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma: DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005838:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f804 	bl	8005858 <HAL_UART_ErrorCallback>
}
 8005850:	bf00      	nop
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart: uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	bc80      	pop	{r7}
 8005868:	4770      	bx	lr

0800586a <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT()
  * @param  huart: UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800586a:	b480      	push	{r7}
 800586c:	b085      	sub	sp, #20
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b21      	cmp	r3, #33	; 0x21
 800587c:	d144      	bne.n	8005908 <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0U)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005884:	b29b      	uxth	r3, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	d111      	bne.n	80058ae <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	6812      	ldr	r2, [r2, #0]
 8005892:	6812      	ldr	r2, [r2, #0]
 8005894:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005898:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6812      	ldr	r2, [r2, #0]
 80058a2:	6812      	ldr	r2, [r2, #0]
 80058a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058a8:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	e02d      	b.n	800590a <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b6:	d113      	bne.n	80058e0 <UART_Transmit_IT+0x76>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10f      	bne.n	80058e0 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c4:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	8812      	ldrh	r2, [r2, #0]
 80058ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058d8:	1c9a      	adds	r2, r3, #2
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80058de:	e008      	b.n	80058f2 <UART_Transmit_IT+0x88>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058e8:	1c58      	adds	r0, r3, #1
 80058ea:	6879      	ldr	r1, [r7, #4]
 80058ec:	64c8      	str	r0, [r1, #76]	; 0x4c
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 8005904:	2300      	movs	r3, #0
 8005906:	e000      	b.n	800590a <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 8005908:	2302      	movs	r3, #2
  }
}
 800590a:	4618      	mov	r0, r3
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	bc80      	pop	{r7}
 8005912:	4770      	bx	lr

08005914 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6812      	ldr	r2, [r2, #0]
 8005924:	6812      	ldr	r2, [r2, #0]
 8005926:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800592a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2220      	movs	r2, #32
 8005930:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 fd1b 	bl	8006370 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3708      	adds	r7, #8
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart: UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005952:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800595a:	b2db      	uxtb	r3, r3
 800595c:	2b22      	cmp	r3, #34	; 0x22
 800595e:	d14f      	bne.n	8005a00 <UART_Receive_IT+0xbc>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005968:	d115      	bne.n	8005996 <UART_Receive_IT+0x52>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d111      	bne.n	8005996 <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005976:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597e:	b29a      	uxth	r2, r3
 8005980:	89fb      	ldrh	r3, [r7, #14]
 8005982:	4013      	ands	r3, r2
 8005984:	b29a      	uxth	r2, r3
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800598e:	1c9a      	adds	r2, r3, #2
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	655a      	str	r2, [r3, #84]	; 0x54
 8005994:	e00d      	b.n	80059b2 <UART_Receive_IT+0x6e>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800599a:	1c59      	adds	r1, r3, #1
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	6551      	str	r1, [r2, #84]	; 0x54
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6812      	ldr	r2, [r2, #0]
 80059a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80059a6:	b2d1      	uxtb	r1, r2
 80059a8:	89fa      	ldrh	r2, [r7, #14]
 80059aa:	b2d2      	uxtb	r2, r2
 80059ac:	400a      	ands	r2, r1
 80059ae:	b2d2      	uxtb	r2, r2
 80059b0:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	3b01      	subs	r3, #1
 80059bc:	b29b      	uxth	r3, r3
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	4619      	mov	r1, r3
 80059c2:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d118      	bne.n	80059fc <UART_Receive_IT+0xb8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	6812      	ldr	r2, [r2, #0]
 80059d4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059d8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	6812      	ldr	r2, [r2, #0]
 80059e2:	6892      	ldr	r2, [r2, #8]
 80059e4:	f022 0201 	bic.w	r2, r2, #1
 80059e8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2220      	movs	r2, #32
 80059ee:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 fcd2 	bl	800639c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80059f8:	2300      	movs	r3, #0
 80059fa:	e00a      	b.n	8005a12 <UART_Receive_IT+0xce>
    }

    return HAL_OK;
 80059fc:	2300      	movs	r3, #0
 80059fe:	e008      	b.n	8005a12 <UART_Receive_IT+0xce>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	6812      	ldr	r2, [r2, #0]
 8005a08:	6992      	ldr	r2, [r2, #24]
 8005a0a:	f042 0208 	orr.w	r2, r2, #8
 8005a0e:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8005a10:	2302      	movs	r3, #2
  }
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b083      	sub	sp, #12
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	6812      	ldr	r2, [r2, #0]
 8005a2a:	6812      	ldr	r2, [r2, #0]
 8005a2c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a30:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	6812      	ldr	r2, [r2, #0]
 8005a3a:	6892      	ldr	r2, [r2, #8]
 8005a3c:	f022 0201 	bic.w	r2, r2, #1
 8005a40:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2220      	movs	r2, #32
 8005a46:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bc80      	pop	{r7}
 8005a52:	4770      	bx	lr

08005a54 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart: uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a54:	b590      	push	{r4, r7, lr}
 8005a56:	b087      	sub	sp, #28
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8005a60:	2310      	movs	r3, #16
 8005a62:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8005a64:	2300      	movs	r3, #0
 8005a66:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	431a      	orrs	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	431a      	orrs	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	69db      	ldr	r3, [r3, #28]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6819      	ldr	r1, [r3, #0]
 8005a92:	4baa      	ldr	r3, [pc, #680]	; (8005d3c <UART_SetConfig+0x2e8>)
 8005a94:	400b      	ands	r3, r1
 8005a96:	68f9      	ldr	r1, [r7, #12]
 8005a98:	430b      	orrs	r3, r1
 8005a9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6812      	ldr	r2, [r2, #0]
 8005aa4:	6852      	ldr	r2, [r2, #4]
 8005aa6:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	68d2      	ldr	r2, [r2, #12]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	699a      	ldr	r2, [r3, #24]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6812      	ldr	r2, [r2, #0]
 8005ac6:	6892      	ldr	r2, [r2, #8]
 8005ac8:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a9a      	ldr	r2, [pc, #616]	; (8005d40 <UART_SetConfig+0x2ec>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d11f      	bne.n	8005b1c <UART_SetConfig+0xc8>
 8005adc:	4b99      	ldr	r3, [pc, #612]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ae2:	f003 0303 	and.w	r3, r3, #3
 8005ae6:	2b03      	cmp	r3, #3
 8005ae8:	f200 813e 	bhi.w	8005d68 <UART_SetConfig+0x314>
 8005aec:	a201      	add	r2, pc, #4	; (adr r2, 8005af4 <UART_SetConfig+0xa0>)
 8005aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af2:	bf00      	nop
 8005af4:	08005b05 	.word	0x08005b05
 8005af8:	08005b11 	.word	0x08005b11
 8005afc:	08005b0b 	.word	0x08005b0b
 8005b00:	08005b17 	.word	0x08005b17
 8005b04:	2301      	movs	r3, #1
 8005b06:	75fb      	strb	r3, [r7, #23]
 8005b08:	e12e      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	75fb      	strb	r3, [r7, #23]
 8005b0e:	e12b      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b10:	2304      	movs	r3, #4
 8005b12:	75fb      	strb	r3, [r7, #23]
 8005b14:	e128      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b16:	2308      	movs	r3, #8
 8005b18:	75fb      	strb	r3, [r7, #23]
 8005b1a:	e125      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a89      	ldr	r2, [pc, #548]	; (8005d48 <UART_SetConfig+0x2f4>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d130      	bne.n	8005b88 <UART_SetConfig+0x134>
 8005b26:	4b87      	ldr	r3, [pc, #540]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2c:	f003 030c 	and.w	r3, r3, #12
 8005b30:	2b0c      	cmp	r3, #12
 8005b32:	f200 8119 	bhi.w	8005d68 <UART_SetConfig+0x314>
 8005b36:	a201      	add	r2, pc, #4	; (adr r2, 8005b3c <UART_SetConfig+0xe8>)
 8005b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b3c:	08005b71 	.word	0x08005b71
 8005b40:	08005d69 	.word	0x08005d69
 8005b44:	08005d69 	.word	0x08005d69
 8005b48:	08005d69 	.word	0x08005d69
 8005b4c:	08005b7d 	.word	0x08005b7d
 8005b50:	08005d69 	.word	0x08005d69
 8005b54:	08005d69 	.word	0x08005d69
 8005b58:	08005d69 	.word	0x08005d69
 8005b5c:	08005b77 	.word	0x08005b77
 8005b60:	08005d69 	.word	0x08005d69
 8005b64:	08005d69 	.word	0x08005d69
 8005b68:	08005d69 	.word	0x08005d69
 8005b6c:	08005b83 	.word	0x08005b83
 8005b70:	2300      	movs	r3, #0
 8005b72:	75fb      	strb	r3, [r7, #23]
 8005b74:	e0f8      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b76:	2302      	movs	r3, #2
 8005b78:	75fb      	strb	r3, [r7, #23]
 8005b7a:	e0f5      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b7c:	2304      	movs	r3, #4
 8005b7e:	75fb      	strb	r3, [r7, #23]
 8005b80:	e0f2      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b82:	2308      	movs	r3, #8
 8005b84:	75fb      	strb	r3, [r7, #23]
 8005b86:	e0ef      	b.n	8005d68 <UART_SetConfig+0x314>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a6f      	ldr	r2, [pc, #444]	; (8005d4c <UART_SetConfig+0x2f8>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d11c      	bne.n	8005bcc <UART_SetConfig+0x178>
 8005b92:	4b6c      	ldr	r3, [pc, #432]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b98:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005b9c:	2b10      	cmp	r3, #16
 8005b9e:	d00f      	beq.n	8005bc0 <UART_SetConfig+0x16c>
 8005ba0:	2b10      	cmp	r3, #16
 8005ba2:	d802      	bhi.n	8005baa <UART_SetConfig+0x156>
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d005      	beq.n	8005bb4 <UART_SetConfig+0x160>
 8005ba8:	e0de      	b.n	8005d68 <UART_SetConfig+0x314>
 8005baa:	2b20      	cmp	r3, #32
 8005bac:	d005      	beq.n	8005bba <UART_SetConfig+0x166>
 8005bae:	2b30      	cmp	r3, #48	; 0x30
 8005bb0:	d009      	beq.n	8005bc6 <UART_SetConfig+0x172>
 8005bb2:	e0d9      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	75fb      	strb	r3, [r7, #23]
 8005bb8:	e0d6      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bba:	2302      	movs	r3, #2
 8005bbc:	75fb      	strb	r3, [r7, #23]
 8005bbe:	e0d3      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bc0:	2304      	movs	r3, #4
 8005bc2:	75fb      	strb	r3, [r7, #23]
 8005bc4:	e0d0      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bc6:	2308      	movs	r3, #8
 8005bc8:	75fb      	strb	r3, [r7, #23]
 8005bca:	e0cd      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a5f      	ldr	r2, [pc, #380]	; (8005d50 <UART_SetConfig+0x2fc>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d11c      	bne.n	8005c10 <UART_SetConfig+0x1bc>
 8005bd6:	4b5b      	ldr	r3, [pc, #364]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bdc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005be0:	2b40      	cmp	r3, #64	; 0x40
 8005be2:	d00f      	beq.n	8005c04 <UART_SetConfig+0x1b0>
 8005be4:	2b40      	cmp	r3, #64	; 0x40
 8005be6:	d802      	bhi.n	8005bee <UART_SetConfig+0x19a>
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d005      	beq.n	8005bf8 <UART_SetConfig+0x1a4>
 8005bec:	e0bc      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bee:	2b80      	cmp	r3, #128	; 0x80
 8005bf0:	d005      	beq.n	8005bfe <UART_SetConfig+0x1aa>
 8005bf2:	2bc0      	cmp	r3, #192	; 0xc0
 8005bf4:	d009      	beq.n	8005c0a <UART_SetConfig+0x1b6>
 8005bf6:	e0b7      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	75fb      	strb	r3, [r7, #23]
 8005bfc:	e0b4      	b.n	8005d68 <UART_SetConfig+0x314>
 8005bfe:	2302      	movs	r3, #2
 8005c00:	75fb      	strb	r3, [r7, #23]
 8005c02:	e0b1      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c04:	2304      	movs	r3, #4
 8005c06:	75fb      	strb	r3, [r7, #23]
 8005c08:	e0ae      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c0a:	2308      	movs	r3, #8
 8005c0c:	75fb      	strb	r3, [r7, #23]
 8005c0e:	e0ab      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a4f      	ldr	r2, [pc, #316]	; (8005d54 <UART_SetConfig+0x300>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d120      	bne.n	8005c5c <UART_SetConfig+0x208>
 8005c1a:	4b4a      	ldr	r3, [pc, #296]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c28:	d012      	beq.n	8005c50 <UART_SetConfig+0x1fc>
 8005c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c2e:	d802      	bhi.n	8005c36 <UART_SetConfig+0x1e2>
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d007      	beq.n	8005c44 <UART_SetConfig+0x1f0>
 8005c34:	e098      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c3a:	d006      	beq.n	8005c4a <UART_SetConfig+0x1f6>
 8005c3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c40:	d009      	beq.n	8005c56 <UART_SetConfig+0x202>
 8005c42:	e091      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c44:	2300      	movs	r3, #0
 8005c46:	75fb      	strb	r3, [r7, #23]
 8005c48:	e08e      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c4a:	2302      	movs	r3, #2
 8005c4c:	75fb      	strb	r3, [r7, #23]
 8005c4e:	e08b      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c50:	2304      	movs	r3, #4
 8005c52:	75fb      	strb	r3, [r7, #23]
 8005c54:	e088      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c56:	2308      	movs	r3, #8
 8005c58:	75fb      	strb	r3, [r7, #23]
 8005c5a:	e085      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a3d      	ldr	r2, [pc, #244]	; (8005d58 <UART_SetConfig+0x304>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d120      	bne.n	8005ca8 <UART_SetConfig+0x254>
 8005c66:	4b37      	ldr	r3, [pc, #220]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005c70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c74:	d012      	beq.n	8005c9c <UART_SetConfig+0x248>
 8005c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c7a:	d802      	bhi.n	8005c82 <UART_SetConfig+0x22e>
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d007      	beq.n	8005c90 <UART_SetConfig+0x23c>
 8005c80:	e072      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c86:	d006      	beq.n	8005c96 <UART_SetConfig+0x242>
 8005c88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c8c:	d009      	beq.n	8005ca2 <UART_SetConfig+0x24e>
 8005c8e:	e06b      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c90:	2301      	movs	r3, #1
 8005c92:	75fb      	strb	r3, [r7, #23]
 8005c94:	e068      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c96:	2302      	movs	r3, #2
 8005c98:	75fb      	strb	r3, [r7, #23]
 8005c9a:	e065      	b.n	8005d68 <UART_SetConfig+0x314>
 8005c9c:	2304      	movs	r3, #4
 8005c9e:	75fb      	strb	r3, [r7, #23]
 8005ca0:	e062      	b.n	8005d68 <UART_SetConfig+0x314>
 8005ca2:	2308      	movs	r3, #8
 8005ca4:	75fb      	strb	r3, [r7, #23]
 8005ca6:	e05f      	b.n	8005d68 <UART_SetConfig+0x314>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a2b      	ldr	r2, [pc, #172]	; (8005d5c <UART_SetConfig+0x308>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d120      	bne.n	8005cf4 <UART_SetConfig+0x2a0>
 8005cb2:	4b24      	ldr	r3, [pc, #144]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cb8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc0:	d012      	beq.n	8005ce8 <UART_SetConfig+0x294>
 8005cc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc6:	d802      	bhi.n	8005cce <UART_SetConfig+0x27a>
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d007      	beq.n	8005cdc <UART_SetConfig+0x288>
 8005ccc:	e04c      	b.n	8005d68 <UART_SetConfig+0x314>
 8005cce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cd2:	d006      	beq.n	8005ce2 <UART_SetConfig+0x28e>
 8005cd4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005cd8:	d009      	beq.n	8005cee <UART_SetConfig+0x29a>
 8005cda:	e045      	b.n	8005d68 <UART_SetConfig+0x314>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	75fb      	strb	r3, [r7, #23]
 8005ce0:	e042      	b.n	8005d68 <UART_SetConfig+0x314>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	75fb      	strb	r3, [r7, #23]
 8005ce6:	e03f      	b.n	8005d68 <UART_SetConfig+0x314>
 8005ce8:	2304      	movs	r3, #4
 8005cea:	75fb      	strb	r3, [r7, #23]
 8005cec:	e03c      	b.n	8005d68 <UART_SetConfig+0x314>
 8005cee:	2308      	movs	r3, #8
 8005cf0:	75fb      	strb	r3, [r7, #23]
 8005cf2:	e039      	b.n	8005d68 <UART_SetConfig+0x314>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a19      	ldr	r2, [pc, #100]	; (8005d60 <UART_SetConfig+0x30c>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d135      	bne.n	8005d6a <UART_SetConfig+0x316>
 8005cfe:	4b11      	ldr	r3, [pc, #68]	; (8005d44 <UART_SetConfig+0x2f0>)
 8005d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005d08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d0c:	d012      	beq.n	8005d34 <UART_SetConfig+0x2e0>
 8005d0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d12:	d802      	bhi.n	8005d1a <UART_SetConfig+0x2c6>
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d007      	beq.n	8005d28 <UART_SetConfig+0x2d4>
 8005d18:	e026      	b.n	8005d68 <UART_SetConfig+0x314>
 8005d1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d1e:	d006      	beq.n	8005d2e <UART_SetConfig+0x2da>
 8005d20:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005d24:	d01e      	beq.n	8005d64 <UART_SetConfig+0x310>
 8005d26:	e01f      	b.n	8005d68 <UART_SetConfig+0x314>
 8005d28:	2300      	movs	r3, #0
 8005d2a:	75fb      	strb	r3, [r7, #23]
 8005d2c:	e01c      	b.n	8005d68 <UART_SetConfig+0x314>
 8005d2e:	2302      	movs	r3, #2
 8005d30:	75fb      	strb	r3, [r7, #23]
 8005d32:	e019      	b.n	8005d68 <UART_SetConfig+0x314>
 8005d34:	2304      	movs	r3, #4
 8005d36:	75fb      	strb	r3, [r7, #23]
 8005d38:	e016      	b.n	8005d68 <UART_SetConfig+0x314>
 8005d3a:	bf00      	nop
 8005d3c:	efff69f3 	.word	0xefff69f3
 8005d40:	40011000 	.word	0x40011000
 8005d44:	40023800 	.word	0x40023800
 8005d48:	40004400 	.word	0x40004400
 8005d4c:	40004800 	.word	0x40004800
 8005d50:	40004c00 	.word	0x40004c00
 8005d54:	40005000 	.word	0x40005000
 8005d58:	40011400 	.word	0x40011400
 8005d5c:	40007800 	.word	0x40007800
 8005d60:	40007c00 	.word	0x40007c00
 8005d64:	2308      	movs	r3, #8
 8005d66:	75fb      	strb	r3, [r7, #23]
 8005d68:	bf00      	nop

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d72:	d16c      	bne.n	8005e4e <UART_SetConfig+0x3fa>
  {
    switch (clocksource)
 8005d74:	7dfb      	ldrb	r3, [r7, #23]
 8005d76:	2b08      	cmp	r3, #8
 8005d78:	d854      	bhi.n	8005e24 <UART_SetConfig+0x3d0>
 8005d7a:	a201      	add	r2, pc, #4	; (adr r2, 8005d80 <UART_SetConfig+0x32c>)
 8005d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d80:	08005da5 	.word	0x08005da5
 8005d84:	08005dc1 	.word	0x08005dc1
 8005d88:	08005ddd 	.word	0x08005ddd
 8005d8c:	08005e25 	.word	0x08005e25
 8005d90:	08005df3 	.word	0x08005df3
 8005d94:	08005e25 	.word	0x08005e25
 8005d98:	08005e25 	.word	0x08005e25
 8005d9c:	08005e25 	.word	0x08005e25
 8005da0:	08005e0f 	.word	0x08005e0f
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005da4:	f7fe fbd0 	bl	8004548 <HAL_RCC_GetPCLK1Freq>
 8005da8:	4603      	mov	r3, r0
 8005daa:	005a      	lsls	r2, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	085b      	lsrs	r3, r3, #1
 8005db2:	441a      	add	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dbc:	82bb      	strh	r3, [r7, #20]
      break;
 8005dbe:	e034      	b.n	8005e2a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005dc0:	f7fe fbe4 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	005a      	lsls	r2, r3, #1
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	085b      	lsrs	r3, r3, #1
 8005dce:	441a      	add	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd8:	82bb      	strh	r3, [r7, #20]
      break;
 8005dda:	e026      	b.n	8005e2a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	085a      	lsrs	r2, r3, #1
 8005de2:	4b51      	ldr	r3, [pc, #324]	; (8005f28 <UART_SetConfig+0x4d4>)
 8005de4:	4413      	add	r3, r2
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	6852      	ldr	r2, [r2, #4]
 8005dea:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dee:	82bb      	strh	r3, [r7, #20]
      break;
 8005df0:	e01b      	b.n	8005e2a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005df2:	f7fe fb21 	bl	8004438 <HAL_RCC_GetSysClockFreq>
 8005df6:	4603      	mov	r3, r0
 8005df8:	005a      	lsls	r2, r3, #1
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	085b      	lsrs	r3, r3, #1
 8005e00:	441a      	add	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e0a:	82bb      	strh	r3, [r7, #20]
      break;
 8005e0c:	e00d      	b.n	8005e2a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	085b      	lsrs	r3, r3, #1
 8005e14:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e20:	82bb      	strh	r3, [r7, #20]
      break;
 8005e22:	e002      	b.n	8005e2a <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	74fb      	strb	r3, [r7, #19]
      break;
 8005e28:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8005e2a:	8abb      	ldrh	r3, [r7, #20]
 8005e2c:	f023 030f 	bic.w	r3, r3, #15
 8005e30:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e32:	8abb      	ldrh	r3, [r7, #20]
 8005e34:	105b      	asrs	r3, r3, #1
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	f003 0307 	and.w	r3, r3, #7
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	897b      	ldrh	r3, [r7, #10]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	897a      	ldrh	r2, [r7, #10]
 8005e4a:	60da      	str	r2, [r3, #12]
 8005e4c:	e067      	b.n	8005f1e <UART_SetConfig+0x4ca>
  }
  else
  {
    switch (clocksource)
 8005e4e:	7dfb      	ldrb	r3, [r7, #23]
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d861      	bhi.n	8005f18 <UART_SetConfig+0x4c4>
 8005e54:	a201      	add	r2, pc, #4	; (adr r2, 8005e5c <UART_SetConfig+0x408>)
 8005e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5a:	bf00      	nop
 8005e5c:	08005e81 	.word	0x08005e81
 8005e60:	08005ea1 	.word	0x08005ea1
 8005e64:	08005ec1 	.word	0x08005ec1
 8005e68:	08005f19 	.word	0x08005f19
 8005e6c:	08005edd 	.word	0x08005edd
 8005e70:	08005f19 	.word	0x08005f19
 8005e74:	08005f19 	.word	0x08005f19
 8005e78:	08005f19 	.word	0x08005f19
 8005e7c:	08005efd 	.word	0x08005efd
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681c      	ldr	r4, [r3, #0]
 8005e84:	f7fe fb60 	bl	8004548 <HAL_RCC_GetPCLK1Freq>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	085b      	lsrs	r3, r3, #1
 8005e90:	441a      	add	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	60e3      	str	r3, [r4, #12]
      break;
 8005e9e:	e03e      	b.n	8005f1e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681c      	ldr	r4, [r3, #0]
 8005ea4:	f7fe fb72 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	085b      	lsrs	r3, r3, #1
 8005eb0:	441a      	add	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	60e3      	str	r3, [r4, #12]
      break;
 8005ebe:	e02e      	b.n	8005f1e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	0859      	lsrs	r1, r3, #1
 8005eca:	4b18      	ldr	r3, [pc, #96]	; (8005f2c <UART_SetConfig+0x4d8>)
 8005ecc:	440b      	add	r3, r1
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	6849      	ldr	r1, [r1, #4]
 8005ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	60d3      	str	r3, [r2, #12]
      break;
 8005eda:	e020      	b.n	8005f1e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681c      	ldr	r4, [r3, #0]
 8005ee0:	f7fe faaa 	bl	8004438 <HAL_RCC_GetSysClockFreq>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	085b      	lsrs	r3, r3, #1
 8005eec:	441a      	add	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	60e3      	str	r3, [r4, #12]
      break;
 8005efa:	e010      	b.n	8005f1e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	6852      	ldr	r2, [r2, #4]
 8005f04:	0852      	lsrs	r2, r2, #1
 8005f06:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	6852      	ldr	r2, [r2, #4]
 8005f0e:	fbb1 f2f2 	udiv	r2, r1, r2
 8005f12:	b292      	uxth	r2, r2
 8005f14:	60da      	str	r2, [r3, #12]
      break;
 8005f16:	e002      	b.n	8005f1e <UART_SetConfig+0x4ca>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	74fb      	strb	r3, [r7, #19]
      break;
 8005f1c:	bf00      	nop
    }
  }

  return ret;
 8005f1e:	7cfb      	ldrb	r3, [r7, #19]

}
 8005f20:	4618      	mov	r0, r3
 8005f22:	371c      	adds	r7, #28
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd90      	pop	{r4, r7, pc}
 8005f28:	01e84800 	.word	0x01e84800
 8005f2c:	00f42400 	.word	0x00f42400

08005f30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart: uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00a      	beq.n	8005f5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6812      	ldr	r2, [r2, #0]
 8005f4c:	6852      	ldr	r2, [r2, #4]
 8005f4e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005f56:	430a      	orrs	r2, r1
 8005f58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00a      	beq.n	8005f7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	6812      	ldr	r2, [r2, #0]
 8005f6e:	6852      	ldr	r2, [r2, #4]
 8005f70:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f80:	f003 0304 	and.w	r3, r3, #4
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00a      	beq.n	8005f9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	6812      	ldr	r2, [r2, #0]
 8005f90:	6852      	ldr	r2, [r2, #4]
 8005f92:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa2:	f003 0308 	and.w	r3, r3, #8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00a      	beq.n	8005fc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	6812      	ldr	r2, [r2, #0]
 8005fb2:	6852      	ldr	r2, [r2, #4]
 8005fb4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fbc:	430a      	orrs	r2, r1
 8005fbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc4:	f003 0310 	and.w	r3, r3, #16
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00a      	beq.n	8005fe2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	6812      	ldr	r2, [r2, #0]
 8005fd4:	6892      	ldr	r2, [r2, #8]
 8005fd6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe6:	f003 0320 	and.w	r3, r3, #32
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	6812      	ldr	r2, [r2, #0]
 8005ff6:	6892      	ldr	r2, [r2, #8]
 8005ff8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006000:	430a      	orrs	r2, r1
 8006002:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800600c:	2b00      	cmp	r3, #0
 800600e:	d01a      	beq.n	8006046 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	6812      	ldr	r2, [r2, #0]
 8006018:	6852      	ldr	r2, [r2, #4]
 800601a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006022:	430a      	orrs	r2, r1
 8006024:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800602e:	d10a      	bne.n	8006046 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	6852      	ldr	r2, [r2, #4]
 800603a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006042:	430a      	orrs	r2, r1
 8006044:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800604a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00a      	beq.n	8006068 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	6812      	ldr	r2, [r2, #0]
 800605a:	6852      	ldr	r2, [r2, #4]
 800605c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006064:	430a      	orrs	r2, r1
 8006066:	605a      	str	r2, [r3, #4]
  }
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	bc80      	pop	{r7}
 8006070:	4770      	bx	lr

08006072 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b086      	sub	sp, #24
 8006076:	af02      	add	r7, sp, #8
 8006078:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006084:	f7fd fb1e 	bl	80036c4 <HAL_GetTick>
 8006088:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0308 	and.w	r3, r3, #8
 8006094:	2b08      	cmp	r3, #8
 8006096:	d10e      	bne.n	80060b6 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006098:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f7ff fb76 	bl	8005798 <UART_WaitOnFlagUntilTimeout>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d001      	beq.n	80060b6 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e00c      	b.n	80060d0 <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2220      	movs	r2, #32
 80060c2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <_Error_Handler>:
  * @param  None
  * @retval None
  */

void _Error_Handler(char * file, int line)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80060e2:	e7fe      	b.n	80060e2 <_Error_Handler+0xa>

080060e4 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0

	arm_status status = ARM_MATH_SUCCESS;
 80060ea:	2300      	movs	r3, #0
 80060ec:	71fb      	strb	r3, [r7, #7]
	float32_t maxValue;

	HAL_Init();
 80060ee:	f7fd fab1 	bl	8003654 <HAL_Init>
	SystemClock_Config();
 80060f2:	f000 f867 	bl	80061c4 <SystemClock_Config>


	MX_GPIO_Init();
 80060f6:	f000 f919 	bl	800632c <MX_GPIO_Init>
	MX_USART6_UART_Init();
 80060fa:	f000 f8e3 	bl	80062c4 <MX_USART6_UART_Init>

	/* compute Hann windowing */
	//compute_Hanning_window(I_waveform);

	/* COMPUTES THE FFT USING THE DUMMIE DATA */
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, I_waveform, ifftFlag, doBitReverse);
 80060fe:	4b26      	ldr	r3, [pc, #152]	; (8006198 <main+0xb4>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	b2da      	uxtb	r2, r3
 8006104:	4b25      	ldr	r3, [pc, #148]	; (800619c <main+0xb8>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	b2db      	uxtb	r3, r3
 800610a:	4925      	ldr	r1, [pc, #148]	; (80061a0 <main+0xbc>)
 800610c:	4825      	ldr	r0, [pc, #148]	; (80061a4 <main+0xc0>)
 800610e:	f7fc fa0b 	bl	8002528 <arm_cfft_f32>


	/* Process the data through the complex magnitude module for caltulating
	the magnitude at each bin */
	arm_cmplx_mag_f32(I_waveform, testOutput, FFT_SIZE);
 8006112:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006116:	4924      	ldr	r1, [pc, #144]	; (80061a8 <main+0xc4>)
 8006118:	4821      	ldr	r0, [pc, #132]	; (80061a0 <main+0xbc>)
 800611a:	f7fb f8be 	bl	800129a <arm_cmplx_mag_f32>
	/* In order to compute the Impedance from voltage and current values
	 * is necessary to divide V amplitude / I amplitude for the |Z|.
	 * The phases must be substracted : Z ph = V ph - I ph */

	/* Calculates maxValue and returns corresponding BIN value */
	arm_max_f32(testOutput, FFT_SIZE, &maxValue, &testIndex);
 800611e:	463a      	mov	r2, r7
 8006120:	4b22      	ldr	r3, [pc, #136]	; (80061ac <main+0xc8>)
 8006122:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006126:	4820      	ldr	r0, [pc, #128]	; (80061a8 <main+0xc4>)
 8006128:	f7fb f97c 	bl	8001424 <arm_max_f32>
	//if(testIndex != refIndex){
	//	status = ARM_MATH_TEST_FAILURE;

	//}

	if(status != ARM_MATH_SUCCESS){
 800612c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d000      	beq.n	8006136 <main+0x52>
		while(1){
 8006134:	e7fe      	b.n	8006134 <main+0x50>
		};
	}


	/* Convert the FFT compute to uint8 to send it using serialCOM */
	convert_from_fp2uint8(txBuffer, testOutput);
 8006136:	491c      	ldr	r1, [pc, #112]	; (80061a8 <main+0xc4>)
 8006138:	481d      	ldr	r0, [pc, #116]	; (80061b0 <main+0xcc>)
 800613a:	f000 f945 	bl	80063c8 <convert_from_fp2uint8>


	/* Transmit the FFT computation to the PC */
	if(HAL_UART_Transmit_IT(&huart6, txBuffer, sizeof(txBuffer)) != HAL_OK){
 800613e:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8006142:	491b      	ldr	r1, [pc, #108]	; (80061b0 <main+0xcc>)
 8006144:	481b      	ldr	r0, [pc, #108]	; (80061b4 <main+0xd0>)
 8006146:	f7ff f9da 	bl	80054fe <HAL_UART_Transmit_IT>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d003      	beq.n	8006158 <main+0x74>
		 Error_Handler();
 8006150:	21a0      	movs	r1, #160	; 0xa0
 8006152:	4819      	ldr	r0, [pc, #100]	; (80061b8 <main+0xd4>)
 8006154:	f7ff ffc0 	bl	80060d8 <_Error_Handler>
	}



	/* Wait for the end of the transfer */
	while(UartReady != SET){
 8006158:	bf00      	nop
 800615a:	4b18      	ldr	r3, [pc, #96]	; (80061bc <main+0xd8>)
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b01      	cmp	r3, #1
 8006162:	d1fa      	bne.n	800615a <main+0x76>

	}

	/* COMPUTE PHASE */
	/* clean the tx buffer */
	clean_tx_buffer(txBuffer);
 8006164:	4812      	ldr	r0, [pc, #72]	; (80061b0 <main+0xcc>)
 8006166:	f000 f9b4 	bl	80064d2 <clean_tx_buffer>

	compute_fft_phase(I_waveform, phase_data);
 800616a:	4915      	ldr	r1, [pc, #84]	; (80061c0 <main+0xdc>)
 800616c:	480c      	ldr	r0, [pc, #48]	; (80061a0 <main+0xbc>)
 800616e:	f000 f973 	bl	8006458 <compute_fft_phase>


	/* Convert the phase compute to uint8 to send it using serialCOM */
	convert_from_fp2uint8(txBuffer, phase_data);
 8006172:	4913      	ldr	r1, [pc, #76]	; (80061c0 <main+0xdc>)
 8006174:	480e      	ldr	r0, [pc, #56]	; (80061b0 <main+0xcc>)
 8006176:	f000 f927 	bl	80063c8 <convert_from_fp2uint8>

	/* Transmit the phase */
	if(HAL_UART_Transmit_IT(&huart6, txBuffer, sizeof(txBuffer)) != HAL_OK){
 800617a:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800617e:	490c      	ldr	r1, [pc, #48]	; (80061b0 <main+0xcc>)
 8006180:	480c      	ldr	r0, [pc, #48]	; (80061b4 <main+0xd0>)
 8006182:	f7ff f9bc 	bl	80054fe <HAL_UART_Transmit_IT>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d003      	beq.n	8006194 <main+0xb0>
		 Error_Handler();
 800618c:	21b6      	movs	r1, #182	; 0xb6
 800618e:	480a      	ldr	r0, [pc, #40]	; (80061b8 <main+0xd4>)
 8006190:	f7ff ffa2 	bl	80060d8 <_Error_Handler>
	}



	/* Infinite loop */
	while (1)
 8006194:	e7fe      	b.n	8006194 <main+0xb0>
 8006196:	bf00      	nop
 8006198:	20022090 	.word	0x20022090
 800619c:	20022000 	.word	0x20022000
 80061a0:	20020000 	.word	0x20020000
 80061a4:	08009ba0 	.word	0x08009ba0
 80061a8:	2002209c 	.word	0x2002209c
 80061ac:	20022094 	.word	0x20022094
 80061b0:	2002309c 	.word	0x2002309c
 80061b4:	2002449c 	.word	0x2002449c
 80061b8:	08006d80 	.word	0x08006d80
 80061bc:	2002208c 	.word	0x2002208c
 80061c0:	2002450c 	.word	0x2002450c

080061c4 <SystemClock_Config>:


/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b0b8      	sub	sp, #224	; 0xe0
 80061c8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80061ca:	4a3a      	ldr	r2, [pc, #232]	; (80062b4 <SystemClock_Config+0xf0>)
 80061cc:	4b39      	ldr	r3, [pc, #228]	; (80062b4 <SystemClock_Config+0xf0>)
 80061ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061d4:	6413      	str	r3, [r2, #64]	; 0x40
 80061d6:	4b37      	ldr	r3, [pc, #220]	; (80062b4 <SystemClock_Config+0xf0>)
 80061d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061de:	607b      	str	r3, [r7, #4]
 80061e0:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80061e2:	4a35      	ldr	r2, [pc, #212]	; (80062b8 <SystemClock_Config+0xf4>)
 80061e4:	4b34      	ldr	r3, [pc, #208]	; (80062b8 <SystemClock_Config+0xf4>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80061ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	4b31      	ldr	r3, [pc, #196]	; (80062b8 <SystemClock_Config+0xf4>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80061fa:	603b      	str	r3, [r7, #0]
 80061fc:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80061fe:	2301      	movs	r3, #1
 8006200:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006204:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006208:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800620c:	2300      	movs	r3, #0
 800620e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006212:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8006216:	4618      	mov	r0, r3
 8006218:	f7fd fd5a 	bl	8003cd0 <HAL_RCC_OscConfig>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <SystemClock_Config+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006222:	21da      	movs	r1, #218	; 0xda
 8006224:	4825      	ldr	r0, [pc, #148]	; (80062bc <SystemClock_Config+0xf8>)
 8006226:	f7ff ff57 	bl	80060d8 <_Error_Handler>
  }

  /* *Initializes the CPU, AHB and APB busses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800622a:	230f      	movs	r3, #15
 800622c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8006230:	2301      	movs	r3, #1
 8006232:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006236:	2300      	movs	r3, #0
 8006238:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800623c:	2300      	movs	r3, #0
 800623e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006242:	2300      	movs	r3, #0
 8006244:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006248:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800624c:	2100      	movs	r1, #0
 800624e:	4618      	mov	r0, r3
 8006250:	f7fd fff4 	bl	800423c <HAL_RCC_ClockConfig>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <SystemClock_Config+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800625a:	21e7      	movs	r1, #231	; 0xe7
 800625c:	4817      	ldr	r0, [pc, #92]	; (80062bc <SystemClock_Config+0xf8>)
 800625e:	f7ff ff3b 	bl	80060d8 <_Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8006262:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006266:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_SYSCLK;
 8006268:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800626c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800626e:	f107 0308 	add.w	r3, r7, #8
 8006272:	4618      	mov	r0, r3
 8006274:	f7fe f9ac 	bl	80045d0 <HAL_RCCEx_PeriphCLKConfig>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d003      	beq.n	8006286 <SystemClock_Config+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 800627e:	21ee      	movs	r1, #238	; 0xee
 8006280:	480e      	ldr	r0, [pc, #56]	; (80062bc <SystemClock_Config+0xf8>)
 8006282:	f7ff ff29 	bl	80060d8 <_Error_Handler>
  }

  /**Configure the Systick interrupt time
  */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006286:	f7fe f955 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 800628a:	4602      	mov	r2, r0
 800628c:	4b0c      	ldr	r3, [pc, #48]	; (80062c0 <SystemClock_Config+0xfc>)
 800628e:	fba3 2302 	umull	r2, r3, r3, r2
 8006292:	099b      	lsrs	r3, r3, #6
 8006294:	4618      	mov	r0, r3
 8006296:	f7fd fb1a 	bl	80038ce <HAL_SYSTICK_Config>

  /**Configure the Systick
  */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800629a:	2004      	movs	r0, #4
 800629c:	f7fd fb24 	bl	80038e8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80062a0:	2200      	movs	r2, #0
 80062a2:	2100      	movs	r1, #0
 80062a4:	f04f 30ff 	mov.w	r0, #4294967295
 80062a8:	f7fd fae7 	bl	800387a <HAL_NVIC_SetPriority>
}
 80062ac:	bf00      	nop
 80062ae:	37e0      	adds	r7, #224	; 0xe0
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40023800 	.word	0x40023800
 80062b8:	40007000 	.word	0x40007000
 80062bc:	08006d80 	.word	0x08006d80
 80062c0:	10624dd3 	.word	0x10624dd3

080062c4 <MX_USART6_UART_Init>:

/* USART6 init function */
static void MX_USART6_UART_Init(void)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 80062c8:	4b15      	ldr	r3, [pc, #84]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062ca:	4a16      	ldr	r2, [pc, #88]	; (8006324 <MX_USART6_UART_Init+0x60>)
 80062cc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80062ce:	4b14      	ldr	r3, [pc, #80]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80062d4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80062d6:	4b12      	ldr	r3, [pc, #72]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062d8:	2200      	movs	r2, #0
 80062da:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80062dc:	4b10      	ldr	r3, [pc, #64]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062de:	2200      	movs	r2, #0
 80062e0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80062e2:	4b0f      	ldr	r3, [pc, #60]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80062e8:	4b0d      	ldr	r3, [pc, #52]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062ea:	220c      	movs	r2, #12
 80062ec:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80062ee:	4b0c      	ldr	r3, [pc, #48]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062f0:	2200      	movs	r2, #0
 80062f2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80062f4:	4b0a      	ldr	r3, [pc, #40]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80062fa:	4b09      	ldr	r3, [pc, #36]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 80062fc:	2200      	movs	r2, #0
 80062fe:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006300:	4b07      	ldr	r3, [pc, #28]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 8006302:	2200      	movs	r2, #0
 8006304:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8006306:	4806      	ldr	r0, [pc, #24]	; (8006320 <MX_USART6_UART_Init+0x5c>)
 8006308:	f7ff f8a8 	bl	800545c <HAL_UART_Init>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d004      	beq.n	800631c <MX_USART6_UART_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006312:	f240 110d 	movw	r1, #269	; 0x10d
 8006316:	4804      	ldr	r0, [pc, #16]	; (8006328 <MX_USART6_UART_Init+0x64>)
 8006318:	f7ff fede 	bl	80060d8 <_Error_Handler>
  }

}
 800631c:	bf00      	nop
 800631e:	bd80      	pop	{r7, pc}
 8006320:	2002449c 	.word	0x2002449c
 8006324:	40011400 	.word	0x40011400
 8006328:	08006d80 	.word	0x08006d80

0800632c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006332:	4a0e      	ldr	r2, [pc, #56]	; (800636c <MX_GPIO_Init+0x40>)
 8006334:	4b0d      	ldr	r3, [pc, #52]	; (800636c <MX_GPIO_Init+0x40>)
 8006336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800633c:	6313      	str	r3, [r2, #48]	; 0x30
 800633e:	4b0b      	ldr	r3, [pc, #44]	; (800636c <MX_GPIO_Init+0x40>)
 8006340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006346:	607b      	str	r3, [r7, #4]
 8006348:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800634a:	4a08      	ldr	r2, [pc, #32]	; (800636c <MX_GPIO_Init+0x40>)
 800634c:	4b07      	ldr	r3, [pc, #28]	; (800636c <MX_GPIO_Init+0x40>)
 800634e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006350:	f043 0304 	orr.w	r3, r3, #4
 8006354:	6313      	str	r3, [r2, #48]	; 0x30
 8006356:	4b05      	ldr	r3, [pc, #20]	; (800636c <MX_GPIO_Init+0x40>)
 8006358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800635a:	f003 0304 	and.w	r3, r3, #4
 800635e:	603b      	str	r3, [r7, #0]
 8006360:	683b      	ldr	r3, [r7, #0]

}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	bc80      	pop	{r7}
 800636a:	4770      	bx	lr
 800636c:	40023800 	.word	0x40023800

08006370 <HAL_UART_TxCpltCallback>:




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
	/* Set transmission flag: transfer complete*/
	if(UartHandle->Instance == USART6){
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a05      	ldr	r2, [pc, #20]	; (8006394 <HAL_UART_TxCpltCallback+0x24>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d102      	bne.n	8006388 <HAL_UART_TxCpltCallback+0x18>
		UartReady = SET;
 8006382:	4b05      	ldr	r3, [pc, #20]	; (8006398 <HAL_UART_TxCpltCallback+0x28>)
 8006384:	2201      	movs	r2, #1
 8006386:	701a      	strb	r2, [r3, #0]
    }

}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	bc80      	pop	{r7}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	40011400 	.word	0x40011400
 8006398:	2002208c 	.word	0x2002208c

0800639c <HAL_UART_RxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
	/* Set transmission flag: transfer complete*/
	if(UartHandle->Instance == USART6){
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a05      	ldr	r2, [pc, #20]	; (80063c0 <HAL_UART_RxCpltCallback+0x24>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d102      	bne.n	80063b4 <HAL_UART_RxCpltCallback+0x18>
	    UartReady = SET;
 80063ae:	4b05      	ldr	r3, [pc, #20]	; (80063c4 <HAL_UART_RxCpltCallback+0x28>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	701a      	strb	r2, [r3, #0]
	}


}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bc80      	pop	{r7}
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	40011400 	.word	0x40011400
 80063c4:	2002208c 	.word	0x2002208c

080063c8 <convert_from_fp2uint8>:


/* Convierte el valor float32 a 4 bytes para su envo a travs
 * del serialCOM. */
static void convert_from_fp2uint8(uint8_t* txBuff, float32_t* fft_output){
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]
	uint32_t i;
	int32_t temp;
	uint32_t j = 0;
 80063d2:	2300      	movs	r3, #0
 80063d4:	613b      	str	r3, [r7, #16]

	for(i = 0; i < FFT_SIZE; i++){
 80063d6:	2300      	movs	r3, #0
 80063d8:	617b      	str	r3, [r7, #20]
 80063da:	e032      	b.n	8006442 <convert_from_fp2uint8+0x7a>

        temp = (int32_t)(fft_output[i] * 1000);		/* OJO, puede que asi haya problemas de overflow en temp */
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	009b      	lsls	r3, r3, #2
 80063e0:	683a      	ldr	r2, [r7, #0]
 80063e2:	4413      	add	r3, r2
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	491b      	ldr	r1, [pc, #108]	; (8006454 <convert_from_fp2uint8+0x8c>)
 80063e8:	4618      	mov	r0, r3
 80063ea:	f7fa fd35 	bl	8000e58 <__aeabi_fmul>
 80063ee:	4603      	mov	r3, r0
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7fa ff0d 	bl	8001210 <__aeabi_f2iz>
 80063f6:	4603      	mov	r3, r0
 80063f8:	60fb      	str	r3, [r7, #12]
        txBuff[j] = temp;
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	4413      	add	r3, r2
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	b2d2      	uxtb	r2, r2
 8006404:	701a      	strb	r2, [r3, #0]
        txBuff[j+1] = temp >> 8;
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	3301      	adds	r3, #1
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	4413      	add	r3, r2
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	1212      	asrs	r2, r2, #8
 8006412:	b2d2      	uxtb	r2, r2
 8006414:	701a      	strb	r2, [r3, #0]
        txBuff[j+2] = temp >> 16;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	3302      	adds	r3, #2
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	4413      	add	r3, r2
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	1412      	asrs	r2, r2, #16
 8006422:	b2d2      	uxtb	r2, r2
 8006424:	701a      	strb	r2, [r3, #0]
        txBuff[j+3] = temp >> 24;
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	3303      	adds	r3, #3
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	4413      	add	r3, r2
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	1612      	asrs	r2, r2, #24
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	701a      	strb	r2, [r3, #0]
        j += 4;
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	3304      	adds	r3, #4
 800643a:	613b      	str	r3, [r7, #16]
	for(i = 0; i < FFT_SIZE; i++){
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	3301      	adds	r3, #1
 8006440:	617b      	str	r3, [r7, #20]
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006448:	d3c8      	bcc.n	80063dc <convert_from_fp2uint8+0x14>
	}
}
 800644a:	bf00      	nop
 800644c:	3718      	adds	r7, #24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	447a0000 	.word	0x447a0000

08006458 <compute_fft_phase>:
	}
}


/* Computa valor de la fase a partir del calculo de la FFT */
static void compute_fft_phase(float32_t* data_in, float32_t* data_out){
 8006458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800645a:	b085      	sub	sp, #20
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]

	uint32_t i;
	uint32_t j = 0;
 8006462:	2300      	movs	r3, #0
 8006464:	60bb      	str	r3, [r7, #8]

	for(i = 0; i < FFT_SIZE; i++){
 8006466:	2300      	movs	r3, #0
 8006468:	60fb      	str	r3, [r7, #12]
 800646a:	e02a      	b.n	80064c2 <compute_fft_phase+0x6a>
		data_out[i] = atan2(data_in[j+1], data_in[j]); // OJO est en radianes
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	683a      	ldr	r2, [r7, #0]
 8006472:	18d4      	adds	r4, r2, r3
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	3301      	adds	r3, #1
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	4413      	add	r3, r2
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4618      	mov	r0, r3
 8006482:	f7fa f89d 	bl	80005c0 <__aeabi_f2d>
 8006486:	4605      	mov	r5, r0
 8006488:	460e      	mov	r6, r1
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	4413      	add	r3, r2
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4618      	mov	r0, r3
 8006496:	f7fa f893 	bl	80005c0 <__aeabi_f2d>
 800649a:	4602      	mov	r2, r0
 800649c:	460b      	mov	r3, r1
 800649e:	4628      	mov	r0, r5
 80064a0:	4631      	mov	r1, r6
 80064a2:	f000 f949 	bl	8006738 <atan2>
 80064a6:	4602      	mov	r2, r0
 80064a8:	460b      	mov	r3, r1
 80064aa:	4610      	mov	r0, r2
 80064ac:	4619      	mov	r1, r3
 80064ae:	f7fa fb75 	bl	8000b9c <__aeabi_d2f>
 80064b2:	4603      	mov	r3, r0
 80064b4:	6023      	str	r3, [r4, #0]
		j += 2;
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	3302      	adds	r3, #2
 80064ba:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < FFT_SIZE; i++){
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	3301      	adds	r3, #1
 80064c0:	60fb      	str	r3, [r7, #12]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064c8:	d3d0      	bcc.n	800646c <compute_fft_phase+0x14>
	}
}
 80064ca:	bf00      	nop
 80064cc:	3714      	adds	r7, #20
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080064d2 <clean_tx_buffer>:




static void clean_tx_buffer(uint8_t* buffer){
 80064d2:	b480      	push	{r7}
 80064d4:	b085      	sub	sp, #20
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for(i = 0; i < FFT_SIZE*5; i++){
 80064da:	2300      	movs	r3, #0
 80064dc:	60fb      	str	r3, [r7, #12]
 80064de:	e007      	b.n	80064f0 <clean_tx_buffer+0x1e>
		buffer[i] = 0;
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	4413      	add	r3, r2
 80064e6:	2200      	movs	r2, #0
 80064e8:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < FFT_SIZE*5; i++){
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	3301      	adds	r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80064f6:	d3f3      	bcc.n	80064e0 <clean_tx_buffer+0xe>
	}
}
 80064f8:	bf00      	nop
 80064fa:	3714      	adds	r7, #20
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bc80      	pop	{r7}
 8006500:	4770      	bx	lr
	...

08006504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006504:	f8df d034 	ldr.w	sp, [pc, #52]	; 800653c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006508:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800650a:	e003      	b.n	8006514 <LoopCopyDataInit>

0800650c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800650c:	4b0c      	ldr	r3, [pc, #48]	; (8006540 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800650e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006510:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006512:	3104      	adds	r1, #4

08006514 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006514:	480b      	ldr	r0, [pc, #44]	; (8006544 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006516:	4b0c      	ldr	r3, [pc, #48]	; (8006548 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006518:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800651a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800651c:	d3f6      	bcc.n	800650c <CopyDataInit>
  ldr  r2, =_sbss
 800651e:	4a0b      	ldr	r2, [pc, #44]	; (800654c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006520:	e002      	b.n	8006528 <LoopFillZerobss>

08006522 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006522:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006524:	f842 3b04 	str.w	r3, [r2], #4

08006528 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006528:	4b09      	ldr	r3, [pc, #36]	; (8006550 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800652a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800652c:	d3f9      	bcc.n	8006522 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800652e:	f000 f8b1 	bl	8006694 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006532:	f000 f8dd 	bl	80066f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006536:	f7ff fdd5 	bl	80060e4 <main>
  bx  lr    
 800653a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800653c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8006540:	08009c18 	.word	0x08009c18
  ldr  r0, =_sdata
 8006544:	20020000 	.word	0x20020000
  ldr  r3, =_edata
 8006548:	20022070 	.word	0x20022070
  ldr  r2, =_sbss
 800654c:	20022070 	.word	0x20022070
  ldr  r3, = _ebss
 8006550:	2002550c 	.word	0x2002550c

08006554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006554:	e7fe      	b.n	8006554 <ADC_IRQHandler>

08006556 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006556:	b580      	push	{r7, lr}
 8006558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800655a:	2003      	movs	r0, #3
 800655c:	f7fd f982 	bl	8003864 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8006560:	2200      	movs	r2, #0
 8006562:	2100      	movs	r1, #0
 8006564:	f06f 000b 	mvn.w	r0, #11
 8006568:	f7fd f987 	bl	800387a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800656c:	2200      	movs	r2, #0
 800656e:	2100      	movs	r1, #0
 8006570:	f06f 000a 	mvn.w	r0, #10
 8006574:	f7fd f981 	bl	800387a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8006578:	2200      	movs	r2, #0
 800657a:	2100      	movs	r1, #0
 800657c:	f06f 0009 	mvn.w	r0, #9
 8006580:	f7fd f97b 	bl	800387a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8006584:	2200      	movs	r2, #0
 8006586:	2100      	movs	r1, #0
 8006588:	f06f 0004 	mvn.w	r0, #4
 800658c:	f7fd f975 	bl	800387a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8006590:	2200      	movs	r2, #0
 8006592:	2100      	movs	r1, #0
 8006594:	f06f 0003 	mvn.w	r0, #3
 8006598:	f7fd f96f 	bl	800387a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800659c:	2200      	movs	r2, #0
 800659e:	2100      	movs	r1, #0
 80065a0:	f06f 0001 	mvn.w	r0, #1
 80065a4:	f7fd f969 	bl	800387a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80065a8:	2200      	movs	r2, #0
 80065aa:	2100      	movs	r1, #0
 80065ac:	f04f 30ff 	mov.w	r0, #4294967295
 80065b0:	f7fd f963 	bl	800387a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80065b4:	bf00      	nop
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b088      	sub	sp, #32
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART6)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a15      	ldr	r2, [pc, #84]	; (800661c <HAL_UART_MspInit+0x64>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d123      	bne.n	8006612 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80065ca:	4a15      	ldr	r2, [pc, #84]	; (8006620 <HAL_UART_MspInit+0x68>)
 80065cc:	4b14      	ldr	r3, [pc, #80]	; (8006620 <HAL_UART_MspInit+0x68>)
 80065ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065d0:	f043 0320 	orr.w	r3, r3, #32
 80065d4:	6453      	str	r3, [r2, #68]	; 0x44
 80065d6:	4b12      	ldr	r3, [pc, #72]	; (8006620 <HAL_UART_MspInit+0x68>)
 80065d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065da:	f003 0320 	and.w	r3, r3, #32
 80065de:	60bb      	str	r3, [r7, #8]
 80065e0:	68bb      	ldr	r3, [r7, #8]

    /**USART6 GPIO Configuration
    PC7     ------> USART6_RX
    PC6     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80065e2:	23c0      	movs	r3, #192	; 0xc0
 80065e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065e6:	2302      	movs	r3, #2
 80065e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065ea:	2301      	movs	r3, #1
 80065ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065ee:	2303      	movs	r3, #3
 80065f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80065f2:	2308      	movs	r3, #8
 80065f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80065f6:	f107 030c 	add.w	r3, r7, #12
 80065fa:	4619      	mov	r1, r3
 80065fc:	4809      	ldr	r0, [pc, #36]	; (8006624 <HAL_UART_MspInit+0x6c>)
 80065fe:	f7fd f9bd 	bl	800397c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8006602:	2200      	movs	r2, #0
 8006604:	2100      	movs	r1, #0
 8006606:	2047      	movs	r0, #71	; 0x47
 8006608:	f7fd f937 	bl	800387a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800660c:	2047      	movs	r0, #71	; 0x47
 800660e:	f7fd f950 	bl	80038b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8006612:	bf00      	nop
 8006614:	3720      	adds	r7, #32
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40011400 	.word	0x40011400
 8006620:	40023800 	.word	0x40023800
 8006624:	40020800 	.word	0x40020800

08006628 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8006628:	b480      	push	{r7}
 800662a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800662c:	bf00      	nop
 800662e:	46bd      	mov	sp, r7
 8006630:	bc80      	pop	{r7}
 8006632:	4770      	bx	lr

08006634 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8006634:	b480      	push	{r7}
 8006636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006638:	e7fe      	b.n	8006638 <HardFault_Handler+0x4>

0800663a <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800663a:	b480      	push	{r7}
 800663c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800663e:	e7fe      	b.n	800663e <MemManage_Handler+0x4>

08006640 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8006640:	b480      	push	{r7}
 8006642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006644:	e7fe      	b.n	8006644 <BusFault_Handler+0x4>

08006646 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8006646:	b480      	push	{r7}
 8006648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800664a:	e7fe      	b.n	800664a <UsageFault_Handler+0x4>

0800664c <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 800664c:	b480      	push	{r7}
 800664e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006650:	bf00      	nop
 8006652:	46bd      	mov	sp, r7
 8006654:	bc80      	pop	{r7}
 8006656:	4770      	bx	lr

08006658 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8006658:	b480      	push	{r7}
 800665a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800665c:	bf00      	nop
 800665e:	46bd      	mov	sp, r7
 8006660:	bc80      	pop	{r7}
 8006662:	4770      	bx	lr

08006664 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8006664:	b480      	push	{r7}
 8006666:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006668:	bf00      	nop
 800666a:	46bd      	mov	sp, r7
 800666c:	bc80      	pop	{r7}
 800666e:	4770      	bx	lr

08006670 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006674:	f7fd f818 	bl	80036a8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8006678:	f7fd f952 	bl	8003920 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800667c:	bf00      	nop
 800667e:	bd80      	pop	{r7, pc}

08006680 <USART6_IRQHandler>:

/**
* @brief This function handles USART6 global interrupt.
*/
void USART6_IRQHandler(void)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8006684:	4802      	ldr	r0, [pc, #8]	; (8006690 <USART6_IRQHandler+0x10>)
 8006686:	f7fe ff81 	bl	800558c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800668a:	bf00      	nop
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	2002449c 	.word	0x2002449c

08006694 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006694:	b480      	push	{r7}
 8006696:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006698:	4a11      	ldr	r2, [pc, #68]	; (80066e0 <SystemInit+0x4c>)
 800669a:	4b11      	ldr	r3, [pc, #68]	; (80066e0 <SystemInit+0x4c>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f043 0301 	orr.w	r3, r3, #1
 80066a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80066a4:	4b0e      	ldr	r3, [pc, #56]	; (80066e0 <SystemInit+0x4c>)
 80066a6:	2200      	movs	r2, #0
 80066a8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80066aa:	490d      	ldr	r1, [pc, #52]	; (80066e0 <SystemInit+0x4c>)
 80066ac:	4b0c      	ldr	r3, [pc, #48]	; (80066e0 <SystemInit+0x4c>)
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	4b0c      	ldr	r3, [pc, #48]	; (80066e4 <SystemInit+0x50>)
 80066b2:	4013      	ands	r3, r2
 80066b4:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80066b6:	4b0a      	ldr	r3, [pc, #40]	; (80066e0 <SystemInit+0x4c>)
 80066b8:	4a0b      	ldr	r2, [pc, #44]	; (80066e8 <SystemInit+0x54>)
 80066ba:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80066bc:	4a08      	ldr	r2, [pc, #32]	; (80066e0 <SystemInit+0x4c>)
 80066be:	4b08      	ldr	r3, [pc, #32]	; (80066e0 <SystemInit+0x4c>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80066c8:	4b05      	ldr	r3, [pc, #20]	; (80066e0 <SystemInit+0x4c>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80066ce:	4b07      	ldr	r3, [pc, #28]	; (80066ec <SystemInit+0x58>)
 80066d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80066d4:	609a      	str	r2, [r3, #8]
#endif
}
 80066d6:	bf00      	nop
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40023800 	.word	0x40023800
 80066e4:	fef6ffff 	.word	0xfef6ffff
 80066e8:	24003010 	.word	0x24003010
 80066ec:	e000ed00 	.word	0xe000ed00

080066f0 <__libc_init_array>:
 80066f0:	b570      	push	{r4, r5, r6, lr}
 80066f2:	4e0d      	ldr	r6, [pc, #52]	; (8006728 <__libc_init_array+0x38>)
 80066f4:	4c0d      	ldr	r4, [pc, #52]	; (800672c <__libc_init_array+0x3c>)
 80066f6:	1ba4      	subs	r4, r4, r6
 80066f8:	10a4      	asrs	r4, r4, #2
 80066fa:	2500      	movs	r5, #0
 80066fc:	42a5      	cmp	r5, r4
 80066fe:	d109      	bne.n	8006714 <__libc_init_array+0x24>
 8006700:	4e0b      	ldr	r6, [pc, #44]	; (8006730 <__libc_init_array+0x40>)
 8006702:	4c0c      	ldr	r4, [pc, #48]	; (8006734 <__libc_init_array+0x44>)
 8006704:	f000 fb2e 	bl	8006d64 <_init>
 8006708:	1ba4      	subs	r4, r4, r6
 800670a:	10a4      	asrs	r4, r4, #2
 800670c:	2500      	movs	r5, #0
 800670e:	42a5      	cmp	r5, r4
 8006710:	d105      	bne.n	800671e <__libc_init_array+0x2e>
 8006712:	bd70      	pop	{r4, r5, r6, pc}
 8006714:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006718:	4798      	blx	r3
 800671a:	3501      	adds	r5, #1
 800671c:	e7ee      	b.n	80066fc <__libc_init_array+0xc>
 800671e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006722:	4798      	blx	r3
 8006724:	3501      	adds	r5, #1
 8006726:	e7f2      	b.n	800670e <__libc_init_array+0x1e>
 8006728:	08009c10 	.word	0x08009c10
 800672c:	08009c10 	.word	0x08009c10
 8006730:	08009c10 	.word	0x08009c10
 8006734:	08009c14 	.word	0x08009c14

08006738 <atan2>:
 8006738:	f000 b84a 	b.w	80067d0 <__ieee754_atan2>

0800673c <sqrtf>:
 800673c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800673e:	b08b      	sub	sp, #44	; 0x2c
 8006740:	4604      	mov	r4, r0
 8006742:	f000 f91f 	bl	8006984 <__ieee754_sqrtf>
 8006746:	4b20      	ldr	r3, [pc, #128]	; (80067c8 <sqrtf+0x8c>)
 8006748:	f993 5000 	ldrsb.w	r5, [r3]
 800674c:	1c6b      	adds	r3, r5, #1
 800674e:	4606      	mov	r6, r0
 8006750:	d02a      	beq.n	80067a8 <sqrtf+0x6c>
 8006752:	4621      	mov	r1, r4
 8006754:	4620      	mov	r0, r4
 8006756:	f7fa fd45 	bl	80011e4 <__aeabi_fcmpun>
 800675a:	4607      	mov	r7, r0
 800675c:	bb20      	cbnz	r0, 80067a8 <sqrtf+0x6c>
 800675e:	2100      	movs	r1, #0
 8006760:	4620      	mov	r0, r4
 8006762:	f7fa fd17 	bl	8001194 <__aeabi_fcmplt>
 8006766:	b1f8      	cbz	r0, 80067a8 <sqrtf+0x6c>
 8006768:	2301      	movs	r3, #1
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	4620      	mov	r0, r4
 800676e:	4b17      	ldr	r3, [pc, #92]	; (80067cc <sqrtf+0x90>)
 8006770:	9301      	str	r3, [sp, #4]
 8006772:	9708      	str	r7, [sp, #32]
 8006774:	f7f9 ff24 	bl	80005c0 <__aeabi_f2d>
 8006778:	2200      	movs	r2, #0
 800677a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800677e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006782:	2300      	movs	r3, #0
 8006784:	b99d      	cbnz	r5, 80067ae <sqrtf+0x72>
 8006786:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800678a:	4668      	mov	r0, sp
 800678c:	f000 fae1 	bl	8006d52 <matherr>
 8006790:	b1a8      	cbz	r0, 80067be <sqrtf+0x82>
 8006792:	9b08      	ldr	r3, [sp, #32]
 8006794:	b11b      	cbz	r3, 800679e <sqrtf+0x62>
 8006796:	f000 fadf 	bl	8006d58 <__errno>
 800679a:	9b08      	ldr	r3, [sp, #32]
 800679c:	6003      	str	r3, [r0, #0]
 800679e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067a2:	f7fa f9fb 	bl	8000b9c <__aeabi_d2f>
 80067a6:	4606      	mov	r6, r0
 80067a8:	4630      	mov	r0, r6
 80067aa:	b00b      	add	sp, #44	; 0x2c
 80067ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067ae:	4610      	mov	r0, r2
 80067b0:	4619      	mov	r1, r3
 80067b2:	f7fa f883 	bl	80008bc <__aeabi_ddiv>
 80067b6:	2d02      	cmp	r5, #2
 80067b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80067bc:	d1e5      	bne.n	800678a <sqrtf+0x4e>
 80067be:	f000 facb 	bl	8006d58 <__errno>
 80067c2:	2321      	movs	r3, #33	; 0x21
 80067c4:	6003      	str	r3, [r0, #0]
 80067c6:	e7e4      	b.n	8006792 <sqrtf+0x56>
 80067c8:	20022008 	.word	0x20022008
 80067cc:	08009bc8 	.word	0x08009bc8

080067d0 <__ieee754_atan2>:
 80067d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d4:	4256      	negs	r6, r2
 80067d6:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 80067da:	4316      	orrs	r6, r2
 80067dc:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8006980 <__ieee754_atan2+0x1b0>
 80067e0:	ea4e 76d6 	orr.w	r6, lr, r6, lsr #31
 80067e4:	454e      	cmp	r6, r9
 80067e6:	4604      	mov	r4, r0
 80067e8:	460d      	mov	r5, r1
 80067ea:	4688      	mov	r8, r1
 80067ec:	d807      	bhi.n	80067fe <__ieee754_atan2+0x2e>
 80067ee:	4246      	negs	r6, r0
 80067f0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80067f4:	4306      	orrs	r6, r0
 80067f6:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 80067fa:	454e      	cmp	r6, r9
 80067fc:	d906      	bls.n	800680c <__ieee754_atan2+0x3c>
 80067fe:	4620      	mov	r0, r4
 8006800:	4629      	mov	r1, r5
 8006802:	f7f9 fd7f 	bl	8000304 <__adddf3>
 8006806:	4604      	mov	r4, r0
 8006808:	460d      	mov	r5, r1
 800680a:	e015      	b.n	8006838 <__ieee754_atan2+0x68>
 800680c:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 8006810:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8006814:	4316      	orrs	r6, r2
 8006816:	d103      	bne.n	8006820 <__ieee754_atan2+0x50>
 8006818:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800681c:	f000 b904 	b.w	8006a28 <atan>
 8006820:	179e      	asrs	r6, r3, #30
 8006822:	f006 0602 	and.w	r6, r6, #2
 8006826:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800682a:	ea50 0107 	orrs.w	r1, r0, r7
 800682e:	d107      	bne.n	8006840 <__ieee754_atan2+0x70>
 8006830:	2e02      	cmp	r6, #2
 8006832:	d030      	beq.n	8006896 <__ieee754_atan2+0xc6>
 8006834:	2e03      	cmp	r6, #3
 8006836:	d032      	beq.n	800689e <__ieee754_atan2+0xce>
 8006838:	4620      	mov	r0, r4
 800683a:	4629      	mov	r1, r5
 800683c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006840:	ea52 010e 	orrs.w	r1, r2, lr
 8006844:	d106      	bne.n	8006854 <__ieee754_atan2+0x84>
 8006846:	f1b8 0f00 	cmp.w	r8, #0
 800684a:	da71      	bge.n	8006930 <__ieee754_atan2+0x160>
 800684c:	a53a      	add	r5, pc, #232	; (adr r5, 8006938 <__ieee754_atan2+0x168>)
 800684e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006852:	e7f1      	b.n	8006838 <__ieee754_atan2+0x68>
 8006854:	45ce      	cmp	lr, r9
 8006856:	d126      	bne.n	80068a6 <__ieee754_atan2+0xd6>
 8006858:	4577      	cmp	r7, lr
 800685a:	d111      	bne.n	8006880 <__ieee754_atan2+0xb0>
 800685c:	2e02      	cmp	r6, #2
 800685e:	d007      	beq.n	8006870 <__ieee754_atan2+0xa0>
 8006860:	2e03      	cmp	r6, #3
 8006862:	d009      	beq.n	8006878 <__ieee754_atan2+0xa8>
 8006864:	2e01      	cmp	r6, #1
 8006866:	d15d      	bne.n	8006924 <__ieee754_atan2+0x154>
 8006868:	a535      	add	r5, pc, #212	; (adr r5, 8006940 <__ieee754_atan2+0x170>)
 800686a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800686e:	e7e3      	b.n	8006838 <__ieee754_atan2+0x68>
 8006870:	a535      	add	r5, pc, #212	; (adr r5, 8006948 <__ieee754_atan2+0x178>)
 8006872:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006876:	e7df      	b.n	8006838 <__ieee754_atan2+0x68>
 8006878:	a535      	add	r5, pc, #212	; (adr r5, 8006950 <__ieee754_atan2+0x180>)
 800687a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800687e:	e7db      	b.n	8006838 <__ieee754_atan2+0x68>
 8006880:	2e02      	cmp	r6, #2
 8006882:	d008      	beq.n	8006896 <__ieee754_atan2+0xc6>
 8006884:	2e03      	cmp	r6, #3
 8006886:	d00a      	beq.n	800689e <__ieee754_atan2+0xce>
 8006888:	2e01      	cmp	r6, #1
 800688a:	f04f 0400 	mov.w	r4, #0
 800688e:	d14d      	bne.n	800692c <__ieee754_atan2+0x15c>
 8006890:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8006894:	e7d0      	b.n	8006838 <__ieee754_atan2+0x68>
 8006896:	a530      	add	r5, pc, #192	; (adr r5, 8006958 <__ieee754_atan2+0x188>)
 8006898:	e9d5 4500 	ldrd	r4, r5, [r5]
 800689c:	e7cc      	b.n	8006838 <__ieee754_atan2+0x68>
 800689e:	a530      	add	r5, pc, #192	; (adr r5, 8006960 <__ieee754_atan2+0x190>)
 80068a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 80068a4:	e7c8      	b.n	8006838 <__ieee754_atan2+0x68>
 80068a6:	454f      	cmp	r7, r9
 80068a8:	d0cd      	beq.n	8006846 <__ieee754_atan2+0x76>
 80068aa:	eba7 070e 	sub.w	r7, r7, lr
 80068ae:	153f      	asrs	r7, r7, #20
 80068b0:	2f3c      	cmp	r7, #60	; 0x3c
 80068b2:	dc1e      	bgt.n	80068f2 <__ieee754_atan2+0x122>
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	da01      	bge.n	80068bc <__ieee754_atan2+0xec>
 80068b8:	373c      	adds	r7, #60	; 0x3c
 80068ba:	db1e      	blt.n	80068fa <__ieee754_atan2+0x12a>
 80068bc:	4620      	mov	r0, r4
 80068be:	4629      	mov	r1, r5
 80068c0:	f7f9 fffc 	bl	80008bc <__aeabi_ddiv>
 80068c4:	f000 fa42 	bl	8006d4c <fabs>
 80068c8:	f000 f8ae 	bl	8006a28 <atan>
 80068cc:	4604      	mov	r4, r0
 80068ce:	460d      	mov	r5, r1
 80068d0:	2e01      	cmp	r6, #1
 80068d2:	d015      	beq.n	8006900 <__ieee754_atan2+0x130>
 80068d4:	2e02      	cmp	r6, #2
 80068d6:	d016      	beq.n	8006906 <__ieee754_atan2+0x136>
 80068d8:	2e00      	cmp	r6, #0
 80068da:	d0ad      	beq.n	8006838 <__ieee754_atan2+0x68>
 80068dc:	a322      	add	r3, pc, #136	; (adr r3, 8006968 <__ieee754_atan2+0x198>)
 80068de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e2:	4620      	mov	r0, r4
 80068e4:	4629      	mov	r1, r5
 80068e6:	f7f9 fd0b 	bl	8000300 <__aeabi_dsub>
 80068ea:	a31b      	add	r3, pc, #108	; (adr r3, 8006958 <__ieee754_atan2+0x188>)
 80068ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f0:	e015      	b.n	800691e <__ieee754_atan2+0x14e>
 80068f2:	a51f      	add	r5, pc, #124	; (adr r5, 8006970 <__ieee754_atan2+0x1a0>)
 80068f4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80068f8:	e7ea      	b.n	80068d0 <__ieee754_atan2+0x100>
 80068fa:	2400      	movs	r4, #0
 80068fc:	2500      	movs	r5, #0
 80068fe:	e7e7      	b.n	80068d0 <__ieee754_atan2+0x100>
 8006900:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8006904:	e798      	b.n	8006838 <__ieee754_atan2+0x68>
 8006906:	a318      	add	r3, pc, #96	; (adr r3, 8006968 <__ieee754_atan2+0x198>)
 8006908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690c:	4620      	mov	r0, r4
 800690e:	4629      	mov	r1, r5
 8006910:	f7f9 fcf6 	bl	8000300 <__aeabi_dsub>
 8006914:	4602      	mov	r2, r0
 8006916:	460b      	mov	r3, r1
 8006918:	a10f      	add	r1, pc, #60	; (adr r1, 8006958 <__ieee754_atan2+0x188>)
 800691a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800691e:	f7f9 fcef 	bl	8000300 <__aeabi_dsub>
 8006922:	e770      	b.n	8006806 <__ieee754_atan2+0x36>
 8006924:	a514      	add	r5, pc, #80	; (adr r5, 8006978 <__ieee754_atan2+0x1a8>)
 8006926:	e9d5 4500 	ldrd	r4, r5, [r5]
 800692a:	e785      	b.n	8006838 <__ieee754_atan2+0x68>
 800692c:	2500      	movs	r5, #0
 800692e:	e783      	b.n	8006838 <__ieee754_atan2+0x68>
 8006930:	a50f      	add	r5, pc, #60	; (adr r5, 8006970 <__ieee754_atan2+0x1a0>)
 8006932:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006936:	e77f      	b.n	8006838 <__ieee754_atan2+0x68>
 8006938:	54442d18 	.word	0x54442d18
 800693c:	bff921fb 	.word	0xbff921fb
 8006940:	54442d18 	.word	0x54442d18
 8006944:	bfe921fb 	.word	0xbfe921fb
 8006948:	7f3321d2 	.word	0x7f3321d2
 800694c:	4002d97c 	.word	0x4002d97c
 8006950:	7f3321d2 	.word	0x7f3321d2
 8006954:	c002d97c 	.word	0xc002d97c
 8006958:	54442d18 	.word	0x54442d18
 800695c:	400921fb 	.word	0x400921fb
 8006960:	54442d18 	.word	0x54442d18
 8006964:	c00921fb 	.word	0xc00921fb
 8006968:	33145c07 	.word	0x33145c07
 800696c:	3ca1a626 	.word	0x3ca1a626
 8006970:	54442d18 	.word	0x54442d18
 8006974:	3ff921fb 	.word	0x3ff921fb
 8006978:	54442d18 	.word	0x54442d18
 800697c:	3fe921fb 	.word	0x3fe921fb
 8006980:	7ff00000 	.word	0x7ff00000

08006984 <__ieee754_sqrtf>:
 8006984:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8006988:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800698c:	b570      	push	{r4, r5, r6, lr}
 800698e:	4603      	mov	r3, r0
 8006990:	4604      	mov	r4, r0
 8006992:	d309      	bcc.n	80069a8 <__ieee754_sqrtf+0x24>
 8006994:	4601      	mov	r1, r0
 8006996:	f7fa fa5f 	bl	8000e58 <__aeabi_fmul>
 800699a:	4601      	mov	r1, r0
 800699c:	4620      	mov	r0, r4
 800699e:	f7fa f953 	bl	8000c48 <__addsf3>
 80069a2:	4604      	mov	r4, r0
 80069a4:	4620      	mov	r0, r4
 80069a6:	bd70      	pop	{r4, r5, r6, pc}
 80069a8:	2a00      	cmp	r2, #0
 80069aa:	d0fb      	beq.n	80069a4 <__ieee754_sqrtf+0x20>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	da06      	bge.n	80069be <__ieee754_sqrtf+0x3a>
 80069b0:	4601      	mov	r1, r0
 80069b2:	f7fa f947 	bl	8000c44 <__aeabi_fsub>
 80069b6:	4601      	mov	r1, r0
 80069b8:	f7fa fb02 	bl	8000fc0 <__aeabi_fdiv>
 80069bc:	e7f1      	b.n	80069a2 <__ieee754_sqrtf+0x1e>
 80069be:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80069c2:	ea4f 54e0 	mov.w	r4, r0, asr #23
 80069c6:	d204      	bcs.n	80069d2 <__ieee754_sqrtf+0x4e>
 80069c8:	2200      	movs	r2, #0
 80069ca:	0219      	lsls	r1, r3, #8
 80069cc:	d526      	bpl.n	8006a1c <__ieee754_sqrtf+0x98>
 80069ce:	3a01      	subs	r2, #1
 80069d0:	1aa4      	subs	r4, r4, r2
 80069d2:	3c7f      	subs	r4, #127	; 0x7f
 80069d4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80069d8:	07e2      	lsls	r2, r4, #31
 80069da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80069de:	bf48      	it	mi
 80069e0:	005b      	lslmi	r3, r3, #1
 80069e2:	2200      	movs	r2, #0
 80069e4:	1061      	asrs	r1, r4, #1
 80069e6:	005b      	lsls	r3, r3, #1
 80069e8:	2419      	movs	r4, #25
 80069ea:	4616      	mov	r6, r2
 80069ec:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80069f0:	1835      	adds	r5, r6, r0
 80069f2:	429d      	cmp	r5, r3
 80069f4:	bfde      	ittt	le
 80069f6:	182e      	addle	r6, r5, r0
 80069f8:	1b5b      	suble	r3, r3, r5
 80069fa:	1812      	addle	r2, r2, r0
 80069fc:	3c01      	subs	r4, #1
 80069fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006a02:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006a06:	d1f3      	bne.n	80069f0 <__ieee754_sqrtf+0x6c>
 8006a08:	b113      	cbz	r3, 8006a10 <__ieee754_sqrtf+0x8c>
 8006a0a:	3201      	adds	r2, #1
 8006a0c:	f022 0201 	bic.w	r2, r2, #1
 8006a10:	1054      	asrs	r4, r2, #1
 8006a12:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8006a16:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 8006a1a:	e7c3      	b.n	80069a4 <__ieee754_sqrtf+0x20>
 8006a1c:	005b      	lsls	r3, r3, #1
 8006a1e:	3201      	adds	r2, #1
 8006a20:	e7d3      	b.n	80069ca <__ieee754_sqrtf+0x46>
 8006a22:	0000      	movs	r0, r0
 8006a24:	0000      	movs	r0, r0
	...

08006a28 <atan>:
 8006a28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2c:	4bba      	ldr	r3, [pc, #744]	; (8006d18 <atan+0x2f0>)
 8006a2e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006a32:	429e      	cmp	r6, r3
 8006a34:	4604      	mov	r4, r0
 8006a36:	460d      	mov	r5, r1
 8006a38:	468b      	mov	fp, r1
 8006a3a:	dd17      	ble.n	8006a6c <atan+0x44>
 8006a3c:	4ab7      	ldr	r2, [pc, #732]	; (8006d1c <atan+0x2f4>)
 8006a3e:	4296      	cmp	r6, r2
 8006a40:	dc01      	bgt.n	8006a46 <atan+0x1e>
 8006a42:	d109      	bne.n	8006a58 <atan+0x30>
 8006a44:	b140      	cbz	r0, 8006a58 <atan+0x30>
 8006a46:	4622      	mov	r2, r4
 8006a48:	462b      	mov	r3, r5
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	4629      	mov	r1, r5
 8006a4e:	f7f9 fc59 	bl	8000304 <__adddf3>
 8006a52:	4604      	mov	r4, r0
 8006a54:	460d      	mov	r5, r1
 8006a56:	e005      	b.n	8006a64 <atan+0x3c>
 8006a58:	f1bb 0f00 	cmp.w	fp, #0
 8006a5c:	4cb0      	ldr	r4, [pc, #704]	; (8006d20 <atan+0x2f8>)
 8006a5e:	f300 8129 	bgt.w	8006cb4 <atan+0x28c>
 8006a62:	4db0      	ldr	r5, [pc, #704]	; (8006d24 <atan+0x2fc>)
 8006a64:	4620      	mov	r0, r4
 8006a66:	4629      	mov	r1, r5
 8006a68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a6c:	4bae      	ldr	r3, [pc, #696]	; (8006d28 <atan+0x300>)
 8006a6e:	429e      	cmp	r6, r3
 8006a70:	dc11      	bgt.n	8006a96 <atan+0x6e>
 8006a72:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006a76:	429e      	cmp	r6, r3
 8006a78:	dc0a      	bgt.n	8006a90 <atan+0x68>
 8006a7a:	a38f      	add	r3, pc, #572	; (adr r3, 8006cb8 <atan+0x290>)
 8006a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a80:	f7f9 fc40 	bl	8000304 <__adddf3>
 8006a84:	2200      	movs	r2, #0
 8006a86:	4ba9      	ldr	r3, [pc, #676]	; (8006d2c <atan+0x304>)
 8006a88:	f7fa f87e 	bl	8000b88 <__aeabi_dcmpgt>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	d1e9      	bne.n	8006a64 <atan+0x3c>
 8006a90:	f04f 3aff 	mov.w	sl, #4294967295
 8006a94:	e027      	b.n	8006ae6 <atan+0xbe>
 8006a96:	f000 f959 	bl	8006d4c <fabs>
 8006a9a:	4ba5      	ldr	r3, [pc, #660]	; (8006d30 <atan+0x308>)
 8006a9c:	429e      	cmp	r6, r3
 8006a9e:	4604      	mov	r4, r0
 8006aa0:	460d      	mov	r5, r1
 8006aa2:	f300 80b8 	bgt.w	8006c16 <atan+0x1ee>
 8006aa6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8006aaa:	429e      	cmp	r6, r3
 8006aac:	f300 809c 	bgt.w	8006be8 <atan+0x1c0>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	f7f9 fc26 	bl	8000304 <__adddf3>
 8006ab8:	2200      	movs	r2, #0
 8006aba:	4b9c      	ldr	r3, [pc, #624]	; (8006d2c <atan+0x304>)
 8006abc:	f7f9 fc20 	bl	8000300 <__aeabi_dsub>
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	4606      	mov	r6, r0
 8006ac4:	460f      	mov	r7, r1
 8006ac6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006aca:	4620      	mov	r0, r4
 8006acc:	4629      	mov	r1, r5
 8006ace:	f7f9 fc19 	bl	8000304 <__adddf3>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	4630      	mov	r0, r6
 8006ad8:	4639      	mov	r1, r7
 8006ada:	f7f9 feef 	bl	80008bc <__aeabi_ddiv>
 8006ade:	f04f 0a00 	mov.w	sl, #0
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	460d      	mov	r5, r1
 8006ae6:	4622      	mov	r2, r4
 8006ae8:	462b      	mov	r3, r5
 8006aea:	4620      	mov	r0, r4
 8006aec:	4629      	mov	r1, r5
 8006aee:	f7f9 fdbb 	bl	8000668 <__aeabi_dmul>
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	4680      	mov	r8, r0
 8006af8:	4689      	mov	r9, r1
 8006afa:	f7f9 fdb5 	bl	8000668 <__aeabi_dmul>
 8006afe:	a370      	add	r3, pc, #448	; (adr r3, 8006cc0 <atan+0x298>)
 8006b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b04:	4606      	mov	r6, r0
 8006b06:	460f      	mov	r7, r1
 8006b08:	f7f9 fdae 	bl	8000668 <__aeabi_dmul>
 8006b0c:	a36e      	add	r3, pc, #440	; (adr r3, 8006cc8 <atan+0x2a0>)
 8006b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b12:	f7f9 fbf7 	bl	8000304 <__adddf3>
 8006b16:	4632      	mov	r2, r6
 8006b18:	463b      	mov	r3, r7
 8006b1a:	f7f9 fda5 	bl	8000668 <__aeabi_dmul>
 8006b1e:	a36c      	add	r3, pc, #432	; (adr r3, 8006cd0 <atan+0x2a8>)
 8006b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b24:	f7f9 fbee 	bl	8000304 <__adddf3>
 8006b28:	4632      	mov	r2, r6
 8006b2a:	463b      	mov	r3, r7
 8006b2c:	f7f9 fd9c 	bl	8000668 <__aeabi_dmul>
 8006b30:	a369      	add	r3, pc, #420	; (adr r3, 8006cd8 <atan+0x2b0>)
 8006b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b36:	f7f9 fbe5 	bl	8000304 <__adddf3>
 8006b3a:	4632      	mov	r2, r6
 8006b3c:	463b      	mov	r3, r7
 8006b3e:	f7f9 fd93 	bl	8000668 <__aeabi_dmul>
 8006b42:	a367      	add	r3, pc, #412	; (adr r3, 8006ce0 <atan+0x2b8>)
 8006b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b48:	f7f9 fbdc 	bl	8000304 <__adddf3>
 8006b4c:	4632      	mov	r2, r6
 8006b4e:	463b      	mov	r3, r7
 8006b50:	f7f9 fd8a 	bl	8000668 <__aeabi_dmul>
 8006b54:	a364      	add	r3, pc, #400	; (adr r3, 8006ce8 <atan+0x2c0>)
 8006b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5a:	f7f9 fbd3 	bl	8000304 <__adddf3>
 8006b5e:	4642      	mov	r2, r8
 8006b60:	464b      	mov	r3, r9
 8006b62:	f7f9 fd81 	bl	8000668 <__aeabi_dmul>
 8006b66:	a362      	add	r3, pc, #392	; (adr r3, 8006cf0 <atan+0x2c8>)
 8006b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b6c:	4680      	mov	r8, r0
 8006b6e:	4689      	mov	r9, r1
 8006b70:	4630      	mov	r0, r6
 8006b72:	4639      	mov	r1, r7
 8006b74:	f7f9 fd78 	bl	8000668 <__aeabi_dmul>
 8006b78:	a35f      	add	r3, pc, #380	; (adr r3, 8006cf8 <atan+0x2d0>)
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	f7f9 fbbf 	bl	8000300 <__aeabi_dsub>
 8006b82:	4632      	mov	r2, r6
 8006b84:	463b      	mov	r3, r7
 8006b86:	f7f9 fd6f 	bl	8000668 <__aeabi_dmul>
 8006b8a:	a35d      	add	r3, pc, #372	; (adr r3, 8006d00 <atan+0x2d8>)
 8006b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b90:	f7f9 fbb6 	bl	8000300 <__aeabi_dsub>
 8006b94:	4632      	mov	r2, r6
 8006b96:	463b      	mov	r3, r7
 8006b98:	f7f9 fd66 	bl	8000668 <__aeabi_dmul>
 8006b9c:	a35a      	add	r3, pc, #360	; (adr r3, 8006d08 <atan+0x2e0>)
 8006b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba2:	f7f9 fbad 	bl	8000300 <__aeabi_dsub>
 8006ba6:	4632      	mov	r2, r6
 8006ba8:	463b      	mov	r3, r7
 8006baa:	f7f9 fd5d 	bl	8000668 <__aeabi_dmul>
 8006bae:	a358      	add	r3, pc, #352	; (adr r3, 8006d10 <atan+0x2e8>)
 8006bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb4:	f7f9 fba4 	bl	8000300 <__aeabi_dsub>
 8006bb8:	4632      	mov	r2, r6
 8006bba:	463b      	mov	r3, r7
 8006bbc:	f7f9 fd54 	bl	8000668 <__aeabi_dmul>
 8006bc0:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	d14e      	bne.n	8006c68 <atan+0x240>
 8006bca:	4640      	mov	r0, r8
 8006bcc:	4649      	mov	r1, r9
 8006bce:	f7f9 fb99 	bl	8000304 <__adddf3>
 8006bd2:	4622      	mov	r2, r4
 8006bd4:	462b      	mov	r3, r5
 8006bd6:	f7f9 fd47 	bl	8000668 <__aeabi_dmul>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	460b      	mov	r3, r1
 8006bde:	4620      	mov	r0, r4
 8006be0:	4629      	mov	r1, r5
 8006be2:	f7f9 fb8d 	bl	8000300 <__aeabi_dsub>
 8006be6:	e734      	b.n	8006a52 <atan+0x2a>
 8006be8:	2200      	movs	r2, #0
 8006bea:	4b50      	ldr	r3, [pc, #320]	; (8006d2c <atan+0x304>)
 8006bec:	f7f9 fb88 	bl	8000300 <__aeabi_dsub>
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	4606      	mov	r6, r0
 8006bf4:	460f      	mov	r7, r1
 8006bf6:	4b4d      	ldr	r3, [pc, #308]	; (8006d2c <atan+0x304>)
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	4629      	mov	r1, r5
 8006bfc:	f7f9 fb82 	bl	8000304 <__adddf3>
 8006c00:	4602      	mov	r2, r0
 8006c02:	460b      	mov	r3, r1
 8006c04:	4630      	mov	r0, r6
 8006c06:	4639      	mov	r1, r7
 8006c08:	f7f9 fe58 	bl	80008bc <__aeabi_ddiv>
 8006c0c:	f04f 0a01 	mov.w	sl, #1
 8006c10:	4604      	mov	r4, r0
 8006c12:	460d      	mov	r5, r1
 8006c14:	e767      	b.n	8006ae6 <atan+0xbe>
 8006c16:	4b47      	ldr	r3, [pc, #284]	; (8006d34 <atan+0x30c>)
 8006c18:	429e      	cmp	r6, r3
 8006c1a:	dc1a      	bgt.n	8006c52 <atan+0x22a>
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	4b46      	ldr	r3, [pc, #280]	; (8006d38 <atan+0x310>)
 8006c20:	f7f9 fb6e 	bl	8000300 <__aeabi_dsub>
 8006c24:	2200      	movs	r2, #0
 8006c26:	4606      	mov	r6, r0
 8006c28:	460f      	mov	r7, r1
 8006c2a:	4b43      	ldr	r3, [pc, #268]	; (8006d38 <atan+0x310>)
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	4629      	mov	r1, r5
 8006c30:	f7f9 fd1a 	bl	8000668 <__aeabi_dmul>
 8006c34:	2200      	movs	r2, #0
 8006c36:	4b3d      	ldr	r3, [pc, #244]	; (8006d2c <atan+0x304>)
 8006c38:	f7f9 fb64 	bl	8000304 <__adddf3>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	460b      	mov	r3, r1
 8006c40:	4630      	mov	r0, r6
 8006c42:	4639      	mov	r1, r7
 8006c44:	f7f9 fe3a 	bl	80008bc <__aeabi_ddiv>
 8006c48:	f04f 0a02 	mov.w	sl, #2
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	460d      	mov	r5, r1
 8006c50:	e749      	b.n	8006ae6 <atan+0xbe>
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
 8006c56:	2000      	movs	r0, #0
 8006c58:	4938      	ldr	r1, [pc, #224]	; (8006d3c <atan+0x314>)
 8006c5a:	f7f9 fe2f 	bl	80008bc <__aeabi_ddiv>
 8006c5e:	f04f 0a03 	mov.w	sl, #3
 8006c62:	4604      	mov	r4, r0
 8006c64:	460d      	mov	r5, r1
 8006c66:	e73e      	b.n	8006ae6 <atan+0xbe>
 8006c68:	4640      	mov	r0, r8
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	f7f9 fb4a 	bl	8000304 <__adddf3>
 8006c70:	4622      	mov	r2, r4
 8006c72:	462b      	mov	r3, r5
 8006c74:	f7f9 fcf8 	bl	8000668 <__aeabi_dmul>
 8006c78:	4e31      	ldr	r6, [pc, #196]	; (8006d40 <atan+0x318>)
 8006c7a:	4b32      	ldr	r3, [pc, #200]	; (8006d44 <atan+0x31c>)
 8006c7c:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8006c80:	4456      	add	r6, sl
 8006c82:	449a      	add	sl, r3
 8006c84:	e9da 2300 	ldrd	r2, r3, [sl]
 8006c88:	f7f9 fb3a 	bl	8000300 <__aeabi_dsub>
 8006c8c:	4622      	mov	r2, r4
 8006c8e:	462b      	mov	r3, r5
 8006c90:	f7f9 fb36 	bl	8000300 <__aeabi_dsub>
 8006c94:	4602      	mov	r2, r0
 8006c96:	460b      	mov	r3, r1
 8006c98:	e9d6 0100 	ldrd	r0, r1, [r6]
 8006c9c:	f7f9 fb30 	bl	8000300 <__aeabi_dsub>
 8006ca0:	f1bb 0f00 	cmp.w	fp, #0
 8006ca4:	4604      	mov	r4, r0
 8006ca6:	460d      	mov	r5, r1
 8006ca8:	f6bf aedc 	bge.w	8006a64 <atan+0x3c>
 8006cac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006cb0:	461d      	mov	r5, r3
 8006cb2:	e6d7      	b.n	8006a64 <atan+0x3c>
 8006cb4:	4d24      	ldr	r5, [pc, #144]	; (8006d48 <atan+0x320>)
 8006cb6:	e6d5      	b.n	8006a64 <atan+0x3c>
 8006cb8:	8800759c 	.word	0x8800759c
 8006cbc:	7e37e43c 	.word	0x7e37e43c
 8006cc0:	e322da11 	.word	0xe322da11
 8006cc4:	3f90ad3a 	.word	0x3f90ad3a
 8006cc8:	24760deb 	.word	0x24760deb
 8006ccc:	3fa97b4b 	.word	0x3fa97b4b
 8006cd0:	a0d03d51 	.word	0xa0d03d51
 8006cd4:	3fb10d66 	.word	0x3fb10d66
 8006cd8:	c54c206e 	.word	0xc54c206e
 8006cdc:	3fb745cd 	.word	0x3fb745cd
 8006ce0:	920083ff 	.word	0x920083ff
 8006ce4:	3fc24924 	.word	0x3fc24924
 8006ce8:	5555550d 	.word	0x5555550d
 8006cec:	3fd55555 	.word	0x3fd55555
 8006cf0:	2c6a6c2f 	.word	0x2c6a6c2f
 8006cf4:	bfa2b444 	.word	0xbfa2b444
 8006cf8:	52defd9a 	.word	0x52defd9a
 8006cfc:	3fadde2d 	.word	0x3fadde2d
 8006d00:	af749a6d 	.word	0xaf749a6d
 8006d04:	3fb3b0f2 	.word	0x3fb3b0f2
 8006d08:	fe231671 	.word	0xfe231671
 8006d0c:	3fbc71c6 	.word	0x3fbc71c6
 8006d10:	9998ebc4 	.word	0x9998ebc4
 8006d14:	3fc99999 	.word	0x3fc99999
 8006d18:	440fffff 	.word	0x440fffff
 8006d1c:	7ff00000 	.word	0x7ff00000
 8006d20:	54442d18 	.word	0x54442d18
 8006d24:	bff921fb 	.word	0xbff921fb
 8006d28:	3fdbffff 	.word	0x3fdbffff
 8006d2c:	3ff00000 	.word	0x3ff00000
 8006d30:	3ff2ffff 	.word	0x3ff2ffff
 8006d34:	40037fff 	.word	0x40037fff
 8006d38:	3ff80000 	.word	0x3ff80000
 8006d3c:	bff00000 	.word	0xbff00000
 8006d40:	08009bd0 	.word	0x08009bd0
 8006d44:	08009bf0 	.word	0x08009bf0
 8006d48:	3ff921fb 	.word	0x3ff921fb

08006d4c <fabs>:
 8006d4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006d50:	4770      	bx	lr

08006d52 <matherr>:
 8006d52:	2000      	movs	r0, #0
 8006d54:	4770      	bx	lr
	...

08006d58 <__errno>:
 8006d58:	4b01      	ldr	r3, [pc, #4]	; (8006d60 <__errno+0x8>)
 8006d5a:	6818      	ldr	r0, [r3, #0]
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	2002200c 	.word	0x2002200c

08006d64 <_init>:
 8006d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d66:	bf00      	nop
 8006d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d6a:	bc08      	pop	{r3}
 8006d6c:	469e      	mov	lr, r3
 8006d6e:	4770      	bx	lr

08006d70 <_fini>:
 8006d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d72:	bf00      	nop
 8006d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d76:	bc08      	pop	{r3}
 8006d78:	469e      	mov	lr, r3
 8006d7a:	4770      	bx	lr
