sram_32x2112.v,verilog,xil_defaultlib,../../../../hw_test.gen/sources_1/ip/sram_32x2112_2/sim/sram_32x2112.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
