Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  6 11:47:56 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topBrain_control_sets_placed.rpt
| Design       : topBrain
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     4 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             113 |           52 |
| Yes          | No                    | No                     |             376 |          132 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                  |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                                  | matrixReloaded/debug20           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | matrixReloaded/FSM_sequential_state[3]_i_1_n_0   |                                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | matrixReloaded/data0[8]_i_1_n_0                  | matrixReloaded/data0[4]_i_1_n_0  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | matrixReloaded/data0[8]_i_1_n_0                  | matrixReloaded/data0[7]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | matrixReloaded/data0[8]_i_1_n_0                  | matrixReloaded/data0[3]_i_1_n_0  |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG |                                                  | pwmMapSlave/ch0conv_reg[8]_1     |                8 |             13 |         1.62 |
|  CLK_IBUF_BUFG |                                                  | pwmMapSlave/ch1conv_reg[8]_1     |                6 |             13 |         2.17 |
|  CLK_IBUF_BUFG |                                                  | pwmMapSlave/ch2conv_reg[8]_1     |                5 |             13 |         2.60 |
|  CLK_IBUF_BUFG |                                                  | pwmMapSlave/ch3conv_reg[8]_1     |                7 |             13 |         1.86 |
|  CLK_IBUF_BUFG |                                                  | matrixReloaded/ch1conv[-8]_i_7_0 |                5 |             15 |         3.00 |
|  CLK_IBUF_BUFG |                                                  | matrixReloaded/ch0conv[-8]_i_7_0 |                7 |             15 |         2.14 |
|  CLK_IBUF_BUFG |                                                  | matrixReloaded/ch3conv[-8]_i_7_0 |                7 |             15 |         2.14 |
|  CLK_IBUF_BUFG |                                                  | matrixReloaded/ch2conv[-8]_i_7_0 |                6 |             15 |         2.50 |
|  CLK_IBUF_BUFG | matrixReloaded/ch1[8]_i_1_n_0                    |                                  |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG | matrixReloaded/c1                                |                                  |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG | matrixReloaded/c0                                |                                  |               10 |             32 |         3.20 |
|  CLK_IBUF_BUFG | matrixReloaded/c3                                |                                  |               10 |             32 |         3.20 |
|  CLK_IBUF_BUFG | matrixReloaded/c2                                |                                  |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | matrixReloaded/ch0[8]_i_1_n_0                    |                                  |               15 |             32 |         2.13 |
|  CLK_IBUF_BUFG | matrixReloaded/tempRes                           |                                  |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG | matrixReloaded/ch3[8]_i_1_n_0                    |                                  |               11 |             32 |         2.91 |
|  CLK_IBUF_BUFG | matrixReloaded/ch2[8]_i_1_n_0                    |                                  |               14 |             32 |         2.29 |
| ~CLK_IBUF_BUFG | matrixReloaded/fpuCalculations/output[8]_i_1_n_0 |                                  |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | matrixReloaded/data0[8]_i_1_n_0                  |                                  |               18 |             52 |         2.89 |
|  CLK_IBUF_BUFG |                                                  |                                  |               37 |             62 |         1.68 |
+----------------+--------------------------------------------------+----------------------------------+------------------+----------------+--------------+


