;redcode
;assert 1
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -17, <-40
	SUB 810, 240
	SUB 810, 240
	JMP 0, -10
	SUB #1, 0
	SUB @127, @106
	SUB @121, 103
	JMZ -130, 9
	SUB @127, @106
	SUB 1, 12
	SPL 0, <-102
	SUB @127, @106
	MOV -17, <-920
	CMP -17, <-40
	MOV #-930, 9
	SUB 727, @106
	MOV -17, <-40
	ADD #1, 0
	JMZ -130, 9
	JMZ <-127, #106
	MOV -17, <-20
	SUB #1, @2
	ADD #1, 0
	SUB 810, 240
	JMP -17, @-20
	SUB #0, @0
	MOV #-930, 9
	SUB -17, <-20
	MOV #-930, 9
	JMP 0, #202
	SUB @127, 106
	DJN 0, <-116
	SPL @0, #0
	SPL 0, <-116
	SUB @127, @106
	SPL @0, #0
	ADD 841, 50
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	ADD 210, 30
	ADD 841, 50
	ADD 841, 50
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
