
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -282.18

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.24

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.24

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.56   17.91   36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.91    0.01   36.01 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.65    8.92    7.35   43.36 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.92    0.01   43.37 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.38    8.38   library hold time
                                  8.38   data required time
-----------------------------------------------------------------------------
                                  8.38   data required time
                                -43.37   data arrival time
-----------------------------------------------------------------------------
                                 34.98   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.56   28.55   42.09   42.09 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.56    0.11   42.20 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.87   78.98   69.78  111.97 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.98    0.03  112.00 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.35  147.36 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  147.36 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.67   14.36   29.49  176.85 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.36    0.14  176.99 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.52   21.21  198.20 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.53    0.17  198.37 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.62   16.54   20.52  218.89 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.54    0.03  218.91 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.91   24.10  243.02 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.91    0.01  243.02 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.88    9.32   28.20  271.22 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.32    0.01  271.24 ^ resp_msg[13] (out)
                                271.24   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.24   data arrival time
-----------------------------------------------------------------------------
                                -23.24   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.56   28.55   42.09   42.09 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.56    0.11   42.20 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.87   78.98   69.78  111.97 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.98    0.03  112.00 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.35  147.36 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  147.36 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.67   14.36   29.49  176.85 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.36    0.14  176.99 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.76   11.52   21.21  198.20 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.53    0.17  198.37 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.62   16.54   20.52  218.89 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.54    0.03  218.91 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.91   24.10  243.02 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.91    0.01  243.02 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.88    9.32   28.20  271.22 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.32    0.01  271.24 ^ resp_msg[13] (out)
                                271.24   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.24   data arrival time
-----------------------------------------------------------------------------
                                -23.24   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
227.55128479003906

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7111

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.474559783935547

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8018

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  43.07   43.07 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  68.45  111.52 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.42  153.95 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.35  184.29 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.21  206.50 v _369_/Y (OA21x2_ASAP7_75t_R)
  16.03  222.54 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.79  249.33 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.18  275.51 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.83  286.34 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.60  311.94 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.00  311.95 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.95   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.79  299.21   library setup time
         299.21   data required time
---------------------------------------------------------
         299.21   data required time
        -311.95   data arrival time
---------------------------------------------------------
         -12.73   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.00   36.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.36   43.36 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.37 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.37   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.38    8.38   library hold time
           8.38   data required time
---------------------------------------------------------
           8.38   data required time
         -43.37   data arrival time
---------------------------------------------------------
          34.98   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.2395

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.2395

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.567889

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.81e-04   2.70e-08   5.62e-04 100.0%
                          67.8%      32.2%       0.0%
