module led  (out,in);

	output[9:0] out;
	input [3:0] in;
	
	reg    [9:0] out;
	
	always @ (*)
		case (in)   
		4'h0: out = 10'b1000000000;
		4'h1: out = 10'b1100000000;
		4'h2: out = 10'b1110000000;
		4'h3: out = 10'b1111000000;
		4'h4: out = 10'b1111100000;
		4'h5: out = 10'b1111110000;
		4'h6: out = 10'b1111111000;
		4'h7: out = 10'b1111111100;
		4'h8: out = 10'b1111111110;
		4'h9: out = 10'b1111111111;
		endcase
	endmodule