C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos_Programables/Guia/Source/7_RegistroDesplazamiento_comportamiento/shiftreg_comp.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos_Programables/Guia/Source/7_RegistroDesplazamiento_comportamiento/shiftreg_comp.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shiftreg_comp
-- Compiling architecture shiftreg_comp_arq of shiftreg_comp

} {} {}} C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos_Programables/Guia/Source/7_RegistroDesplazamiento_comportamiento/shiftreg_comp_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/chris/OneDrive/Documents/2_CESE/10_Circuitos_Logicos_Programables/Guia/Source/7_RegistroDesplazamiento_comportamiento/shiftreg_comp_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity shiftreg_comp_tb
-- Compiling architecture shiftreg_comp_arq_tb of shiftreg_comp_tb

} {} {}}
