# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../lab4_342.srcs/sim_1/new/four_bit_adder_sub_tb_342.vhd" \

# Do not sort compile order
nosort
