ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     1

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                     2 ***********************************************************************
                                                     3 *
                                                     4 *   Zvector E7 instruction tests for VRI-d encoded:
                                                     5 *
                                                     6 *   E777 VSLDB  - Vector Shift Left Double By Byte
                                                     7 *
                                                     8 *        James Wekel March 2025
                                                     9 ***********************************************************************


                                                    11 ***********************************************************************
                                                    12 *
                                                    13 *        basic instruction tests
                                                    14 *
                                                    15 ***********************************************************************
                                                    16 *  This program tests proper functioning of the z/arch E7 VRI-d
                                                    17 *  Vector Shift Left Double By Byt instruction.
                                                    18 *
                                                    19 *  Exceptions are not tested.
                                                    20 *
                                                    21 *  PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                                    22 *  obvious coding errors.  None of the tests are thorough.  They are
                                                    23 *  NOT designed to test all aspects of any of the instructions.
                                                    24 *
                                                    25 ***********************************************************************
                                                    26 *
                                                    27 *   *Testcase zvector-e7-20-VSLDB
                                                    28 *   *
                                                    29 *   *   Zvector E7 instruction tests for VRI-d encoded:
                                                    30 *   *
                                                    31 *   *   E777 VSLDB  - Vector Shift Left Double By Byte
                                                    32 *   *
                                                    33 *   *   # ------------------------------------------------------------
                                                    34 *   *   #  This tests only the basic function of the instructions.
                                                    35 *   *   #  Exceptions are NOT tested.
                                                    36 *   *   # ------------------------------------------------------------
                                                    37 *   *
                                                    38 *   mainsize    2
                                                    39 *   numcpu      1
                                                    40 *   sysclear
                                                    41 *   archlvl     z/Arch
                                                    42 *
                                                    43 *   loadcore    "$(testpath)/zvector-e7-20-VSLDB.core" 0x0
                                                    44 *
                                                    45 *   diag8cmd    enable    # (needed for messages to Hercules console)
                                                    46 *   runtest     2
                                                    47 *   diag8cmd    disable   # (reset back to default)
                                                    48 *
                                                    49 *   *Done
                                                    50 *
                                                    51 ***********************************************************************
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     2

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                    53 ***********************************************************************
                                                    54 *        FCHECK Macro - Is a Facility Bit set?
                                                    55 *
                                                    56 *        If the facility bit is NOT set, an message is issued and
                                                    57 *        the test is skipped.
                                                    58 *
                                                    59 *        Fcheck uses R0, R1 and R2
                                                    60 *
                                                    61 * eg.    FCHECK 134,'vector-packed-decimal'
                                                    62 ***********************************************************************
                                                    63          MACRO
                                                    64          FCHECK &BITNO,&NOTSETMSG
                                                    65 .*                        &BITNO : facility bit number to check
                                                    66 .*                        &NOTSETMSG : 'facility name'
                                                    67          LCLA  &FBBYTE           Facility bit in Byte
                                                    68          LCLA  &FBBIT            Facility bit within Byte
                                                    69
                                                    70          LCLA  &L(8)
                                                    71 &L(1)    SetA  128,64,32,16,8,4,2,1  bit positions within byte
                                                    72
                                                    73 &FBBYTE  SETA  &BITNO/8
                                                    74 &FBBIT   SETA  &L((&BITNO-(&FBBYTE*8))+1)
                                                    75 .*       MNOTE 0,'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
                                                    76
                                                    77          B     X&SYSNDX
                                                    78 *                                      Fcheck data area
                                                    79 *                                      skip messgae
                                                    80 SKT&SYSNDX DC  C'    Skipping tests: '
                                                    81          DC    C&NOTSETMSG
                                                    82          DC    C' (bit &BITNO) is not installed.'
                                                    83 SKL&SYSNDX EQU *-SKT&SYSNDX
                                                    84 *                                      facility bits
                                                    85          DS    FD                      gap
                                                    86 FB&SYSNDX DS   4FD
                                                    87          DS    FD                      gap
                                                    88 *
                                                    89 X&SYSNDX EQU *
                                                    90          LA    R0,((X&SYSNDX-FB&SYSNDX)/8)-1
                                                    91          STFLE FB&SYSNDX               get facility bits
                                                    92
                                                    93          XGR   R0,R0
                                                    94          IC    R0,FB&SYSNDX+&FBBYTE    get fbit byte
                                                    95          N     R0,=F'&FBBIT'           is bit set?
                                                    96          BNZ   XC&SYSNDX
                                                    97 *
                                                    98 * facility bit not set, issue message and exit
                                                    99 *
                                                   100          LA    R0,SKL&SYSNDX           message length
                                                   101          LA    R1,SKT&SYSNDX           message address
                                                   102          BAL   R2,MSG
                                                   103
                                                   104          B     EOJ
                                                   105 XC&SYSNDX EQU *
                                                   106          MEND
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     3

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   108 ***********************************************************************
                                                   109 *        Low core PSWs
                                                   110 ***********************************************************************
                              00000000  000013DB   111 ZVE7TST  START 0
00000000                      00000000             112          USING ZVE7TST,R0            Low core addressability
                                                   113
                              00000140  00000000   114 SVOLDPSW EQU   ZVE7TST+X'140'        z/Arch Supervisor call old PSW


00000000                      00000000  000001A0   116          ORG   ZVE7TST+X'1A0'        z/Architecure RESTART PSW
000001A0  00000001 80000000                        117          DC    X'0000000180000000'
000001A8  00000000 00000200                        118          DC    AD(BEGIN)


000001B0                      000001B0  000001D0   120          ORG   ZVE7TST+X'1D0'        z/Architecure PROGRAM CHECK PSW
000001D0  00020001 80000000                        121          DC    X'0002000180000000'
000001D8  00000000 0000DEAD                        122          DC    AD(X'DEAD')



000001E0                      000001E0  00000200   124          ORG   ZVE7TST+X'200'        Start of actual test program...


                                                   126 ***********************************************************************
                                                   127 *               The actual "ZVE7TST" program itself...
                                                   128 ***********************************************************************
                                                   129 *
                                                   130 *  Architecture Mode: z/Arch
                                                   131 *  Register Usage:
                                                   132 *
                                                   133 *   R0       (work)
                                                   134 *   R1-4     (work)
                                                   135 *   R5       Testing control table - current test base
                                                   136 *   R6-R7    (work)
                                                   137 *   R8       First base register
                                                   138 *   R9       Second base register
                                                   139 *   R10      Third base register
                                                   140 *   R11      E7TEST call return
                                                   141 *   R12      E7TESTS register
                                                   142 *   R13      (work)
                                                   143 *   R14      Subroutine call
                                                   144 *   R15      Secondary Subroutine call or work
                                                   145 *
                                                   146 ***********************************************************************

00000200                      00000200             148          USING  BEGIN,R8        FIRST Base Register
00000200                      00001200             149          USING  BEGIN+4096,R9   SECOND Base Register
00000200                      00002200             150          USING  BEGIN+8192,R10  THIRD Base Register

00000200  0580                                     152 BEGIN    BALR  R8,0             Initalize FIRST base register
00000202  0680                                     153          BCTR  R8,0             Initalize FIRST base register
00000204  0680                                     154          BCTR  R8,0             Initalize FIRST base register

00000206  4190 8800                     00000800   156          LA    R9,2048(,R8)     Initalize SECOND base register
0000020A  4190 9800                     00000800   157          LA    R9,2048(,R9)     Initalize SECOND base register
                                                   158
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     4

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

0000020E  41A0 9800                     00000800   159          LA    R10,2048(,R9)    Initalize THIRD base register
00000212  41A0 A800                     00000800   160          LA    R10,2048(,R10)   Initalize THIRD base register
                                                   161
00000216  B600 828C                     0000048C   162          STCTL R0,R0,CTLR0      Store CR0 to enable AFP
0000021A  9604 828D                     0000048D   163          OI    CTLR0+1,X'04'    Turn on AFP bit
0000021E  9602 828D                     0000048D   164          OI    CTLR0+1,X'02'    Turn on Vector bit
00000222  B700 828C                     0000048C   165          LCTL  R0,R0,CTLR0      Reload updated CR0
                                                   166
                                                   167 ***********************************************************************
                                                   168 * Is z/Architecture vector facility installed  (bit 129)
                                                   169 ***********************************************************************
                                                   170
                                                   171          FCHECK 129,'z/Architecture vector facility'
00000226  47F0 80A8                     000002A8   172+         B     X0001
                                                   173+*                                      Fcheck data area
                                                   174+*                                      skip messgae
0000022A  40404040 E2928997                        175+SKT0001  DC    C'    Skipping tests: '
0000023E  A961C199 838889A3                        176+         DC    C'z/Architecture vector facility'
0000025C  404D8289 A340F1F2                        177+         DC    C' (bit 129) is not installed.'
                              0000004E  00000001   178+SKL0001  EQU   *-SKT0001
                                                   179+*                                      facility bits
00000278  00000000 00000000                        180+         DS    FD                      gap
00000280  00000000 00000000                        181+FB0001   DS    4FD
000002A0  00000000 00000000                        182+         DS    FD                      gap
                                                   183+*
                              000002A8  00000001   184+X0001    EQU   *
000002A8  4100 0004                     00000004   185+         LA    R0,((X0001-FB0001)/8)-1
000002AC  B2B0 8080                     00000280   186+         STFLE FB0001                  get facility bits
000002B0  B982 0000                                187+         XGR   R0,R0
000002B4  4300 8090                     00000290   188+         IC    R0,FB0001+16            get fbit byte
000002B8  5400 8294                     00000494   189+         N     R0,=F'64'               is bit set?
000002BC  4770 80D0                     000002D0   190+         BNZ   XC0001
                                                   191+*
                                                   192+* facility bit not set, issue message and exit
                                                   193+*
000002C0  4100 004E                     0000004E   194+         LA    R0,SKL0001              message length
000002C4  4110 802A                     0000022A   195+         LA    R1,SKT0001              message address
000002C8  4520 81A8                     000003A8   196+         BAL   R2,MSG
000002CC  47F0 8270                     00000470   197+         B     EOJ
                              000002D0  00000001   198+XC0001   EQU   *
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     5

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   200 ***********************************************************************
                                                   201 *              Do tests in the E7TESTS table
                                                   202 ***********************************************************************
                                                   203
000002D0  58C0 8298                     00000498   204          L     R12,=A(E7TESTS)       get table of test addresses
                                                   205
                              000002D4  00000001   206 NEXTE7   EQU   *
000002D4  5850 C000                     00000000   207          L     R5,0(0,R12)       get test address
000002D8  1255                                     208          LTR   R5,R5                have a test?
000002DA  4780 811E                     0000031E   209          BZ    ENDTEST                 done?
                                                   210
000002DE                      00000000             211          USING E7TEST,R5
                                                   212
000002DE  4800 5004                     00000004   213          LH    R0,TNUM           save current test number
000002E2  5000 8E04                     00001004   214          ST    R0,TESTING        for easy reference
                                                   215
000002E6  E710 8E94 0006                00001094   216          VL    V1,V1FUDGE
000002EC  58B0 5000                     00000000   217          L     R11,TSUB          get address of test routine
000002F0  05BB                                     218          BALR  R11,R11           do test
                                                   219
000002F2  E310 501C 0014                0000001C   220          LGF   R1,READDR         get address of expected result
000002F8  D50F 5028 1000      00000028  00000000   221          CLC   V1OUTPUT,0(R1)    valid?
000002FE  4770 810A                     0000030A   222          BNE   FAILMSG              no, issue failed message
                                                   223
00000302  41C0 C004                     00000004   224          LA    R12,4(0,R12)      next test address
00000306  47F0 80D4                     000002D4   225          B     NEXTE7
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     6

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   227 ***********************************************************************
                                                   228 * result not as expected:
                                                   229 *        issue message with test number, instruction under test
                                                   230 *              and instruction m4
                                                   231 ***********************************************************************
                              0000030A  00000001   232 FAILMSG  EQU   *
0000030A  45F0 812C                     0000032C   233          BAL   R15,RPTERROR


                                                   235 ***********************************************************************
                                                   236 * continue after a failed test
                                                   237 ***********************************************************************
                              0000030E  00000001   238 FAILCONT EQU   *
0000030E  5800 829C                     0000049C   239          L     R0,=F'1'          set failed test indicator
00000312  5000 8E00                     00001000   240          ST    R0,FAILED
                                                   241
00000316  41C0 C004                     00000004   242          LA    R12,4(0,R12)      next test address
0000031A  47F0 80D4                     000002D4   243          B     NEXTE7


                                                   245 ***********************************************************************
                                                   246 * end of testing; set ending psw
                                                   247 ***********************************************************************
                              0000031E  00000001   248 ENDTEST  EQU   *
0000031E  5810 8E00                     00001000   249          L     R1,FAILED         did a test fail?
00000322  1211                                     250          LTR   R1,R1
00000324  4780 8270                     00000470   251          BZ    EOJ                  No, exit
00000328  47F0 8288                     00000488   252          B     FAILTEST             Yes, exit with BAD PSW
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     7

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   254 ***********************************************************************
                                                   255 *        RPTERROR                 Report instruction test in error
                                                   256 ***********************************************************************

0000032C  50F0 8190                     00000390   258 RPTERROR ST    R15,RPTSAVE          Save return address
00000330  5050 8194                     00000394   259          ST    R5,RPTSVR5           Save R5
                                                   260 *
00000334  4820 5004                     00000004   261          LH    R2,TNUM              get test number and convert
00000338  4E20 8E74                     00001074   262          CVD   R2,DECNUM
0000033C  D211 8E5E 8E48      0000105E  00001048   263          MVC   PRT3,EDIT
00000342  DE11 8E5E 8E74      0000105E  00001074   264          ED    PRT3,DECNUM
00000348  D202 8E18 8E6B      00001018  0000106B   265          MVC   PRTNUM(3),PRT3+13    fill in message with test #
                                                   266
0000034E  D207 8E33 5008      00001033  00000008   267          MVC   PRTNAME,OPNAME       fill in message with instruction
                                                   268
00000354  E320 5007 0076                00000007   269          LB    R2,i4                get i4 and convert
0000035A  4E20 8E74                     00001074   270          CVD   R2,DECNUM
0000035E  D211 8E5E 8E48      0000105E  00001048   271          MVC   PRT3,EDIT
00000364  DE11 8E5E 8E74      0000105E  00001074   272          ED    PRT3,DECNUM
0000036A  D202 8E44 8E6B      00001044  0000106B   273          MVC   PRTI4(3),PRT3+13     fill in message with i4 field
                                                   274 *
                                                   275 *        Use Hercules Diagnose for Message to console
                                                   276 *
00000370  9002 8198                     00000398   277          STM   R0,R2,RPTDWSAV       save regs used by MSG
00000374  4100 0040                     00000040   278          LA    R0,PRTLNG            message length
00000378  4110 8E08                     00001008   279          LA    R1,PRTLINE           messagfe address
0000037C  4520 81A8                     000003A8   280          BAL   R2,MSG               call Hercules console MSG display
00000380  9802 8198                     00000398   281          LM    R0,R2,RPTDWSAV       restore regs


00000384  5850 8194                     00000394   283          L     R5,RPTSVR5         Restore R5
00000388  58F0 8190                     00000390   284          L     R15,RPTSAVE        Restore return address
0000038C  07FF                                     285          BR    R15                Return to caller

00000390  00000000                                 287 RPTSAVE  DC    F'0'               R15 save area
00000394  00000000                                 288 RPTSVR5  DC    F'0'               R5 save area

00000398  00000000 00000000                        290 RPTDWSAV DC    2D'0'              R0-R2 save area for MSG call
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     8

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   292 ***********************************************************************
                                                   293 *        Issue HERCULES MESSAGE pointed to by R1, length in R0
                                                   294 *              R2 = return address
                                                   295 ***********************************************************************

000003A8  4900 82A0                     000004A0   297 MSG      CH    R0,=H'0'               Do we even HAVE a message?
000003AC  07D2                                     298          BNHR  R2                     No, ignore

000003AE  9002 81E4                     000003E4   300          STM   R0,R2,MSGSAVE          Save registers

000003B2  4900 82A2                     000004A2   302          CH    R0,=AL2(L'MSGMSG)      Message length within limits?
000003B6  47D0 81BE                     000003BE   303          BNH   MSGOK                  Yes, continue
000003BA  4100 005F                     0000005F   304          LA    R0,L'MSGMSG            No, set to maximum

000003BE  1820                                     306 MSGOK    LR    R2,R0                  Copy length to work register
000003C0  0620                                     307          BCTR  R2,0                   Minus-1 for execute
000003C2  4420 81F0                     000003F0   308          EX    R2,MSGMVC              Copy message to O/P buffer

000003C6  4120 200A                     0000000A   310          LA    R2,1+L'MSGCMD(,R2)     Calculate true command length
000003CA  4110 81F6                     000003F6   311          LA    R1,MSGCMD              Point to true command

000003CE  83120008                                 313          DC    X'83',X'12',X'0008'    Issue Hercules Diagnose X'008'
000003D2  4780 81DE                     000003DE   314          BZ    MSGRET                 Return if successful
                                                   315
000003D6  1222                                     316          LTR   R2,R2                  Is Diag8 Ry (R2) 0?
000003D8  4780 81DE                     000003DE   317          BZ    MSGRET                   an error occurred but coninue
                                                   318
000003DC  0000                                     319          DC    H'0'                   CRASH for debugging purposes

000003DE  9802 81E4                     000003E4   321 MSGRET   LM    R0,R2,MSGSAVE          Restore registers
000003E2  07F2                                     322          BR    R2                     Return to caller






000003E4  00000000 00000000                        324 MSGSAVE  DC    3F'0'                  Registers save area
000003F0  D200 81FF 1000      000003FF  00000000   325 MSGMVC   MVC   MSGMSG(0),0(R1)        Executed instruction


000003F6  D4E2C7D5 D6C8405C                        327 MSGCMD   DC    C'MSGNOH * '           *** HERCULES MESSAGE COMMAND ***
000003FF  40404040 40404040                        328 MSGMSG   DC    CL95' '                The message text to be displayed
                                                   329
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page     9

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   331 ***********************************************************************
                                                   332 *        Normal completion or Abnormal termination PSWs
                                                   333 ***********************************************************************





00000460  00020001 80000000                        335 EOJPSW   DC    0D'0',X'0002000180000000',AD(0)

00000470  B2B2 8260                     00000460   337 EOJ      LPSWE EOJPSW               Normal completion





00000478  00020001 80000000                        339 FAILPSW  DC    0D'0',X'0002000180000000',AD(X'BAD')

00000488  B2B2 8278                     00000478   341 FAILTEST LPSWE FAILPSW              Abnormal termination







                                                   343 ***********************************************************************
                                                   344 *        Working Storage
                                                   345 ***********************************************************************


0000048C  00000000                                 347 CTLR0    DS    F                CR0
00000490  00000000                                 348          DS    F

00000494                                           350          LTORG ,                Literals pool
00000494  00000040                                 351                =F'64'
00000498  000013B8                                 352                =A(E7TESTS)
0000049C  00000001                                 353                =F'1'
000004A0  0000                                     354                =H'0'
000004A2  005F                                     355                =AL2(L'MSGMSG)
                                                   356
                                                   357 *        some constants
                                                   358
                              00000400  00000001   359 K        EQU   1024             One KB
                              00001000  00000001   360 PAGE     EQU   (4*K)            Size of one page
                              00010000  00000001   361 K64      EQU   (64*K)           64 KB
                              00100000  00000001   362 MB       EQU   (K*K)             1 MB
                                                   363
                              AABBCCDD  00000001   364 REG2PATT EQU   X'AABBCCDD'    Polluted Register pattern
                              000000DD  00000001   365 REG2LOW  EQU         X'DD'    (last byte above)
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    10

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   367 *======================================================================
                                                   368 *
                                                   369 *  NOTE: start data on an address that is easy to display
                                                   370 *        within Hercules
                                                   371 *
                                                   372 *======================================================================
                                                   373
000004A4                      000004A4  00001000   374          ORG   ZVE7TST+X'1000'
00001000  00000000                                 375 FAILED   DC    F'0'                     some test failed?
00001004  00000000                                 376 TESTING  DC    F'0'                     current test number


                                                   378 *
                                                   379 *        failed message and associated editting
                                                   380 *
00001008  40404040 40404040                        381 PRTLINE  DC    C'         Test # '
00001018  A7A7A7                                   382 PRTNUM   DC    C'xxx'
0000101B  40868189 93858440                        383          DC    c' failed for instruction '
00001033  A7A7A7A7 A7A7A7A7                        384 PRTNAME  DC    CL8'xxxxxxxx'
0000103B  40A689A3 884089F4                        385          DC    C' with i4='
00001044  A7A7A7                                   386 PRTI4    DC    C'xxx'
00001047  4B                                       387          DC    C'.'
                              00000040  00000001   388 PRTLNG   EQU   *-PRTLINE
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    11

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   390 ***********************************************************************
                                                   391 *        TEST failed : message working storge
                                                   392 ***********************************************************************
00001048  40212020 20202020                        393 EDIT     DC    XL18'402120202020202020202020202020202020'
                                                   394
0000105A  7E7E7E6E                                 395          DC    C'===>'
0000105E  40404040 40404040                        396 PRT3     DC    CL18' '
00001070  4C7E7E7E                                 397          DC    C'<==='
00001074  00000000 00000000                        398 DECNUM   DS    CL16


                                                   400 ***********************************************************************
                                                   401 *        Vector instruction results, pollution and input
                                                   402 ***********************************************************************
00001084                                           403          DS    0F
00001084  00000000 00000000                        404          DS    XL16                                        gap
00001094  FFFFFFFF FFFFFFFF                        405 V1FUDGE  DC    XL16'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF'    V1 FUDGE
000010A4  00000000 00000000                        406          DS    XL16
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    12

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   408 ***********************************************************************
                                                   409 *        E7TEST DSECT
                                                   410 ***********************************************************************


                                                   412 E7TEST   DSECT ,
00000000  00000000                                 413 TSUB     DC    A(0)           pointer  to test
00000004  0000                                     414 TNUM     DC    H'00'          Test Number
00000006  00                                       415          DC    X'00'
00000007  00                                       416 I4       DC    HL1'00'        i4 field
                                                   417
00000008  40404040 40404040                        418 OPNAME   DC    CL8' '         E7 name
00000010  00000000                                 419 V2ADDR   DC    A(0)           address of v2 source
00000014  00000000                                 420 V3ADDR   DC    A(0)           address of v3 source
00000018  00000000                                 421 RELEN    DC    A(0)           RESULT LENGTH
0000001C  00000000                                 422 READDR   DC    A(0)           result (expected) address
00000020  00000000 00000000                        423          DS    FD                gap
00000028  00000000 00000000                        424 V1OUTPUT DS    XL16           V1 Output
00000038  00000000 00000000                        425          DS    FD                gap
                                                   426
                                                   427 *        test routine will be here (from VRI-d macro)
                                                   428 *
                                                   429 *        followed by
                                                   430 *              EXPECTED RESULT


                              00000000  000013DB   432 ZVE7TST  CSECT ,
000010B4                                           433          DS    0F


                                                   435 ***********************************************************************
                                                   436 *     Macros to help build test tables
                                                   437 ***********************************************************************



                                                   439 *
                                                   440 * macro to generate individual test
                                                   441 *
                                                   442          MACRO
                                                   443          VRI_D &INST,&I4
                                                   444 .*                               &INST   - VRI-d instruction under test
                                                   445 .*                               &I4     - shift
                                                   446
                                                   447          GBLA  &TNUM
                                                   448 &TNUM    SETA  &TNUM+1
                                                   449
                                                   450          DS    0FD
                                                   451          USING *,R5              base for test data and test routine
                                                   452
                                                   453 T&TNUM   DC    A(X&TNUM)         address of test routine
                                                   454          DC    H'&TNUM'          test number
                                                   455          DC    X'00'
                                                   456          DC    HL1'&I4'          i4 field
                                                   457          DC    CL8'&INST'        instruction name
                                                   458          DC    A(RE&TNUM+16)     address of v2 source
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    13

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   459          DC    A(RE&TNUM+32)     address of v3 source
                                                   460          DC    A(16)             result length
                                                   461 REA&TNUM DC    A(RE&TNUM)        result address
                                                   462          DS    FD                gap
                                                   463 V1O&TNUM DS    XL16              V1 output
                                                   464          DS    FD                gap
                                                   465 .*
                                                   466 *
                                                   467 X&TNUM   DS    0F
                                                   468          LGF   R1,V2ADDR         load v2 source
                                                   469          VL    v22,0(R1)         use v22 to test decoder
                                                   470
                                                   471          LGF   R1,V3ADDR         load v3 source
                                                   472          VL    v23,0(R1)         use v23 to test decoder
                                                   473
                                                   474          &INST V22,V22,V23,&I4    test instruction (dest is a source)
                                                   475          VST   V22,V1O&TNUM       save v1 output
                                                   476
                                                   477          BR    R11               return
                                                   478
                                                   479 RE&TNUM  DC    0F                xl16 expected result
                                                   480
                                                   481          DROP  R5
                                                   482          MEND



                                                   484 *
                                                   485 * macro to generate table of pointers to individual tests
                                                   486 *
                                                   487          MACRO
                                                   488          PTTABLE
                                                   489          GBLA  &TNUM
                                                   490          LCLA  &CUR
                                                   491 &CUR     SETA  1
                                                   492 .*
                                                   493 TTABLE   DS    0F
                                                   494 .LOOP    ANOP
                                                   495 .*
                                                   496          DC    A(T&CUR)
                                                   497 .*
                                                   498 &CUR     SETA  &CUR+1
                                                   499          AIF   (&CUR LE &TNUM).LOOP
                                                   500 *
                                                   501          DC    A(0)              END OF TABLE
                                                   502          DC    A(0)
                                                   503 .*
                                                   504          MEND
                                                   505
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    14

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   507 ***********************************************************************
                                                   508 *        E7 VRI-d tests
                                                   509 ***********************************************************************
                                                   510          PRINT DATA
                                                   511
                                                   512 *   E777 VSLDB  - Vector Shift Left Double By Byte
                                                   513
                                                   514 *        VRI-d instruction, i4
                                                   515 *              followed by
                                                   516 *                 16 byte expected result (V1)
                                                   517 *                 16 byte V2 source
                                                   518 *                 16 byte V3 source
                                                   519 *---------------------------------------------------------------------
                                                   520 *   VSLDB  - Vector Shift Left Double By Byte
                                                   521 *---------------------------------------------------------------------
                                                   522
                                                   523          VRI_D VSLDB,0
000010B8                                           524+         DS    0FD
000010B8                      000010B8             525+         USING *,R5              base for test data and test routine
000010B8  000010F8                                 526+T1       DC    A(X1)             address of test routine
000010BC  0001                                     527+         DC    H'1'              test number
000010BE  00                                       528+         DC    X'00'
000010BF  00                                       529+         DC    HL1'0'            i4 field
000010C0  E5E2D3C4 C2404040                        530+         DC    CL8'VSLDB'        instruction name
000010C8  00001130                                 531+         DC    A(RE1+16)         address of v2 source
000010CC  00001140                                 532+         DC    A(RE1+32)         address of v3 source
000010D0  00000010                                 533+         DC    A(16)             result length
000010D4  00001120                                 534+REA1     DC    A(RE1)            result address
000010D8  00000000 00000000                        535+         DS    FD                gap
000010E0  00000000 00000000                        536+V1O1     DS    XL16              V1 output
000010E8  00000000 00000000
000010F0  00000000 00000000                        537+         DS    FD                gap
                                                   538+*
000010F8                                           539+X1       DS    0F
000010F8  E310 5010 0014                00000010   540+         LGF   R1,V2ADDR         load v2 source
000010FE  E761 0000 0806                00000000   541+         VL    v22,0(R1)         use v22 to test decoder
00001104  E310 5014 0014                00000014   542+         LGF   R1,V3ADDR         load v3 source
0000110A  E771 0000 0806                00000000   543+         VL    v23,0(R1)         use v23 to test decoder
00001110  E766 7000 0E77                           544+         VSLDB V22,V22,V23,0      test instruction (dest is a source)
00001116  E760 5028 080E                000010E0   545+         VST   V22,V1O1           save v1 output
0000111C  07FB                                     546+         BR    R11               return
00001120                                           547+RE1      DC    0F                xl16 expected result
00001120                                           548+         DROP  R5
00001120  FFFFFFFF FFFFFFFF                        549          DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   result
00001128  FFFFFFFF FFFFFFFF
00001130  FFFFFFFF FFFFFFFF                        550          DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   v2
00001138  FFFFFFFF FFFFFFFF
00001140  00000000 00000000                        551          DC    XL16'0000000000000000 0000000000000000'   v3
00001148  00000000 00000000
                                                   552
                                                   553          VRI_D VSLDB,3
00001150                                           554+         DS    0FD
00001150                      00001150             555+         USING *,R5              base for test data and test routine
00001150  00001190                                 556+T2       DC    A(X2)             address of test routine
00001154  0002                                     557+         DC    H'2'              test number
00001156  00                                       558+         DC    X'00'
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    15

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

00001157  03                                       559+         DC    HL1'3'            i4 field
00001158  E5E2D3C4 C2404040                        560+         DC    CL8'VSLDB'        instruction name
00001160  000011C8                                 561+         DC    A(RE2+16)         address of v2 source
00001164  000011D8                                 562+         DC    A(RE2+32)         address of v3 source
00001168  00000010                                 563+         DC    A(16)             result length
0000116C  000011B8                                 564+REA2     DC    A(RE2)            result address
00001170  00000000 00000000                        565+         DS    FD                gap
00001178  00000000 00000000                        566+V1O2     DS    XL16              V1 output
00001180  00000000 00000000
00001188  00000000 00000000                        567+         DS    FD                gap
                                                   568+*
00001190                                           569+X2       DS    0F
00001190  E310 5010 0014                00000010   570+         LGF   R1,V2ADDR         load v2 source
00001196  E761 0000 0806                00000000   571+         VL    v22,0(R1)         use v22 to test decoder
0000119C  E310 5014 0014                00000014   572+         LGF   R1,V3ADDR         load v3 source
000011A2  E771 0000 0806                00000000   573+         VL    v23,0(R1)         use v23 to test decoder
000011A8  E766 7003 0E77                           574+         VSLDB V22,V22,V23,3      test instruction (dest is a source)
000011AE  E760 5028 080E                00001178   575+         VST   V22,V1O2           save v1 output
000011B4  07FB                                     576+         BR    R11               return
000011B8                                           577+RE2      DC    0F                xl16 expected result
000011B8                                           578+         DROP  R5
000011B8  FFFFFFFF FFFFFFFF                        579          DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFF000000'   result
000011C0  FFFFFFFF FF000000
000011C8  FFFFFFFF FFFFFFFF                        580          DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   v2
000011D0  FFFFFFFF FFFFFFFF
000011D8  00000000 00000000                        581          DC    XL16'0000000000000000 0000000000000000'   v3
000011E0  00000000 00000000
                                                   582
                                                   583         VRI_D VSLDB,7
000011E8                                           584+         DS    0FD
000011E8                      000011E8             585+         USING *,R5              base for test data and test routine
000011E8  00001228                                 586+T3       DC    A(X3)             address of test routine
000011EC  0003                                     587+         DC    H'3'              test number
000011EE  00                                       588+         DC    X'00'
000011EF  07                                       589+         DC    HL1'7'            i4 field
000011F0  E5E2D3C4 C2404040                        590+         DC    CL8'VSLDB'        instruction name
000011F8  00001260                                 591+         DC    A(RE3+16)         address of v2 source
000011FC  00001270                                 592+         DC    A(RE3+32)         address of v3 source
00001200  00000010                                 593+         DC    A(16)             result length
00001204  00001250                                 594+REA3     DC    A(RE3)            result address
00001208  00000000 00000000                        595+         DS    FD                gap
00001210  00000000 00000000                        596+V1O3     DS    XL16              V1 output
00001218  00000000 00000000
00001220  00000000 00000000                        597+         DS    FD                gap
                                                   598+*
00001228                                           599+X3       DS    0F
00001228  E310 5010 0014                00000010   600+         LGF   R1,V2ADDR         load v2 source
0000122E  E761 0000 0806                00000000   601+         VL    v22,0(R1)         use v22 to test decoder
00001234  E310 5014 0014                00000014   602+         LGF   R1,V3ADDR         load v3 source
0000123A  E771 0000 0806                00000000   603+         VL    v23,0(R1)         use v23 to test decoder
00001240  E766 7007 0E77                           604+         VSLDB V22,V22,V23,7      test instruction (dest is a source)
00001246  E760 9010 080E                00001210   605+         VST   V22,V1O3           save v1 output
0000124C  07FB                                     606+         BR    R11               return
00001250                                           607+RE3      DC    0F                xl16 expected result
00001250                                           608+         DROP  R5
00001250  FFFFFFFF FFFFFFFF                        609          DC    XL16'FFFFFFFFFFFFFFFF FF00000000000000'   result
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    16

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

00001258  FF000000 00000000
00001260  FFFFFFFF FFFFFFFF                        610          DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   v2
00001268  FFFFFFFF FFFFFFFF
00001270  00000000 00000000                        611          DC    XL16'0000000000000000 0000000000000000'   v3
00001278  00000000 00000000
                                                   612
                                                   613          VRI_D VSLDB,8
00001280                                           614+         DS    0FD
00001280                      00001280             615+         USING *,R5              base for test data and test routine
00001280  000012C0                                 616+T4       DC    A(X4)             address of test routine
00001284  0004                                     617+         DC    H'4'              test number
00001286  00                                       618+         DC    X'00'
00001287  08                                       619+         DC    HL1'8'            i4 field
00001288  E5E2D3C4 C2404040                        620+         DC    CL8'VSLDB'        instruction name
00001290  000012F8                                 621+         DC    A(RE4+16)         address of v2 source
00001294  00001308                                 622+         DC    A(RE4+32)         address of v3 source
00001298  00000010                                 623+         DC    A(16)             result length
0000129C  000012E8                                 624+REA4     DC    A(RE4)            result address
000012A0  00000000 00000000                        625+         DS    FD                gap
000012A8  00000000 00000000                        626+V1O4     DS    XL16              V1 output
000012B0  00000000 00000000
000012B8  00000000 00000000                        627+         DS    FD                gap
                                                   628+*
000012C0                                           629+X4       DS    0F
000012C0  E310 5010 0014                00000010   630+         LGF   R1,V2ADDR         load v2 source
000012C6  E761 0000 0806                00000000   631+         VL    v22,0(R1)         use v22 to test decoder
000012CC  E310 5014 0014                00000014   632+         LGF   R1,V3ADDR         load v3 source
000012D2  E771 0000 0806                00000000   633+         VL    v23,0(R1)         use v23 to test decoder
000012D8  E766 7008 0E77                           634+         VSLDB V22,V22,V23,8      test instruction (dest is a source)
000012DE  E760 5028 080E                000012A8   635+         VST   V22,V1O4           save v1 output
000012E4  07FB                                     636+         BR    R11               return
000012E8                                           637+RE4      DC    0F                xl16 expected result
000012E8                                           638+         DROP  R5
000012E8  FFFFFFFF FFFFFFFF                        639          DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFF08'   result
000012F0  FFFFFFFF FFFFFF08
000012F8  FFFFFFFF FFFFFFFF                        640          DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   v2
00001300  FFFFFFFF FFFFFFFF
00001308  FFFFFFFF FFFFFF08                        641          DC    XL16'FFFFFFFFFFFFFF08 FFFFFFFFFFFFFFFF'   v3
00001310  FFFFFFFF FFFFFFFF
                                                   642
                                                   643          VRI_D VSLDB,15
00001318                                           644+         DS    0FD
00001318                      00001318             645+         USING *,R5              base for test data and test routine
00001318  00001358                                 646+T5       DC    A(X5)             address of test routine
0000131C  0005                                     647+         DC    H'5'              test number
0000131E  00                                       648+         DC    X'00'
0000131F  0F                                       649+         DC    HL1'15'           i4 field
00001320  E5E2D3C4 C2404040                        650+         DC    CL8'VSLDB'        instruction name
00001328  00001390                                 651+         DC    A(RE5+16)         address of v2 source
0000132C  000013A0                                 652+         DC    A(RE5+32)         address of v3 source
00001330  00000010                                 653+         DC    A(16)             result length
00001334  00001380                                 654+REA5     DC    A(RE5)            result address
00001338  00000000 00000000                        655+         DS    FD                gap
00001340  00000000 00000000                        656+V1O5     DS    XL16              V1 output
00001348  00000000 00000000
00001350  00000000 00000000                        657+         DS    FD                gap
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    17

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   658+*
00001358                                           659+X5       DS    0F
00001358  E310 5010 0014                00000010   660+         LGF   R1,V2ADDR         load v2 source
0000135E  E761 0000 0806                00000000   661+         VL    v22,0(R1)         use v22 to test decoder
00001364  E310 5014 0014                00000014   662+         LGF   R1,V3ADDR         load v3 source
0000136A  E771 0000 0806                00000000   663+         VL    v23,0(R1)         use v23 to test decoder
00001370  E766 700F 0E77                           664+         VSLDB V22,V22,V23,15     test instruction (dest is a source)
00001376  E760 5028 080E                00001340   665+         VST   V22,V1O5           save v1 output
0000137C  07FB                                     666+         BR    R11               return
00001380                                           667+RE5      DC    0F                xl16 expected result
00001380                                           668+         DROP  R5
00001380  0FFFFFFF FFFFFFFF                        669          DC    XL16'0FFFFFFFFFFFFFFF 08FFFFFFFFFFFFFF'   result
00001388  08FFFFFF FFFFFFFF
00001390  00010203 04050607                        670          DC    XL16'0001020304050607 08090A0B0C0D0E0F'   v2
00001398  08090A0B 0C0D0E0F
000013A0  FFFFFFFF FFFFFF08                        671          DC    XL16'FFFFFFFFFFFFFF08 FFFFFFFFFFFFFFFF'   v3
000013A8  FFFFFFFF FFFFFFFF
                                                   672
                                                   673 * Ignore: Bits 0-3 of the fourth operand should contain
                                                   674 *         zeros; otherwise the results are unpredictable.
                                                   675 *
                                                   676 *        VRI_D VSLDB,16
                                                   677 *        DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   result
                                                   678 *        DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   v2
                                                   679 *        DC    XL16'F0E0D0C0B0A09010 7060504030201000'   v3
                                                   680 *
                                                   681 *        VRI_D VSLDB,17
                                                   682 *        DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFF0'   result
                                                   683 *        DC    XL16'FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF'   v2
                                                   684 *        DC    XL16'F0E0D0C0B0A09010 7060504030201000'   v3
                                                   685 *
                                                   686 *        VRI_D VSLDB,48
                                                   687 *        DC    XL16'F0E0D0C0B0A09080 7060504030201000'   result
                                                   688 *        DC    XL16'F0E0D0C0B0A09080 7060504030201000'   v2
                                                   689 *        DC    XL16'0000000000000030 0000000000000000'   v3
                                                   690
                                                   691
000013B0  00000000                                 692          DC    F'0'     END OF TABLE
000013B4  00000000                                 693          DC    F'0'
                                                   694 *
                                                   695 * table of pointers to individual load test
                                                   696 *
000013B8                                           697 E7TESTS  DS    0F
                                                   698          PTTABLE
000013B8                                           699+TTABLE   DS    0F
000013B8  000010B8                                 700+         DC    A(T1)
000013BC  00001150                                 701+         DC    A(T2)
000013C0  000011E8                                 702+         DC    A(T3)
000013C4  00001280                                 703+         DC    A(T4)
000013C8  00001318                                 704+         DC    A(T5)
                                                   705+*
000013CC  00000000                                 706+         DC    A(0)              END OF TABLE
000013D0  00000000                                 707+         DC    A(0)
                                                   708
000013D4  00000000                                 709          DC    F'0'     END OF TABLE
000013D8  00000000                                 710          DC    F'0'
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    18

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                                                   712 ***********************************************************************
                                                   713 *        Register equates
                                                   714 ***********************************************************************


                              00000000  00000001   716 R0       EQU   0
                              00000001  00000001   717 R1       EQU   1
                              00000002  00000001   718 R2       EQU   2
                              00000003  00000001   719 R3       EQU   3
                              00000004  00000001   720 R4       EQU   4
                              00000005  00000001   721 R5       EQU   5
                              00000006  00000001   722 R6       EQU   6
                              00000007  00000001   723 R7       EQU   7
                              00000008  00000001   724 R8       EQU   8
                              00000009  00000001   725 R9       EQU   9
                              0000000A  00000001   726 R10      EQU   10
                              0000000B  00000001   727 R11      EQU   11
                              0000000C  00000001   728 R12      EQU   12
                              0000000D  00000001   729 R13      EQU   13
                              0000000E  00000001   730 R14      EQU   14
                              0000000F  00000001   731 R15      EQU   15








                                                   733 ***********************************************************************
                                                   734 *        Register equates
                                                   735 ***********************************************************************


                              00000000  00000001   737 V0       EQU   0
                              00000001  00000001   738 V1       EQU   1
                              00000002  00000001   739 V2       EQU   2
                              00000003  00000001   740 V3       EQU   3
                              00000004  00000001   741 V4       EQU   4
                              00000005  00000001   742 V5       EQU   5
                              00000006  00000001   743 V6       EQU   6
                              00000007  00000001   744 V7       EQU   7
                              00000008  00000001   745 V8       EQU   8
                              00000009  00000001   746 V9       EQU   9
                              0000000A  00000001   747 V10      EQU   10
                              0000000B  00000001   748 V11      EQU   11
                              0000000C  00000001   749 V12      EQU   12
                              0000000D  00000001   750 V13      EQU   13
                              0000000E  00000001   751 V14      EQU   14
                              0000000F  00000001   752 V15      EQU   15
                              00000010  00000001   753 V16      EQU   16
                              00000011  00000001   754 V17      EQU   17
                              00000012  00000001   755 V18      EQU   18
                              00000013  00000001   756 V19      EQU   19
                              00000014  00000001   757 V20      EQU   20
                              00000015  00000001   758 V21      EQU   21
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    19

  LOC        OBJECT CODE       ADDR1     ADDR2    STMT

                              00000016  00000001   759 V22      EQU   22
                              00000017  00000001   760 V23      EQU   23
                              00000018  00000001   761 V24      EQU   24
                              00000019  00000001   762 V25      EQU   25
                              0000001A  00000001   763 V26      EQU   26
                              0000001B  00000001   764 V27      EQU   27
                              0000001C  00000001   765 V28      EQU   28
                              0000001D  00000001   766 V29      EQU   29
                              0000001E  00000001   767 V30      EQU   30
                              0000001F  00000001   768 V31      EQU   31
                                                   769
                                                   770          END
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    20

     SYMBOL        TYPE   VALUE      LENGTH    DEFN  REFERENCES

BEGIN               I    00000200           2   152  118  148  149  150
CTLR0               F    0000048C           4   347  162  163  164  165
DECNUM              C    00001074          16   398  262  264  270  272
E7TEST              4    00000000          64   412  211
E7TESTS             F    000013B8           4   697  204
EDIT                X    00001048          18   393  263  271
ENDTEST             U    0000031E           1   248  209
EOJ                 I    00000470           4   337  197  251
EOJPSW              D    00000460           8   335  337
FAILCONT            U    0000030E           1   238
FAILED              F    00001000           4   375  240  249
FAILMSG             U    0000030A           1   232  222
FAILPSW             D    00000478           8   339  341
FAILTEST            I    00000488           4   341  252
FB0001              F    00000280           8   181  185  186  188
I4                  U    00000007           1   416  269
IMAGE               1    00000000        5084     0
K                   U    00000400           1   359  360  361  362
K64                 U    00010000           1   361
MB                  U    00100000           1   362
MSG                 I    000003A8           4   297  196  280
MSGCMD              C    000003F6           9   327  310  311
MSGMSG              C    000003FF          95   328  304  325  302
MSGMVC              I    000003F0           6   325  308
MSGOK               I    000003BE           2   306  303
MSGRET              I    000003DE           4   321  314  317
MSGSAVE             F    000003E4           4   324  300  321
NEXTE7              U    000002D4           1   206  225  243
OPNAME              C    00000008           8   418  267
PAGE                U    00001000           1   360
PRT3                C    0000105E          18   396  263  264  265  271  272  273
PRTI4               C    00001044           3   386  273
PRTLINE             C    00001008          16   381  388  279
PRTLNG              U    00000040           1   388  278
PRTNAME             C    00001033           8   384  267
PRTNUM              C    00001018           3   382  265
R0                  U    00000000           1   716  112  162  165  185  187  188  189  194  213  214  239  240  277  278  281
                                                     297  300  302  304  306  321
R1                  U    00000001           1   717  195  220  221  249  250  279  311  325  540  541  542  543  570  571  572
                                                     573  600  601  602  603  630  631  632  633  660  661  662  663
R10                 U    0000000A           1   726  150  159  160
R11                 U    0000000B           1   727  217  218  546  576  606  636  666
R12                 U    0000000C           1   728  204  207  224  242
R13                 U    0000000D           1   729
R14                 U    0000000E           1   730
R15                 U    0000000F           1   731  233  258  284  285
R2                  U    00000002           1   718  196  261  262  269  270  277  280  281  298  300  306  307  308  310  316
                                                     321  322
R3                  U    00000003           1   719
R4                  U    00000004           1   720
R5                  U    00000005           1   721  207  208  211  259  283  525  548  555  578  585  608  615  638  645  668
R6                  U    00000006           1   722
R7                  U    00000007           1   723
R8                  U    00000008           1   724  148  152  153  154  156
R9                  U    00000009           1   725  149  156  157  159
RE1                 F    00001120           4   547  531  532  534
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    21

     SYMBOL        TYPE   VALUE      LENGTH    DEFN  REFERENCES

RE2                 F    000011B8           4   577  561  562  564
RE3                 F    00001250           4   607  591  592  594
RE4                 F    000012E8           4   637  621  622  624
RE5                 F    00001380           4   667  651  652  654
REA1                A    000010D4           4   534
REA2                A    0000116C           4   564
REA3                A    00001204           4   594
REA4                A    0000129C           4   624
REA5                A    00001334           4   654
READDR              A    0000001C           4   422  220
REG2LOW             U    000000DD           1   365
REG2PATT            U    AABBCCDD           1   364
RELEN               A    00000018           4   421
RPTDWSAV            D    00000398           8   290  277  281
RPTERROR            I    0000032C           4   258  233
RPTSAVE             F    00000390           4   287  258  284
RPTSVR5             F    00000394           4   288  259  283
SKL0001             U    0000004E           1   178  194
SKT0001             C    0000022A          20   175  178  195
SVOLDPSW            U    00000140           0   114
T1                  A    000010B8           4   526  700
T2                  A    00001150           4   556  701
T3                  A    000011E8           4   586  702
T4                  A    00001280           4   616  703
T5                  A    00001318           4   646  704
TESTING             F    00001004           4   376  214
TNUM                H    00000004           2   414  213  261
TSUB                A    00000000           4   413  217
TTABLE              F    000013B8           4   699
V0                  U    00000000           1   737
V1                  U    00000001           1   738  216
V10                 U    0000000A           1   747
V11                 U    0000000B           1   748
V12                 U    0000000C           1   749
V13                 U    0000000D           1   750
V14                 U    0000000E           1   751
V15                 U    0000000F           1   752
V16                 U    00000010           1   753
V17                 U    00000011           1   754
V18                 U    00000012           1   755
V19                 U    00000013           1   756
V1FUDGE             X    00001094          16   405  216
V1O1                X    000010E0          16   536  545
V1O2                X    00001178          16   566  575
V1O3                X    00001210          16   596  605
V1O4                X    000012A8          16   626  635
V1O5                X    00001340          16   656  665
V1OUTPUT            X    00000028          16   424  221
V2                  U    00000002           1   739
V20                 U    00000014           1   757
V21                 U    00000015           1   758
V22                 U    00000016           1   759  541  544  545  571  574  575  601  604  605  631  634  635  661  664  665
V23                 U    00000017           1   760  543  544  573  574  603  604  633  634  663  664
V24                 U    00000018           1   761
V25                 U    00000019           1   762
V26                 U    0000001A           1   763
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    22

     SYMBOL        TYPE   VALUE      LENGTH    DEFN  REFERENCES

V27                 U    0000001B           1   764
V28                 U    0000001C           1   765
V29                 U    0000001D           1   766
V2ADDR              A    00000010           4   419  540  570  600  630  660
V3                  U    00000003           1   740
V30                 U    0000001E           1   767
V31                 U    0000001F           1   768
V3ADDR              A    00000014           4   420  542  572  602  632  662
V4                  U    00000004           1   741
V5                  U    00000005           1   742
V6                  U    00000006           1   743
V7                  U    00000007           1   744
V8                  U    00000008           1   745
V9                  U    00000009           1   746
X0001               U    000002A8           1   184  172  185
X1                  F    000010F8           4   539  526
X2                  F    00001190           4   569  556
X3                  F    00001228           4   599  586
X4                  F    000012C0           4   629  616
X5                  F    00001358           4   659  646
XC0001              U    000002D0           1   198  190
ZVE7TST             J    00000000        5084   111  114  116  120  124  374  112
=A(E7TESTS)         A    00000498           4   352  204
=AL2(L'MSGMSG)      R    000004A2           2   355  302
=F'1'               F    0000049C           4   353  239
=F'64'              F    00000494           4   351  189
=H'0'               H    000004A0           2   354  297
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    23

 MACRO   DEFN  REFERENCES

FCHECK     64   171
PTTABLE   488   698
VRI_D     443   523   553   583   613   643
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    24

   DESC     SYMBOL  SIZE     POS        ADDR

Entry: 0

Image      IMAGE    5084  0000-13DB  0000-13DB
  Region            5084  0000-13DB  0000-13DB
    CSECT  ZVE7TST  5084  0000-13DB  0000-13DB
ASMA Ver. 0.7.0  zvector-e7-20-VSLDB                                                                03 Apr 2025 15:40:04  Page    25

   STMT                       FILE NAME

1     /home/tn529/sharedvfp/tests/zvector-e7-20-VSLDB.asm


** NO ERRORS FOUND **

