#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Jan 12 16:40:35 2015
# Process ID: 27586
# Log file: /home/sanjayr/projects/PCIE_AXI_BRIDGE/ARTIX_AC701/IP/A7_gen1x1_pcie_example/vivado.log
# Journal file: /home/sanjayr/projects/PCIE_AXI_BRIDGE/ARTIX_AC701/IP/A7_gen1x1_pcie_example/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/sanjayr/projects/PCIE_AXI_BRIDGE/ARTIX_AC701/IP/A7_gen1x1_pcie/A7_gen1x1_pcie_ex.tcl
# set srcIpDir "/home/sanjayr/projects/PCIE_AXI_BRIDGE/ARTIX_AC701/IP/A7_gen1x1_pcie"
# create_project -name A7_gen1x1_pcie_example -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/applications/Xilinx/Vivado/2014.4/data/ip'.
# set_property part xc7a200tfbg676-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set returnCode 0
# set_property ip_repo_paths [list [list /home/sanjayr/projects/PCIE_AXI_BRIDGE/ARTIX_AC701/vivado_IP_GEN]] [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sanjayr/projects/PCIE_AXI_BRIDGE/ARTIX_AC701/vivado_IP_GEN'.
# import_ip -files [list [file join $srcIpDir A7_gen1x1_pcie.xci]] -name A7_gen1x1_pcie
# reset_target {example} [get_ips A7_gen1x1_pcie]
WARNING: [Vivado 12-4104] The example target will be deprecated in a future release.
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips A7_gen1x1_pcie]] [get_ips A7_gen1x1_pcie]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'A7_gen1x1_pcie'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'A7_gen1x1_pcie'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'A7_gen1x1_pcie'. Target already exists and is up to date.
# add_files -scan_for_includes -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir example_design/EP_MEM.v]] \
#   [list [file join $srcIpDir example_design/PIO_EP_MEM_ACCESS.v]] \
#   [list [file join $srcIpDir example_design/PIO_EP.v]] \
#   [list [file join $srcIpDir example_design/PIO_RX_ENGINE.v]] \
#   [list [file join $srcIpDir example_design/PIO_TO_CTRL.v]] \
#   [list [file join $srcIpDir example_design/PIO_TX_ENGINE.v]] \
#   [list [file join $srcIpDir example_design/PIO.v]] \
#   [list [file join $srcIpDir example_design/pcie_app_7x.v]] \
#   [list [file join $srcIpDir example_design/xilinx_pcie_2_1_ep_7x.v]]
# add_files -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir hierarchy.txt]]
# add_files -quiet -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir example_design/xilinx_pcie_7x_ep_x1g1_AC701.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_expect_tasks.vh]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_cfg.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_com.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_pl.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_rx.v]] \
#   [list [file join $srcIpDir simulation/dsport/pci_exp_usrapp_tx.v]] \
#   [list [file join $srcIpDir simulation/functional/sys_clk_gen_ds.v]] \
#   [list [file join $srcIpDir simulation/functional/sys_clk_gen.v]] \
#   [list [file join $srcIpDir simulation/dsport/pcie_axi_trn_bridge.v]] \
#   [list [file join $srcIpDir simulation/functional/board.v]] \
#   [list [file join $srcIpDir simulation/functional/board_common.vh]] \
#   [list [file join $srcIpDir simulation/tests/sample_tests1.vh]] \
#   [list [file join $srcIpDir simulation/tests/tests.vh]] \
#   [list [file join $srcIpDir simulation/dsport/pcie_2_1_rport_7x.v]] \
#   [list [file join $srcIpDir simulation/dsport/xilinx_pcie_2_1_rport_7x.v]] \
#   [list [file join $srcIpDir source/A7_gen1x1_pcie_gt_top_pipe_mode.v]] \
#   [list [file join $srcIpDir simulation/functional/pipe_interconnect.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pci_exp_expect_tasks.vh]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pci_exp_usrapp_cfg.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pci_exp_usrapp_com.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pci_exp_usrapp_pl.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pci_exp_usrapp_rx.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pci_exp_usrapp_tx.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/functional/sys_clk_gen_ds.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/functional/sys_clk_gen.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pcie_axi_trn_bridge.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/functional/board.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/functional/board_common.vh]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/tests/sample_tests1.vh]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/tests/tests.vh]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/pcie_2_1_rport_7x.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/dsport/xilinx_pcie_2_1_rport_7x.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir source/A7_gen1x1_pcie_gt_top_pipe_mode.v]]
# set_property USED_IN_SYNTHESIS false [get_files [file join $srcIpDir simulation/functional/pipe_interconnect.v]]
# import_files
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set dfile /home/sanjayr/projects/PCIE_AXI_BRIDGE/ARTIX_AC701/IP/A7_gen1x1_pcie/oepdone.txt
# set doneFile [open $dfile w]
# puts $doneFile "Open Example Project DONE"
# close $doneFile
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 12 16:41:01 2015...
