Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 16 23:34:02 2023
| Host         : Vincent-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file movingText_timing_summary_routed.rpt -pb movingText_timing_summary_routed.pb -rpx movingText_timing_summary_routed.rpx -warn_on_violation
| Design       : movingText
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  446         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (446)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1037)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (446)
--------------------------
 There are 382 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: C/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1037)
---------------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1049          inf        0.000                      0                 1049           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1049 Endpoints
Min Delay          1049 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 charCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.491ns  (logic 3.165ns (37.276%)  route 5.326ns (62.724%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT1=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[2]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[2]/Q
                         net (fo=36, routed)          1.257     1.713    charCount_reg[2]
    SLICE_X11Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.837 r  count[31]_i_137/O
                         net (fo=1, routed)           0.000     1.837    count[31]_i_137_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.387 r  count_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.387    count_reg[31]_i_119_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  count_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.501    count_reg[31]_i_101_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.615 r  count_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.615    count_reg[31]_i_100_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.729 r  count_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.729    count_reg[31]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.843 r  count_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.843    count_reg[31]_i_70_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  count_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.957    count_reg[31]_i_44_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  count_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.071    count_reg[31]_i_43_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.405 r  count_reg[31]_i_42/O[1]
                         net (fo=2, routed)           0.977     4.382    count_reg[31]_i_42_n_6
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.303     4.685 r  count[31]_i_23/O
                         net (fo=1, routed)           0.000     4.685    count[31]_i_23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.061 r  count_reg[31]_i_9/CO[3]
                         net (fo=40, routed)          3.092     8.153    p_0_in
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.124     8.277 r  dig_temp4[5]_i_3/O
                         net (fo=1, routed)           0.000     8.277    data4[5]
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     8.491 r  dig_temp4_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.491    dig_temp4_reg[5]_i_1_n_0
    SLICE_X8Y2           FDSE                                         r  dig_temp4_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 3.168ns (38.472%)  route 5.067ns (61.528%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT1=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[2]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[2]/Q
                         net (fo=36, routed)          1.257     1.713    charCount_reg[2]
    SLICE_X11Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.837 r  count[31]_i_137/O
                         net (fo=1, routed)           0.000     1.837    count[31]_i_137_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.387 r  count_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.387    count_reg[31]_i_119_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  count_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.501    count_reg[31]_i_101_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.615 r  count_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.615    count_reg[31]_i_100_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.729 r  count_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.729    count_reg[31]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.843 r  count_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.843    count_reg[31]_i_70_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  count_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.957    count_reg[31]_i_44_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  count_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.071    count_reg[31]_i_43_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.405 r  count_reg[31]_i_42/O[1]
                         net (fo=2, routed)           0.977     4.382    count_reg[31]_i_42_n_6
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.303     4.685 r  count[31]_i_23/O
                         net (fo=1, routed)           0.000     4.685    count[31]_i_23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.061 r  count_reg[31]_i_9/CO[3]
                         net (fo=40, routed)          2.833     7.894    p_0_in
    SLICE_X7Y2           LUT5 (Prop_lut5_I3_O)        0.124     8.018 r  dig_temp4[7]_i_8/O
                         net (fo=1, routed)           0.000     8.018    data4[7]
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     8.235 r  dig_temp4_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     8.235    dig_temp4_reg[7]_i_2_n_0
    SLICE_X7Y2           FDSE                                         r  dig_temp4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 3.168ns (38.509%)  route 5.059ns (61.491%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT1=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[2]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[2]/Q
                         net (fo=36, routed)          1.257     1.713    charCount_reg[2]
    SLICE_X11Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.837 r  count[31]_i_137/O
                         net (fo=1, routed)           0.000     1.837    count[31]_i_137_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.387 r  count_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.387    count_reg[31]_i_119_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  count_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.501    count_reg[31]_i_101_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.615 r  count_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.615    count_reg[31]_i_100_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.729 r  count_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.729    count_reg[31]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.843 r  count_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.843    count_reg[31]_i_70_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  count_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.957    count_reg[31]_i_44_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  count_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.071    count_reg[31]_i_43_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.405 r  count_reg[31]_i_42/O[1]
                         net (fo=2, routed)           0.977     4.382    count_reg[31]_i_42_n_6
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.303     4.685 r  count[31]_i_23/O
                         net (fo=1, routed)           0.000     4.685    count[31]_i_23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.061 r  count_reg[31]_i_9/CO[3]
                         net (fo=40, routed)          2.825     7.886    p_0_in
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     8.010 r  dig_temp4[2]_i_3/O
                         net (fo=1, routed)           0.000     8.010    data4[2]
    SLICE_X5Y5           MUXF7 (Prop_muxf7_I1_O)      0.217     8.227 r  dig_temp4_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.227    dig_temp4_reg[2]_i_1_n_0
    SLICE_X5Y5           FDSE                                         r  dig_temp4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 3.165ns (39.009%)  route 4.949ns (60.991%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT1=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[2]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[2]/Q
                         net (fo=36, routed)          1.257     1.713    charCount_reg[2]
    SLICE_X11Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.837 r  count[31]_i_137/O
                         net (fo=1, routed)           0.000     1.837    count[31]_i_137_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.387 r  count_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.387    count_reg[31]_i_119_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  count_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.501    count_reg[31]_i_101_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.615 r  count_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.615    count_reg[31]_i_100_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.729 r  count_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.729    count_reg[31]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.843 r  count_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.843    count_reg[31]_i_70_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  count_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.957    count_reg[31]_i_44_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  count_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.071    count_reg[31]_i_43_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.405 r  count_reg[31]_i_42/O[1]
                         net (fo=2, routed)           0.977     4.382    count_reg[31]_i_42_n_6
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.303     4.685 r  count[31]_i_23/O
                         net (fo=1, routed)           0.000     4.685    count[31]_i_23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.061 r  count_reg[31]_i_9/CO[3]
                         net (fo=40, routed)          2.715     7.776    p_0_in
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     7.900 r  dig_temp4[1]_i_3/O
                         net (fo=1, routed)           0.000     7.900    data4[1]
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     8.114 r  dig_temp4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.114    dig_temp4_reg[1]_i_1_n_0
    SLICE_X6Y2           FDSE                                         r  dig_temp4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 3.168ns (39.151%)  route 4.924ns (60.849%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT1=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[2]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[2]/Q
                         net (fo=36, routed)          1.257     1.713    charCount_reg[2]
    SLICE_X11Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.837 r  count[31]_i_137/O
                         net (fo=1, routed)           0.000     1.837    count[31]_i_137_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.387 r  count_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.387    count_reg[31]_i_119_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  count_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.501    count_reg[31]_i_101_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.615 r  count_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.615    count_reg[31]_i_100_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.729 r  count_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.729    count_reg[31]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.843 r  count_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.843    count_reg[31]_i_70_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  count_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.957    count_reg[31]_i_44_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  count_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.071    count_reg[31]_i_43_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.405 r  count_reg[31]_i_42/O[1]
                         net (fo=2, routed)           0.977     4.382    count_reg[31]_i_42_n_6
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.303     4.685 r  count[31]_i_23/O
                         net (fo=1, routed)           0.000     4.685    count[31]_i_23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.061 r  count_reg[31]_i_9/CO[3]
                         net (fo=40, routed)          2.690     7.751    p_0_in
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     7.875 r  dig_temp4[4]_i_3/O
                         net (fo=1, routed)           0.000     7.875    data4[4]
    SLICE_X7Y3           MUXF7 (Prop_muxf7_I1_O)      0.217     8.092 r  dig_temp4_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.092    dig_temp4_reg[4]_i_1_n_0
    SLICE_X7Y3           FDSE                                         r  dig_temp4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 3.165ns (40.311%)  route 4.686ns (59.689%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT1=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[2]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[2]/Q
                         net (fo=36, routed)          1.257     1.713    charCount_reg[2]
    SLICE_X11Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.837 r  count[31]_i_137/O
                         net (fo=1, routed)           0.000     1.837    count[31]_i_137_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.387 r  count_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.387    count_reg[31]_i_119_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  count_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.501    count_reg[31]_i_101_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.615 r  count_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.615    count_reg[31]_i_100_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.729 r  count_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.729    count_reg[31]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.843 r  count_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.843    count_reg[31]_i_70_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  count_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.957    count_reg[31]_i_44_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  count_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.071    count_reg[31]_i_43_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.405 r  count_reg[31]_i_42/O[1]
                         net (fo=2, routed)           0.977     4.382    count_reg[31]_i_42_n_6
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.303     4.685 r  count[31]_i_23/O
                         net (fo=1, routed)           0.000     4.685    count[31]_i_23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.061 r  count_reg[31]_i_9/CO[3]
                         net (fo=40, routed)          2.453     7.513    p_0_in
    SLICE_X8Y4           LUT5 (Prop_lut5_I3_O)        0.124     7.637 r  dig_temp4[3]_i_3/O
                         net (fo=1, routed)           0.000     7.637    data4[3]
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     7.851 r  dig_temp4_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.851    dig_temp4_reg[3]_i_1_n_0
    SLICE_X8Y4           FDSE                                         r  dig_temp4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.845ns  (logic 3.168ns (40.381%)  route 4.677ns (59.619%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT1=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[2]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[2]/Q
                         net (fo=36, routed)          1.257     1.713    charCount_reg[2]
    SLICE_X11Y5          LUT1 (Prop_lut1_I0_O)        0.124     1.837 r  count[31]_i_137/O
                         net (fo=1, routed)           0.000     1.837    count[31]_i_137_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.387 r  count_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     2.387    count_reg[31]_i_119_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.501 r  count_reg[31]_i_101/CO[3]
                         net (fo=1, routed)           0.000     2.501    count_reg[31]_i_101_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.615 r  count_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.615    count_reg[31]_i_100_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.729 r  count_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     2.729    count_reg[31]_i_71_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.843 r  count_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.843    count_reg[31]_i_70_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  count_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     2.957    count_reg[31]_i_44_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  count_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.071    count_reg[31]_i_43_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.405 r  count_reg[31]_i_42/O[1]
                         net (fo=2, routed)           0.977     4.382    count_reg[31]_i_42_n_6
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.303     4.685 r  count[31]_i_23/O
                         net (fo=1, routed)           0.000     4.685    count[31]_i_23_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.061 r  count_reg[31]_i_9/CO[3]
                         net (fo=40, routed)          2.443     7.504    p_0_in
    SLICE_X5Y3           LUT5 (Prop_lut5_I3_O)        0.124     7.628 r  dig_temp4[6]_i_3/O
                         net (fo=1, routed)           0.000     7.628    data4[6]
    SLICE_X5Y3           MUXF7 (Prop_muxf7_I1_O)      0.217     7.845 r  dig_temp4_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.845    dig_temp4_reg[6]_i_1_n_0
    SLICE_X5Y3           FDSE                                         r  dig_temp4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 1.906ns (24.752%)  route 5.794ns (75.248%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[0]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[0]/Q
                         net (fo=42, routed)          1.871     2.327    charCount_reg[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I1_O)        0.124     2.451 r  count[31]_i_134/O
                         net (fo=1, routed)           0.000     2.451    count[31]_i_134_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.964 r  count_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.964    count_reg[31]_i_110_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.081 r  count_reg[31]_i_83/CO[3]
                         net (fo=1, routed)           0.000     3.081    count_reg[31]_i_83_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  count_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.198    count_reg[31]_i_47_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.315 r  count_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           1.264     4.579    count20_in
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.703 r  count[31]_i_11/O
                         net (fo=64, routed)          2.659     7.362    count1
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.124     7.486 r  dig_temp4[0]_i_3/O
                         net (fo=1, routed)           0.000     7.486    data4[0]
    SLICE_X8Y3           MUXF7 (Prop_muxf7_I1_O)      0.214     7.700 r  dig_temp4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.700    dig_temp4_reg[0]_i_1_n_0
    SLICE_X8Y3           FDSE                                         r  dig_temp4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.684ns  (logic 1.692ns (22.020%)  route 5.992ns (77.980%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[0]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[0]/Q
                         net (fo=42, routed)          1.871     2.327    charCount_reg[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I1_O)        0.124     2.451 r  count[31]_i_134/O
                         net (fo=1, routed)           0.000     2.451    count[31]_i_134_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.964 r  count_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.964    count_reg[31]_i_110_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.081 r  count_reg[31]_i_83/CO[3]
                         net (fo=1, routed)           0.000     3.081    count_reg[31]_i_83_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  count_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.198    count_reg[31]_i_47_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.315 r  count_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           1.264     4.579    count20_in
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.703 r  count[31]_i_11/O
                         net (fo=64, routed)          2.857     7.560    count1
    SLICE_X4Y5           LUT6 (Prop_lut6_I4_O)        0.124     7.684 r  dig_temp1[7]_i_2/O
                         net (fo=1, routed)           0.000     7.684    dig_temp1[7]
    SLICE_X4Y5           FDSE                                         r  dig_temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 charCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig_temp1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 1.692ns (22.593%)  route 5.797ns (77.407%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  charCount_reg[0]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  charCount_reg[0]/Q
                         net (fo=42, routed)          1.871     2.327    charCount_reg[0]
    SLICE_X10Y7          LUT2 (Prop_lut2_I1_O)        0.124     2.451 r  count[31]_i_134/O
                         net (fo=1, routed)           0.000     2.451    count[31]_i_134_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.964 r  count_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.964    count_reg[31]_i_110_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.081 r  count_reg[31]_i_83/CO[3]
                         net (fo=1, routed)           0.000     3.081    count_reg[31]_i_83_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  count_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     3.198    count_reg[31]_i_47_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.315 r  count_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           1.264     4.579    count20_in
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     4.703 r  count[31]_i_11/O
                         net (fo=64, routed)          2.662     7.365    count1
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124     7.489 r  dig_temp1[5]_i_1/O
                         net (fo=1, routed)           0.000     7.489    dig_temp1[5]
    SLICE_X4Y4           FDSE                                         r  dig_temp1_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE                         0.000     0.000 r  C/d_reg/C
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  C/d_reg/Q
                         net (fo=2, routed)           0.067     0.231    C/d
    SLICE_X34Y45         FDRE                                         r  C/cout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_temp2_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.186ns (72.182%)  route 0.072ns (27.818%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDSE                         0.000     0.000 r  dig_temp2_reg[5]/C
    SLICE_X5Y4           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dig_temp2_reg[5]/Q
                         net (fo=2, routed)           0.072     0.213    dig_temp2[5]
    SLICE_X4Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.258 r  dig_temp1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.258    dig_temp1[5]
    SLICE_X4Y4           FDSE                                         r  dig_temp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message_reg[2][2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.467%)  route 0.082ns (30.533%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE                         0.000     0.000 r  message_reg[2][2]/C
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  message_reg[2][2]/Q
                         net (fo=3, routed)           0.082     0.223    message_reg_n_0_[2][2]
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.045     0.268 r  dig_temp3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.268    dig_temp3[2]_i_1_n_0
    SLICE_X4Y2           FDSE                                         r  dig_temp3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_temp4_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDSE                         0.000     0.000 r  dig_temp4_reg[4]/C
    SLICE_X7Y3           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dig_temp4_reg[4]/Q
                         net (fo=2, routed)           0.103     0.244    dig_temp4[4]
    SLICE_X6Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.289 r  dig_temp3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.289    dig_temp3[4]_i_1_n_0
    SLICE_X6Y3           FDSE                                         r  dig_temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_temp4_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDSE                         0.000     0.000 r  dig_temp4_reg[6]/C
    SLICE_X5Y3           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dig_temp4_reg[6]/Q
                         net (fo=2, routed)           0.109     0.250    dig_temp4[6]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  dig_temp3[6]_i_1/O
                         net (fo=1, routed)           0.000     0.295    dig_temp3[6]_i_1_n_0
    SLICE_X4Y3           FDSE                                         r  dig_temp3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_temp3_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.529%)  route 0.111ns (37.471%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDSE                         0.000     0.000 r  dig_temp3_reg[0]/C
    SLICE_X4Y3           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dig_temp3_reg[0]/Q
                         net (fo=2, routed)           0.111     0.252    dig_temp3_reg_n_0_[0]
    SLICE_X6Y4           LUT6 (Prop_lut6_I1_O)        0.045     0.297 r  dig_temp2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    dig_temp2[0]_i_1_n_0
    SLICE_X6Y4           FDSE                                         r  dig_temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig_temp3_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.129%)  route 0.123ns (39.871%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDSE                         0.000     0.000 r  dig_temp3_reg[5]/C
    SLICE_X4Y2           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dig_temp3_reg[5]/Q
                         net (fo=2, routed)           0.123     0.264    dig_temp3_reg_n_0_[5]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.045     0.309 r  dig_temp2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.309    dig_temp2[5]_i_1_n_0
    SLICE_X5Y4           FDSE                                         r  dig_temp2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message_reg[1][7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.940%)  route 0.124ns (40.060%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDSE                         0.000     0.000 r  message_reg[1][7]/C
    SLICE_X4Y6           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  message_reg[1][7]/Q
                         net (fo=4, routed)           0.124     0.265    message_reg_n_0_[1][7]
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.045     0.310 r  dig_temp2[7]_i_2/O
                         net (fo=1, routed)           0.000     0.310    dig_temp2[7]_i_2_n_0
    SLICE_X5Y4           FDSE                                         r  dig_temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message_reg[1][6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.209ns (64.986%)  route 0.113ns (35.014%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDSE                         0.000     0.000 r  message_reg[1][6]/C
    SLICE_X6Y5           FDSE (Prop_fdse_C_Q)         0.164     0.164 r  message_reg[1][6]/Q
                         net (fo=4, routed)           0.113     0.277    message_reg_n_0_[1][6]
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  dig_temp2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.322    dig_temp2[6]_i_1_n_0
    SLICE_X5Y4           FDSE                                         r  dig_temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 message_reg[3][5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dig_temp4_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.248ns (76.470%)  route 0.076ns (23.530%))
  Logic Levels:           3  (FDSE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDSE                         0.000     0.000 r  message_reg[3][5]/C
    SLICE_X9Y2           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  message_reg[3][5]/Q
                         net (fo=3, routed)           0.076     0.217    message_reg_n_0_[3][5]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.045     0.262 r  dig_temp4[5]_i_2/O
                         net (fo=1, routed)           0.000     0.262    dig_temp4[5]_i_2_n_0
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.062     0.324 r  dig_temp4_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.324    dig_temp4_reg[5]_i_1_n_0
    SLICE_X8Y2           FDSE                                         r  dig_temp4_reg[5]/D
  -------------------------------------------------------------------    -------------------





