# Performance Evaluation of Supercapacitor-Integrated DRAM Cells  
### *Compared to Conventional DRAM for Enhanced Efficiency and Reliability*  

**Authors:**  
Souptik Roy, Dr. Abir Chattopadhyay, Dr. Subhajit Das  
*Department of Electronics & Communication Engineering,  
University of Engineering and Management, Kolkata*  

---

## ğŸ“˜ Overview  
This repository explores a **1T1C DRAM cell** enhanced with **supercapacitor integration** to improve **retention time**, **power efficiency**, and **data stability**.  
Simulations were performed using **Cadence Virtuoso (UMC 180nm)** and **eSim (KiCad + NgSpice)**.  

---

## ğŸ§© Motivation  
Modern DRAM faces challenges with charge leakage and refresh requirements. The project addresses:  
- Leakage in standard capacitors.  
- Retention vs speed trade-off.  
- Supercapacitor feasibility within DRAM.  

---

## âš™ï¸ Project Architecture  
### ğŸ§± 1T1C DRAM Cell Structure  
| Component | Description |
|------------|--------------|
| **Transistor (M0)** | NMOS access device |
| **Capacitor (C0)** | Charge storage element |
| **Word Line (WL)** | Controls NMOS gate |
| **Bit Line (BL)** | Data transfer line |
| **Vbit/Vword Inputs** | Write and control pulses |

![Schematic](DRAm_Final_Sch.PNG)
![Schematic](DRAM_Sch_img.png)
![Schematic](Sch_.jpg)


### ğŸ§  Supercapacitor Integration  
Replaces C0 with a high-density **supercapacitor** to enhance retention.  
\[\tau_{new} = 0.69 \times (R_{NMOS} + R_{SC}) \times (C_{DRAM} + C_{SC})\]

**Effects:**  
- Increases charge retention.  
- Adds ESR, slightly reducing speed.  
- Balances energy efficiency and delay.  

---

## ğŸ§ª Methodology  
- **Tool:** eSim 3.0 (KiCad + NgSpice)  
- **Technology:** 180nm CMOS  
- **Type:** Transient Simulation  
- **Range:** 0â€“1Âµs  
- **Temperature:** 27Â°C  

| Parameter | Range | Note |
|------------|--------|------|
| NMOS Width | 240nmâ€“1Âµm | Scaling study |
| Capacitance | 10pFâ€“500pF | Standard DRAM |
| Supercap | 1nFâ€“100nF | Integrated DRAM |
| VDD | 5V | Operating voltage |
| RSC | 1kÎ©â€“10kÎ© | ESR of supercap |


## ğŸ§° Simulation Setup  
### eSim/KiCad Steps  
1. Load `DRAm_Final_Sch.PNG`.  
2. Assign signals:
   - `VPULSE` â†’ WL  
   - `VPULSE` â†’ BL  
   - `VBIT` â†’ Write pulse.  
3. SPICE settings:  
   ```text
   TRAN 0.01u 1m
   .OPTIONS RELTOL=0.001 ABSTOL=1e-6
   .SAVE V(BL) V(WL) V(Q)

## Results Summary

| Observation      | Standard DRAM | Supercapacitor DRAM |
| ---------------- | ------------- | ------------------- |
| Retention Time   | 350â€“410 ms    | >10â´ s              |
| Rise/Fall Time   | 2.8â€“4.2 ns    | 6â€“8 ns              |
| Leakage          | High          | Reduced             |
| Power Efficiency | Moderate      | High                |
| Refresh Rate     | Frequent      | Low                 |

**Optimum:** 500nm NMOS + 1nF Supercap.

![Performance](test1.png)
![Waveform](Test4.PNG)
![Waveform](Test6.PNG)
![Waveform](Test7.PNG)
![Waveform](Test8.PNG)
![Waveform](Test9.PNG)
![Waveform](Test10.PNG)
![Waveform](Test11.PNG)

##  Analysis Equations

[T_{ret} = \frac{0.5 \times C \times V_{DD}}{I_{leak}}]
[T_{ret,new} = \frac{0.5 \times (C_{DRAM} + C_{SC}) \times V_{DD}}{I_{leak,eff}}]

**Where:** (I_{leak,eff} = I_{junction} + I_{SC})

![Evaluation](RiseTime_FallTime.png)
![Evaluation](DRAM_Response_Analysis.png)
![Analysis]{DRAM_Response_Research_Quality.png)
![Analysis](DRAM_Response_Times.png)
---

![Comparison](SuperCap_Com1.png)
![Comparison](SuperCap_Com2.png)
![Analysis](SuperCap_Performance.png)
![Analysis](dram_supercap_performance.png)
![Response](dram_theoritical_response.png)
![Response](spaced_dram_comparison.png)

---

## Future Work

* Hybrid capacitor configuration.
* Scaling to <65nm nodes.
* Sense amplifier and refresh circuit design.
* TCAD validation and hardware prototype.

---

## ğŸ“‚ Repository Structure

```
â”œâ”€â”€ DRAm_Final_Sch.PNG              # DRAM schematic
â”œâ”€â”€ Performance_Analysis.pdf        # Paper & results
â”œâ”€â”€ simulation_files/               # Project circuits
â”œâ”€â”€ plots/                          # Graphs & waveforms
â”œâ”€â”€ data/                           # CSV data files
â””â”€â”€ README.md                       # Documentation
```

---

## ğŸ“š References

1. Sankpal & Pete, ICECA 2020
2. Tripathi et al., ICACDOT 2017
3. Ghosh, Miah & Bera, J. Alloys & Compounds 2021
4. Kang & Leblebici, CMOS Digital ICs, McGraw-Hill 2003
5. Dissanayake et al., J. Energy Storage, Elsevier 2024

---

## ğŸ§‘â€ğŸ’» Citation

> **Souptik Roy**, Dr.Prof.Abir Chattopadhyay, Dr.Prof. Subhajit Das.
> *Performance Evaluation of Supercapacitor-Integrated DRAM Cells Compared to Conventional DRAM for Enhanced Efficiency and Reliability.*
> IEM, University of Engineering and Management, Kolkata.

---

## ğŸ§¾ License

**MIT License** â€“ Free to use, modify, and distribute with attribution.

---

## ğŸ’¬ Contact

ğŸ“§ [souptikinfo77.@gmail.com]
ğŸ”— [LinkedIn](https://www.linkedin.com)
ğŸ« University: UEM Kolkata

```
```
