// Seed: 3805446306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  output wire id_3;
  output wire id_2;
  assign module_2.id_4 = 0;
  input wire id_1;
  wire id_5;
  assign id_4 = -1'b0;
  wire id_6;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input tri  id_1
);
  supply0 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
  pulldown (-1, -1, id_1);
  assign id_3 = -1;
  initial begin : LABEL_0
    cover (-1);
  end
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
