{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684286451509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684286451509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 09:20:51 2023 " "Processing started: Wed May 17 09:20:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684286451509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684286451509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp6 -c exp6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp6 -c exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684286451509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684286451816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_displays " "Found entity 1: segment_displays" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp6/segment_displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_second.v 1 1 " "Found 1 design units, including 1 entities, in source file count_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_second " "Found entity 1: count_second" {  } { { "count_second.v" "" { Text "C:/Computer_Organization/exp6/count_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_module.v(13) " "Verilog HDL information at key_module.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp6/key_module.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1684286451863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 keymodule " "Found entity 1: keymodule" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp6/key_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_function.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_function " "Found entity 1: pc_function" {  } { { "pc_function.v" "" { Text "C:/Computer_Organization/exp6/pc_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_function.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_function " "Found entity 1: reg_function" {  } { { "reg_function.v" "" { Text "C:/Computer_Organization/exp6/reg_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp5.v 1 1 " "Found 1 design units, including 1 entities, in source file exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp5 " "Found entity 1: exp5" {  } { { "exp5.v" "" { Text "C:/Computer_Organization/exp6/exp5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4.v 1 1 " "Found 1 design units, including 1 entities, in source file exp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp4 " "Found entity 1: exp4" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp6/exp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midware.v 1 1 " "Found 1 design units, including 1 entities, in source file midware.v" { { "Info" "ISGN_ENTITY_NAME" "1 midware " "Found entity 1: midware" {  } { { "midware.v" "" { Text "C:/Computer_Organization/exp6/midware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manipulate.v 1 1 " "Found 1 design units, including 1 entities, in source file manipulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 manipulate " "Found entity 1: manipulate" {  } { { "manipulate.v" "" { Text "C:/Computer_Organization/exp6/manipulate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exp6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp6 " "Found entity 1: exp6" {  } { { "exp6.bdf" "" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_opts.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_opts.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_opts " "Found entity 1: choose_opts" {  } { { "choose_opts.v" "" { Text "C:/Computer_Organization/exp6/choose_opts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "page_swith.v 1 1 " "Found 1 design units, including 1 entities, in source file page_swith.v" { { "Info" "ISGN_ENTITY_NAME" "1 page_switch " "Found entity 1: page_switch" {  } { { "page_swith.v" "" { Text "C:/Computer_Organization/exp6/page_swith.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684286451879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N exp4.v(13) " "Verilog HDL Implicit Net warning at exp4.v(13): created implicit net for \"N\"" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp6/exp4.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684286451879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp6 " "Elaborating entity \"exp6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684286451919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4 exp4:inst22 " "Elaborating entity \"exp4\" for hierarchy \"exp4:inst22\"" {  } { { "exp6.bdf" "inst22" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { { 392 -32 184 536 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N exp4.v(13) " "Verilog HDL or VHDL warning at exp4.v(13): object \"N\" assigned a value but never read" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp6/exp4.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684286451922 "|exp6|exp4:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exp4.v(13) " "Verilog HDL assignment warning at exp4.v(13): truncated value with size 32 to match size of target (1)" {  } { { "exp4.v" "" { Text "C:/Computer_Organization/exp6/exp4.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684286451922 "|exp6|exp4:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midware exp4:inst22\|midware:mw " "Elaborating entity \"midware\" for hierarchy \"exp4:inst22\|midware:mw\"" {  } { { "exp4.v" "mw" { Text "C:/Computer_Organization/exp6/exp4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manipulate exp4:inst22\|manipulate:man " "Elaborating entity \"manipulate\" for hierarchy \"exp4:inst22\|manipulate:man\"" {  } { { "exp4.v" "man" { Text "C:/Computer_Organization/exp6/exp4.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "47 16 manipulate.v(28) " "Verilog HDL assignment warning at manipulate.v(28): truncated value with size 47 to match size of target (16)" {  } { { "manipulate.v" "" { Text "C:/Computer_Organization/exp6/manipulate.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684286451926 "|exp6|exp4:inst22|manipulate:man"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_opts choose_opts:inst18 " "Elaborating entity \"choose_opts\" for hierarchy \"choose_opts:inst18\"" {  } { { "exp6.bdf" "inst18" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { { 176 -16 192 352 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp5 exp5:inst21 " "Elaborating entity \"exp5\" for hierarchy \"exp5:inst21\"" {  } { { "exp6.bdf" "inst21" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { { 336 -392 -200 512 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_second exp5:inst21\|count_second:cs " "Elaborating entity \"count_second\" for hierarchy \"exp5:inst21\|count_second:cs\"" {  } { { "exp5.v" "cs" { Text "C:/Computer_Organization/exp6/exp5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_function exp5:inst21\|pc_function:pf " "Elaborating entity \"pc_function\" for hierarchy \"exp5:inst21\|pc_function:pf\"" {  } { { "exp5.v" "pf" { Text "C:/Computer_Organization/exp6/exp5.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc_function.v(15) " "Verilog HDL assignment warning at pc_function.v(15): truncated value with size 32 to match size of target (8)" {  } { { "pc_function.v" "" { Text "C:/Computer_Organization/exp6/pc_function.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684286451945 "|exp6|exp5:inst21|pc_function:pf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc_function.v(19) " "Verilog HDL assignment warning at pc_function.v(19): truncated value with size 32 to match size of target (8)" {  } { { "pc_function.v" "" { Text "C:/Computer_Organization/exp6/pc_function.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684286451945 "|exp6|exp5:inst21|pc_function:pf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_function exp5:inst21\|reg_function:rf " "Elaborating entity \"reg_function\" for hierarchy \"exp5:inst21\|reg_function:rf\"" {  } { { "exp5.v" "rf" { Text "C:/Computer_Organization/exp6/exp5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymodule keymodule:inst " "Elaborating entity \"keymodule\" for hierarchy \"keymodule:inst\"" {  } { { "exp6.bdf" "inst" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { { 216 -384 -176 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 key_module.v(22) " "Verilog HDL assignment warning at key_module.v(22): truncated value with size 16 to match size of target (8)" {  } { { "key_module.v" "" { Text "C:/Computer_Organization/exp6/key_module.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684286451950 "|exp6|keymodule:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_displays segment_displays:inst1 " "Elaborating entity \"segment_displays\" for hierarchy \"segment_displays:inst1\"" {  } { { "exp6.bdf" "inst1" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { { 168 904 1072 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_displays.v(9) " "Verilog HDL assignment warning at segment_displays.v(9): truncated value with size 32 to match size of target (3)" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp6/segment_displays.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684286451952 "|exp6|segment_displays:sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_switch page_switch:inst20 " "Elaborating entity \"page_switch\" for hierarchy \"page_switch:inst20\"" {  } { { "exp6.bdf" "inst20" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { { 168 592 816 344 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684286451952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "codeout\[7\] GND " "Pin \"codeout\[7\]\" is stuck at GND" {  } { { "exp6.bdf" "" { Schematic "C:/Computer_Organization/exp6/exp6.bdf" { { 288 904 1080 304 "codeout\[7..0\]" "" } { 184 1072 1136 200 "codeout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684286452664 "|exp6|codeout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684286452664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1684286452778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Organization/exp6/output_files/exp6.map.smsg " "Generated suppressed messages file C:/Computer_Organization/exp6/output_files/exp6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1684286453198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684286453379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684286453379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684286453464 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684286453464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "421 " "Implemented 421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684286453464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684286453464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684286453496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 09:20:53 2023 " "Processing ended: Wed May 17 09:20:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684286453496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684286453496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684286453496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684286453496 ""}
