{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 13:28:14 2024 " "Info: Processing started: Sat Apr 13 13:28:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux2-8/mux2-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux2-8/mux2-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/mux2-8/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../start_stop/start_stop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../start_stop/start_stop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 start_stop " "Info: Found entity 1: start_stop" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/start_stop/start_stop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register-8_with_CLR/register-4_with_CLR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../register-8_with_CLR/register-4_with_CLR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register-8_with_CLR/register-8_with_CLR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../register-8_with_CLR/register-8_with_CLR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "../register-8_with_CLR/register-8_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MBR-with-tri/MBR-with-tri.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../MBR-with-tri/MBR-with-tri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR-with-tri " "Info: Found entity 1: MBR-with-tri" {  } { { "../MBR-with-tri/MBR-with-tri.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/MBR-with-tri/MBR-with-tri.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogram-access.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprogram-access.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microprogram-access " "Info: Found entity 1: microprogram-access" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprogram-access " "Info: Elaborating entity \"microprogram-access\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_stop start_stop:inst " "Info: Elaborating entity \"start_stop\" for hierarchy \"start_stop:inst\"" {  } { { "microprogram-access.bdf" "inst" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 152 288 416 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:inst2 " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:inst2\"" {  } { { "microprogram-access.bdf" "inst2" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -288 568 664 -32 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "inst1" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "e:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "e:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "inst" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:inst1 " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:inst1\"" {  } { { "microprogram-access.bdf" "inst1" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -136 1792 1888 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "microprogram-access.bdf" "MAR" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 248 1320 1416 472 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "../register-8_with_CLR/register-8_with_CLR.bdf" "inst2" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR-with-tri MBR-with-tri:MBR " "Info: Elaborating entity \"MBR-with-tri\" for hierarchy \"MBR-with-tri:MBR\"" {  } { { "microprogram-access.bdf" "MBR" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 672 1336 1432 896 "MBR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "16 " "Info: Ignored 16 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q7 C7 " "Warning: Output pin \"MBR-Q7\" driven by bidirectional pin \"C7\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 696 1648 1824 712 "MBR-Q7" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q6 C6 " "Warning: Output pin \"MBR-Q6\" driven by bidirectional pin \"C6\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 712 1648 1824 728 "MBR-Q6" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q5 C5 " "Warning: Output pin \"MBR-Q5\" driven by bidirectional pin \"C5\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 728 1648 1824 744 "MBR-Q5" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 592 1712 1888 608 "C5" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q4 C4 " "Warning: Output pin \"MBR-Q4\" driven by bidirectional pin \"C4\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 744 1648 1824 760 "MBR-Q4" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 1712 1888 584 "C4" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q3 C3 " "Warning: Output pin \"MBR-Q3\" driven by bidirectional pin \"C3\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 760 1648 1824 776 "MBR-Q3" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 544 1712 1888 560 "C3" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q2 C2 " "Warning: Output pin \"MBR-Q2\" driven by bidirectional pin \"C2\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 776 1648 1824 792 "MBR-Q2" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q1 C1 " "Warning: Output pin \"MBR-Q1\" driven by bidirectional pin \"C1\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 792 1648 1824 808 "MBR-Q1" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q0 C0 " "Warning: Output pin \"MBR-Q0\" driven by bidirectional pin \"C0\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 808 1648 1824 824 "MBR-Q0" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 472 1712 1888 488 "C0" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D4 " "Warning (15610): No output dependent on input pin \"D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -248 168 336 -232 "D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5 " "Warning (15610): No output dependent on input pin \"D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -232 168 336 -216 "D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D6 " "Warning (15610): No output dependent on input pin \"D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -216 168 336 -200 "D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "Warning (15610): No output dependent on input pin \"D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -200 168 336 -184 "D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0 " "Warning (15610): No output dependent on input pin \"D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -168 168 336 -152 "D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "Warning (15610): No output dependent on input pin \"D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -152 168 336 -136 "D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "Warning (15610): No output dependent on input pin \"D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -136 168 336 -120 "D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "Warning (15610): No output dependent on input pin \"D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -120 168 336 -104 "D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D4 " "Warning (15610): No output dependent on input pin \"pc_D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -96 704 872 -80 "pc_D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D5 " "Warning (15610): No output dependent on input pin \"pc_D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -80 704 872 -64 "pc_D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D6 " "Warning (15610): No output dependent on input pin \"pc_D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -64 704 872 -48 "pc_D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D7 " "Warning (15610): No output dependent on input pin \"pc_D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -48 704 872 -32 "pc_D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D0 " "Warning (15610): No output dependent on input pin \"pc_D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -16 704 872 0 "pc_D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D1 " "Warning (15610): No output dependent on input pin \"pc_D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 0 704 872 16 "pc_D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D2 " "Warning (15610): No output dependent on input pin \"pc_D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 16 704 872 32 "pc_D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D3 " "Warning (15610): No output dependent on input pin \"pc_D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 32 704 872 48 "pc_D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Info: Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Info: Implemented 52 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 13:28:15 2024 " "Info: Processing ended: Sat Apr 13 13:28:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
