Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon May  5 10:22:42 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.098        0.000                      0                  125        0.136        0.000                      0                  125        3.750        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.098        0.000                      0                  125        0.136        0.000                      0                  125        3.750        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.078ns (27.786%)  route 2.802ns (72.214%))
  Logic Levels:           2  (LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 15.612 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.636     9.666    mem_inst/mem_reg_0_31_4_4/A0
    SLICE_X108Y118       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.332     9.998 r  mem_inst/mem_reg_0_31_4_4/SP/O
                         net (fo=1, routed)           0.000     9.998    mem_inst/data_out0[4]
    SLICE_X108Y118       FDRE                                         r  mem_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.847    15.612    mem_inst/clk_IBUF_BUFG
    SLICE_X108Y118       FDRE                                         r  mem_inst/data_out_reg[4]/C
                         clock pessimism              0.441    16.053    
                         clock uncertainty           -0.035    16.017    
    SLICE_X108Y118       FDRE (Setup_fdre_C_D)        0.079    16.096    mem_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         16.096    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.059ns (27.430%)  route 2.802ns (72.570%))
  Logic Levels:           2  (LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 15.612 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.636     9.666    mem_inst/mem_reg_0_31_7_7/A0
    SLICE_X108Y118       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.313     9.979 r  mem_inst/mem_reg_0_31_7_7/SP/O
                         net (fo=1, routed)           0.000     9.979    mem_inst/data_out0[7]
    SLICE_X108Y118       FDRE                                         r  mem_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.847    15.612    mem_inst/clk_IBUF_BUFG
    SLICE_X108Y118       FDRE                                         r  mem_inst/data_out_reg[7]/C
                         clock pessimism              0.441    16.053    
                         clock uncertainty           -0.035    16.017    
    SLICE_X108Y118       FDRE (Setup_fdre_C_D)        0.079    16.096    mem_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         16.096    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.746ns (21.028%)  route 2.802ns (78.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 15.612 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.636     9.666    mem_inst/mem_reg_0_31_4_4/A0
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.847    15.612    mem_inst/mem_reg_0_31_4_4/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.441    16.053    
                         clock uncertainty           -0.035    16.017    
    SLICE_X108Y118       RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.148    15.869    mem_inst/mem_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         15.869    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.746ns (21.028%)  route 2.802ns (78.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 15.612 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.636     9.666    mem_inst/mem_reg_0_31_5_5/A0
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.847    15.612    mem_inst/mem_reg_0_31_5_5/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_5_5/SP/CLK
                         clock pessimism              0.441    16.053    
                         clock uncertainty           -0.035    16.017    
    SLICE_X108Y118       RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.148    15.869    mem_inst/mem_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         15.869    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.746ns (21.028%)  route 2.802ns (78.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 15.612 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.636     9.666    mem_inst/mem_reg_0_31_6_6/A0
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.847    15.612    mem_inst/mem_reg_0_31_6_6/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.441    16.053    
                         clock uncertainty           -0.035    16.017    
    SLICE_X108Y118       RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.148    15.869    mem_inst/mem_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         15.869    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_7_7/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.746ns (21.028%)  route 2.802ns (78.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.612ns = ( 15.612 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.636     9.666    mem_inst/mem_reg_0_31_7_7/A0
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_7_7/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.847    15.612    mem_inst/mem_reg_0_31_7_7/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.441    16.053    
                         clock uncertainty           -0.035    16.017    
    SLICE_X108Y118       RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.148    15.869    mem_inst/mem_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         15.869    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.078ns (28.904%)  route 2.652ns (71.096%))
  Logic Levels:           2  (LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.486     9.516    mem_inst/mem_reg_0_31_0_0/A0
    SLICE_X108Y117       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.332     9.848 r  mem_inst/mem_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.000     9.848    mem_inst/data_out0[0]
    SLICE_X108Y117       FDRE                                         r  mem_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.849    15.614    mem_inst/clk_IBUF_BUFG
    SLICE_X108Y117       FDRE                                         r  mem_inst/data_out_reg[0]/C
                         clock pessimism              0.441    16.055    
                         clock uncertainty           -0.035    16.019    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.079    16.098    mem_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.098    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.059ns (28.540%)  route 2.652ns (71.460%))
  Logic Levels:           2  (LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.486     9.516    mem_inst/mem_reg_0_31_3_3/A0
    SLICE_X108Y117       RAMS32 (Prop_rams32_ADR0_O)
                                                      0.313     9.829 r  mem_inst/mem_reg_0_31_3_3/SP/O
                         net (fo=1, routed)           0.000     9.829    mem_inst/data_out0[3]
    SLICE_X108Y117       FDRE                                         r  mem_inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.849    15.614    mem_inst/clk_IBUF_BUFG
    SLICE_X108Y117       FDRE                                         r  mem_inst/data_out_reg[3]/C
                         clock pessimism              0.441    16.055    
                         clock uncertainty           -0.035    16.019    
    SLICE_X108Y117       FDRE (Setup_fdre_C_D)        0.079    16.098    mem_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         16.098    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.746ns (21.957%)  route 2.652ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.486     9.516    mem_inst/mem_reg_0_31_0_0/A0
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.849    15.614    mem_inst/mem_reg_0_31_0_0/WCLK
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.441    16.055    
                         clock uncertainty           -0.035    16.019    
    SLICE_X108Y117       RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.148    15.871    mem_inst/mem_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         15.871    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 ctrl_inst/sel_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.746ns (21.957%)  route 2.652ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 15.614 - 10.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.045     6.119    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDCE (Prop_fdce_C_Q)         0.419     6.538 r  ctrl_inst/sel_reg/Q
                         net (fo=5, routed)           1.166     7.703    pc_inst/sel
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.327     8.030 r  pc_inst/mem_reg_0_31_0_0_i_1/O
                         net (fo=8, routed)           1.486     9.516    mem_inst/mem_reg_0_31_1_1/A0
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.849    15.614    mem_inst/mem_reg_0_31_1_1/WCLK
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_1_1/SP/CLK
                         clock pessimism              0.441    16.055    
                         clock uncertainty           -0.035    16.019    
    SLICE_X108Y117       RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.148    15.871    mem_inst/mem_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         15.871    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  6.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 acc_inst/acc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.196%)  route 0.134ns (48.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.709     1.796    acc_inst/clk_IBUF_BUFG
    SLICE_X107Y119       FDCE                                         r  acc_inst/acc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDCE (Prop_fdce_C_Q)         0.141     1.937 r  acc_inst/acc_out_reg[6]/Q
                         net (fo=7, routed)           0.134     2.071    mem_inst/mem_reg_0_31_6_6/D
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.982     2.324    mem_inst/mem_reg_0_31_6_6/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.514     1.811    
    SLICE_X108Y118       RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.935    mem_inst/mem_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 acc_inst/acc_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.185%)  route 0.134ns (48.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.709     1.796    acc_inst/clk_IBUF_BUFG
    SLICE_X107Y119       FDCE                                         r  acc_inst/acc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y119       FDCE (Prop_fdce_C_Q)         0.141     1.937 r  acc_inst/acc_out_reg[5]/Q
                         net (fo=7, routed)           0.134     2.071    mem_inst/mem_reg_0_31_5_5/D
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.982     2.324    mem_inst/mem_reg_0_31_5_5/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.514     1.811    
    SLICE_X108Y118       RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.931    mem_inst/mem_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ir_inst/instr_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_inst/pc_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.827%)  route 0.160ns (46.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.710     1.797    ir_inst/clk_IBUF_BUFG
    SLICE_X109Y118       FDCE                                         r  ir_inst/instr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDCE (Prop_fdce_C_Q)         0.141     1.938 r  ir_inst/instr_out_reg[0]/Q
                         net (fo=2, routed)           0.160     2.097    ir_inst/Q[0]
    SLICE_X112Y118       LUT3 (Prop_lut3_I0_O)        0.045     2.142 r  ir_inst/pc_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.142    pc_inst/D[0]
    SLICE_X112Y118       FDCE                                         r  pc_inst/pc_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.985     2.327    pc_inst/clk_IBUF_BUFG
    SLICE_X112Y118       FDCE                                         r  pc_inst/pc_out_reg[0]/C
                         clock pessimism             -0.494     1.834    
    SLICE_X112Y118       FDCE (Hold_fdce_C_D)         0.120     1.954    pc_inst/pc_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ir_inst/instr_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc_inst/pc_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.756%)  route 0.167ns (47.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.710     1.797    ir_inst/clk_IBUF_BUFG
    SLICE_X109Y118       FDCE                                         r  ir_inst/instr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDCE (Prop_fdce_C_Q)         0.141     1.938 r  ir_inst/instr_out_reg[1]/Q
                         net (fo=2, routed)           0.167     2.104    pc_inst/pc_out_reg[4]_0[1]
    SLICE_X112Y118       LUT4 (Prop_lut4_I3_O)        0.045     2.149 r  pc_inst/pc_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.149    pc_inst/p_0_in[1]
    SLICE_X112Y118       FDCE                                         r  pc_inst/pc_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.985     2.327    pc_inst/clk_IBUF_BUFG
    SLICE_X112Y118       FDCE                                         r  pc_inst/pc_out_reg[1]/C
                         clock pessimism             -0.494     1.834    
    SLICE_X112Y118       FDCE (Hold_fdce_C_D)         0.121     1.955    pc_inst/pc_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ctrl_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_inst/ld_pc_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.616%)  route 0.121ns (39.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.710     1.797    ctrl_inst/clk_IBUF_BUFG
    SLICE_X110Y119       FDCE                                         r  ctrl_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDCE (Prop_fdce_C_Q)         0.141     1.938 r  ctrl_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=11, routed)          0.121     2.058    ir_inst/ld_pc_reg[1]
    SLICE_X111Y119       LUT5 (Prop_lut5_I1_O)        0.045     2.103 r  ir_inst/ld_pc_i_1/O
                         net (fo=1, routed)           0.000     2.103    ctrl_inst/next_ld_pc
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/ld_pc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.984     2.326    ctrl_inst/clk_IBUF_BUFG
    SLICE_X111Y119       FDCE                                         r  ctrl_inst/ld_pc_reg/C
                         clock pessimism             -0.517     1.810    
    SLICE_X111Y119       FDCE (Hold_fdce_C_D)         0.091     1.901    ctrl_inst/ld_pc_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mem_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ir_inst/instr_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.889%)  route 0.105ns (39.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.710     1.797    mem_inst/clk_IBUF_BUFG
    SLICE_X108Y118       FDRE                                         r  mem_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.164     1.961 r  mem_inst/data_out_reg[4]/Q
                         net (fo=4, routed)           0.105     2.066    ir_inst/instr_out_reg[7]_0[4]
    SLICE_X109Y118       FDCE                                         r  ir_inst/instr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.982     2.324    ir_inst/clk_IBUF_BUFG
    SLICE_X109Y118       FDCE                                         r  ir_inst/instr_out_reg[4]/C
                         clock pessimism             -0.515     1.810    
    SLICE_X109Y118       FDCE (Hold_fdce_C_D)         0.051     1.861    ir_inst/instr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 acc_inst/acc_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.479%)  route 0.174ns (51.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.709     1.796    acc_inst/clk_IBUF_BUFG
    SLICE_X108Y119       FDCE                                         r  acc_inst/acc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164     1.960 r  acc_inst/acc_out_reg[7]/Q
                         net (fo=6, routed)           0.174     2.134    mem_inst/mem_reg_0_31_7_7/D
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.982     2.324    mem_inst/mem_reg_0_31_7_7/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.514     1.811    
    SLICE_X108Y118       RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.925    mem_inst/mem_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 acc_inst/acc_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.295%)  route 0.209ns (59.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.710     1.797    acc_inst/clk_IBUF_BUFG
    SLICE_X106Y118       FDCE                                         r  acc_inst/acc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDCE (Prop_fdce_C_Q)         0.141     1.938 r  acc_inst/acc_out_reg[4]/Q
                         net (fo=7, routed)           0.209     2.147    mem_inst/mem_reg_0_31_4_4/D
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.982     2.324    mem_inst/mem_reg_0_31_4_4/WCLK
    SLICE_X108Y118       RAMS32                                       r  mem_inst/mem_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.514     1.811    
    SLICE_X108Y118       RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.932    mem_inst/mem_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 acc_inst/acc_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.441%)  route 0.226ns (61.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.712     1.799    acc_inst/clk_IBUF_BUFG
    SLICE_X110Y117       FDCE                                         r  acc_inst/acc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDCE (Prop_fdce_C_Q)         0.141     1.940 r  acc_inst/acc_out_reg[3]/Q
                         net (fo=7, routed)           0.226     2.165    mem_inst/mem_reg_0_31_3_3/D
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.983     2.325    mem_inst/mem_reg_0_31_3_3/WCLK
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.494     1.832    
    SLICE_X108Y117       RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.946    mem_inst/mem_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 acc_inst/acc_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_inst/mem_reg_0_31_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.556%)  route 0.215ns (60.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.711     1.798    acc_inst/clk_IBUF_BUFG
    SLICE_X106Y117       FDCE                                         r  acc_inst/acc_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDCE (Prop_fdce_C_Q)         0.141     1.939 r  acc_inst/acc_out_reg[1]/Q
                         net (fo=7, routed)           0.215     2.154    mem_inst/mem_reg_0_31_1_1/D
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.983     2.325    mem_inst/mem_reg_0_31_1_1/WCLK
    SLICE_X108Y117       RAMS32                                       r  mem_inst/mem_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.514     1.812    
    SLICE_X108Y117       RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.932    mem_inst/mem_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X106Y118  acc_inst/acc_out_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X106Y117  acc_inst/acc_out_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X106Y117  acc_inst/acc_out_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X110Y117  acc_inst/acc_out_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X106Y118  acc_inst/acc_out_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X107Y119  acc_inst/acc_out_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X107Y119  acc_inst/acc_out_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X108Y119  acc_inst/acc_out_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X110Y119  ctrl_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y118  mem_inst/mem_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y118  mem_inst/mem_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y117  mem_inst/mem_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y118  mem_inst/mem_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X108Y118  mem_inst/mem_reg_0_31_4_4/SP/CLK



