Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,2.18375894795229,catapult,CLB,113,catapult_fpga_latency
Throughput,2.18375894795229,catapult,LUT,696,catapult_fpga_latency
Throughput,2.18375894795229,catapult,FF,259,catapult_fpga_latency
Throughput,2.18375894795229,catapult,DSP,1,catapult_fpga_latency
Throughput,2.18375894795229,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.56947810660603,catapult,CLB,121,catapult_fpga_latency
Throughput,3.56947810660603,catapult,LUT,694,catapult_fpga_latency
Throughput,3.56947810660603,catapult,FF,240,catapult_fpga_latency
Throughput,3.56947810660603,catapult,DSP,1,catapult_fpga_latency
Throughput,3.56947810660603,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.6384011410026,catapult,CLB,118,catapult_fpga_latency
Throughput,3.6384011410026,catapult,LUT,751,catapult_fpga_latency
Throughput,3.6384011410026,catapult,FF,217,catapult_fpga_latency
Throughput,3.6384011410026,catapult,DSP,1,catapult_fpga_latency
Throughput,3.6384011410026,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.06523895474576,catapult,CLB,112,catapult_fpga_latency
Throughput,4.06523895474576,catapult,LUT,688,catapult_fpga_latency
Throughput,4.06523895474576,catapult,FF,218,catapult_fpga_latency
Throughput,4.06523895474576,catapult,DSP,1,catapult_fpga_latency
Throughput,4.06523895474576,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.56004669487816,catapult,CLB,107,catapult_fpga_latency
Throughput,4.56004669487816,catapult,LUT,666,catapult_fpga_latency
Throughput,4.56004669487816,catapult,FF,219,catapult_fpga_latency
Throughput,4.56004669487816,catapult,DSP,1,catapult_fpga_latency
Throughput,4.56004669487816,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0555118461501,catapult,CLB,128,catapult_fpga_latency
Throughput,4.0555118461501,catapult,LUT,736,catapult_fpga_latency
Throughput,4.0555118461501,catapult,FF,220,catapult_fpga_latency
Throughput,4.0555118461501,catapult,DSP,1,catapult_fpga_latency
Throughput,4.0555118461501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.41743258989223,catapult,CLB,141,catapult_fpga_latency
Throughput,2.41743258989223,catapult,LUT,923,catapult_fpga_latency
Throughput,2.41743258989223,catapult,FF,273,catapult_fpga_latency
Throughput,2.41743258989223,catapult,DSP,1,catapult_fpga_latency
Throughput,2.41743258989223,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.79786802456528,catapult,CLB,136,catapult_fpga_latency
Throughput,2.79786802456528,catapult,LUT,856,catapult_fpga_latency
Throughput,2.79786802456528,catapult,FF,275,catapult_fpga_latency
Throughput,2.79786802456528,catapult,DSP,1,catapult_fpga_latency
Throughput,2.79786802456528,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.39890962979076,catapult,CLB,141,catapult_fpga_latency
Throughput,3.39890962979076,catapult,LUT,893,catapult_fpga_latency
Throughput,3.39890962979076,catapult,FF,259,catapult_fpga_latency
Throughput,3.39890962979076,catapult,DSP,1,catapult_fpga_latency
Throughput,3.39890962979076,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38151999323696,catapult,CLB,151,catapult_fpga_latency
Throughput,3.38151999323696,catapult,LUT,926,catapult_fpga_latency
Throughput,3.38151999323696,catapult,FF,266,catapult_fpga_latency
Throughput,3.38151999323696,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38151999323696,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.95138219349128,catapult,CLB,152,catapult_fpga_latency
Throughput,3.95138219349128,catapult,LUT,937,catapult_fpga_latency
Throughput,3.95138219349128,catapult,FF,268,catapult_fpga_latency
Throughput,3.95138219349128,catapult,DSP,1,catapult_fpga_latency
Throughput,3.95138219349128,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.70666903893485,catapult,CLB,151,catapult_fpga_latency
Throughput,3.70666903893485,catapult,LUT,908,catapult_fpga_latency
Throughput,3.70666903893485,catapult,FF,264,catapult_fpga_latency
Throughput,3.70666903893485,catapult,DSP,1,catapult_fpga_latency
Throughput,3.70666903893485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.19063329017786,catapult,CLB,117,catapult_fpga_latency
Throughput,2.19063329017786,catapult,LUT,720,catapult_fpga_latency
Throughput,2.19063329017786,catapult,FF,285,catapult_fpga_latency
Throughput,2.19063329017786,catapult,DSP,1,catapult_fpga_latency
Throughput,2.19063329017786,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.85482636946021,catapult,CLB,136,catapult_fpga_latency
Throughput,2.85482636946021,catapult,LUT,815,catapult_fpga_latency
Throughput,2.85482636946021,catapult,FF,296,catapult_fpga_latency
Throughput,2.85482636946021,catapult,DSP,1,catapult_fpga_latency
Throughput,2.85482636946021,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.49687030108053,catapult,CLB,133,catapult_fpga_latency
Throughput,3.49687030108053,catapult,LUT,813,catapult_fpga_latency
Throughput,3.49687030108053,catapult,FF,281,catapult_fpga_latency
Throughput,3.49687030108053,catapult,DSP,1,catapult_fpga_latency
Throughput,3.49687030108053,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.9323788139159,catapult,CLB,132,catapult_fpga_latency
Throughput,3.9323788139159,catapult,LUT,820,catapult_fpga_latency
Throughput,3.9323788139159,catapult,FF,284,catapult_fpga_latency
Throughput,3.9323788139159,catapult,DSP,1,catapult_fpga_latency
Throughput,3.9323788139159,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.73024369682071,catapult,CLB,144,catapult_fpga_latency
Throughput,3.73024369682071,catapult,LUT,851,catapult_fpga_latency
Throughput,3.73024369682071,catapult,FF,285,catapult_fpga_latency
Throughput,3.73024369682071,catapult,DSP,1,catapult_fpga_latency
Throughput,3.73024369682071,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.14934315897793,catapult,CLB,139,catapult_fpga_latency
Throughput,4.14934315897793,catapult,LUT,852,catapult_fpga_latency
Throughput,4.14934315897793,catapult,FF,286,catapult_fpga_latency
Throughput,4.14934315897793,catapult,DSP,1,catapult_fpga_latency
Throughput,4.14934315897793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.29017423645591,catapult,CLB,173,catapult_fpga_latency
Throughput,2.29017423645591,catapult,LUT,1097,catapult_fpga_latency
Throughput,2.29017423645591,catapult,FF,338,catapult_fpga_latency
Throughput,2.29017423645591,catapult,DSP,1,catapult_fpga_latency
Throughput,2.29017423645591,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.78027229986905,catapult,CLB,195,catapult_fpga_latency
Throughput,2.78027229986905,catapult,LUT,1209,catapult_fpga_latency
Throughput,2.78027229986905,catapult,FF,329,catapult_fpga_latency
Throughput,2.78027229986905,catapult,DSP,1,catapult_fpga_latency
Throughput,2.78027229986905,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.87339808057008,catapult,CLB,183,catapult_fpga_latency
Throughput,2.87339808057008,catapult,LUT,1150,catapult_fpga_latency
Throughput,2.87339808057008,catapult,FF,308,catapult_fpga_latency
Throughput,2.87339808057008,catapult,DSP,1,catapult_fpga_latency
Throughput,2.87339808057008,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.36385470838744,catapult,CLB,201,catapult_fpga_latency
Throughput,3.36385470838744,catapult,LUT,1226,catapult_fpga_latency
Throughput,3.36385470838744,catapult,FF,312,catapult_fpga_latency
Throughput,3.36385470838744,catapult,DSP,1,catapult_fpga_latency
Throughput,3.36385470838744,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.15590817569572,catapult,CLB,205,catapult_fpga_latency
Throughput,3.15590817569572,catapult,LUT,1276,catapult_fpga_latency
Throughput,3.15590817569572,catapult,FF,313,catapult_fpga_latency
Throughput,3.15590817569572,catapult,DSP,1,catapult_fpga_latency
Throughput,3.15590817569572,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2654234111266,catapult,CLB,203,catapult_fpga_latency
Throughput,3.2654234111266,catapult,LUT,1270,catapult_fpga_latency
Throughput,3.2654234111266,catapult,FF,313,catapult_fpga_latency
Throughput,3.2654234111266,catapult,DSP,1,catapult_fpga_latency
Throughput,3.2654234111266,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.14943287213669,catapult,CLB,121,catapult_fpga_latency
Throughput,2.14943287213669,catapult,LUT,762,catapult_fpga_latency
Throughput,2.14943287213669,catapult,FF,315,catapult_fpga_latency
Throughput,2.14943287213669,catapult,DSP,1,catapult_fpga_latency
Throughput,2.14943287213669,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6518516554184,catapult,CLB,154,catapult_fpga_latency
Throughput,2.6518516554184,catapult,LUT,874,catapult_fpga_latency
Throughput,2.6518516554184,catapult,FF,326,catapult_fpga_latency
Throughput,2.6518516554184,catapult,DSP,1,catapult_fpga_latency
Throughput,2.6518516554184,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.22258386774516,catapult,CLB,156,catapult_fpga_latency
Throughput,3.22258386774516,catapult,LUT,925,catapult_fpga_latency
Throughput,3.22258386774516,catapult,FF,317,catapult_fpga_latency
Throughput,3.22258386774516,catapult,DSP,1,catapult_fpga_latency
Throughput,3.22258386774516,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.63472470595077,catapult,CLB,161,catapult_fpga_latency
Throughput,3.63472470595077,catapult,LUT,943,catapult_fpga_latency
Throughput,3.63472470595077,catapult,FF,320,catapult_fpga_latency
Throughput,3.63472470595077,catapult,DSP,1,catapult_fpga_latency
Throughput,3.63472470595077,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.85359424735451,catapult,CLB,163,catapult_fpga_latency
Throughput,3.85359424735451,catapult,LUT,958,catapult_fpga_latency
Throughput,3.85359424735451,catapult,FF,321,catapult_fpga_latency
Throughput,3.85359424735451,catapult,DSP,1,catapult_fpga_latency
Throughput,3.85359424735451,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.95787240610937,catapult,CLB,165,catapult_fpga_latency
Throughput,3.95787240610937,catapult,LUT,964,catapult_fpga_latency
Throughput,3.95787240610937,catapult,FF,322,catapult_fpga_latency
Throughput,3.95787240610937,catapult,DSP,1,catapult_fpga_latency
Throughput,3.95787240610937,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.37283952960829,catapult,CLB,162,catapult_fpga_latency
Throughput,2.37283952960829,catapult,LUT,1041,catapult_fpga_latency
Throughput,2.37283952960829,catapult,FF,245,catapult_fpga_latency
Throughput,2.37283952960829,catapult,DSP,1,catapult_fpga_latency
Throughput,2.37283952960829,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.67111853088481,catapult,CLB,164,catapult_fpga_latency
Throughput,2.67111853088481,catapult,LUT,1009,catapult_fpga_latency
Throughput,2.67111853088481,catapult,FF,341,catapult_fpga_latency
Throughput,2.67111853088481,catapult,DSP,1,catapult_fpga_latency
Throughput,2.67111853088481,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.45974072702992,catapult,CLB,184,catapult_fpga_latency
Throughput,3.45974072702992,catapult,LUT,1099,catapult_fpga_latency
Throughput,3.45974072702992,catapult,FF,345,catapult_fpga_latency
Throughput,3.45974072702992,catapult,DSP,1,catapult_fpga_latency
Throughput,3.45974072702992,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38640966074948,catapult,CLB,181,catapult_fpga_latency
Throughput,3.38640966074948,catapult,LUT,1111,catapult_fpga_latency
Throughput,3.38640966074948,catapult,FF,348,catapult_fpga_latency
Throughput,3.38640966074948,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38640966074948,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.68367542399104,catapult,CLB,187,catapult_fpga_latency
Throughput,3.68367542399104,catapult,LUT,1118,catapult_fpga_latency
Throughput,3.68367542399104,catapult,FF,349,catapult_fpga_latency
Throughput,3.68367542399104,catapult,DSP,1,catapult_fpga_latency
Throughput,3.68367542399104,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.32390452416645,catapult,CLB,182,catapult_fpga_latency
Throughput,3.32390452416645,catapult,LUT,1112,catapult_fpga_latency
Throughput,3.32390452416645,catapult,FF,350,catapult_fpga_latency
Throughput,3.32390452416645,catapult,DSP,1,catapult_fpga_latency
Throughput,3.32390452416645,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.18257692492372,catapult,CLB,141,catapult_fpga_latency
Throughput,2.18257692492372,catapult,LUT,832,catapult_fpga_latency
Throughput,2.18257692492372,catapult,FF,345,catapult_fpga_latency
Throughput,2.18257692492372,catapult,DSP,1,catapult_fpga_latency
Throughput,2.18257692492372,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.44379892346846,catapult,CLB,150,catapult_fpga_latency
Throughput,3.44379892346846,catapult,LUT,895,catapult_fpga_latency
Throughput,3.44379892346846,catapult,FF,362,catapult_fpga_latency
Throughput,3.44379892346846,catapult,DSP,1,catapult_fpga_latency
Throughput,3.44379892346846,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38062832358022,catapult,CLB,162,catapult_fpga_latency
Throughput,3.38062832358022,catapult,LUT,922,catapult_fpga_latency
Throughput,3.38062832358022,catapult,FF,353,catapult_fpga_latency
Throughput,3.38062832358022,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38062832358022,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.67273034446538,catapult,CLB,164,catapult_fpga_latency
Throughput,3.67273034446538,catapult,LUT,971,catapult_fpga_latency
Throughput,3.67273034446538,catapult,FF,356,catapult_fpga_latency
Throughput,3.67273034446538,catapult,DSP,1,catapult_fpga_latency
Throughput,3.67273034446538,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.74634263300453,catapult,CLB,167,catapult_fpga_latency
Throughput,3.74634263300453,catapult,LUT,978,catapult_fpga_latency
Throughput,3.74634263300453,catapult,FF,357,catapult_fpga_latency
Throughput,3.74634263300453,catapult,DSP,1,catapult_fpga_latency
Throughput,3.74634263300453,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.28601430671576,catapult,CLB,159,catapult_fpga_latency
Throughput,4.28601430671576,catapult,LUT,959,catapult_fpga_latency
Throughput,4.28601430671576,catapult,FF,358,catapult_fpga_latency
Throughput,4.28601430671576,catapult,DSP,1,catapult_fpga_latency
Throughput,4.28601430671576,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2661913707965,catapult,CLB,255,catapult_fpga_latency
Throughput,2.2661913707965,catapult,LUT,1534,catapult_fpga_latency
Throughput,2.2661913707965,catapult,FF,280,catapult_fpga_latency
Throughput,2.2661913707965,catapult,DSP,1,catapult_fpga_latency
Throughput,2.2661913707965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.99861763726922,catapult,CLB,250,catapult_fpga_latency
Throughput,2.99861763726922,catapult,LUT,1618,catapult_fpga_latency
Throughput,2.99861763726922,catapult,FF,299,catapult_fpga_latency
Throughput,2.99861763726922,catapult,DSP,1,catapult_fpga_latency
Throughput,2.99861763726922,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.96551990012129,catapult,CLB,262,catapult_fpga_latency
Throughput,2.96551990012129,catapult,LUT,1650,catapult_fpga_latency
Throughput,2.96551990012129,catapult,FF,247,catapult_fpga_latency
Throughput,2.96551990012129,catapult,DSP,1,catapult_fpga_latency
Throughput,2.96551990012129,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.33838542327389,catapult,CLB,271,catapult_fpga_latency
Throughput,3.33838542327389,catapult,LUT,1692,catapult_fpga_latency
Throughput,3.33838542327389,catapult,FF,251,catapult_fpga_latency
Throughput,3.33838542327389,catapult,DSP,1,catapult_fpga_latency
Throughput,3.33838542327389,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.57393032265443,catapult,CLB,275,catapult_fpga_latency
Throughput,3.57393032265443,catapult,LUT,1659,catapult_fpga_latency
Throughput,3.57393032265443,catapult,FF,252,catapult_fpga_latency
Throughput,3.57393032265443,catapult,DSP,1,catapult_fpga_latency
Throughput,3.57393032265443,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.36834163068155,catapult,CLB,257,catapult_fpga_latency
Throughput,3.36834163068155,catapult,LUT,1643,catapult_fpga_latency
Throughput,3.36834163068155,catapult,FF,251,catapult_fpga_latency
Throughput,3.36834163068155,catapult,DSP,1,catapult_fpga_latency
Throughput,3.36834163068155,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0813603771425,catapult,CLB,164,catapult_fpga_latency
Throughput,2.0813603771425,catapult,LUT,1002,catapult_fpga_latency
Throughput,2.0813603771425,catapult,FF,262,catapult_fpga_latency
Throughput,2.0813603771425,catapult,DSP,1,catapult_fpga_latency
Throughput,2.0813603771425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.41076551448147,catapult,CLB,148,catapult_fpga_latency
Throughput,2.41076551448147,catapult,LUT,893,catapult_fpga_latency
Throughput,2.41076551448147,catapult,FF,250,catapult_fpga_latency
Throughput,2.41076551448147,catapult,DSP,1,catapult_fpga_latency
Throughput,2.41076551448147,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.07154550955404,catapult,CLB,137,catapult_fpga_latency
Throughput,3.07154550955404,catapult,LUT,878,catapult_fpga_latency
Throughput,3.07154550955404,catapult,FF,221,catapult_fpga_latency
Throughput,3.07154550955404,catapult,DSP,1,catapult_fpga_latency
Throughput,3.07154550955404,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0782964707331,catapult,CLB,140,catapult_fpga_latency
Throughput,3.0782964707331,catapult,LUT,886,catapult_fpga_latency
Throughput,3.0782964707331,catapult,FF,222,catapult_fpga_latency
Throughput,3.0782964707331,catapult,DSP,1,catapult_fpga_latency
Throughput,3.0782964707331,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.15854018605309,catapult,CLB,144,catapult_fpga_latency
Throughput,4.15854018605309,catapult,LUT,887,catapult_fpga_latency
Throughput,4.15854018605309,catapult,FF,223,catapult_fpga_latency
Throughput,4.15854018605309,catapult,DSP,1,catapult_fpga_latency
Throughput,4.15854018605309,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.39738537221754,catapult,CLB,145,catapult_fpga_latency
Throughput,3.39738537221754,catapult,LUT,867,catapult_fpga_latency
Throughput,3.39738537221754,catapult,FF,224,catapult_fpga_latency
Throughput,3.39738537221754,catapult,DSP,1,catapult_fpga_latency
Throughput,3.39738537221754,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.15480089639717,catapult,CLB,186,catapult_fpga_latency
Throughput,2.15480089639717,catapult,LUT,1216,catapult_fpga_latency
Throughput,2.15480089639717,catapult,FF,277,catapult_fpga_latency
Throughput,2.15480089639717,catapult,DSP,1,catapult_fpga_latency
Throughput,2.15480089639717,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.52581381721191,catapult,CLB,174,catapult_fpga_latency
Throughput,2.52581381721191,catapult,LUT,1066,catapult_fpga_latency
Throughput,2.52581381721191,catapult,FF,284,catapult_fpga_latency
Throughput,2.52581381721191,catapult,DSP,1,catapult_fpga_latency
Throughput,2.52581381721191,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.03107457655888,catapult,CLB,152,catapult_fpga_latency
Throughput,3.03107457655888,catapult,LUT,985,catapult_fpga_latency
Throughput,3.03107457655888,catapult,FF,246,catapult_fpga_latency
Throughput,3.03107457655888,catapult,DSP,1,catapult_fpga_latency
Throughput,3.03107457655888,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.15478312443411,catapult,CLB,160,catapult_fpga_latency
Throughput,3.15478312443411,catapult,LUT,1000,catapult_fpga_latency
Throughput,3.15478312443411,catapult,FF,247,catapult_fpga_latency
Throughput,3.15478312443411,catapult,DSP,1,catapult_fpga_latency
Throughput,3.15478312443411,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.36257654064851,catapult,CLB,160,catapult_fpga_latency
Throughput,3.36257654064851,catapult,LUT,1002,catapult_fpga_latency
Throughput,3.36257654064851,catapult,FF,248,catapult_fpga_latency
Throughput,3.36257654064851,catapult,DSP,1,catapult_fpga_latency
Throughput,3.36257654064851,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4732352491699,catapult,CLB,166,catapult_fpga_latency
Throughput,3.4732352491699,catapult,LUT,992,catapult_fpga_latency
Throughput,3.4732352491699,catapult,FF,249,catapult_fpga_latency
Throughput,3.4732352491699,catapult,DSP,1,catapult_fpga_latency
Throughput,3.4732352491699,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.10335464031584,catapult,CLB,166,catapult_fpga_latency
Throughput,2.10335464031584,catapult,LUT,1081,catapult_fpga_latency
Throughput,2.10335464031584,catapult,FF,288,catapult_fpga_latency
Throughput,2.10335464031584,catapult,DSP,1,catapult_fpga_latency
Throughput,2.10335464031584,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.52368478167603,catapult,CLB,161,catapult_fpga_latency
Throughput,2.52368478167603,catapult,LUT,1031,catapult_fpga_latency
Throughput,2.52368478167603,catapult,FF,301,catapult_fpga_latency
Throughput,2.52368478167603,catapult,DSP,1,catapult_fpga_latency
Throughput,2.52368478167603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.80015568865629,catapult,CLB,149,catapult_fpga_latency
Throughput,2.80015568865629,catapult,LUT,946,catapult_fpga_latency
Throughput,2.80015568865629,catapult,FF,271,catapult_fpga_latency
Throughput,2.80015568865629,catapult,DSP,1,catapult_fpga_latency
Throughput,2.80015568865629,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.06478652229479,catapult,CLB,148,catapult_fpga_latency
Throughput,3.06478652229479,catapult,LUT,959,catapult_fpga_latency
Throughput,3.06478652229479,catapult,FF,268,catapult_fpga_latency
Throughput,3.06478652229479,catapult,DSP,1,catapult_fpga_latency
Throughput,3.06478652229479,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.90304828070723,catapult,CLB,157,catapult_fpga_latency
Throughput,3.90304828070723,catapult,LUT,953,catapult_fpga_latency
Throughput,3.90304828070723,catapult,FF,268,catapult_fpga_latency
Throughput,3.90304828070723,catapult,DSP,1,catapult_fpga_latency
Throughput,3.90304828070723,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.32124400515457,catapult,CLB,162,catapult_fpga_latency
Throughput,3.32124400515457,catapult,LUT,946,catapult_fpga_latency
Throughput,3.32124400515457,catapult,FF,268,catapult_fpga_latency
Throughput,3.32124400515457,catapult,DSP,1,catapult_fpga_latency
Throughput,3.32124400515457,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.03506829689204,catapult,CLB,231,catapult_fpga_latency
Throughput,2.03506829689204,catapult,LUT,1518,catapult_fpga_latency
Throughput,2.03506829689204,catapult,FF,304,catapult_fpga_latency
Throughput,2.03506829689204,catapult,DSP,1,catapult_fpga_latency
Throughput,2.03506829689204,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.37854551941488,catapult,CLB,249,catapult_fpga_latency
Throughput,2.37854551941488,catapult,LUT,1580,catapult_fpga_latency
Throughput,2.37854551941488,catapult,FF,321,catapult_fpga_latency
Throughput,2.37854551941488,catapult,DSP,1,catapult_fpga_latency
Throughput,2.37854551941488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.93035999472535,catapult,CLB,236,catapult_fpga_latency
Throughput,2.93035999472535,catapult,LUT,1484,catapult_fpga_latency
Throughput,2.93035999472535,catapult,FF,287,catapult_fpga_latency
Throughput,2.93035999472535,catapult,DSP,1,catapult_fpga_latency
Throughput,2.93035999472535,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.98090136495473,catapult,CLB,229,catapult_fpga_latency
Throughput,2.98090136495473,catapult,LUT,1445,catapult_fpga_latency
Throughput,2.98090136495473,catapult,FF,284,catapult_fpga_latency
Throughput,2.98090136495473,catapult,DSP,1,catapult_fpga_latency
Throughput,2.98090136495473,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.52421665474307,catapult,CLB,223,catapult_fpga_latency
Throughput,3.52421665474307,catapult,LUT,1433,catapult_fpga_latency
Throughput,3.52421665474307,catapult,FF,284,catapult_fpga_latency
Throughput,3.52421665474307,catapult,DSP,1,catapult_fpga_latency
Throughput,3.52421665474307,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2093147150289,catapult,CLB,249,catapult_fpga_latency
Throughput,3.2093147150289,catapult,LUT,1485,catapult_fpga_latency
Throughput,3.2093147150289,catapult,FF,284,catapult_fpga_latency
Throughput,3.2093147150289,catapult,DSP,1,catapult_fpga_latency
Throughput,3.2093147150289,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.07900640126071,catapult,CLB,190,catapult_fpga_latency
Throughput,2.07900640126071,catapult,LUT,1176,catapult_fpga_latency
Throughput,2.07900640126071,catapult,FF,318,catapult_fpga_latency
Throughput,2.07900640126071,catapult,DSP,1,catapult_fpga_latency
Throughput,2.07900640126071,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.52056783352154,catapult,CLB,199,catapult_fpga_latency
Throughput,2.52056783352154,catapult,LUT,1219,catapult_fpga_latency
Throughput,2.52056783352154,catapult,FF,337,catapult_fpga_latency
Throughput,2.52056783352154,catapult,DSP,1,catapult_fpga_latency
Throughput,2.52056783352154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8843130864169,catapult,CLB,174,catapult_fpga_latency
Throughput,2.8843130864169,catapult,LUT,1049,catapult_fpga_latency
Throughput,2.8843130864169,catapult,FF,307,catapult_fpga_latency
Throughput,2.8843130864169,catapult,DSP,1,catapult_fpga_latency
Throughput,2.8843130864169,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.12588892466295,catapult,CLB,173,catapult_fpga_latency
Throughput,3.12588892466295,catapult,LUT,1062,catapult_fpga_latency
Throughput,3.12588892466295,catapult,FF,304,catapult_fpga_latency
Throughput,3.12588892466295,catapult,DSP,1,catapult_fpga_latency
Throughput,3.12588892466295,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.13769787107199,catapult,CLB,176,catapult_fpga_latency
Throughput,3.13769787107199,catapult,LUT,1086,catapult_fpga_latency
Throughput,3.13769787107199,catapult,FF,304,catapult_fpga_latency
Throughput,3.13769787107199,catapult,DSP,1,catapult_fpga_latency
Throughput,3.13769787107199,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.35333036004708,catapult,CLB,174,catapult_fpga_latency
Throughput,3.35333036004708,catapult,LUT,1078,catapult_fpga_latency
Throughput,3.35333036004708,catapult,FF,304,catapult_fpga_latency
Throughput,3.35333036004708,catapult,DSP,1,catapult_fpga_latency
Throughput,3.35333036004708,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2507061590574,catapult,CLB,224,catapult_fpga_latency
Throughput,2.2507061590574,catapult,LUT,1418,catapult_fpga_latency
Throughput,2.2507061590574,catapult,FF,253,catapult_fpga_latency
Throughput,2.2507061590574,catapult,DSP,1,catapult_fpga_latency
Throughput,2.2507061590574,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.61694471704285,catapult,CLB,209,catapult_fpga_latency
Throughput,2.61694471704285,catapult,LUT,1292,catapult_fpga_latency
Throughput,2.61694471704285,catapult,FF,354,catapult_fpga_latency
Throughput,2.61694471704285,catapult,DSP,1,catapult_fpga_latency
Throughput,2.61694471704285,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.96720056495499,catapult,CLB,211,catapult_fpga_latency
Throughput,2.96720056495499,catapult,LUT,1299,catapult_fpga_latency
Throughput,2.96720056495499,catapult,FF,316,catapult_fpga_latency
Throughput,2.96720056495499,catapult,DSP,1,catapult_fpga_latency
Throughput,2.96720056495499,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2232070910556,catapult,CLB,210,catapult_fpga_latency
Throughput,3.2232070910556,catapult,LUT,1251,catapult_fpga_latency
Throughput,3.2232070910556,catapult,FF,317,catapult_fpga_latency
Throughput,3.2232070910556,catapult,DSP,1,catapult_fpga_latency
Throughput,3.2232070910556,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.32816358589657,catapult,CLB,211,catapult_fpga_latency
Throughput,3.32816358589657,catapult,LUT,1282,catapult_fpga_latency
Throughput,3.32816358589657,catapult,FF,318,catapult_fpga_latency
Throughput,3.32816358589657,catapult,DSP,1,catapult_fpga_latency
Throughput,3.32816358589657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.39073853676069,catapult,CLB,205,catapult_fpga_latency
Throughput,3.39073853676069,catapult,LUT,1245,catapult_fpga_latency
Throughput,3.39073853676069,catapult,FF,319,catapult_fpga_latency
Throughput,3.39073853676069,catapult,DSP,1,catapult_fpga_latency
Throughput,3.39073853676069,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.13698044662891,catapult,CLB,205,catapult_fpga_latency
Throughput,2.13698044662891,catapult,LUT,1238,catapult_fpga_latency
Throughput,2.13698044662891,catapult,FF,348,catapult_fpga_latency
Throughput,2.13698044662891,catapult,DSP,1,catapult_fpga_latency
Throughput,2.13698044662891,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.53263939014043,catapult,CLB,210,catapult_fpga_latency
Throughput,2.53263939014043,catapult,LUT,1250,catapult_fpga_latency
Throughput,2.53263939014043,catapult,FF,373,catapult_fpga_latency
Throughput,2.53263939014043,catapult,DSP,1,catapult_fpga_latency
Throughput,2.53263939014043,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.93042010502626,catapult,CLB,183,catapult_fpga_latency
Throughput,2.93042010502626,catapult,LUT,1064,catapult_fpga_latency
Throughput,2.93042010502626,catapult,FF,343,catapult_fpga_latency
Throughput,2.93042010502626,catapult,DSP,1,catapult_fpga_latency
Throughput,2.93042010502626,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.99862662900392,catapult,CLB,177,catapult_fpga_latency
Throughput,2.99862662900392,catapult,LUT,1087,catapult_fpga_latency
Throughput,2.99862662900392,catapult,FF,340,catapult_fpga_latency
Throughput,2.99862662900392,catapult,DSP,1,catapult_fpga_latency
Throughput,2.99862662900392,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.23555486530385,catapult,CLB,192,catapult_fpga_latency
Throughput,3.23555486530385,catapult,LUT,1105,catapult_fpga_latency
Throughput,3.23555486530385,catapult,FF,340,catapult_fpga_latency
Throughput,3.23555486530385,catapult,DSP,1,catapult_fpga_latency
Throughput,3.23555486530385,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.22222043209976,catapult,CLB,188,catapult_fpga_latency
Throughput,3.22222043209976,catapult,LUT,1095,catapult_fpga_latency
Throughput,3.22222043209976,catapult,FF,340,catapult_fpga_latency
Throughput,3.22222043209976,catapult,DSP,1,catapult_fpga_latency
Throughput,3.22222043209976,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.37006138458986,catapult,CLB,292,catapult_fpga_latency
Throughput,2.37006138458986,catapult,LUT,1881,catapult_fpga_latency
Throughput,2.37006138458986,catapult,FF,269,catapult_fpga_latency
Throughput,2.37006138458986,catapult,DSP,1,catapult_fpga_latency
Throughput,2.37006138458986,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.59429618041773,catapult,CLB,329,catapult_fpga_latency
Throughput,2.59429618041773,catapult,LUT,2078,catapult_fpga_latency
Throughput,2.59429618041773,catapult,FF,265,catapult_fpga_latency
Throughput,2.59429618041773,catapult,DSP,1,catapult_fpga_latency
Throughput,2.59429618041773,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.66032445317031,catapult,CLB,305,catapult_fpga_latency
Throughput,2.66032445317031,catapult,LUT,1852,catapult_fpga_latency
Throughput,2.66032445317031,catapult,FF,224,catapult_fpga_latency
Throughput,2.66032445317031,catapult,DSP,1,catapult_fpga_latency
Throughput,2.66032445317031,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16408635424478,catapult,CLB,282,catapult_fpga_latency
Throughput,3.16408635424478,catapult,LUT,1819,catapult_fpga_latency
Throughput,3.16408635424478,catapult,FF,222,catapult_fpga_latency
Throughput,3.16408635424478,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16408635424478,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.46966816093709,catapult,CLB,290,catapult_fpga_latency
Throughput,3.46966816093709,catapult,LUT,1871,catapult_fpga_latency
Throughput,3.46966816093709,catapult,FF,219,catapult_fpga_latency
Throughput,3.46966816093709,catapult,DSP,1,catapult_fpga_latency
Throughput,3.46966816093709,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.37257890991504,catapult,CLB,308,catapult_fpga_latency
Throughput,3.37257890991504,catapult,LUT,1924,catapult_fpga_latency
Throughput,3.37257890991504,catapult,FF,222,catapult_fpga_latency
Throughput,3.37257890991504,catapult,DSP,1,catapult_fpga_latency
Throughput,3.37257890991504,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1397010837586,catapult,CLB,175,catapult_fpga_latency
Throughput,2.1397010837586,catapult,LUT,1126,catapult_fpga_latency
Throughput,2.1397010837586,catapult,FF,279,catapult_fpga_latency
Throughput,2.1397010837586,catapult,DSP,1,catapult_fpga_latency
Throughput,2.1397010837586,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5269435354467,catapult,CLB,151,catapult_fpga_latency
Throughput,2.5269435354467,catapult,LUT,1019,catapult_fpga_latency
Throughput,2.5269435354467,catapult,FF,292,catapult_fpga_latency
Throughput,2.5269435354467,catapult,DSP,1,catapult_fpga_latency
Throughput,2.5269435354467,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.03930120386721,catapult,CLB,150,catapult_fpga_latency
Throughput,3.03930120386721,catapult,LUT,970,catapult_fpga_latency
Throughput,3.03930120386721,catapult,FF,225,catapult_fpga_latency
Throughput,3.03930120386721,catapult,DSP,1,catapult_fpga_latency
Throughput,3.03930120386721,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.08136023566243,catapult,CLB,163,catapult_fpga_latency
Throughput,3.08136023566243,catapult,LUT,987,catapult_fpga_latency
Throughput,3.08136023566243,catapult,FF,228,catapult_fpga_latency
Throughput,3.08136023566243,catapult,DSP,1,catapult_fpga_latency
Throughput,3.08136023566243,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.58891169841657,catapult,CLB,149,catapult_fpga_latency
Throughput,3.58891169841657,catapult,LUT,937,catapult_fpga_latency
Throughput,3.58891169841657,catapult,FF,229,catapult_fpga_latency
Throughput,3.58891169841657,catapult,DSP,1,catapult_fpga_latency
Throughput,3.58891169841657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.33868636046461,catapult,CLB,176,catapult_fpga_latency
Throughput,3.33868636046461,catapult,LUT,1010,catapult_fpga_latency
Throughput,3.33868636046461,catapult,FF,239,catapult_fpga_latency
Throughput,3.33868636046461,catapult,DSP,1,catapult_fpga_latency
Throughput,3.33868636046461,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.17175545164912,catapult,CLB,279,catapult_fpga_latency
Throughput,2.17175545164912,catapult,LUT,1653,catapult_fpga_latency
Throughput,2.17175545164912,catapult,FF,291,catapult_fpga_latency
Throughput,2.17175545164912,catapult,DSP,1,catapult_fpga_latency
Throughput,2.17175545164912,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4952714605822,catapult,CLB,209,catapult_fpga_latency
Throughput,2.4952714605822,catapult,LUT,1329,catapult_fpga_latency
Throughput,2.4952714605822,catapult,FF,322,catapult_fpga_latency
Throughput,2.4952714605822,catapult,DSP,1,catapult_fpga_latency
Throughput,2.4952714605822,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.94011284153086,catapult,CLB,189,catapult_fpga_latency
Throughput,2.94011284153086,catapult,LUT,1174,catapult_fpga_latency
Throughput,2.94011284153086,catapult,FF,266,catapult_fpga_latency
Throughput,2.94011284153086,catapult,DSP,1,catapult_fpga_latency
Throughput,2.94011284153086,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.29301584269922,catapult,CLB,189,catapult_fpga_latency
Throughput,3.29301584269922,catapult,LUT,1163,catapult_fpga_latency
Throughput,3.29301584269922,catapult,FF,274,catapult_fpga_latency
Throughput,3.29301584269922,catapult,DSP,1,catapult_fpga_latency
Throughput,3.29301584269922,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.20546724493296,catapult,CLB,185,catapult_fpga_latency
Throughput,3.20546724493296,catapult,LUT,1139,catapult_fpga_latency
Throughput,3.20546724493296,catapult,FF,272,catapult_fpga_latency
Throughput,3.20546724493296,catapult,DSP,1,catapult_fpga_latency
Throughput,3.20546724493296,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.59138641881312,catapult,CLB,184,catapult_fpga_latency
Throughput,3.59138641881312,catapult,LUT,1102,catapult_fpga_latency
Throughput,3.59138641881312,catapult,FF,273,catapult_fpga_latency
Throughput,3.59138641881312,catapult,DSP,1,catapult_fpga_latency
Throughput,3.59138641881312,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.20190596980747,catapult,CLB,266,catapult_fpga_latency
Throughput,2.20190596980747,catapult,LUT,1674,catapult_fpga_latency
Throughput,2.20190596980747,catapult,FF,309,catapult_fpga_latency
Throughput,2.20190596980747,catapult,DSP,1,catapult_fpga_latency
Throughput,2.20190596980747,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.64031282426342,catapult,CLB,182,catapult_fpga_latency
Throughput,2.64031282426342,catapult,LUT,1195,catapult_fpga_latency
Throughput,2.64031282426342,catapult,FF,338,catapult_fpga_latency
Throughput,2.64031282426342,catapult,DSP,1,catapult_fpga_latency
Throughput,2.64031282426342,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.90418231294888,catapult,CLB,176,catapult_fpga_latency
Throughput,2.90418231294888,catapult,LUT,1122,catapult_fpga_latency
Throughput,2.90418231294888,catapult,FF,273,catapult_fpga_latency
Throughput,2.90418231294888,catapult,DSP,1,catapult_fpga_latency
Throughput,2.90418231294888,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16221532156568,catapult,CLB,200,catapult_fpga_latency
Throughput,3.16221532156568,catapult,LUT,1147,catapult_fpga_latency
Throughput,3.16221532156568,catapult,FF,276,catapult_fpga_latency
Throughput,3.16221532156568,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16221532156568,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.81494466422765,catapult,CLB,180,catapult_fpga_latency
Throughput,3.81494466422765,catapult,LUT,1078,catapult_fpga_latency
Throughput,3.81494466422765,catapult,FF,279,catapult_fpga_latency
Throughput,3.81494466422765,catapult,DSP,1,catapult_fpga_latency
Throughput,3.81494466422765,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.49307149269424,catapult,CLB,156,catapult_fpga_latency
Throughput,3.49307149269424,catapult,LUT,1029,catapult_fpga_latency
Throughput,3.49307149269424,catapult,FF,280,catapult_fpga_latency
Throughput,3.49307149269424,catapult,DSP,1,catapult_fpga_latency
Throughput,3.49307149269424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.16705384695399,catapult,CLB,308,catapult_fpga_latency
Throughput,2.16705384695399,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.16705384695399,catapult,FF,326,catapult_fpga_latency
Throughput,2.16705384695399,catapult,DSP,1,catapult_fpga_latency
Throughput,2.16705384695399,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5163626481194,catapult,CLB,298,catapult_fpga_latency
Throughput,2.5163626481194,catapult,LUT,1894,catapult_fpga_latency
Throughput,2.5163626481194,catapult,FF,349,catapult_fpga_latency
Throughput,2.5163626481194,catapult,DSP,1,catapult_fpga_latency
Throughput,2.5163626481194,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.97511022783394,catapult,CLB,260,catapult_fpga_latency
Throughput,2.97511022783394,catapult,LUT,1625,catapult_fpga_latency
Throughput,2.97511022783394,catapult,FF,299,catapult_fpga_latency
Throughput,2.97511022783394,catapult,DSP,1,catapult_fpga_latency
Throughput,2.97511022783394,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.33235584228626,catapult,CLB,260,catapult_fpga_latency
Throughput,3.33235584228626,catapult,LUT,1593,catapult_fpga_latency
Throughput,3.33235584228626,catapult,FF,302,catapult_fpga_latency
Throughput,3.33235584228626,catapult,DSP,1,catapult_fpga_latency
Throughput,3.33235584228626,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.35757502501393,catapult,CLB,242,catapult_fpga_latency
Throughput,3.35757502501393,catapult,LUT,1531,catapult_fpga_latency
Throughput,3.35757502501393,catapult,FF,305,catapult_fpga_latency
Throughput,3.35757502501393,catapult,DSP,1,catapult_fpga_latency
Throughput,3.35757502501393,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.62619709831708,catapult,CLB,258,catapult_fpga_latency
Throughput,3.62619709831708,catapult,LUT,1604,catapult_fpga_latency
Throughput,3.62619709831708,catapult,FF,306,catapult_fpga_latency
Throughput,3.62619709831708,catapult,DSP,1,catapult_fpga_latency
Throughput,3.62619709831708,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.12378705211986,catapult,CLB,261,catapult_fpga_latency
Throughput,2.12378705211986,catapult,LUT,1691,catapult_fpga_latency
Throughput,2.12378705211986,catapult,FF,339,catapult_fpga_latency
Throughput,2.12378705211986,catapult,DSP,1,catapult_fpga_latency
Throughput,2.12378705211986,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5678423961051,catapult,CLB,249,catapult_fpga_latency
Throughput,2.5678423961051,catapult,LUT,1587,catapult_fpga_latency
Throughput,2.5678423961051,catapult,FF,366,catapult_fpga_latency
Throughput,2.5678423961051,catapult,DSP,1,catapult_fpga_latency
Throughput,2.5678423961051,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.73001018293798,catapult,CLB,215,catapult_fpga_latency
Throughput,2.73001018293798,catapult,LUT,1355,catapult_fpga_latency
Throughput,2.73001018293798,catapult,FF,309,catapult_fpga_latency
Throughput,2.73001018293798,catapult,DSP,1,catapult_fpga_latency
Throughput,2.73001018293798,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.02175056053473,catapult,CLB,223,catapult_fpga_latency
Throughput,3.02175056053473,catapult,LUT,1388,catapult_fpga_latency
Throughput,3.02175056053473,catapult,FF,312,catapult_fpga_latency
Throughput,3.02175056053473,catapult,DSP,1,catapult_fpga_latency
Throughput,3.02175056053473,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.46916261352835,catapult,CLB,240,catapult_fpga_latency
Throughput,3.46916261352835,catapult,LUT,1410,catapult_fpga_latency
Throughput,3.46916261352835,catapult,FF,315,catapult_fpga_latency
Throughput,3.46916261352835,catapult,DSP,1,catapult_fpga_latency
Throughput,3.46916261352835,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.25134524409474,catapult,CLB,209,catapult_fpga_latency
Throughput,3.25134524409474,catapult,LUT,1276,catapult_fpga_latency
Throughput,3.25134524409474,catapult,FF,316,catapult_fpga_latency
Throughput,3.25134524409474,catapult,DSP,1,catapult_fpga_latency
Throughput,3.25134524409474,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.15175001828988,catapult,CLB,314,catapult_fpga_latency
Throughput,2.15175001828988,catapult,LUT,1984,catapult_fpga_latency
Throughput,2.15175001828988,catapult,FF,270,catapult_fpga_latency
Throughput,2.15175001828988,catapult,DSP,1,catapult_fpga_latency
Throughput,2.15175001828988,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.34402285891092,catapult,CLB,269,catapult_fpga_latency
Throughput,2.34402285891092,catapult,LUT,1698,catapult_fpga_latency
Throughput,2.34402285891092,catapult,FF,381,catapult_fpga_latency
Throughput,2.34402285891092,catapult,DSP,1,catapult_fpga_latency
Throughput,2.34402285891092,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.85647362617901,catapult,CLB,237,catapult_fpga_latency
Throughput,2.85647362617901,catapult,LUT,1442,catapult_fpga_latency
Throughput,2.85647362617901,catapult,FF,336,catapult_fpga_latency
Throughput,2.85647362617901,catapult,DSP,1,catapult_fpga_latency
Throughput,2.85647362617901,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16008683918634,catapult,CLB,224,catapult_fpga_latency
Throughput,3.16008683918634,catapult,LUT,1418,catapult_fpga_latency
Throughput,3.16008683918634,catapult,FF,339,catapult_fpga_latency
Throughput,3.16008683918634,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16008683918634,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.27127720475905,catapult,CLB,243,catapult_fpga_latency
Throughput,3.27127720475905,catapult,LUT,1491,catapult_fpga_latency
Throughput,3.27127720475905,catapult,FF,342,catapult_fpga_latency
Throughput,3.27127720475905,catapult,DSP,1,catapult_fpga_latency
Throughput,3.27127720475905,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.05384540213036,catapult,CLB,247,catapult_fpga_latency
Throughput,3.05384540213036,catapult,LUT,1537,catapult_fpga_latency
Throughput,3.05384540213036,catapult,FF,343,catapult_fpga_latency
Throughput,3.05384540213036,catapult,DSP,1,catapult_fpga_latency
Throughput,3.05384540213036,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.10110518132538,catapult,CLB,275,catapult_fpga_latency
Throughput,2.10110518132538,catapult,LUT,1773,catapult_fpga_latency
Throughput,2.10110518132538,catapult,FF,369,catapult_fpga_latency
Throughput,2.10110518132538,catapult,DSP,1,catapult_fpga_latency
Throughput,2.10110518132538,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.53235078123022,catapult,CLB,231,catapult_fpga_latency
Throughput,2.53235078123022,catapult,LUT,1486,catapult_fpga_latency
Throughput,2.53235078123022,catapult,FF,402,catapult_fpga_latency
Throughput,2.53235078123022,catapult,DSP,1,catapult_fpga_latency
Throughput,2.53235078123022,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.67433308818613,catapult,CLB,232,catapult_fpga_latency
Throughput,2.67433308818613,catapult,LUT,1354,catapult_fpga_latency
Throughput,2.67433308818613,catapult,FF,345,catapult_fpga_latency
Throughput,2.67433308818613,catapult,DSP,1,catapult_fpga_latency
Throughput,2.67433308818613,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.95151545561068,catapult,CLB,211,catapult_fpga_latency
Throughput,2.95151545561068,catapult,LUT,1349,catapult_fpga_latency
Throughput,2.95151545561068,catapult,FF,348,catapult_fpga_latency
Throughput,2.95151545561068,catapult,DSP,1,catapult_fpga_latency
Throughput,2.95151545561068,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.56460489919297,catapult,CLB,218,catapult_fpga_latency
Throughput,3.56460489919297,catapult,LUT,1300,catapult_fpga_latency
Throughput,3.56460489919297,catapult,FF,351,catapult_fpga_latency
Throughput,3.56460489919297,catapult,DSP,1,catapult_fpga_latency
Throughput,3.56460489919297,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.28854337259854,catapult,CLB,202,catapult_fpga_latency
Throughput,3.28854337259854,catapult,LUT,1253,catapult_fpga_latency
Throughput,3.28854337259854,catapult,FF,352,catapult_fpga_latency
Throughput,3.28854337259854,catapult,DSP,1,catapult_fpga_latency
Throughput,3.28854337259854,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.14146060461999,catapult,CLB,387,catapult_fpga_latency
Throughput,2.14146060461999,catapult,LUT,2491,catapult_fpga_latency
Throughput,2.14146060461999,catapult,FF,273,catapult_fpga_latency
Throughput,2.14146060461999,catapult,DSP,1,catapult_fpga_latency
Throughput,2.14146060461999,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5334093356134,catapult,CLB,381,catapult_fpga_latency
Throughput,2.5334093356134,catapult,LUT,2467,catapult_fpga_latency
Throughput,2.5334093356134,catapult,FF,306,catapult_fpga_latency
Throughput,2.5334093356134,catapult,DSP,1,catapult_fpga_latency
Throughput,2.5334093356134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.77663627175494,catapult,CLB,361,catapult_fpga_latency
Throughput,2.77663627175494,catapult,LUT,2290,catapult_fpga_latency
Throughput,2.77663627175494,catapult,FF,235,catapult_fpga_latency
Throughput,2.77663627175494,catapult,DSP,1,catapult_fpga_latency
Throughput,2.77663627175494,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.04502063001477,catapult,CLB,366,catapult_fpga_latency
Throughput,3.04502063001477,catapult,LUT,2302,catapult_fpga_latency
Throughput,3.04502063001477,catapult,FF,238,catapult_fpga_latency
Throughput,3.04502063001477,catapult,DSP,1,catapult_fpga_latency
Throughput,3.04502063001477,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16075605284784,catapult,CLB,375,catapult_fpga_latency
Throughput,3.16075605284784,catapult,LUT,2372,catapult_fpga_latency
Throughput,3.16075605284784,catapult,FF,241,catapult_fpga_latency
Throughput,3.16075605284784,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16075605284784,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.17446208739929,catapult,CLB,357,catapult_fpga_latency
Throughput,3.17446208739929,catapult,LUT,2225,catapult_fpga_latency
Throughput,3.17446208739929,catapult,FF,242,catapult_fpga_latency
Throughput,3.17446208739929,catapult,DSP,1,catapult_fpga_latency
Throughput,3.17446208739929,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.10505929952047,catapult,CLB,238,catapult_fpga_latency
Throughput,2.10505929952047,catapult,LUT,1479,catapult_fpga_latency
Throughput,2.10505929952047,catapult,FF,310,catapult_fpga_latency
Throughput,2.10505929952047,catapult,DSP,1,catapult_fpga_latency
Throughput,2.10505929952047,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.43135080988295,catapult,CLB,287,catapult_fpga_latency
Throughput,2.43135080988295,catapult,LUT,1565,catapult_fpga_latency
Throughput,2.43135080988295,catapult,FF,287,catapult_fpga_latency
Throughput,2.43135080988295,catapult,DSP,1,catapult_fpga_latency
Throughput,2.43135080988295,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2591868328852,catapult,CLB,235,catapult_fpga_latency
Throughput,3.2591868328852,catapult,LUT,1140,catapult_fpga_latency
Throughput,3.2591868328852,catapult,FF,241,catapult_fpga_latency
Throughput,3.2591868328852,catapult,DSP,1,catapult_fpga_latency
Throughput,3.2591868328852,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.58835793152695,catapult,CLB,211,catapult_fpga_latency
Throughput,3.58835793152695,catapult,LUT,1154,catapult_fpga_latency
Throughput,3.58835793152695,catapult,FF,244,catapult_fpga_latency
Throughput,3.58835793152695,catapult,DSP,1,catapult_fpga_latency
Throughput,3.58835793152695,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.64448753038591,catapult,CLB,188,catapult_fpga_latency
Throughput,3.64448753038591,catapult,LUT,1128,catapult_fpga_latency
Throughput,3.64448753038591,catapult,FF,248,catapult_fpga_latency
Throughput,3.64448753038591,catapult,DSP,1,catapult_fpga_latency
Throughput,3.64448753038591,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.31583676798759,catapult,CLB,197,catapult_fpga_latency
Throughput,3.31583676798759,catapult,LUT,1131,catapult_fpga_latency
Throughput,3.31583676798759,catapult,FF,249,catapult_fpga_latency
Throughput,3.31583676798759,catapult,DSP,1,catapult_fpga_latency
Throughput,3.31583676798759,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.30226427691635,catapult,CLB,374,catapult_fpga_latency
Throughput,2.30226427691635,catapult,LUT,2323,catapult_fpga_latency
Throughput,2.30226427691635,catapult,FF,346,catapult_fpga_latency
Throughput,2.30226427691635,catapult,DSP,1,catapult_fpga_latency
Throughput,2.30226427691635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.50220819873538,catapult,CLB,297,catapult_fpga_latency
Throughput,2.50220819873538,catapult,LUT,1801,catapult_fpga_latency
Throughput,2.50220819873538,catapult,FF,316,catapult_fpga_latency
Throughput,2.50220819873538,catapult,DSP,1,catapult_fpga_latency
Throughput,2.50220819873538,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.00141666866761,catapult,CLB,221,catapult_fpga_latency
Throughput,3.00141666866761,catapult,LUT,1295,catapult_fpga_latency
Throughput,3.00141666866761,catapult,FF,287,catapult_fpga_latency
Throughput,3.00141666866761,catapult,DSP,1,catapult_fpga_latency
Throughput,3.00141666866761,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.33009204374409,catapult,CLB,232,catapult_fpga_latency
Throughput,3.33009204374409,catapult,LUT,1307,catapult_fpga_latency
Throughput,3.33009204374409,catapult,FF,287,catapult_fpga_latency
Throughput,3.33009204374409,catapult,DSP,1,catapult_fpga_latency
Throughput,3.33009204374409,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.52769771863789,catapult,CLB,232,catapult_fpga_latency
Throughput,3.52769771863789,catapult,LUT,1282,catapult_fpga_latency
Throughput,3.52769771863789,catapult,FF,294,catapult_fpga_latency
Throughput,3.52769771863789,catapult,DSP,1,catapult_fpga_latency
Throughput,3.52769771863789,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.31955717107338,catapult,CLB,213,catapult_fpga_latency
Throughput,3.31955717107338,catapult,LUT,1250,catapult_fpga_latency
Throughput,3.31955717107338,catapult,FF,293,catapult_fpga_latency
Throughput,3.31955717107338,catapult,DSP,1,catapult_fpga_latency
Throughput,3.31955717107338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01587298387503,catapult,CLB,356,catapult_fpga_latency
Throughput,2.01587298387503,catapult,LUT,2293,catapult_fpga_latency
Throughput,2.01587298387503,catapult,FF,360,catapult_fpga_latency
Throughput,2.01587298387503,catapult,DSP,1,catapult_fpga_latency
Throughput,2.01587298387503,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.40090273943003,catapult,CLB,271,catapult_fpga_latency
Throughput,2.40090273943003,catapult,LUT,1689,catapult_fpga_latency
Throughput,2.40090273943003,catapult,FF,336,catapult_fpga_latency
Throughput,2.40090273943003,catapult,DSP,1,catapult_fpga_latency
Throughput,2.40090273943003,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.00917497449724,catapult,CLB,219,catapult_fpga_latency
Throughput,3.00917497449724,catapult,LUT,1289,catapult_fpga_latency
Throughput,3.00917497449724,catapult,FF,296,catapult_fpga_latency
Throughput,3.00917497449724,catapult,DSP,1,catapult_fpga_latency
Throughput,3.00917497449724,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.48677466370058,catapult,CLB,236,catapult_fpga_latency
Throughput,3.48677466370058,catapult,LUT,1339,catapult_fpga_latency
Throughput,3.48677466370058,catapult,FF,300,catapult_fpga_latency
Throughput,3.48677466370058,catapult,DSP,1,catapult_fpga_latency
Throughput,3.48677466370058,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.51773289150608,catapult,CLB,245,catapult_fpga_latency
Throughput,3.51773289150608,catapult,LUT,1336,catapult_fpga_latency
Throughput,3.51773289150608,catapult,FF,303,catapult_fpga_latency
Throughput,3.51773289150608,catapult,DSP,1,catapult_fpga_latency
Throughput,3.51773289150608,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.43652059163139,catapult,CLB,218,catapult_fpga_latency
Throughput,3.43652059163139,catapult,LUT,1302,catapult_fpga_latency
Throughput,3.43652059163139,catapult,FF,304,catapult_fpga_latency
Throughput,3.43652059163139,catapult,DSP,1,catapult_fpga_latency
Throughput,3.43652059163139,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.30540109368228,catapult,CLB,387,catapult_fpga_latency
Throughput,2.30540109368228,catapult,LUT,2505,catapult_fpga_latency
Throughput,2.30540109368228,catapult,FF,379,catapult_fpga_latency
Throughput,2.30540109368228,catapult,DSP,1,catapult_fpga_latency
Throughput,2.30540109368228,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.40736460981434,catapult,CLB,369,catapult_fpga_latency
Throughput,2.40736460981434,catapult,LUT,2379,catapult_fpga_latency
Throughput,2.40736460981434,catapult,FF,361,catapult_fpga_latency
Throughput,2.40736460981434,catapult,DSP,1,catapult_fpga_latency
Throughput,2.40736460981434,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.76082173098001,catapult,CLB,382,catapult_fpga_latency
Throughput,2.76082173098001,catapult,LUT,2106,catapult_fpga_latency
Throughput,2.76082173098001,catapult,FF,319,catapult_fpga_latency
Throughput,2.76082173098001,catapult,DSP,1,catapult_fpga_latency
Throughput,2.76082173098001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.97196250572103,catapult,CLB,362,catapult_fpga_latency
Throughput,2.97196250572103,catapult,LUT,2082,catapult_fpga_latency
Throughput,2.97196250572103,catapult,FF,322,catapult_fpga_latency
Throughput,2.97196250572103,catapult,DSP,1,catapult_fpga_latency
Throughput,2.97196250572103,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16454694763624,catapult,CLB,359,catapult_fpga_latency
Throughput,3.16454694763624,catapult,LUT,1996,catapult_fpga_latency
Throughput,3.16454694763624,catapult,FF,326,catapult_fpga_latency
Throughput,3.16454694763624,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16454694763624,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0896810831186,catapult,CLB,360,catapult_fpga_latency
Throughput,3.0896810831186,catapult,LUT,2058,catapult_fpga_latency
Throughput,3.0896810831186,catapult,FF,327,catapult_fpga_latency
Throughput,3.0896810831186,catapult,DSP,1,catapult_fpga_latency
Throughput,3.0896810831186,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.97412709035382,catapult,CLB,369,catapult_fpga_latency
Throughput,1.97412709035382,catapult,LUT,2359,catapult_fpga_latency
Throughput,1.97412709035382,catapult,FF,390,catapult_fpga_latency
Throughput,1.97412709035382,catapult,DSP,1,catapult_fpga_latency
Throughput,1.97412709035382,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3381475791989,catapult,CLB,341,catapult_fpga_latency
Throughput,2.3381475791989,catapult,LUT,1994,catapult_fpga_latency
Throughput,2.3381475791989,catapult,FF,372,catapult_fpga_latency
Throughput,2.3381475791989,catapult,DSP,1,catapult_fpga_latency
Throughput,2.3381475791989,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.09872859165884,catapult,CLB,288,catapult_fpga_latency
Throughput,3.09872859165884,catapult,LUT,1676,catapult_fpga_latency
Throughput,3.09872859165884,catapult,FF,333,catapult_fpga_latency
Throughput,3.09872859165884,catapult,DSP,1,catapult_fpga_latency
Throughput,3.09872859165884,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.08935654881801,catapult,CLB,261,catapult_fpga_latency
Throughput,3.08935654881801,catapult,LUT,1543,catapult_fpga_latency
Throughput,3.08935654881801,catapult,FF,336,catapult_fpga_latency
Throughput,3.08935654881801,catapult,DSP,1,catapult_fpga_latency
Throughput,3.08935654881801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1703961092899,catapult,CLB,289,catapult_fpga_latency
Throughput,3.1703961092899,catapult,LUT,1571,catapult_fpga_latency
Throughput,3.1703961092899,catapult,FF,340,catapult_fpga_latency
Throughput,3.1703961092899,catapult,DSP,1,catapult_fpga_latency
Throughput,3.1703961092899,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.32236951393734,catapult,CLB,266,catapult_fpga_latency
Throughput,3.32236951393734,catapult,LUT,1532,catapult_fpga_latency
Throughput,3.32236951393734,catapult,FF,341,catapult_fpga_latency
Throughput,3.32236951393734,catapult,DSP,1,catapult_fpga_latency
Throughput,3.32236951393734,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.10095509418582,catapult,CLB,400,catapult_fpga_latency
Throughput,2.10095509418582,catapult,LUT,2533,catapult_fpga_latency
Throughput,2.10095509418582,catapult,FF,320,catapult_fpga_latency
Throughput,2.10095509418582,catapult,DSP,1,catapult_fpga_latency
Throughput,2.10095509418582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.33039936053842,catapult,CLB,379,catapult_fpga_latency
Throughput,2.33039936053842,catapult,LUT,2480,catapult_fpga_latency
Throughput,2.33039936053842,catapult,FF,387,catapult_fpga_latency
Throughput,2.33039936053842,catapult,DSP,1,catapult_fpga_latency
Throughput,2.33039936053842,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.82076307282646,catapult,CLB,292,catapult_fpga_latency
Throughput,2.82076307282646,catapult,LUT,1869,catapult_fpga_latency
Throughput,2.82076307282646,catapult,FF,360,catapult_fpga_latency
Throughput,2.82076307282646,catapult,DSP,1,catapult_fpga_latency
Throughput,2.82076307282646,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.95801103338115,catapult,CLB,303,catapult_fpga_latency
Throughput,2.95801103338115,catapult,LUT,1814,catapult_fpga_latency
Throughput,2.95801103338115,catapult,FF,363,catapult_fpga_latency
Throughput,2.95801103338115,catapult,DSP,1,catapult_fpga_latency
Throughput,2.95801103338115,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.31214663535584,catapult,CLB,321,catapult_fpga_latency
Throughput,3.31214663535584,catapult,LUT,1795,catapult_fpga_latency
Throughput,3.31214663535584,catapult,FF,367,catapult_fpga_latency
Throughput,3.31214663535584,catapult,DSP,1,catapult_fpga_latency
Throughput,3.31214663535584,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.40207798923583,catapult,CLB,310,catapult_fpga_latency
Throughput,3.40207798923583,catapult,LUT,1760,catapult_fpga_latency
Throughput,3.40207798923583,catapult,FF,368,catapult_fpga_latency
Throughput,3.40207798923583,catapult,DSP,1,catapult_fpga_latency
Throughput,3.40207798923583,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.96890314374765,catapult,CLB,394,catapult_fpga_latency
Throughput,1.96890314374765,catapult,LUT,2485,catapult_fpga_latency
Throughput,1.96890314374765,catapult,FF,420,catapult_fpga_latency
Throughput,1.96890314374765,catapult,DSP,1,catapult_fpga_latency
Throughput,1.96890314374765,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.27981022859657,catapult,CLB,315,catapult_fpga_latency
Throughput,2.27981022859657,catapult,LUT,2029,catapult_fpga_latency
Throughput,2.27981022859657,catapult,FF,408,catapult_fpga_latency
Throughput,2.27981022859657,catapult,DSP,1,catapult_fpga_latency
Throughput,2.27981022859657,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.74790952782671,catapult,CLB,244,catapult_fpga_latency
Throughput,2.74790952782671,catapult,LUT,1564,catapult_fpga_latency
Throughput,2.74790952782671,catapult,FF,369,catapult_fpga_latency
Throughput,2.74790952782671,catapult,DSP,1,catapult_fpga_latency
Throughput,2.74790952782671,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.14693016961954,catapult,CLB,280,catapult_fpga_latency
Throughput,3.14693016961954,catapult,LUT,1589,catapult_fpga_latency
Throughput,3.14693016961954,catapult,FF,372,catapult_fpga_latency
Throughput,3.14693016961954,catapult,DSP,1,catapult_fpga_latency
Throughput,3.14693016961954,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.10641007719429,catapult,CLB,301,catapult_fpga_latency
Throughput,3.10641007719429,catapult,LUT,1574,catapult_fpga_latency
Throughput,3.10641007719429,catapult,FF,376,catapult_fpga_latency
Throughput,3.10641007719429,catapult,DSP,1,catapult_fpga_latency
Throughput,3.10641007719429,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.31137889128412,catapult,CLB,265,catapult_fpga_latency
Throughput,3.31137889128412,catapult,LUT,1610,catapult_fpga_latency
Throughput,3.31137889128412,catapult,FF,377,catapult_fpga_latency
Throughput,3.31137889128412,catapult,DSP,1,catapult_fpga_latency
Throughput,3.31137889128412,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.12966689880036,catapult,CLB,537,catapult_fpga_latency
Throughput,2.12966689880036,catapult,LUT,3369,catapult_fpga_latency
Throughput,2.12966689880036,catapult,FF,328,catapult_fpga_latency
Throughput,2.12966689880036,catapult,DSP,1,catapult_fpga_latency
Throughput,2.12966689880036,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.34796900680911,catapult,CLB,583,catapult_fpga_latency
Throughput,2.34796900680911,catapult,LUT,3706,catapult_fpga_latency
Throughput,2.34796900680911,catapult,FF,314,catapult_fpga_latency
Throughput,2.34796900680911,catapult,DSP,1,catapult_fpga_latency
Throughput,2.34796900680911,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.76440114777936,catapult,CLB,404,catapult_fpga_latency
Throughput,2.76440114777936,catapult,LUT,2624,catapult_fpga_latency
Throughput,2.76440114777936,catapult,FF,265,catapult_fpga_latency
Throughput,2.76440114777936,catapult,DSP,1,catapult_fpga_latency
Throughput,2.76440114777936,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.94486621472787,catapult,CLB,445,catapult_fpga_latency
Throughput,2.94486621472787,catapult,LUT,2857,catapult_fpga_latency
Throughput,2.94486621472787,catapult,FF,278,catapult_fpga_latency
Throughput,2.94486621472787,catapult,DSP,1,catapult_fpga_latency
Throughput,2.94486621472787,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.07401931098931,catapult,CLB,464,catapult_fpga_latency
Throughput,3.07401931098931,catapult,LUT,2692,catapult_fpga_latency
Throughput,3.07401931098931,catapult,FF,266,catapult_fpga_latency
Throughput,3.07401931098931,catapult,DSP,1,catapult_fpga_latency
Throughput,3.07401931098931,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.12305784840053,catapult,CLB,462,catapult_fpga_latency
Throughput,3.12305784840053,catapult,LUT,2865,catapult_fpga_latency
Throughput,3.12305784840053,catapult,FF,269,catapult_fpga_latency
Throughput,3.12305784840053,catapult,DSP,1,catapult_fpga_latency
Throughput,3.12305784840053,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.05085715574825,catapult,CLB,429,catapult_fpga_latency
Throughput,2.05085715574825,catapult,LUT,2326,catapult_fpga_latency
Throughput,2.05085715574825,catapult,FF,378,catapult_fpga_latency
Throughput,2.05085715574825,catapult,DSP,1,catapult_fpga_latency
Throughput,2.05085715574825,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.36241306319927,catapult,CLB,450,catapult_fpga_latency
Throughput,2.36241306319927,catapult,LUT,2434,catapult_fpga_latency
Throughput,2.36241306319927,catapult,FF,358,catapult_fpga_latency
Throughput,2.36241306319927,catapult,DSP,1,catapult_fpga_latency
Throughput,2.36241306319927,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.11686692536662,catapult,CLB,419,catapult_fpga_latency
Throughput,3.11686692536662,catapult,LUT,1808,catapult_fpga_latency
Throughput,3.11686692536662,catapult,FF,292,catapult_fpga_latency
Throughput,3.11686692536662,catapult,DSP,1,catapult_fpga_latency
Throughput,3.11686692536662,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.34049312359491,catapult,CLB,361,catapult_fpga_latency
Throughput,3.34049312359491,catapult,LUT,1743,catapult_fpga_latency
Throughput,3.34049312359491,catapult,FF,285,catapult_fpga_latency
Throughput,3.34049312359491,catapult,DSP,1,catapult_fpga_latency
Throughput,3.34049312359491,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.55935219789998,catapult,CLB,383,catapult_fpga_latency
Throughput,3.55935219789998,catapult,LUT,1767,catapult_fpga_latency
Throughput,3.55935219789998,catapult,FF,286,catapult_fpga_latency
Throughput,3.55935219789998,catapult,DSP,1,catapult_fpga_latency
Throughput,3.55935219789998,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.50910437129132,catapult,CLB,356,catapult_fpga_latency
Throughput,3.50910437129132,catapult,LUT,1783,catapult_fpga_latency
Throughput,3.50910437129132,catapult,FF,295,catapult_fpga_latency
Throughput,3.50910437129132,catapult,DSP,1,catapult_fpga_latency
Throughput,3.50910437129132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09129331852698,catapult,CLB,577,catapult_fpga_latency
Throughput,2.09129331852698,catapult,LUT,3501,catapult_fpga_latency
Throughput,2.09129331852698,catapult,FF,464,catapult_fpga_latency
Throughput,2.09129331852698,catapult,DSP,1,catapult_fpga_latency
Throughput,2.09129331852698,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.38646967155018,catapult,CLB,455,catapult_fpga_latency
Throughput,2.38646967155018,catapult,LUT,2739,catapult_fpga_latency
Throughput,2.38646967155018,catapult,FF,403,catapult_fpga_latency
Throughput,2.38646967155018,catapult,DSP,1,catapult_fpga_latency
Throughput,2.38646967155018,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.19731936744234,catapult,CLB,342,catapult_fpga_latency
Throughput,3.19731936744234,catapult,LUT,2010,catapult_fpga_latency
Throughput,3.19731936744234,catapult,FF,326,catapult_fpga_latency
Throughput,3.19731936744234,catapult,DSP,1,catapult_fpga_latency
Throughput,3.19731936744234,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.40220530948161,catapult,CLB,399,catapult_fpga_latency
Throughput,3.40220530948161,catapult,LUT,2034,catapult_fpga_latency
Throughput,3.40220530948161,catapult,FF,326,catapult_fpga_latency
Throughput,3.40220530948161,catapult,DSP,1,catapult_fpga_latency
Throughput,3.40220530948161,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38300715506013,catapult,CLB,380,catapult_fpga_latency
Throughput,3.38300715506013,catapult,LUT,1965,catapult_fpga_latency
Throughput,3.38300715506013,catapult,FF,327,catapult_fpga_latency
Throughput,3.38300715506013,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38300715506013,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.39388015530396,catapult,CLB,368,catapult_fpga_latency
Throughput,3.39388015530396,catapult,LUT,1942,catapult_fpga_latency
Throughput,3.39388015530396,catapult,FF,331,catapult_fpga_latency
Throughput,3.39388015530396,catapult,DSP,1,catapult_fpga_latency
Throughput,3.39388015530396,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.82080046029836,catapult,CLB,585,catapult_fpga_latency
Throughput,1.82080046029836,catapult,LUT,3518,catapult_fpga_latency
Throughput,1.82080046029836,catapult,FF,476,catapult_fpga_latency
Throughput,1.82080046029836,catapult,DSP,1,catapult_fpga_latency
Throughput,1.82080046029836,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.44695012136873,catapult,CLB,471,catapult_fpga_latency
Throughput,2.44695012136873,catapult,LUT,2736,catapult_fpga_latency
Throughput,2.44695012136873,catapult,FF,427,catapult_fpga_latency
Throughput,2.44695012136873,catapult,DSP,1,catapult_fpga_latency
Throughput,2.44695012136873,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.07391536896206,catapult,CLB,410,catapult_fpga_latency
Throughput,3.07391536896206,catapult,LUT,2135,catapult_fpga_latency
Throughput,3.07391536896206,catapult,FF,339,catapult_fpga_latency
Throughput,3.07391536896206,catapult,DSP,1,catapult_fpga_latency
Throughput,3.07391536896206,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.23519896473633,catapult,CLB,381,catapult_fpga_latency
Throughput,3.23519896473633,catapult,LUT,2180,catapult_fpga_latency
Throughput,3.23519896473633,catapult,FF,342,catapult_fpga_latency
Throughput,3.23519896473633,catapult,DSP,1,catapult_fpga_latency
Throughput,3.23519896473633,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.41666581250021,catapult,CLB,410,catapult_fpga_latency
Throughput,3.41666581250021,catapult,LUT,2054,catapult_fpga_latency
Throughput,3.41666581250021,catapult,FF,339,catapult_fpga_latency
Throughput,3.41666581250021,catapult,DSP,1,catapult_fpga_latency
Throughput,3.41666581250021,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.66260117935758,catapult,CLB,384,catapult_fpga_latency
Throughput,3.66260117935758,catapult,LUT,2043,catapult_fpga_latency
Throughput,3.66260117935758,catapult,FF,344,catapult_fpga_latency
Throughput,3.66260117935758,catapult,DSP,1,catapult_fpga_latency
Throughput,3.66260117935758,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.06472926237547,catapult,CLB,644,catapult_fpga_latency
Throughput,2.06472926237547,catapult,LUT,3824,catapult_fpga_latency
Throughput,2.06472926237547,catapult,FF,498,catapult_fpga_latency
Throughput,2.06472926237547,catapult,DSP,1,catapult_fpga_latency
Throughput,2.06472926237547,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.20261891388861,catapult,CLB,671,catapult_fpga_latency
Throughput,2.20261891388861,catapult,LUT,4122,catapult_fpga_latency
Throughput,2.20261891388861,catapult,FF,445,catapult_fpga_latency
Throughput,2.20261891388861,catapult,DSP,1,catapult_fpga_latency
Throughput,2.20261891388861,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.61832196981598,catapult,CLB,517,catapult_fpga_latency
Throughput,2.61832196981598,catapult,LUT,3122,catapult_fpga_latency
Throughput,2.61832196981598,catapult,FF,363,catapult_fpga_latency
Throughput,2.61832196981598,catapult,DSP,1,catapult_fpga_latency
Throughput,2.61832196981598,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.59297097428291,catapult,CLB,480,catapult_fpga_latency
Throughput,2.59297097428291,catapult,LUT,2977,catapult_fpga_latency
Throughput,2.59297097428291,catapult,FF,366,catapult_fpga_latency
Throughput,2.59297097428291,catapult,DSP,1,catapult_fpga_latency
Throughput,2.59297097428291,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.95033987915408,catapult,CLB,532,catapult_fpga_latency
Throughput,2.95033987915408,catapult,LUT,3117,catapult_fpga_latency
Throughput,2.95033987915408,catapult,FF,367,catapult_fpga_latency
Throughput,2.95033987915408,catapult,DSP,1,catapult_fpga_latency
Throughput,2.95033987915408,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.04535446403284,catapult,CLB,534,catapult_fpga_latency
Throughput,3.04535446403284,catapult,LUT,2980,catapult_fpga_latency
Throughput,3.04535446403284,catapult,FF,368,catapult_fpga_latency
Throughput,3.04535446403284,catapult,DSP,1,catapult_fpga_latency
Throughput,3.04535446403284,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.74649609221499,catapult,CLB,601,catapult_fpga_latency
Throughput,1.74649609221499,catapult,LUT,3704,catapult_fpga_latency
Throughput,1.74649609221499,catapult,FF,506,catapult_fpga_latency
Throughput,1.74649609221499,catapult,DSP,1,catapult_fpga_latency
Throughput,1.74649609221499,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.30336729264512,catapult,CLB,621,catapult_fpga_latency
Throughput,2.30336729264512,catapult,LUT,3560,catapult_fpga_latency
Throughput,2.30336729264512,catapult,FF,469,catapult_fpga_latency
Throughput,2.30336729264512,catapult,DSP,1,catapult_fpga_latency
Throughput,2.30336729264512,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.08275660095257,catapult,CLB,497,catapult_fpga_latency
Throughput,3.08275660095257,catapult,LUT,2428,catapult_fpga_latency
Throughput,3.08275660095257,catapult,FF,371,catapult_fpga_latency
Throughput,3.08275660095257,catapult,DSP,1,catapult_fpga_latency
Throughput,3.08275660095257,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.95566124818124,catapult,CLB,480,catapult_fpga_latency
Throughput,1.95566124818124,catapult,LUT,2527,catapult_fpga_latency
Throughput,1.95566124818124,catapult,FF,374,catapult_fpga_latency
Throughput,1.95566124818124,catapult,DSP,1,catapult_fpga_latency
Throughput,1.95566124818124,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.26828359550415,catapult,CLB,486,catapult_fpga_latency
Throughput,3.26828359550415,catapult,LUT,2402,catapult_fpga_latency
Throughput,3.26828359550415,catapult,FF,375,catapult_fpga_latency
Throughput,3.26828359550415,catapult,DSP,1,catapult_fpga_latency
Throughput,3.26828359550415,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.46883769655302,catapult,CLB,481,catapult_fpga_latency
Throughput,3.46883769655302,catapult,LUT,2383,catapult_fpga_latency
Throughput,3.46883769655302,catapult,FF,376,catapult_fpga_latency
Throughput,3.46883769655302,catapult,DSP,1,catapult_fpga_latency
Throughput,3.46883769655302,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.11687253252045,catapult,CLB,627,catapult_fpga_latency
Throughput,2.11687253252045,catapult,LUT,3757,catapult_fpga_latency
Throughput,2.11687253252045,catapult,FF,436,catapult_fpga_latency
Throughput,2.11687253252045,catapult,DSP,1,catapult_fpga_latency
Throughput,2.11687253252045,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.27560798556354,catapult,CLB,577,catapult_fpga_latency
Throughput,2.27560798556354,catapult,LUT,3567,catapult_fpga_latency
Throughput,2.27560798556354,catapult,FF,471,catapult_fpga_latency
Throughput,2.27560798556354,catapult,DSP,1,catapult_fpga_latency
Throughput,2.27560798556354,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.86762196713132,catapult,CLB,515,catapult_fpga_latency
Throughput,2.86762196713132,catapult,LUT,2810,catapult_fpga_latency
Throughput,2.86762196713132,catapult,FF,398,catapult_fpga_latency
Throughput,2.86762196713132,catapult,DSP,1,catapult_fpga_latency
Throughput,2.86762196713132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51951998105321,catapult,CLB,473,catapult_fpga_latency
Throughput,2.51951998105321,catapult,LUT,2826,catapult_fpga_latency
Throughput,2.51951998105321,catapult,FF,401,catapult_fpga_latency
Throughput,2.51951998105321,catapult,DSP,1,catapult_fpga_latency
Throughput,2.51951998105321,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.22060154395638,catapult,CLB,592,catapult_fpga_latency
Throughput,3.22060154395638,catapult,LUT,2902,catapult_fpga_latency
Throughput,3.22060154395638,catapult,FF,402,catapult_fpga_latency
Throughput,3.22060154395638,catapult,DSP,1,catapult_fpga_latency
Throughput,3.22060154395638,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.30121253536424,catapult,CLB,500,catapult_fpga_latency
Throughput,3.30121253536424,catapult,LUT,2781,catapult_fpga_latency
Throughput,3.30121253536424,catapult,FF,403,catapult_fpga_latency
Throughput,3.30121253536424,catapult,DSP,1,catapult_fpga_latency
Throughput,3.30121253536424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7189898528029,catapult,CLB,728,catapult_fpga_latency
Throughput,1.7189898528029,catapult,LUT,4145,catapult_fpga_latency
Throughput,1.7189898528029,catapult,FF,536,catapult_fpga_latency
Throughput,1.7189898528029,catapult,DSP,1,catapult_fpga_latency
Throughput,1.7189898528029,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.33494833926799,catapult,CLB,498,catapult_fpga_latency
Throughput,2.33494833926799,catapult,LUT,3071,catapult_fpga_latency
Throughput,2.33494833926799,catapult,FF,499,catapult_fpga_latency
Throughput,2.33494833926799,catapult,DSP,1,catapult_fpga_latency
Throughput,2.33494833926799,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.04936618923757,catapult,CLB,537,catapult_fpga_latency
Throughput,3.04936618923757,catapult,LUT,2453,catapult_fpga_latency
Throughput,3.04936618923757,catapult,FF,407,catapult_fpga_latency
Throughput,3.04936618923757,catapult,DSP,1,catapult_fpga_latency
Throughput,3.04936618923757,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.27546817757754,catapult,CLB,472,catapult_fpga_latency
Throughput,2.27546817757754,catapult,LUT,2582,catapult_fpga_latency
Throughput,2.27546817757754,catapult,FF,410,catapult_fpga_latency
Throughput,2.27546817757754,catapult,DSP,1,catapult_fpga_latency
Throughput,2.27546817757754,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.17488538663754,catapult,CLB,472,catapult_fpga_latency
Throughput,3.17488538663754,catapult,LUT,2484,catapult_fpga_latency
Throughput,3.17488538663754,catapult,FF,411,catapult_fpga_latency
Throughput,3.17488538663754,catapult,DSP,1,catapult_fpga_latency
Throughput,3.17488538663754,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1103425109173,catapult,CLB,479,catapult_fpga_latency
Throughput,3.1103425109173,catapult,LUT,2504,catapult_fpga_latency
Throughput,3.1103425109173,catapult,FF,412,catapult_fpga_latency
Throughput,3.1103425109173,catapult,DSP,1,catapult_fpga_latency
Throughput,3.1103425109173,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.08594075928244,catapult,CLB,881,catapult_fpga_latency
Throughput,2.08594075928244,catapult,LUT,5546,catapult_fpga_latency
Throughput,2.08594075928244,catapult,FF,464,catapult_fpga_latency
Throughput,2.08594075928244,catapult,DSP,1,catapult_fpga_latency
Throughput,2.08594075928244,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.44246767394034,catapult,CLB,835,catapult_fpga_latency
Throughput,2.44246767394034,catapult,LUT,5197,catapult_fpga_latency
Throughput,2.44246767394034,catapult,FF,414,catapult_fpga_latency
Throughput,2.44246767394034,catapult,DSP,1,catapult_fpga_latency
Throughput,2.44246767394034,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.68868520604739,catapult,CLB,685,catapult_fpga_latency
Throughput,2.68868520604739,catapult,LUT,4267,catapult_fpga_latency
Throughput,2.68868520604739,catapult,FF,318,catapult_fpga_latency
Throughput,2.68868520604739,catapult,DSP,1,catapult_fpga_latency
Throughput,2.68868520604739,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.98541327075907,catapult,CLB,664,catapult_fpga_latency
Throughput,2.98541327075907,catapult,LUT,4139,catapult_fpga_latency
Throughput,2.98541327075907,catapult,FF,321,catapult_fpga_latency
Throughput,2.98541327075907,catapult,DSP,1,catapult_fpga_latency
Throughput,2.98541327075907,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.94735725211989,catapult,CLB,724,catapult_fpga_latency
Throughput,2.94735725211989,catapult,LUT,4430,catapult_fpga_latency
Throughput,2.94735725211989,catapult,FF,325,catapult_fpga_latency
Throughput,2.94735725211989,catapult,DSP,1,catapult_fpga_latency
Throughput,2.94735725211989,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.05578643719748,catapult,CLB,774,catapult_fpga_latency
Throughput,3.05578643719748,catapult,LUT,4201,catapult_fpga_latency
Throughput,3.05578643719748,catapult,FF,304,catapult_fpga_latency
Throughput,3.05578643719748,catapult,DSP,1,catapult_fpga_latency
Throughput,3.05578643719748,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2045417970102,catapult,CLB,232,catapult_fpga_latency
Throughput,2.2045417970102,catapult,LUT,1483,catapult_fpga_latency
Throughput,2.2045417970102,catapult,FF,291,catapult_fpga_latency
Throughput,2.2045417970102,catapult,DSP,1,catapult_fpga_latency
Throughput,2.2045417970102,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.70468370076461,catapult,CLB,202,catapult_fpga_latency
Throughput,2.70468370076461,catapult,LUT,1307,catapult_fpga_latency
Throughput,2.70468370076461,catapult,FF,262,catapult_fpga_latency
Throughput,2.70468370076461,catapult,DSP,1,catapult_fpga_latency
Throughput,2.70468370076461,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.08551504959965,catapult,CLB,181,catapult_fpga_latency
Throughput,3.08551504959965,catapult,LUT,1117,catapult_fpga_latency
Throughput,3.08551504959965,catapult,FF,230,catapult_fpga_latency
Throughput,3.08551504959965,catapult,DSP,1,catapult_fpga_latency
Throughput,3.08551504959965,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.44562629426338,catapult,CLB,159,catapult_fpga_latency
Throughput,3.44562629426338,catapult,LUT,1044,catapult_fpga_latency
Throughput,3.44562629426338,catapult,FF,231,catapult_fpga_latency
Throughput,3.44562629426338,catapult,DSP,1,catapult_fpga_latency
Throughput,3.44562629426338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.50251655814703,catapult,CLB,181,catapult_fpga_latency
Throughput,3.50251655814703,catapult,LUT,1083,catapult_fpga_latency
Throughput,3.50251655814703,catapult,FF,232,catapult_fpga_latency
Throughput,3.50251655814703,catapult,DSP,1,catapult_fpga_latency
Throughput,3.50251655814703,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.58223925776003,catapult,CLB,172,catapult_fpga_latency
Throughput,3.58223925776003,catapult,LUT,1024,catapult_fpga_latency
Throughput,3.58223925776003,catapult,FF,233,catapult_fpga_latency
Throughput,3.58223925776003,catapult,DSP,1,catapult_fpga_latency
Throughput,3.58223925776003,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.21301607534877,catapult,CLB,295,catapult_fpga_latency
Throughput,2.21301607534877,catapult,LUT,1773,catapult_fpga_latency
Throughput,2.21301607534877,catapult,FF,329,catapult_fpga_latency
Throughput,2.21301607534877,catapult,DSP,1,catapult_fpga_latency
Throughput,2.21301607534877,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.85142371586133,catapult,CLB,267,catapult_fpga_latency
Throughput,2.85142371586133,catapult,LUT,1599,catapult_fpga_latency
Throughput,2.85142371586133,catapult,FF,292,catapult_fpga_latency
Throughput,2.85142371586133,catapult,DSP,1,catapult_fpga_latency
Throughput,2.85142371586133,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.70976273317508,catapult,CLB,201,catapult_fpga_latency
Throughput,2.70976273317508,catapult,LUT,1250,catapult_fpga_latency
Throughput,2.70976273317508,catapult,FF,264,catapult_fpga_latency
Throughput,2.70976273317508,catapult,DSP,1,catapult_fpga_latency
Throughput,2.70976273317508,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.50911668514801,catapult,CLB,205,catapult_fpga_latency
Throughput,3.50911668514801,catapult,LUT,1251,catapult_fpga_latency
Throughput,3.50911668514801,catapult,FF,265,catapult_fpga_latency
Throughput,3.50911668514801,catapult,DSP,1,catapult_fpga_latency
Throughput,3.50911668514801,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16067613183812,catapult,CLB,220,catapult_fpga_latency
Throughput,3.16067613183812,catapult,LUT,1252,catapult_fpga_latency
Throughput,3.16067613183812,catapult,FF,266,catapult_fpga_latency
Throughput,3.16067613183812,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16067613183812,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.48264597510605,catapult,CLB,197,catapult_fpga_latency
Throughput,3.48264597510605,catapult,LUT,1215,catapult_fpga_latency
Throughput,3.48264597510605,catapult,FF,267,catapult_fpga_latency
Throughput,3.48264597510605,catapult,DSP,1,catapult_fpga_latency
Throughput,3.48264597510605,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.24817111279974,catapult,CLB,248,catapult_fpga_latency
Throughput,2.24817111279974,catapult,LUT,1561,catapult_fpga_latency
Throughput,2.24817111279974,catapult,FF,342,catapult_fpga_latency
Throughput,2.24817111279974,catapult,DSP,1,catapult_fpga_latency
Throughput,2.24817111279974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.66254150236567,catapult,CLB,217,catapult_fpga_latency
Throughput,2.66254150236567,catapult,LUT,1387,catapult_fpga_latency
Throughput,2.66254150236567,catapult,FF,311,catapult_fpga_latency
Throughput,2.66254150236567,catapult,DSP,1,catapult_fpga_latency
Throughput,2.66254150236567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.06621491100311,catapult,CLB,236,catapult_fpga_latency
Throughput,3.06621491100311,catapult,LUT,1356,catapult_fpga_latency
Throughput,3.06621491100311,catapult,FF,281,catapult_fpga_latency
Throughput,3.06621491100311,catapult,DSP,1,catapult_fpga_latency
Throughput,3.06621491100311,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16293545713906,catapult,CLB,199,catapult_fpga_latency
Throughput,3.16293545713906,catapult,LUT,1160,catapult_fpga_latency
Throughput,3.16293545713906,catapult,FF,282,catapult_fpga_latency
Throughput,3.16293545713906,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16293545713906,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.97305814707124,catapult,CLB,204,catapult_fpga_latency
Throughput,2.97305814707124,catapult,LUT,1275,catapult_fpga_latency
Throughput,2.97305814707124,catapult,FF,283,catapult_fpga_latency
Throughput,2.97305814707124,catapult,DSP,1,catapult_fpga_latency
Throughput,2.97305814707124,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.14260842784728,catapult,CLB,198,catapult_fpga_latency
Throughput,3.14260842784728,catapult,LUT,1240,catapult_fpga_latency
Throughput,3.14260842784728,catapult,FF,284,catapult_fpga_latency
Throughput,3.14260842784728,catapult,DSP,1,catapult_fpga_latency
Throughput,3.14260842784728,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.28212027230259,catapult,CLB,338,catapult_fpga_latency
Throughput,2.28212027230259,catapult,LUT,2071,catapult_fpga_latency
Throughput,2.28212027230259,catapult,FF,384,catapult_fpga_latency
Throughput,2.28212027230259,catapult,DSP,1,catapult_fpga_latency
Throughput,2.28212027230259,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51438858869883,catapult,CLB,367,catapult_fpga_latency
Throughput,2.51438858869883,catapult,LUT,2267,catapult_fpga_latency
Throughput,2.51438858869883,catapult,FF,320,catapult_fpga_latency
Throughput,2.51438858869883,catapult,DSP,1,catapult_fpga_latency
Throughput,2.51438858869883,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.82015053963581,catapult,CLB,329,catapult_fpga_latency
Throughput,2.82015053963581,catapult,LUT,2086,catapult_fpga_latency
Throughput,2.82015053963581,catapult,FF,299,catapult_fpga_latency
Throughput,2.82015053963581,catapult,DSP,1,catapult_fpga_latency
Throughput,2.82015053963581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18621515873724,catapult,CLB,334,catapult_fpga_latency
Throughput,3.18621515873724,catapult,LUT,2058,catapult_fpga_latency
Throughput,3.18621515873724,catapult,FF,300,catapult_fpga_latency
Throughput,3.18621515873724,catapult,DSP,1,catapult_fpga_latency
Throughput,3.18621515873724,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.37325012649688,catapult,CLB,326,catapult_fpga_latency
Throughput,3.37325012649688,catapult,LUT,1972,catapult_fpga_latency
Throughput,3.37325012649688,catapult,FF,301,catapult_fpga_latency
Throughput,3.37325012649688,catapult,DSP,1,catapult_fpga_latency
Throughput,3.37325012649688,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.40052776190865,catapult,CLB,314,catapult_fpga_latency
Throughput,3.40052776190865,catapult,LUT,1997,catapult_fpga_latency
Throughput,3.40052776190865,catapult,FF,302,catapult_fpga_latency
Throughput,3.40052776190865,catapult,DSP,1,catapult_fpga_latency
Throughput,3.40052776190865,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1745275838824,catapult,CLB,274,catapult_fpga_latency
Throughput,2.1745275838824,catapult,LUT,1732,catapult_fpga_latency
Throughput,2.1745275838824,catapult,FF,372,catapult_fpga_latency
Throughput,2.1745275838824,catapult,DSP,1,catapult_fpga_latency
Throughput,2.1745275838824,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.40244280384295,catapult,CLB,260,catapult_fpga_latency
Throughput,2.40244280384295,catapult,LUT,1684,catapult_fpga_latency
Throughput,2.40244280384295,catapult,FF,347,catapult_fpga_latency
Throughput,2.40244280384295,catapult,DSP,1,catapult_fpga_latency
Throughput,2.40244280384295,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.83066401716515,catapult,CLB,236,catapult_fpga_latency
Throughput,2.83066401716515,catapult,LUT,1453,catapult_fpga_latency
Throughput,2.83066401716515,catapult,FF,316,catapult_fpga_latency
Throughput,2.83066401716515,catapult,DSP,1,catapult_fpga_latency
Throughput,2.83066401716515,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.156456057397,catapult,CLB,256,catapult_fpga_latency
Throughput,3.156456057397,catapult,LUT,1517,catapult_fpga_latency
Throughput,3.156456057397,catapult,FF,317,catapult_fpga_latency
Throughput,3.156456057397,catapult,DSP,1,catapult_fpga_latency
Throughput,3.156456057397,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.25613047966058,catapult,CLB,245,catapult_fpga_latency
Throughput,3.25613047966058,catapult,LUT,1360,catapult_fpga_latency
Throughput,3.25613047966058,catapult,FF,318,catapult_fpga_latency
Throughput,3.25613047966058,catapult,DSP,1,catapult_fpga_latency
Throughput,3.25613047966058,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.45623712551671,catapult,CLB,232,catapult_fpga_latency
Throughput,3.45623712551671,catapult,LUT,1368,catapult_fpga_latency
Throughput,3.45623712551671,catapult,FF,319,catapult_fpga_latency
Throughput,3.45623712551671,catapult,DSP,1,catapult_fpga_latency
Throughput,3.45623712551671,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.29696547890582,catapult,CLB,307,catapult_fpga_latency
Throughput,2.29696547890582,catapult,LUT,1950,catapult_fpga_latency
Throughput,2.29696547890582,catapult,FF,305,catapult_fpga_latency
Throughput,2.29696547890582,catapult,DSP,1,catapult_fpga_latency
Throughput,2.29696547890582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.47012385200994,catapult,CLB,310,catapult_fpga_latency
Throughput,2.47012385200994,catapult,LUT,2015,catapult_fpga_latency
Throughput,2.47012385200994,catapult,FF,354,catapult_fpga_latency
Throughput,2.47012385200994,catapult,DSP,1,catapult_fpga_latency
Throughput,2.47012385200994,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.95798478412627,catapult,CLB,282,catapult_fpga_latency
Throughput,2.95798478412627,catapult,LUT,1698,catapult_fpga_latency
Throughput,2.95798478412627,catapult,FF,334,catapult_fpga_latency
Throughput,2.95798478412627,catapult,DSP,1,catapult_fpga_latency
Throughput,2.95798478412627,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.28034482984851,catapult,CLB,288,catapult_fpga_latency
Throughput,3.28034482984851,catapult,LUT,1686,catapult_fpga_latency
Throughput,3.28034482984851,catapult,FF,335,catapult_fpga_latency
Throughput,3.28034482984851,catapult,DSP,1,catapult_fpga_latency
Throughput,3.28034482984851,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.57168369169226,catapult,CLB,286,catapult_fpga_latency
Throughput,3.57168369169226,catapult,LUT,1793,catapult_fpga_latency
Throughput,3.57168369169226,catapult,FF,336,catapult_fpga_latency
Throughput,3.57168369169226,catapult,DSP,1,catapult_fpga_latency
Throughput,3.57168369169226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.61065576730046,catapult,CLB,271,catapult_fpga_latency
Throughput,3.61065576730046,catapult,LUT,1651,catapult_fpga_latency
Throughput,3.61065576730046,catapult,FF,337,catapult_fpga_latency
Throughput,3.61065576730046,catapult,DSP,1,catapult_fpga_latency
Throughput,3.61065576730046,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.08890810684347,catapult,CLB,293,catapult_fpga_latency
Throughput,2.08890810684347,catapult,LUT,1754,catapult_fpga_latency
Throughput,2.08890810684347,catapult,FF,402,catapult_fpga_latency
Throughput,2.08890810684347,catapult,DSP,1,catapult_fpga_latency
Throughput,2.08890810684347,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.41880670589971,catapult,CLB,256,catapult_fpga_latency
Throughput,2.41880670589971,catapult,LUT,1641,catapult_fpga_latency
Throughput,2.41880670589971,catapult,FF,383,catapult_fpga_latency
Throughput,2.41880670589971,catapult,DSP,1,catapult_fpga_latency
Throughput,2.41880670589971,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.81086003884609,catapult,CLB,246,catapult_fpga_latency
Throughput,2.81086003884609,catapult,LUT,1450,catapult_fpga_latency
Throughput,2.81086003884609,catapult,FF,352,catapult_fpga_latency
Throughput,2.81086003884609,catapult,DSP,1,catapult_fpga_latency
Throughput,2.81086003884609,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.15263481454626,catapult,CLB,237,catapult_fpga_latency
Throughput,3.15263481454626,catapult,LUT,1414,catapult_fpga_latency
Throughput,3.15263481454626,catapult,FF,353,catapult_fpga_latency
Throughput,3.15263481454626,catapult,DSP,1,catapult_fpga_latency
Throughput,3.15263481454626,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.35672973961847,catapult,CLB,234,catapult_fpga_latency
Throughput,3.35672973961847,catapult,LUT,1447,catapult_fpga_latency
Throughput,3.35672973961847,catapult,FF,354,catapult_fpga_latency
Throughput,3.35672973961847,catapult,DSP,1,catapult_fpga_latency
Throughput,3.35672973961847,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.40993176726534,catapult,CLB,236,catapult_fpga_latency
Throughput,3.40993176726534,catapult,LUT,1394,catapult_fpga_latency
Throughput,3.40993176726534,catapult,FF,355,catapult_fpga_latency
Throughput,3.40993176726534,catapult,DSP,1,catapult_fpga_latency
Throughput,3.40993176726534,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0179313378683,catapult,CLB,486,catapult_fpga_latency
Throughput,2.0179313378683,catapult,LUT,3189,catapult_fpga_latency
Throughput,2.0179313378683,catapult,FF,317,catapult_fpga_latency
Throughput,2.0179313378683,catapult,DSP,1,catapult_fpga_latency
Throughput,2.0179313378683,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.48161126055926,catapult,CLB,487,catapult_fpga_latency
Throughput,2.48161126055926,catapult,LUT,3097,catapult_fpga_latency
Throughput,2.48161126055926,catapult,FF,275,catapult_fpga_latency
Throughput,2.48161126055926,catapult,DSP,1,catapult_fpga_latency
Throughput,2.48161126055926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.82171820064674,catapult,CLB,439,catapult_fpga_latency
Throughput,2.82171820064674,catapult,LUT,2721,catapult_fpga_latency
Throughput,2.82171820064674,catapult,FF,241,catapult_fpga_latency
Throughput,2.82171820064674,catapult,DSP,1,catapult_fpga_latency
Throughput,2.82171820064674,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.32677957756553,catapult,CLB,454,catapult_fpga_latency
Throughput,3.32677957756553,catapult,LUT,2716,catapult_fpga_latency
Throughput,3.32677957756553,catapult,FF,243,catapult_fpga_latency
Throughput,3.32677957756553,catapult,DSP,1,catapult_fpga_latency
Throughput,3.32677957756553,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.45308636859625,catapult,CLB,445,catapult_fpga_latency
Throughput,3.45308636859625,catapult,LUT,2714,catapult_fpga_latency
Throughput,3.45308636859625,catapult,FF,244,catapult_fpga_latency
Throughput,3.45308636859625,catapult,DSP,1,catapult_fpga_latency
Throughput,3.45308636859625,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3795315293394,catapult,CLB,441,catapult_fpga_latency
Throughput,3.3795315293394,catapult,LUT,2735,catapult_fpga_latency
Throughput,3.3795315293394,catapult,FF,246,catapult_fpga_latency
Throughput,3.3795315293394,catapult,DSP,1,catapult_fpga_latency
Throughput,3.3795315293394,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.16871755056365,catapult,CLB,345,catapult_fpga_latency
Throughput,2.16871755056365,catapult,LUT,2171,catapult_fpga_latency
Throughput,2.16871755056365,catapult,FF,373,catapult_fpga_latency
Throughput,2.16871755056365,catapult,DSP,1,catapult_fpga_latency
Throughput,2.16871755056365,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.90106498095451,catapult,CLB,333,catapult_fpga_latency
Throughput,2.90106498095451,catapult,LUT,1979,catapult_fpga_latency
Throughput,2.90106498095451,catapult,FF,316,catapult_fpga_latency
Throughput,2.90106498095451,catapult,DSP,1,catapult_fpga_latency
Throughput,2.90106498095451,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9085832291091,catapult,CLB,288,catapult_fpga_latency
Throughput,2.9085832291091,catapult,LUT,1603,catapult_fpga_latency
Throughput,2.9085832291091,catapult,FF,266,catapult_fpga_latency
Throughput,2.9085832291091,catapult,DSP,1,catapult_fpga_latency
Throughput,2.9085832291091,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.25104927615388,catapult,CLB,270,catapult_fpga_latency
Throughput,3.25104927615388,catapult,LUT,1564,catapult_fpga_latency
Throughput,3.25104927615388,catapult,FF,267,catapult_fpga_latency
Throughput,3.25104927615388,catapult,DSP,1,catapult_fpga_latency
Throughput,3.25104927615388,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.26253629571629,catapult,CLB,254,catapult_fpga_latency
Throughput,3.26253629571629,catapult,LUT,1560,catapult_fpga_latency
Throughput,3.26253629571629,catapult,FF,268,catapult_fpga_latency
Throughput,3.26253629571629,catapult,DSP,1,catapult_fpga_latency
Throughput,3.26253629571629,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.45981254735618,catapult,CLB,262,catapult_fpga_latency
Throughput,3.45981254735618,catapult,LUT,1480,catapult_fpga_latency
Throughput,3.45981254735618,catapult,FF,269,catapult_fpga_latency
Throughput,3.45981254735618,catapult,DSP,1,catapult_fpga_latency
Throughput,3.45981254735618,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2052661756274,catapult,CLB,391,catapult_fpga_latency
Throughput,2.2052661756274,catapult,LUT,2431,catapult_fpga_latency
Throughput,2.2052661756274,catapult,FF,415,catapult_fpga_latency
Throughput,2.2052661756274,catapult,DSP,1,catapult_fpga_latency
Throughput,2.2052661756274,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.85831068122118,catapult,CLB,398,catapult_fpga_latency
Throughput,2.85831068122118,catapult,LUT,2422,catapult_fpga_latency
Throughput,2.85831068122118,catapult,FF,348,catapult_fpga_latency
Throughput,2.85831068122118,catapult,DSP,1,catapult_fpga_latency
Throughput,2.85831068122118,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.78926023240116,catapult,CLB,343,catapult_fpga_latency
Throughput,2.78926023240116,catapult,LUT,1927,catapult_fpga_latency
Throughput,2.78926023240116,catapult,FF,298,catapult_fpga_latency
Throughput,2.78926023240116,catapult,DSP,1,catapult_fpga_latency
Throughput,2.78926023240116,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.26517818077332,catapult,CLB,327,catapult_fpga_latency
Throughput,3.26517818077332,catapult,LUT,1992,catapult_fpga_latency
Throughput,3.26517818077332,catapult,FF,300,catapult_fpga_latency
Throughput,3.26517818077332,catapult,DSP,1,catapult_fpga_latency
Throughput,3.26517818077332,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38142851829184,catapult,CLB,305,catapult_fpga_latency
Throughput,3.38142851829184,catapult,LUT,1989,catapult_fpga_latency
Throughput,3.38142851829184,catapult,FF,301,catapult_fpga_latency
Throughput,3.38142851829184,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38142851829184,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.20962373580945,catapult,CLB,312,catapult_fpga_latency
Throughput,3.20962373580945,catapult,LUT,1990,catapult_fpga_latency
Throughput,3.20962373580945,catapult,FF,308,catapult_fpga_latency
Throughput,3.20962373580945,catapult,DSP,1,catapult_fpga_latency
Throughput,3.20962373580945,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.12020727146286,catapult,CLB,366,catapult_fpga_latency
Throughput,2.12020727146286,catapult,LUT,2245,catapult_fpga_latency
Throughput,2.12020727146286,catapult,FF,430,catapult_fpga_latency
Throughput,2.12020727146286,catapult,DSP,1,catapult_fpga_latency
Throughput,2.12020727146286,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.92055221801338,catapult,CLB,333,catapult_fpga_latency
Throughput,2.92055221801338,catapult,LUT,2182,catapult_fpga_latency
Throughput,2.92055221801338,catapult,FF,365,catapult_fpga_latency
Throughput,2.92055221801338,catapult,DSP,1,catapult_fpga_latency
Throughput,2.92055221801338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8479074999644,catapult,CLB,304,catapult_fpga_latency
Throughput,2.8479074999644,catapult,LUT,1802,catapult_fpga_latency
Throughput,2.8479074999644,catapult,FF,315,catapult_fpga_latency
Throughput,2.8479074999644,catapult,DSP,1,catapult_fpga_latency
Throughput,2.8479074999644,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.99017130691417,catapult,CLB,347,catapult_fpga_latency
Throughput,2.99017130691417,catapult,LUT,1822,catapult_fpga_latency
Throughput,2.99017130691417,catapult,FF,318,catapult_fpga_latency
Throughput,2.99017130691417,catapult,DSP,1,catapult_fpga_latency
Throughput,2.99017130691417,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.14863443724457,catapult,CLB,301,catapult_fpga_latency
Throughput,3.14863443724457,catapult,LUT,1846,catapult_fpga_latency
Throughput,3.14863443724457,catapult,FF,319,catapult_fpga_latency
Throughput,3.14863443724457,catapult,DSP,1,catapult_fpga_latency
Throughput,3.14863443724457,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.01573611102734,catapult,CLB,335,catapult_fpga_latency
Throughput,3.01573611102734,catapult,LUT,1879,catapult_fpga_latency
Throughput,3.01573611102734,catapult,FF,320,catapult_fpga_latency
Throughput,3.01573611102734,catapult,DSP,1,catapult_fpga_latency
Throughput,3.01573611102734,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3149487817582,catapult,CLB,531,catapult_fpga_latency
Throughput,2.3149487817582,catapult,LUT,3275,catapult_fpga_latency
Throughput,2.3149487817582,catapult,FF,436,catapult_fpga_latency
Throughput,2.3149487817582,catapult,DSP,1,catapult_fpga_latency
Throughput,2.3149487817582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.60179523871471,catapult,CLB,537,catapult_fpga_latency
Throughput,2.60179523871471,catapult,LUT,3333,catapult_fpga_latency
Throughput,2.60179523871471,catapult,FF,372,catapult_fpga_latency
Throughput,2.60179523871471,catapult,DSP,1,catapult_fpga_latency
Throughput,2.60179523871471,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.94546472069631,catapult,CLB,455,catapult_fpga_latency
Throughput,2.94546472069631,catapult,LUT,2938,catapult_fpga_latency
Throughput,2.94546472069631,catapult,FF,330,catapult_fpga_latency
Throughput,2.94546472069631,catapult,DSP,1,catapult_fpga_latency
Throughput,2.94546472069631,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.03501189724664,catapult,CLB,502,catapult_fpga_latency
Throughput,3.03501189724664,catapult,LUT,3011,catapult_fpga_latency
Throughput,3.03501189724664,catapult,FF,333,catapult_fpga_latency
Throughput,3.03501189724664,catapult,DSP,1,catapult_fpga_latency
Throughput,3.03501189724664,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38986498167778,catapult,CLB,476,catapult_fpga_latency
Throughput,3.38986498167778,catapult,LUT,2907,catapult_fpga_latency
Throughput,3.38986498167778,catapult,FF,334,catapult_fpga_latency
Throughput,3.38986498167778,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38986498167778,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.39115248317141,catapult,CLB,480,catapult_fpga_latency
Throughput,3.39115248317141,catapult,LUT,2864,catapult_fpga_latency
Throughput,3.39115248317141,catapult,FF,335,catapult_fpga_latency
Throughput,3.39115248317141,catapult,DSP,1,catapult_fpga_latency
Throughput,3.39115248317141,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.16121356464082,catapult,CLB,420,catapult_fpga_latency
Throughput,2.16121356464082,catapult,LUT,2478,catapult_fpga_latency
Throughput,2.16121356464082,catapult,FF,460,catapult_fpga_latency
Throughput,2.16121356464082,catapult,DSP,1,catapult_fpga_latency
Throughput,2.16121356464082,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.93967205018608,catapult,CLB,408,catapult_fpga_latency
Throughput,2.93967205018608,catapult,LUT,2525,catapult_fpga_latency
Throughput,2.93967205018608,catapult,FF,396,catapult_fpga_latency
Throughput,2.93967205018608,catapult,DSP,1,catapult_fpga_latency
Throughput,2.93967205018608,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8679098099723,catapult,CLB,371,catapult_fpga_latency
Throughput,2.8679098099723,catapult,LUT,2057,catapult_fpga_latency
Throughput,2.8679098099723,catapult,FF,350,catapult_fpga_latency
Throughput,2.8679098099723,catapult,DSP,1,catapult_fpga_latency
Throughput,2.8679098099723,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0773586415308,catapult,CLB,330,catapult_fpga_latency
Throughput,3.0773586415308,catapult,LUT,1900,catapult_fpga_latency
Throughput,3.0773586415308,catapult,FF,353,catapult_fpga_latency
Throughput,3.0773586415308,catapult,DSP,1,catapult_fpga_latency
Throughput,3.0773586415308,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.19175760516043,catapult,CLB,402,catapult_fpga_latency
Throughput,3.19175760516043,catapult,LUT,2039,catapult_fpga_latency
Throughput,3.19175760516043,catapult,FF,354,catapult_fpga_latency
Throughput,3.19175760516043,catapult,DSP,1,catapult_fpga_latency
Throughput,3.19175760516043,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4205809514688,catapult,CLB,348,catapult_fpga_latency
Throughput,3.4205809514688,catapult,LUT,1973,catapult_fpga_latency
Throughput,3.4205809514688,catapult,FF,355,catapult_fpga_latency
Throughput,3.4205809514688,catapult,DSP,1,catapult_fpga_latency
Throughput,3.4205809514688,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09395579659313,catapult,CLB,474,catapult_fpga_latency
Throughput,2.09395579659313,catapult,LUT,2789,catapult_fpga_latency
Throughput,2.09395579659313,catapult,FF,391,catapult_fpga_latency
Throughput,2.09395579659313,catapult,DSP,1,catapult_fpga_latency
Throughput,2.09395579659313,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4609145250558,catapult,CLB,528,catapult_fpga_latency
Throughput,2.4609145250558,catapult,LUT,2996,catapult_fpga_latency
Throughput,2.4609145250558,catapult,FF,411,catapult_fpga_latency
Throughput,2.4609145250558,catapult,DSP,1,catapult_fpga_latency
Throughput,2.4609145250558,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.84478025494921,catapult,CLB,406,catapult_fpga_latency
Throughput,2.84478025494921,catapult,LUT,2501,catapult_fpga_latency
Throughput,2.84478025494921,catapult,FF,367,catapult_fpga_latency
Throughput,2.84478025494921,catapult,DSP,1,catapult_fpga_latency
Throughput,2.84478025494921,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.08766816212728,catapult,CLB,425,catapult_fpga_latency
Throughput,3.08766816212728,catapult,LUT,2603,catapult_fpga_latency
Throughput,3.08766816212728,catapult,FF,370,catapult_fpga_latency
Throughput,3.08766816212728,catapult,DSP,1,catapult_fpga_latency
Throughput,3.08766816212728,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.47964062271649,catapult,CLB,397,catapult_fpga_latency
Throughput,3.47964062271649,catapult,LUT,2499,catapult_fpga_latency
Throughput,3.47964062271649,catapult,FF,371,catapult_fpga_latency
Throughput,3.47964062271649,catapult,DSP,1,catapult_fpga_latency
Throughput,3.47964062271649,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.46154911245881,catapult,CLB,402,catapult_fpga_latency
Throughput,3.46154911245881,catapult,LUT,2398,catapult_fpga_latency
Throughput,3.46154911245881,catapult,FF,372,catapult_fpga_latency
Throughput,3.46154911245881,catapult,DSP,1,catapult_fpga_latency
Throughput,3.46154911245881,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.10154673839946,catapult,CLB,418,catapult_fpga_latency
Throughput,2.10154673839946,catapult,LUT,2444,catapult_fpga_latency
Throughput,2.10154673839946,catapult,FF,490,catapult_fpga_latency
Throughput,2.10154673839946,catapult,DSP,1,catapult_fpga_latency
Throughput,2.10154673839946,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.63406050963803,catapult,CLB,421,catapult_fpga_latency
Throughput,2.63406050963803,catapult,LUT,2393,catapult_fpga_latency
Throughput,2.63406050963803,catapult,FF,432,catapult_fpga_latency
Throughput,2.63406050963803,catapult,DSP,1,catapult_fpga_latency
Throughput,2.63406050963803,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.00912969950831,catapult,CLB,338,catapult_fpga_latency
Throughput,3.00912969950831,catapult,LUT,2015,catapult_fpga_latency
Throughput,3.00912969950831,catapult,FF,386,catapult_fpga_latency
Throughput,3.00912969950831,catapult,DSP,1,catapult_fpga_latency
Throughput,3.00912969950831,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1355727593981,catapult,CLB,316,catapult_fpga_latency
Throughput,3.1355727593981,catapult,LUT,1939,catapult_fpga_latency
Throughput,3.1355727593981,catapult,FF,389,catapult_fpga_latency
Throughput,3.1355727593981,catapult,DSP,1,catapult_fpga_latency
Throughput,3.1355727593981,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18360823790468,catapult,CLB,388,catapult_fpga_latency
Throughput,3.18360823790468,catapult,LUT,2058,catapult_fpga_latency
Throughput,3.18360823790468,catapult,FF,390,catapult_fpga_latency
Throughput,3.18360823790468,catapult,DSP,1,catapult_fpga_latency
Throughput,3.18360823790468,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.33604665127637,catapult,CLB,345,catapult_fpga_latency
Throughput,3.33604665127637,catapult,LUT,2013,catapult_fpga_latency
Throughput,3.33604665127637,catapult,FF,391,catapult_fpga_latency
Throughput,3.33604665127637,catapult,DSP,1,catapult_fpga_latency
Throughput,3.33604665127637,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01449225729901,catapult,CLB,820,catapult_fpga_latency
Throughput,2.01449225729901,catapult,LUT,5677,catapult_fpga_latency
Throughput,2.01449225729901,catapult,FF,387,catapult_fpga_latency
Throughput,2.01449225729901,catapult,DSP,1,catapult_fpga_latency
Throughput,2.01449225729901,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.55590401046898,catapult,CLB,794,catapult_fpga_latency
Throughput,2.55590401046898,catapult,LUT,4795,catapult_fpga_latency
Throughput,2.55590401046898,catapult,FF,330,catapult_fpga_latency
Throughput,2.55590401046898,catapult,DSP,1,catapult_fpga_latency
Throughput,2.55590401046898,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8898894328303,catapult,CLB,729,catapult_fpga_latency
Throughput,2.8898894328303,catapult,LUT,4391,catapult_fpga_latency
Throughput,2.8898894328303,catapult,FF,264,catapult_fpga_latency
Throughput,2.8898894328303,catapult,DSP,1,catapult_fpga_latency
Throughput,2.8898894328303,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.99119988992384,catapult,CLB,775,catapult_fpga_latency
Throughput,2.99119988992384,catapult,LUT,4872,catapult_fpga_latency
Throughput,2.99119988992384,catapult,FF,294,catapult_fpga_latency
Throughput,2.99119988992384,catapult,DSP,1,catapult_fpga_latency
Throughput,2.99119988992384,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.02859600346471,catapult,CLB,716,catapult_fpga_latency
Throughput,3.02859600346471,catapult,LUT,4496,catapult_fpga_latency
Throughput,3.02859600346471,catapult,FF,300,catapult_fpga_latency
Throughput,3.02859600346471,catapult,DSP,1,catapult_fpga_latency
Throughput,3.02859600346471,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.984085870055,catapult,CLB,793,catapult_fpga_latency
Throughput,2.984085870055,catapult,LUT,4998,catapult_fpga_latency
Throughput,2.984085870055,catapult,FF,293,catapult_fpga_latency
Throughput,2.984085870055,catapult,DSP,1,catapult_fpga_latency
Throughput,2.984085870055,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.12234918586685,catapult,CLB,455,catapult_fpga_latency
Throughput,2.12234918586685,catapult,LUT,2622,catapult_fpga_latency
Throughput,2.12234918586685,catapult,FF,420,catapult_fpga_latency
Throughput,2.12234918586685,catapult,DSP,1,catapult_fpga_latency
Throughput,2.12234918586685,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.07853338669458,catapult,CLB,431,catapult_fpga_latency
Throughput,3.07853338669458,catapult,LUT,2470,catapult_fpga_latency
Throughput,3.07853338669458,catapult,FF,340,catapult_fpga_latency
Throughput,3.07853338669458,catapult,DSP,1,catapult_fpga_latency
Throughput,3.07853338669458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.10297854910929,catapult,CLB,412,catapult_fpga_latency
Throughput,3.10297854910929,catapult,LUT,2093,catapult_fpga_latency
Throughput,3.10297854910929,catapult,FF,279,catapult_fpga_latency
Throughput,3.10297854910929,catapult,DSP,1,catapult_fpga_latency
Throughput,3.10297854910929,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.03197521057068,catapult,CLB,384,catapult_fpga_latency
Throughput,3.03197521057068,catapult,LUT,1985,catapult_fpga_latency
Throughput,3.03197521057068,catapult,FF,280,catapult_fpga_latency
Throughput,3.03197521057068,catapult,DSP,1,catapult_fpga_latency
Throughput,3.03197521057068,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.29334119344098,catapult,CLB,379,catapult_fpga_latency
Throughput,3.29334119344098,catapult,LUT,1989,catapult_fpga_latency
Throughput,3.29334119344098,catapult,FF,281,catapult_fpga_latency
Throughput,3.29334119344098,catapult,DSP,1,catapult_fpga_latency
Throughput,3.29334119344098,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.65352857790054,catapult,CLB,365,catapult_fpga_latency
Throughput,3.65352857790054,catapult,LUT,1982,catapult_fpga_latency
Throughput,3.65352857790054,catapult,FF,282,catapult_fpga_latency
Throughput,3.65352857790054,catapult,DSP,1,catapult_fpga_latency
Throughput,3.65352857790054,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.22008600613188,catapult,CLB,532,catapult_fpga_latency
Throughput,2.22008600613188,catapult,LUT,3114,catapult_fpga_latency
Throughput,2.22008600613188,catapult,FF,427,catapult_fpga_latency
Throughput,2.22008600613188,catapult,DSP,1,catapult_fpga_latency
Throughput,2.22008600613188,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7672392084589,catapult,CLB,503,catapult_fpga_latency
Throughput,2.7672392084589,catapult,LUT,2863,catapult_fpga_latency
Throughput,2.7672392084589,catapult,FF,372,catapult_fpga_latency
Throughput,2.7672392084589,catapult,DSP,1,catapult_fpga_latency
Throughput,2.7672392084589,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.60430498187035,catapult,CLB,448,catapult_fpga_latency
Throughput,3.60430498187035,catapult,LUT,2450,catapult_fpga_latency
Throughput,3.60430498187035,catapult,FF,313,catapult_fpga_latency
Throughput,3.60430498187035,catapult,DSP,1,catapult_fpga_latency
Throughput,3.60430498187035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.19721714219943,catapult,CLB,404,catapult_fpga_latency
Throughput,3.19721714219943,catapult,LUT,2416,catapult_fpga_latency
Throughput,3.19721714219943,catapult,FF,316,catapult_fpga_latency
Throughput,3.19721714219943,catapult,DSP,1,catapult_fpga_latency
Throughput,3.19721714219943,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.42341478778252,catapult,CLB,431,catapult_fpga_latency
Throughput,3.42341478778252,catapult,LUT,2443,catapult_fpga_latency
Throughput,3.42341478778252,catapult,FF,317,catapult_fpga_latency
Throughput,3.42341478778252,catapult,DSP,1,catapult_fpga_latency
Throughput,3.42341478778252,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.50411207552062,catapult,CLB,431,catapult_fpga_latency
Throughput,3.50411207552062,catapult,LUT,2353,catapult_fpga_latency
Throughput,3.50411207552062,catapult,FF,318,catapult_fpga_latency
Throughput,3.50411207552062,catapult,DSP,1,catapult_fpga_latency
Throughput,3.50411207552062,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2250455578078,catapult,CLB,493,catapult_fpga_latency
Throughput,2.2250455578078,catapult,LUT,2819,catapult_fpga_latency
Throughput,2.2250455578078,catapult,FF,442,catapult_fpga_latency
Throughput,2.2250455578078,catapult,DSP,1,catapult_fpga_latency
Throughput,2.2250455578078,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.94237072694211,catapult,CLB,443,catapult_fpga_latency
Throughput,2.94237072694211,catapult,LUT,2770,catapult_fpga_latency
Throughput,2.94237072694211,catapult,FF,389,catapult_fpga_latency
Throughput,2.94237072694211,catapult,DSP,1,catapult_fpga_latency
Throughput,2.94237072694211,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.75427463423233,catapult,CLB,399,catapult_fpga_latency
Throughput,2.75427463423233,catapult,LUT,2348,catapult_fpga_latency
Throughput,2.75427463423233,catapult,FF,335,catapult_fpga_latency
Throughput,2.75427463423233,catapult,DSP,1,catapult_fpga_latency
Throughput,2.75427463423233,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.10490544010482,catapult,CLB,419,catapult_fpga_latency
Throughput,3.10490544010482,catapult,LUT,2299,catapult_fpga_latency
Throughput,3.10490544010482,catapult,FF,334,catapult_fpga_latency
Throughput,3.10490544010482,catapult,DSP,1,catapult_fpga_latency
Throughput,3.10490544010482,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.56856097778571,catapult,CLB,442,catapult_fpga_latency
Throughput,3.56856097778571,catapult,LUT,2275,catapult_fpga_latency
Throughput,3.56856097778571,catapult,FF,335,catapult_fpga_latency
Throughput,3.56856097778571,catapult,DSP,1,catapult_fpga_latency
Throughput,3.56856097778571,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.43132040640559,catapult,CLB,418,catapult_fpga_latency
Throughput,3.43132040640559,catapult,LUT,2237,catapult_fpga_latency
Throughput,3.43132040640559,catapult,FF,336,catapult_fpga_latency
Throughput,3.43132040640559,catapult,DSP,1,catapult_fpga_latency
Throughput,3.43132040640559,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.23346897934935,catapult,CLB,658,catapult_fpga_latency
Throughput,2.23346897934935,catapult,LUT,3914,catapult_fpga_latency
Throughput,2.23346897934935,catapult,FF,454,catapult_fpga_latency
Throughput,2.23346897934935,catapult,DSP,1,catapult_fpga_latency
Throughput,2.23346897934935,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.38258615431534,catapult,CLB,798,catapult_fpga_latency
Throughput,2.38258615431534,catapult,LUT,4625,catapult_fpga_latency
Throughput,2.38258615431534,catapult,FF,401,catapult_fpga_latency
Throughput,2.38258615431534,catapult,DSP,1,catapult_fpga_latency
Throughput,2.38258615431534,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.889213122806,catapult,CLB,749,catapult_fpga_latency
Throughput,2.889213122806,catapult,LUT,4303,catapult_fpga_latency
Throughput,2.889213122806,catapult,FF,345,catapult_fpga_latency
Throughput,2.889213122806,catapult,DSP,1,catapult_fpga_latency
Throughput,2.889213122806,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.98282192851369,catapult,CLB,697,catapult_fpga_latency
Throughput,2.98282192851369,catapult,LUT,4265,catapult_fpga_latency
Throughput,2.98282192851369,catapult,FF,348,catapult_fpga_latency
Throughput,2.98282192851369,catapult,DSP,1,catapult_fpga_latency
Throughput,2.98282192851369,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.39703914068498,catapult,CLB,754,catapult_fpga_latency
Throughput,3.39703914068498,catapult,LUT,4550,catapult_fpga_latency
Throughput,3.39703914068498,catapult,FF,349,catapult_fpga_latency
Throughput,3.39703914068498,catapult,DSP,1,catapult_fpga_latency
Throughput,3.39703914068498,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.17751842166305,catapult,CLB,727,catapult_fpga_latency
Throughput,3.17751842166305,catapult,LUT,4342,catapult_fpga_latency
Throughput,3.17751842166305,catapult,FF,351,catapult_fpga_latency
Throughput,3.17751842166305,catapult,DSP,1,catapult_fpga_latency
Throughput,3.17751842166305,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.17947544385017,catapult,CLB,514,catapult_fpga_latency
Throughput,2.17947544385017,catapult,LUT,2889,catapult_fpga_latency
Throughput,2.17947544385017,catapult,FF,472,catapult_fpga_latency
Throughput,2.17947544385017,catapult,DSP,1,catapult_fpga_latency
Throughput,2.17947544385017,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.74019899325089,catapult,CLB,592,catapult_fpga_latency
Throughput,2.74019899325089,catapult,LUT,3450,catapult_fpga_latency
Throughput,2.74019899325089,catapult,FF,426,catapult_fpga_latency
Throughput,2.74019899325089,catapult,DSP,1,catapult_fpga_latency
Throughput,2.74019899325089,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.69003771432875,catapult,CLB,422,catapult_fpga_latency
Throughput,2.69003771432875,catapult,LUT,2646,catapult_fpga_latency
Throughput,2.69003771432875,catapult,FF,367,catapult_fpga_latency
Throughput,2.69003771432875,catapult,DSP,1,catapult_fpga_latency
Throughput,2.69003771432875,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.12201457356403,catapult,CLB,468,catapult_fpga_latency
Throughput,3.12201457356403,catapult,LUT,2576,catapult_fpga_latency
Throughput,3.12201457356403,catapult,FF,370,catapult_fpga_latency
Throughput,3.12201457356403,catapult,DSP,1,catapult_fpga_latency
Throughput,3.12201457356403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.19492900867743,catapult,CLB,519,catapult_fpga_latency
Throughput,3.19492900867743,catapult,LUT,2619,catapult_fpga_latency
Throughput,3.19492900867743,catapult,FF,375,catapult_fpga_latency
Throughput,3.19492900867743,catapult,DSP,1,catapult_fpga_latency
Throughput,3.19492900867743,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.20751327910498,catapult,CLB,498,catapult_fpga_latency
Throughput,3.20751327910498,catapult,LUT,2638,catapult_fpga_latency
Throughput,3.20751327910498,catapult,FF,376,catapult_fpga_latency
Throughput,3.20751327910498,catapult,DSP,1,catapult_fpga_latency
Throughput,3.20751327910498,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.18993287855727,catapult,CLB,585,catapult_fpga_latency
Throughput,2.18993287855727,catapult,LUT,3488,catapult_fpga_latency
Throughput,2.18993287855727,catapult,FF,403,catapult_fpga_latency
Throughput,2.18993287855727,catapult,DSP,1,catapult_fpga_latency
Throughput,2.18993287855727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4609145250558,catapult,CLB,606,catapult_fpga_latency
Throughput,2.4609145250558,catapult,LUT,3687,catapult_fpga_latency
Throughput,2.4609145250558,catapult,FF,441,catapult_fpga_latency
Throughput,2.4609145250558,catapult,DSP,1,catapult_fpga_latency
Throughput,2.4609145250558,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.14076270281475,catapult,CLB,700,catapult_fpga_latency
Throughput,3.14076270281475,catapult,LUT,3922,catapult_fpga_latency
Throughput,3.14076270281475,catapult,FF,393,catapult_fpga_latency
Throughput,3.14076270281475,catapult,DSP,1,catapult_fpga_latency
Throughput,3.14076270281475,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.02902716734466,catapult,CLB,580,catapult_fpga_latency
Throughput,3.02902716734466,catapult,LUT,3383,catapult_fpga_latency
Throughput,3.02902716734466,catapult,FF,387,catapult_fpga_latency
Throughput,3.02902716734466,catapult,DSP,1,catapult_fpga_latency
Throughput,3.02902716734466,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3486029628439,catapult,CLB,628,catapult_fpga_latency
Throughput,3.3486029628439,catapult,LUT,3682,catapult_fpga_latency
Throughput,3.3486029628439,catapult,FF,388,catapult_fpga_latency
Throughput,3.3486029628439,catapult,DSP,1,catapult_fpga_latency
Throughput,3.3486029628439,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.6726763894653,catapult,CLB,596,catapult_fpga_latency
Throughput,3.6726763894653,catapult,LUT,3453,catapult_fpga_latency
Throughput,3.6726763894653,catapult,FF,395,catapult_fpga_latency
Throughput,3.6726763894653,catapult,DSP,1,catapult_fpga_latency
Throughput,3.6726763894653,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.24082103682789,catapult,CLB,561,catapult_fpga_latency
Throughput,2.24082103682789,catapult,LUT,3121,catapult_fpga_latency
Throughput,2.24082103682789,catapult,FF,502,catapult_fpga_latency
Throughput,2.24082103682789,catapult,DSP,1,catapult_fpga_latency
Throughput,2.24082103682789,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.61537737280112,catapult,CLB,526,catapult_fpga_latency
Throughput,2.61537737280112,catapult,LUT,2979,catapult_fpga_latency
Throughput,2.61537737280112,catapult,FF,461,catapult_fpga_latency
Throughput,2.61537737280112,catapult,DSP,1,catapult_fpga_latency
Throughput,2.61537737280112,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.66906526665297,catapult,CLB,421,catapult_fpga_latency
Throughput,2.66906526665297,catapult,LUT,2496,catapult_fpga_latency
Throughput,2.66906526665297,catapult,FF,403,catapult_fpga_latency
Throughput,2.66906526665297,catapult,DSP,1,catapult_fpga_latency
Throughput,2.66906526665297,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.36473755047106,catapult,CLB,503,catapult_fpga_latency
Throughput,3.36473755047106,catapult,LUT,2593,catapult_fpga_latency
Throughput,3.36473755047106,catapult,FF,407,catapult_fpga_latency
Throughput,3.36473755047106,catapult,DSP,1,catapult_fpga_latency
Throughput,3.36473755047106,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.19273588730919,catapult,CLB,461,catapult_fpga_latency
Throughput,3.19273588730919,catapult,LUT,2489,catapult_fpga_latency
Throughput,3.19273588730919,catapult,FF,407,catapult_fpga_latency
Throughput,3.19273588730919,catapult,DSP,1,catapult_fpga_latency
Throughput,3.19273588730919,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5576680197664,catapult,CLB,442,catapult_fpga_latency
Throughput,3.5576680197664,catapult,LUT,2467,catapult_fpga_latency
Throughput,3.5576680197664,catapult,FF,408,catapult_fpga_latency
Throughput,3.5576680197664,catapult,DSP,1,catapult_fpga_latency
Throughput,3.5576680197664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02565286791933,catapult,CLB,968,catapult_fpga_latency
Throughput,2.02565286791933,catapult,LUT,6158,catapult_fpga_latency
Throughput,2.02565286791933,catapult,FF,365,catapult_fpga_latency
Throughput,2.02565286791933,catapult,DSP,1,catapult_fpga_latency
Throughput,2.02565286791933,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.47586649137532,catapult,CLB,1044,catapult_fpga_latency
Throughput,2.47586649137532,catapult,LUT,6333,catapult_fpga_latency
Throughput,2.47586649137532,catapult,FF,339,catapult_fpga_latency
Throughput,2.47586649137532,catapult,DSP,1,catapult_fpga_latency
Throughput,2.47586649137532,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.02837588201448,catapult,CLB,1004,catapult_fpga_latency
Throughput,3.02837588201448,catapult,LUT,6047,catapult_fpga_latency
Throughput,3.02837588201448,catapult,FF,300,catapult_fpga_latency
Throughput,3.02837588201448,catapult,DSP,1,catapult_fpga_latency
Throughput,3.02837588201448,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.20463518433062,catapult,CLB,929,catapult_fpga_latency
Throughput,3.20463518433062,catapult,LUT,5608,catapult_fpga_latency
Throughput,3.20463518433062,catapult,FF,290,catapult_fpga_latency
Throughput,3.20463518433062,catapult,DSP,1,catapult_fpga_latency
Throughput,3.20463518433062,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38235493079702,catapult,CLB,935,catapult_fpga_latency
Throughput,3.38235493079702,catapult,LUT,5464,catapult_fpga_latency
Throughput,3.38235493079702,catapult,FF,286,catapult_fpga_latency
Throughput,3.38235493079702,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38235493079702,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.156127305551,catapult,CLB,923,catapult_fpga_latency
Throughput,3.156127305551,catapult,LUT,5519,catapult_fpga_latency
Throughput,3.156127305551,catapult,FF,288,catapult_fpga_latency
Throughput,3.156127305551,catapult,DSP,1,catapult_fpga_latency
Throughput,3.156127305551,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.18826042049612,catapult,CLB,495,catapult_fpga_latency
Throughput,2.18826042049612,catapult,LUT,2972,catapult_fpga_latency
Throughput,2.18826042049612,catapult,FF,449,catapult_fpga_latency
Throughput,2.18826042049612,catapult,DSP,1,catapult_fpga_latency
Throughput,2.18826042049612,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.48919688551686,catapult,CLB,581,catapult_fpga_latency
Throughput,2.48919688551686,catapult,LUT,3055,catapult_fpga_latency
Throughput,2.48919688551686,catapult,FF,416,catapult_fpga_latency
Throughput,2.48919688551686,catapult,DSP,1,catapult_fpga_latency
Throughput,2.48919688551686,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.74644541302419,catapult,CLB,443,catapult_fpga_latency
Throughput,2.74644541302419,catapult,LUT,2326,catapult_fpga_latency
Throughput,2.74644541302419,catapult,FF,311,catapult_fpga_latency
Throughput,2.74644541302419,catapult,DSP,1,catapult_fpga_latency
Throughput,2.74644541302419,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9128702258057,catapult,CLB,426,catapult_fpga_latency
Throughput,2.9128702258057,catapult,LUT,2352,catapult_fpga_latency
Throughput,2.9128702258057,catapult,FF,312,catapult_fpga_latency
Throughput,2.9128702258057,catapult,DSP,1,catapult_fpga_latency
Throughput,2.9128702258057,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.34239121352198,catapult,CLB,466,catapult_fpga_latency
Throughput,3.34239121352198,catapult,LUT,2385,catapult_fpga_latency
Throughput,3.34239121352198,catapult,FF,308,catapult_fpga_latency
Throughput,3.34239121352198,catapult,DSP,1,catapult_fpga_latency
Throughput,3.34239121352198,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.26926660542241,catapult,CLB,480,catapult_fpga_latency
Throughput,3.26926660542241,catapult,LUT,2502,catapult_fpga_latency
Throughput,3.26926660542241,catapult,FF,309,catapult_fpga_latency
Throughput,3.26926660542241,catapult,DSP,1,catapult_fpga_latency
Throughput,3.26926660542241,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.16266717417256,catapult,CLB,673,catapult_fpga_latency
Throughput,2.16266717417256,catapult,LUT,4213,catapult_fpga_latency
Throughput,2.16266717417256,catapult,FF,571,catapult_fpga_latency
Throughput,2.16266717417256,catapult,DSP,1,catapult_fpga_latency
Throughput,2.16266717417256,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6306720577906,catapult,CLB,625,catapult_fpga_latency
Throughput,2.6306720577906,catapult,LUT,3423,catapult_fpga_latency
Throughput,2.6306720577906,catapult,FF,451,catapult_fpga_latency
Throughput,2.6306720577906,catapult,DSP,1,catapult_fpga_latency
Throughput,2.6306720577906,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.86588790939209,catapult,CLB,515,catapult_fpga_latency
Throughput,2.86588790939209,catapult,LUT,3079,catapult_fpga_latency
Throughput,2.86588790939209,catapult,FF,346,catapult_fpga_latency
Throughput,2.86588790939209,catapult,DSP,1,catapult_fpga_latency
Throughput,2.86588790939209,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.99700898503294,catapult,CLB,503,catapult_fpga_latency
Throughput,2.99700898503294,catapult,LUT,2985,catapult_fpga_latency
Throughput,2.99700898503294,catapult,FF,346,catapult_fpga_latency
Throughput,2.99700898503294,catapult,DSP,1,catapult_fpga_latency
Throughput,2.99700898503294,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3715396272414,catapult,CLB,485,catapult_fpga_latency
Throughput,2.3715396272414,catapult,LUT,3010,catapult_fpga_latency
Throughput,2.3715396272414,catapult,FF,349,catapult_fpga_latency
Throughput,2.3715396272414,catapult,DSP,1,catapult_fpga_latency
Throughput,2.3715396272414,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.21311981081151,catapult,CLB,491,catapult_fpga_latency
Throughput,3.21311981081151,catapult,LUT,2884,catapult_fpga_latency
Throughput,3.21311981081151,catapult,FF,349,catapult_fpga_latency
Throughput,3.21311981081151,catapult,DSP,1,catapult_fpga_latency
Throughput,3.21311981081151,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.12468501544646,catapult,CLB,693,catapult_fpga_latency
Throughput,2.12468501544646,catapult,LUT,4296,catapult_fpga_latency
Throughput,2.12468501544646,catapult,FF,591,catapult_fpga_latency
Throughput,2.12468501544646,catapult,DSP,1,catapult_fpga_latency
Throughput,2.12468501544646,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.56227612112392,catapult,CLB,579,catapult_fpga_latency
Throughput,2.56227612112392,catapult,LUT,3382,catapult_fpga_latency
Throughput,2.56227612112392,catapult,FF,459,catapult_fpga_latency
Throughput,2.56227612112392,catapult,DSP,1,catapult_fpga_latency
Throughput,2.56227612112392,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.78831917331913,catapult,CLB,530,catapult_fpga_latency
Throughput,2.78831917331913,catapult,LUT,2871,catapult_fpga_latency
Throughput,2.78831917331913,catapult,FF,350,catapult_fpga_latency
Throughput,2.78831917331913,catapult,DSP,1,catapult_fpga_latency
Throughput,2.78831917331913,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.92586730021447,catapult,CLB,501,catapult_fpga_latency
Throughput,2.92586730021447,catapult,LUT,2874,catapult_fpga_latency
Throughput,2.92586730021447,catapult,FF,352,catapult_fpga_latency
Throughput,2.92586730021447,catapult,DSP,1,catapult_fpga_latency
Throughput,2.92586730021447,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.04223226834922,catapult,CLB,545,catapult_fpga_latency
Throughput,3.04223226834922,catapult,LUT,3042,catapult_fpga_latency
Throughput,3.04223226834922,catapult,FF,354,catapult_fpga_latency
Throughput,3.04223226834922,catapult,DSP,1,catapult_fpga_latency
Throughput,3.04223226834922,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.30784090608378,catapult,CLB,559,catapult_fpga_latency
Throughput,3.30784090608378,catapult,LUT,2973,catapult_fpga_latency
Throughput,3.30784090608378,catapult,FF,355,catapult_fpga_latency
Throughput,3.30784090608378,catapult,DSP,1,catapult_fpga_latency
Throughput,3.30784090608378,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.13259176009196,catapult,CLB,737,catapult_fpga_latency
Throughput,2.13259176009196,catapult,LUT,4672,catapult_fpga_latency
Throughput,2.13259176009196,catapult,FF,610,catapult_fpga_latency
Throughput,2.13259176009196,catapult,DSP,1,catapult_fpga_latency
Throughput,2.13259176009196,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.26619650643147,catapult,CLB,837,catapult_fpga_latency
Throughput,2.26619650643147,catapult,LUT,5203,catapult_fpga_latency
Throughput,2.26619650643147,catapult,FF,507,catapult_fpga_latency
Throughput,2.26619650643147,catapult,DSP,1,catapult_fpga_latency
Throughput,2.26619650643147,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.63765944651354,catapult,CLB,748,catapult_fpga_latency
Throughput,2.63765944651354,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.63765944651354,catapult,FF,393,catapult_fpga_latency
Throughput,2.63765944651354,catapult,DSP,1,catapult_fpga_latency
Throughput,2.63765944651354,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.81036236812375,catapult,CLB,827,catapult_fpga_latency
Throughput,2.81036236812375,catapult,LUT,5082,catapult_fpga_latency
Throughput,2.81036236812375,catapult,FF,396,catapult_fpga_latency
Throughput,2.81036236812375,catapult,DSP,1,catapult_fpga_latency
Throughput,2.81036236812375,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.92407065724336,catapult,CLB,732,catapult_fpga_latency
Throughput,2.92407065724336,catapult,LUT,4934,catapult_fpga_latency
Throughput,2.92407065724336,catapult,FF,394,catapult_fpga_latency
Throughput,2.92407065724336,catapult,DSP,1,catapult_fpga_latency
Throughput,2.92407065724336,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.06432633849774,catapult,CLB,805,catapult_fpga_latency
Throughput,3.06432633849774,catapult,LUT,4986,catapult_fpga_latency
Throughput,3.06432633849774,catapult,FF,398,catapult_fpga_latency
Throughput,3.06432633849774,catapult,DSP,1,catapult_fpga_latency
Throughput,3.06432633849774,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09350427493573,catapult,CLB,745,catapult_fpga_latency
Throughput,2.09350427493573,catapult,LUT,4367,catapult_fpga_latency
Throughput,2.09350427493573,catapult,FF,619,catapult_fpga_latency
Throughput,2.09350427493573,catapult,DSP,1,catapult_fpga_latency
Throughput,2.09350427493573,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.50538030420328,catapult,CLB,749,catapult_fpga_latency
Throughput,2.50538030420328,catapult,LUT,4152,catapult_fpga_latency
Throughput,2.50538030420328,catapult,FF,495,catapult_fpga_latency
Throughput,2.50538030420328,catapult,DSP,1,catapult_fpga_latency
Throughput,2.50538030420328,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.89587476609645,catapult,CLB,514,catapult_fpga_latency
Throughput,1.89587476609645,catapult,LUT,3161,catapult_fpga_latency
Throughput,1.89587476609645,catapult,FF,392,catapult_fpga_latency
Throughput,1.89587476609645,catapult,DSP,1,catapult_fpga_latency
Throughput,1.89587476609645,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.94886955085768,catapult,CLB,538,catapult_fpga_latency
Throughput,2.94886955085768,catapult,LUT,3349,catapult_fpga_latency
Throughput,2.94886955085768,catapult,FF,390,catapult_fpga_latency
Throughput,2.94886955085768,catapult,DSP,1,catapult_fpga_latency
Throughput,2.94886955085768,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.06351900300838,catapult,CLB,593,catapult_fpga_latency
Throughput,3.06351900300838,catapult,LUT,3267,catapult_fpga_latency
Throughput,3.06351900300838,catapult,FF,391,catapult_fpga_latency
Throughput,3.06351900300838,catapult,DSP,1,catapult_fpga_latency
Throughput,3.06351900300838,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.14562349403275,catapult,CLB,565,catapult_fpga_latency
Throughput,3.14562349403275,catapult,LUT,3079,catapult_fpga_latency
Throughput,3.14562349403275,catapult,FF,392,catapult_fpga_latency
Throughput,3.14562349403275,catapult,DSP,1,catapult_fpga_latency
Throughput,3.14562349403275,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.10051378567198,catapult,CLB,800,catapult_fpga_latency
Throughput,2.10051378567198,catapult,LUT,4833,catapult_fpga_latency
Throughput,2.10051378567198,catapult,FF,550,catapult_fpga_latency
Throughput,2.10051378567198,catapult,DSP,1,catapult_fpga_latency
Throughput,2.10051378567198,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.46632236806408,catapult,CLB,885,catapult_fpga_latency
Throughput,2.46632236806408,catapult,LUT,5244,catapult_fpga_latency
Throughput,2.46632236806408,catapult,FF,521,catapult_fpga_latency
Throughput,2.46632236806408,catapult,DSP,1,catapult_fpga_latency
Throughput,2.46632236806408,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.68922026058544,catapult,CLB,696,catapult_fpga_latency
Throughput,2.68922026058544,catapult,LUT,4085,catapult_fpga_latency
Throughput,2.68922026058544,catapult,FF,414,catapult_fpga_latency
Throughput,2.68922026058544,catapult,DSP,1,catapult_fpga_latency
Throughput,2.68922026058544,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.91881321054859,catapult,CLB,711,catapult_fpga_latency
Throughput,2.91881321054859,catapult,LUT,3986,catapult_fpga_latency
Throughput,2.91881321054859,catapult,FF,416,catapult_fpga_latency
Throughput,2.91881321054859,catapult,DSP,1,catapult_fpga_latency
Throughput,2.91881321054859,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.97493321274937,catapult,CLB,700,catapult_fpga_latency
Throughput,2.97493321274937,catapult,LUT,4223,catapult_fpga_latency
Throughput,2.97493321274937,catapult,FF,418,catapult_fpga_latency
Throughput,2.97493321274937,catapult,DSP,1,catapult_fpga_latency
Throughput,2.97493321274937,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.16454694763624,catapult,CLB,718,catapult_fpga_latency
Throughput,3.16454694763624,catapult,LUT,4265,catapult_fpga_latency
Throughput,3.16454694763624,catapult,FF,419,catapult_fpga_latency
Throughput,3.16454694763624,catapult,DSP,1,catapult_fpga_latency
Throughput,3.16454694763624,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.06197896369061,catapult,CLB,775,catapult_fpga_latency
Throughput,2.06197896369061,catapult,LUT,4567,catapult_fpga_latency
Throughput,2.06197896369061,catapult,FF,661,catapult_fpga_latency
Throughput,2.06197896369061,catapult,DSP,1,catapult_fpga_latency
Throughput,2.06197896369061,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.44111422217557,catapult,CLB,681,catapult_fpga_latency
Throughput,2.44111422217557,catapult,LUT,3797,catapult_fpga_latency
Throughput,2.44111422217557,catapult,FF,531,catapult_fpga_latency
Throughput,2.44111422217557,catapult,DSP,1,catapult_fpga_latency
Throughput,2.44111422217557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.71204827445929,catapult,CLB,637,catapult_fpga_latency
Throughput,2.71204827445929,catapult,LUT,3273,catapult_fpga_latency
Throughput,2.71204827445929,catapult,FF,422,catapult_fpga_latency
Throughput,2.71204827445929,catapult,DSP,1,catapult_fpga_latency
Throughput,2.71204827445929,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.120085864763,catapult,CLB,643,catapult_fpga_latency
Throughput,3.120085864763,catapult,LUT,3177,catapult_fpga_latency
Throughput,3.120085864763,catapult,FF,424,catapult_fpga_latency
Throughput,3.120085864763,catapult,DSP,1,catapult_fpga_latency
Throughput,3.120085864763,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.05141326205232,catapult,CLB,523,catapult_fpga_latency
Throughput,3.05141326205232,catapult,LUT,3177,catapult_fpga_latency
Throughput,3.05141326205232,catapult,FF,426,catapult_fpga_latency
Throughput,3.05141326205232,catapult,DSP,1,catapult_fpga_latency
Throughput,3.05141326205232,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.15785152413704,catapult,CLB,651,catapult_fpga_latency
Throughput,3.15785152413704,catapult,LUT,3237,catapult_fpga_latency
Throughput,3.15785152413704,catapult,FF,427,catapult_fpga_latency
Throughput,3.15785152413704,catapult,DSP,1,catapult_fpga_latency
Throughput,3.15785152413704,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.79052311923452,catapult,CLB,1229,catapult_fpga_latency
Throughput,1.79052311923452,catapult,LUT,7795,catapult_fpga_latency
Throughput,1.79052311923452,catapult,FF,559,catapult_fpga_latency
Throughput,1.79052311923452,catapult,DSP,1,catapult_fpga_latency
Throughput,1.79052311923452,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.26073510062532,catapult,CLB,1096,catapult_fpga_latency
Throughput,2.26073510062532,catapult,LUT,7095,catapult_fpga_latency
Throughput,2.26073510062532,catapult,FF,479,catapult_fpga_latency
Throughput,2.26073510062532,catapult,DSP,1,catapult_fpga_latency
Throughput,2.26073510062532,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.61647910872256,catapult,CLB,1257,catapult_fpga_latency
Throughput,2.61647910872256,catapult,LUT,8356,catapult_fpga_latency
Throughput,2.61647910872256,catapult,FF,388,catapult_fpga_latency
Throughput,2.61647910872256,catapult,DSP,1,catapult_fpga_latency
Throughput,2.61647910872256,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.83304577918675,catapult,CLB,1118,catapult_fpga_latency
Throughput,2.83304577918675,catapult,LUT,7570,catapult_fpga_latency
Throughput,2.83304577918675,catapult,FF,353,catapult_fpga_latency
Throughput,2.83304577918675,catapult,DSP,1,catapult_fpga_latency
Throughput,2.83304577918675,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9434533183021,catapult,CLB,1217,catapult_fpga_latency
Throughput,2.9434533183021,catapult,LUT,8103,catapult_fpga_latency
Throughput,2.9434533183021,catapult,FF,389,catapult_fpga_latency
Throughput,2.9434533183021,catapult,DSP,1,catapult_fpga_latency
Throughput,2.9434533183021,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.97987097158693,catapult,CLB,1317,catapult_fpga_latency
Throughput,2.97987097158693,catapult,LUT,8298,catapult_fpga_latency
Throughput,2.97987097158693,catapult,FF,387,catapult_fpga_latency
Throughput,2.97987097158693,catapult,DSP,1,catapult_fpga_latency
Throughput,2.97987097158693,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.23982726452136,catapult,CLB,718,catapult_fpga_latency
Throughput,2.23982726452136,catapult,LUT,4097,catapult_fpga_latency
Throughput,2.23982726452136,catapult,FF,441,catapult_fpga_latency
Throughput,2.23982726452136,catapult,DSP,1,catapult_fpga_latency
Throughput,2.23982726452136,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.57408208232944,catapult,CLB,678,catapult_fpga_latency
Throughput,2.57408208232944,catapult,LUT,3889,catapult_fpga_latency
Throughput,2.57408208232944,catapult,FF,415,catapult_fpga_latency
Throughput,2.57408208232944,catapult,DSP,1,catapult_fpga_latency
Throughput,2.57408208232944,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.84217676634181,catapult,CLB,599,catapult_fpga_latency
Throughput,2.84217676634181,catapult,LUT,3052,catapult_fpga_latency
Throughput,2.84217676634181,catapult,FF,330,catapult_fpga_latency
Throughput,2.84217676634181,catapult,DSP,1,catapult_fpga_latency
Throughput,2.84217676634181,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.13628081003861,catapult,CLB,560,catapult_fpga_latency
Throughput,3.13628081003861,catapult,LUT,3005,catapult_fpga_latency
Throughput,3.13628081003861,catapult,FF,331,catapult_fpga_latency
Throughput,3.13628081003861,catapult,DSP,1,catapult_fpga_latency
Throughput,3.13628081003861,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.40688804625191,catapult,CLB,609,catapult_fpga_latency
Throughput,3.40688804625191,catapult,LUT,3108,catapult_fpga_latency
Throughput,3.40688804625191,catapult,FF,327,catapult_fpga_latency
Throughput,3.40688804625191,catapult,DSP,1,catapult_fpga_latency
Throughput,3.40688804625191,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.38610005925675,catapult,CLB,666,catapult_fpga_latency
Throughput,3.38610005925675,catapult,LUT,3073,catapult_fpga_latency
Throughput,3.38610005925675,catapult,FF,328,catapult_fpga_latency
Throughput,3.38610005925675,catapult,DSP,1,catapult_fpga_latency
Throughput,3.38610005925675,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.20164903512731,catapult,CLB,956,catapult_fpga_latency
Throughput,2.20164903512731,catapult,LUT,5162,catapult_fpga_latency
Throughput,2.20164903512731,catapult,FF,602,catapult_fpga_latency
Throughput,2.20164903512731,catapult,DSP,1,catapult_fpga_latency
Throughput,2.20164903512731,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.31619273502987,catapult,CLB,834,catapult_fpga_latency
Throughput,2.31619273502987,catapult,LUT,4480,catapult_fpga_latency
Throughput,2.31619273502987,catapult,FF,445,catapult_fpga_latency
Throughput,2.31619273502987,catapult,DSP,1,catapult_fpga_latency
Throughput,2.31619273502987,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.89648540461005,catapult,CLB,641,catapult_fpga_latency
Throughput,2.89648540461005,catapult,LUT,3532,catapult_fpga_latency
Throughput,2.89648540461005,catapult,FF,362,catapult_fpga_latency
Throughput,2.89648540461005,catapult,DSP,1,catapult_fpga_latency
Throughput,2.89648540461005,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.19538841543884,catapult,CLB,664,catapult_fpga_latency
Throughput,3.19538841543884,catapult,LUT,3618,catapult_fpga_latency
Throughput,3.19538841543884,catapult,FF,368,catapult_fpga_latency
Throughput,3.19538841543884,catapult,DSP,1,catapult_fpga_latency
Throughput,3.19538841543884,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.17036595534223,catapult,CLB,593,catapult_fpga_latency
Throughput,3.17036595534223,catapult,LUT,3424,catapult_fpga_latency
Throughput,3.17036595534223,catapult,FF,366,catapult_fpga_latency
Throughput,3.17036595534223,catapult,DSP,1,catapult_fpga_latency
Throughput,3.17036595534223,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.33943336494664,catapult,CLB,583,catapult_fpga_latency
Throughput,3.33943336494664,catapult,LUT,3487,catapult_fpga_latency
Throughput,3.33943336494664,catapult,FF,368,catapult_fpga_latency
Throughput,3.33943336494664,catapult,DSP,1,catapult_fpga_latency
Throughput,3.33943336494664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.10225803535578,catapult,CLB,848,catapult_fpga_latency
Throughput,2.10225803535578,catapult,LUT,4887,catapult_fpga_latency
Throughput,2.10225803535578,catapult,FF,610,catapult_fpga_latency
Throughput,2.10225803535578,catapult,DSP,1,catapult_fpga_latency
Throughput,2.10225803535578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.57698086076315,catapult,CLB,686,catapult_fpga_latency
Throughput,2.57698086076315,catapult,LUT,4043,catapult_fpga_latency
Throughput,2.57698086076315,catapult,FF,461,catapult_fpga_latency
Throughput,2.57698086076315,catapult,DSP,1,catapult_fpga_latency
Throughput,2.57698086076315,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.81548177116327,catapult,CLB,599,catapult_fpga_latency
Throughput,2.81548177116327,catapult,LUT,3497,catapult_fpga_latency
Throughput,2.81548177116327,catapult,FF,371,catapult_fpga_latency
Throughput,2.81548177116327,catapult,DSP,1,catapult_fpga_latency
Throughput,2.81548177116327,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.04528954613005,catapult,CLB,560,catapult_fpga_latency
Throughput,3.04528954613005,catapult,LUT,3390,catapult_fpga_latency
Throughput,3.04528954613005,catapult,FF,374,catapult_fpga_latency
Throughput,3.04528954613005,catapult,DSP,1,catapult_fpga_latency
Throughput,3.04528954613005,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.29436104220406,catapult,CLB,679,catapult_fpga_latency
Throughput,3.29436104220406,catapult,LUT,3440,catapult_fpga_latency
Throughput,3.29436104220406,catapult,FF,375,catapult_fpga_latency
Throughput,3.29436104220406,catapult,DSP,1,catapult_fpga_latency
Throughput,3.29436104220406,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.35409518251309,catapult,CLB,650,catapult_fpga_latency
Throughput,3.35409518251309,catapult,LUT,3478,catapult_fpga_latency
Throughput,3.35409518251309,catapult,FF,380,catapult_fpga_latency
Throughput,3.35409518251309,catapult,DSP,1,catapult_fpga_latency
Throughput,3.35409518251309,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.11889097246501,catapult,CLB,1113,catapult_fpga_latency
Throughput,2.11889097246501,catapult,LUT,6157,catapult_fpga_latency
Throughput,2.11889097246501,catapult,FF,645,catapult_fpga_latency
Throughput,2.11889097246501,catapult,DSP,1,catapult_fpga_latency
Throughput,2.11889097246501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.35361680294108,catapult,CLB,1171,catapult_fpga_latency
Throughput,2.35361680294108,catapult,LUT,7124,catapult_fpga_latency
Throughput,2.35361680294108,catapult,FF,495,catapult_fpga_latency
Throughput,2.35361680294108,catapult,DSP,1,catapult_fpga_latency
Throughput,2.35361680294108,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.71048986683363,catapult,CLB,879,catapult_fpga_latency
Throughput,2.71048986683363,catapult,LUT,5498,catapult_fpga_latency
Throughput,2.71048986683363,catapult,FF,398,catapult_fpga_latency
Throughput,2.71048986683363,catapult,DSP,1,catapult_fpga_latency
Throughput,2.71048986683363,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.02805492891641,catapult,CLB,956,catapult_fpga_latency
Throughput,3.02805492891641,catapult,LUT,5847,catapult_fpga_latency
Throughput,3.02805492891641,catapult,FF,398,catapult_fpga_latency
Throughput,3.02805492891641,catapult,DSP,1,catapult_fpga_latency
Throughput,3.02805492891641,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.03429358611022,catapult,CLB,908,catapult_fpga_latency
Throughput,3.03429358611022,catapult,LUT,5964,catapult_fpga_latency
Throughput,3.03429358611022,catapult,FF,402,catapult_fpga_latency
Throughput,3.03429358611022,catapult,DSP,1,catapult_fpga_latency
Throughput,3.03429358611022,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.14031886797785,catapult,CLB,923,catapult_fpga_latency
Throughput,3.14031886797785,catapult,LUT,5893,catapult_fpga_latency
Throughput,3.14031886797785,catapult,FF,406,catapult_fpga_latency
Throughput,3.14031886797785,catapult,DSP,1,catapult_fpga_latency
Throughput,3.14031886797785,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9602769479272,catapult,CLB,900,catapult_fpga_latency
Throughput,1.9602769479272,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.9602769479272,catapult,FF,639,catapult_fpga_latency
Throughput,1.9602769479272,catapult,DSP,1,catapult_fpga_latency
Throughput,1.9602769479272,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.52510586506339,catapult,CLB,886,catapult_fpga_latency
Throughput,2.52510586506339,catapult,LUT,5043,catapult_fpga_latency
Throughput,2.52510586506339,catapult,FF,498,catapult_fpga_latency
Throughput,2.52510586506339,catapult,DSP,1,catapult_fpga_latency
Throughput,2.52510586506339,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.83691162452907,catapult,CLB,876,catapult_fpga_latency
Throughput,2.83691162452907,catapult,LUT,4284,catapult_fpga_latency
Throughput,2.83691162452907,catapult,FF,403,catapult_fpga_latency
Throughput,2.83691162452907,catapult,DSP,1,catapult_fpga_latency
Throughput,2.83691162452907,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.33310001633219,catapult,CLB,721,catapult_fpga_latency
Throughput,3.33310001633219,catapult,LUT,4367,catapult_fpga_latency
Throughput,3.33310001633219,catapult,FF,406,catapult_fpga_latency
Throughput,3.33310001633219,catapult,DSP,1,catapult_fpga_latency
Throughput,3.33310001633219,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.14931864491117,catapult,CLB,807,catapult_fpga_latency
Throughput,3.14931864491117,catapult,LUT,4348,catapult_fpga_latency
Throughput,3.14931864491117,catapult,FF,407,catapult_fpga_latency
Throughput,3.14931864491117,catapult,DSP,1,catapult_fpga_latency
Throughput,3.14931864491117,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.35218378012356,catapult,CLB,732,catapult_fpga_latency
Throughput,3.35218378012356,catapult,LUT,4099,catapult_fpga_latency
Throughput,3.35218378012356,catapult,FF,408,catapult_fpga_latency
Throughput,3.35218378012356,catapult,DSP,1,catapult_fpga_latency
Throughput,3.35218378012356,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.17172715288742,catapult,CLB,1063,catapult_fpga_latency
Throughput,2.17172715288742,catapult,LUT,6317,catapult_fpga_latency
Throughput,2.17172715288742,catapult,FF,570,catapult_fpga_latency
Throughput,2.17172715288742,catapult,DSP,1,catapult_fpga_latency
Throughput,2.17172715288742,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51325111651181,catapult,CLB,1012,catapult_fpga_latency
Throughput,2.51325111651181,catapult,LUT,5892,catapult_fpga_latency
Throughput,2.51325111651181,catapult,FF,517,catapult_fpga_latency
Throughput,2.51325111651181,catapult,DSP,1,catapult_fpga_latency
Throughput,2.51325111651181,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.55815321802884,catapult,CLB,734,catapult_fpga_latency
Throughput,2.55815321802884,catapult,LUT,4793,catapult_fpga_latency
Throughput,2.55815321802884,catapult,FF,437,catapult_fpga_latency
Throughput,2.55815321802884,catapult,DSP,1,catapult_fpga_latency
Throughput,2.55815321802884,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.23485360670003,catapult,CLB,827,catapult_fpga_latency
Throughput,3.23485360670003,catapult,LUT,4781,catapult_fpga_latency
Throughput,3.23485360670003,catapult,FF,434,catapult_fpga_latency
Throughput,3.23485360670003,catapult,DSP,1,catapult_fpga_latency
Throughput,3.23485360670003,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.17286061940585,catapult,CLB,758,catapult_fpga_latency
Throughput,3.17286061940585,catapult,LUT,4925,catapult_fpga_latency
Throughput,3.17286061940585,catapult,FF,435,catapult_fpga_latency
Throughput,3.17286061940585,catapult,DSP,1,catapult_fpga_latency
Throughput,3.17286061940585,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.125,catapult,CLB,747,catapult_fpga_latency
Throughput,3.125,catapult,LUT,4848,catapult_fpga_latency
Throughput,3.125,catapult,FF,438,catapult_fpga_latency
Throughput,3.125,catapult,DSP,1,catapult_fpga_latency
Throughput,3.125,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.04710805045712,catapult,CLB,894,catapult_fpga_latency
Throughput,2.04710805045712,catapult,LUT,5388,catapult_fpga_latency
Throughput,2.04710805045712,catapult,FF,669,catapult_fpga_latency
Throughput,2.04710805045712,catapult,DSP,1,catapult_fpga_latency
Throughput,2.04710805045712,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.48699302647155,catapult,CLB,752,catapult_fpga_latency
Throughput,2.48699302647155,catapult,LUT,4523,catapult_fpga_latency
Throughput,2.48699302647155,catapult,FF,533,catapult_fpga_latency
Throughput,2.48699302647155,catapult,DSP,1,catapult_fpga_latency
Throughput,2.48699302647155,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.87933844319929,catapult,CLB,816,catapult_fpga_latency
Throughput,2.87933844319929,catapult,LUT,4010,catapult_fpga_latency
Throughput,2.87933844319929,catapult,FF,443,catapult_fpga_latency
Throughput,2.87933844319929,catapult,DSP,1,catapult_fpga_latency
Throughput,2.87933844319929,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.11484754378697,catapult,CLB,682,catapult_fpga_latency
Throughput,3.11484754378697,catapult,LUT,3849,catapult_fpga_latency
Throughput,3.11484754378697,catapult,FF,446,catapult_fpga_latency
Throughput,3.11484754378697,catapult,DSP,1,catapult_fpga_latency
Throughput,3.11484754378697,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.89691333883747,catapult,CLB,606,catapult_fpga_latency
Throughput,2.89691333883747,catapult,LUT,3839,catapult_fpga_latency
Throughput,2.89691333883747,catapult,FF,447,catapult_fpga_latency
Throughput,2.89691333883747,catapult,DSP,1,catapult_fpga_latency
Throughput,2.89691333883747,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.36222606263155,catapult,CLB,669,catapult_fpga_latency
Throughput,3.36222606263155,catapult,LUT,4014,catapult_fpga_latency
Throughput,3.36222606263155,catapult,FF,448,catapult_fpga_latency
Throughput,3.36222606263155,catapult,DSP,1,catapult_fpga_latency
Throughput,3.36222606263155,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.06389403142485,catapult,CLB,1524,catapult_fpga_latency
Throughput,2.06389403142485,catapult,LUT,9474,catapult_fpga_latency
Throughput,2.06389403142485,catapult,FF,591,catapult_fpga_latency
Throughput,2.06389403142485,catapult,DSP,1,catapult_fpga_latency
Throughput,2.06389403142485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.35190633768201,catapult,CLB,1675,catapult_fpga_latency
Throughput,2.35190633768201,catapult,LUT,10446,catapult_fpga_latency
Throughput,2.35190633768201,catapult,FF,532,catapult_fpga_latency
Throughput,2.35190633768201,catapult,DSP,1,catapult_fpga_latency
Throughput,2.35190633768201,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.68139647128224,catapult,CLB,1349,catapult_fpga_latency
Throughput,2.68139647128224,catapult,LUT,8792,catapult_fpga_latency
Throughput,2.68139647128224,catapult,FF,363,catapult_fpga_latency
Throughput,2.68139647128224,catapult,DSP,1,catapult_fpga_latency
Throughput,2.68139647128224,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.84962798106707,catapult,CLB,1339,catapult_fpga_latency
Throughput,2.84962798106707,catapult,LUT,9136,catapult_fpga_latency
Throughput,2.84962798106707,catapult,FF,400,catapult_fpga_latency
Throughput,2.84962798106707,catapult,DSP,1,catapult_fpga_latency
Throughput,2.84962798106707,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.96246263594,catapult,CLB,1334,catapult_fpga_latency
Throughput,2.96246263594,catapult,LUT,8984,catapult_fpga_latency
Throughput,2.96246263594,catapult,FF,359,catapult_fpga_latency
Throughput,2.96246263594,catapult,DSP,1,catapult_fpga_latency
Throughput,2.96246263594,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.11481843723329,catapult,CLB,1253,catapult_fpga_latency
Throughput,3.11481843723329,catapult,LUT,8546,catapult_fpga_latency
Throughput,3.11481843723329,catapult,FF,365,catapult_fpga_latency
Throughput,3.11481843723329,catapult,DSP,1,catapult_fpga_latency
Throughput,3.11481843723329,catapult,BRAM,0,catapult_fpga_latency
