# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../radix10adder.srcs/sources_1/new/radix_10_add.vhd" \

# Do not sort compile order
nosort
