

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Dec 20 02:31:50 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.454 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    25805|    25805| 0.103 ms | 0.103 ms |  25806|  25806| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                       |                                                                      |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                Instance                               |                                Module                                |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |timedistributed_ss_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_U0  |timedistributed_ss_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s  |    25805|    25805| 0.103 ms | 0.103 ms |  25805|  25805|   none  |
        +-----------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        -|       -|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |      114|    256|    18931|    6450|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |      114|    256|    18931|    6450|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        8|      8|        2|       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        4|      4|        1|   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-------+------+-----+
    |                                Instance                               |                                Module                                | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-------+------+-----+
    |timedistributed_ss_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_U0  |timedistributed_ss_ap_fixed_16_8_5_3_0_ap_fixed_16_8_5_3_0_config2_s  |      114|    256|  18931|  6450|    0|
    +-----------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-------+------+-----+
    |Total                                                                  |                                                                      |      114|    256|  18931|  6450|    0|
    +-----------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|input_3_V_V_dout       |  in |   16|   ap_fifo  |   input_3_V_V  |    pointer   |
|input_3_V_V_empty_n    |  in |    1|   ap_fifo  |   input_3_V_V  |    pointer   |
|input_3_V_V_read       | out |    1|   ap_fifo  |   input_3_V_V  |    pointer   |
|layer2_out_V_V_din     | out |   16|   ap_fifo  | layer2_out_V_V |    pointer   |
|layer2_out_V_V_full_n  |  in |    1|   ap_fifo  | layer2_out_V_V |    pointer   |
|layer2_out_V_V_write   | out |    1|   ap_fifo  | layer2_out_V_V |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    myproject   | return value |
+-----------------------+-----+-----+------------+----------------+--------------+

