<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_usart0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usart0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__usart0_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__usart0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#ada147ade37266f9a0fc9f84e6c3b5df5">REG_USART0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024000U)</td></tr>
<tr class="memdesc:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Control Register  <a href="#ada147ade37266f9a0fc9f84e6c3b5df5">More...</a><br /></td></tr>
<tr class="separator:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#acd12dedbcc2b20a6c17d4eccbcc8b915">REG_USART0_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024004U)</td></tr>
<tr class="memdesc:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Mode Register  <a href="#acd12dedbcc2b20a6c17d4eccbcc8b915">More...</a><br /></td></tr>
<tr class="separator:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d103319b8e7cb97109fabf6e74a64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#ab0d103319b8e7cb97109fabf6e74a64d">REG_USART0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024008U)</td></tr>
<tr class="memdesc:ab0d103319b8e7cb97109fabf6e74a64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Interrupt Enable Register  <a href="#ab0d103319b8e7cb97109fabf6e74a64d">More...</a><br /></td></tr>
<tr class="separator:ab0d103319b8e7cb97109fabf6e74a64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2891d797c3626b5eae492aa34cf07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a9a2891d797c3626b5eae492aa34cf07b">REG_USART0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002400CU)</td></tr>
<tr class="memdesc:a9a2891d797c3626b5eae492aa34cf07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Interrupt Disable Register  <a href="#a9a2891d797c3626b5eae492aa34cf07b">More...</a><br /></td></tr>
<tr class="separator:a9a2891d797c3626b5eae492aa34cf07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1281c2157839ae280b1687dd8f3d7924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a1281c2157839ae280b1687dd8f3d7924">REG_USART0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024010U)</td></tr>
<tr class="memdesc:a1281c2157839ae280b1687dd8f3d7924"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Interrupt Mask Register  <a href="#a1281c2157839ae280b1687dd8f3d7924">More...</a><br /></td></tr>
<tr class="separator:a1281c2157839ae280b1687dd8f3d7924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a3afd1d3c8c37c11e4258ce915e8d5c22">REG_USART0_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024014U)</td></tr>
<tr class="memdesc:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Channel Status Register  <a href="#a3afd1d3c8c37c11e4258ce915e8d5c22">More...</a><br /></td></tr>
<tr class="separator:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3074301be31119b62dfd4cb69aa46a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#ae3074301be31119b62dfd4cb69aa46a3">REG_USART0_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024018U)</td></tr>
<tr class="memdesc:ae3074301be31119b62dfd4cb69aa46a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Holding Register  <a href="#ae3074301be31119b62dfd4cb69aa46a3">More...</a><br /></td></tr>
<tr class="separator:ae3074301be31119b62dfd4cb69aa46a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ee15e0c2bfef889c6913896aa955c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#ae8ee15e0c2bfef889c6913896aa955c3">REG_USART0_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002401CU)</td></tr>
<tr class="memdesc:ae8ee15e0c2bfef889c6913896aa955c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Holding Register  <a href="#ae8ee15e0c2bfef889c6913896aa955c3">More...</a><br /></td></tr>
<tr class="separator:ae8ee15e0c2bfef889c6913896aa955c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55df9019f1745aff84d2383b186769f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a55df9019f1745aff84d2383b186769f3">REG_USART0_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024020U)</td></tr>
<tr class="memdesc:a55df9019f1745aff84d2383b186769f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Baud Rate Generator Register  <a href="#a55df9019f1745aff84d2383b186769f3">More...</a><br /></td></tr>
<tr class="separator:a55df9019f1745aff84d2383b186769f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a123e8a7713d61aae093502ee0a20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a46a123e8a7713d61aae093502ee0a20e">REG_USART0_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024024U)</td></tr>
<tr class="memdesc:a46a123e8a7713d61aae093502ee0a20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receiver Time-out Register  <a href="#a46a123e8a7713d61aae093502ee0a20e">More...</a><br /></td></tr>
<tr class="separator:a46a123e8a7713d61aae093502ee0a20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d4805521b8c4f73fd73ad56466d880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a43d4805521b8c4f73fd73ad56466d880">REG_USART0_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024028U)</td></tr>
<tr class="memdesc:a43d4805521b8c4f73fd73ad56466d880"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmitter Timeguard Register  <a href="#a43d4805521b8c4f73fd73ad56466d880">More...</a><br /></td></tr>
<tr class="separator:a43d4805521b8c4f73fd73ad56466d880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20a137cd812296cd1e756dd50c5c96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#ae20a137cd812296cd1e756dd50c5c96c">REG_USART0_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024040U)</td></tr>
<tr class="memdesc:ae20a137cd812296cd1e756dd50c5c96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) FI DI Ratio Register  <a href="#ae20a137cd812296cd1e756dd50c5c96c">More...</a><br /></td></tr>
<tr class="separator:ae20a137cd812296cd1e756dd50c5c96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94791baa16bbff4d08c2d2699b04151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#ab94791baa16bbff4d08c2d2699b04151">REG_USART0_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024044U)</td></tr>
<tr class="memdesc:ab94791baa16bbff4d08c2d2699b04151"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Number of Errors Register  <a href="#ab94791baa16bbff4d08c2d2699b04151">More...</a><br /></td></tr>
<tr class="separator:ab94791baa16bbff4d08c2d2699b04151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b6bb7e6130b8dc234c2eda47ccbdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a710b6bb7e6130b8dc234c2eda47ccbdd">REG_USART0_IF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002404CU)</td></tr>
<tr class="memdesc:a710b6bb7e6130b8dc234c2eda47ccbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) IrDA Filter Register  <a href="#a710b6bb7e6130b8dc234c2eda47ccbdd">More...</a><br /></td></tr>
<tr class="separator:a710b6bb7e6130b8dc234c2eda47ccbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a0113a18f5cac55899128b8b21de75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a27a0113a18f5cac55899128b8b21de75">REG_USART0_MAN</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024050U)</td></tr>
<tr class="memdesc:a27a0113a18f5cac55899128b8b21de75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Manchester Configuration Register  <a href="#a27a0113a18f5cac55899128b8b21de75">More...</a><br /></td></tr>
<tr class="separator:a27a0113a18f5cac55899128b8b21de75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdaccd1da350007ed2be6138c059170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#aabdaccd1da350007ed2be6138c059170">REG_USART0_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024054U)</td></tr>
<tr class="memdesc:aabdaccd1da350007ed2be6138c059170"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LIN Mode Register  <a href="#aabdaccd1da350007ed2be6138c059170">More...</a><br /></td></tr>
<tr class="separator:aabdaccd1da350007ed2be6138c059170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1878765172146f916a4a42b187e4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a2c1878765172146f916a4a42b187e4a8">REG_USART0_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024058U)</td></tr>
<tr class="memdesc:a2c1878765172146f916a4a42b187e4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LIN Identifier Register  <a href="#a2c1878765172146f916a4a42b187e4a8">More...</a><br /></td></tr>
<tr class="separator:a2c1878765172146f916a4a42b187e4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4f2f3d0542ec987c879fa55619e0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#afb4f2f3d0542ec987c879fa55619e0ed">REG_USART0_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002405CU)</td></tr>
<tr class="memdesc:afb4f2f3d0542ec987c879fa55619e0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LIN Baud Rate Register  <a href="#afb4f2f3d0542ec987c879fa55619e0ed">More...</a><br /></td></tr>
<tr class="separator:afb4f2f3d0542ec987c879fa55619e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9906a2c476067bae46111869c8d294a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#aa9906a2c476067bae46111869c8d294a">REG_USART0_LONMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024060U)</td></tr>
<tr class="memdesc:aa9906a2c476067bae46111869c8d294a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON Mode Register  <a href="#aa9906a2c476067bae46111869c8d294a">More...</a><br /></td></tr>
<tr class="separator:aa9906a2c476067bae46111869c8d294a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51260d2c5a26cd9de4800cec8e839692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a51260d2c5a26cd9de4800cec8e839692">REG_USART0_LONPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024064U)</td></tr>
<tr class="memdesc:a51260d2c5a26cd9de4800cec8e839692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON Preamble Register  <a href="#a51260d2c5a26cd9de4800cec8e839692">More...</a><br /></td></tr>
<tr class="separator:a51260d2c5a26cd9de4800cec8e839692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cda3eea2b4b627865a91b7d2dbcc420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a8cda3eea2b4b627865a91b7d2dbcc420">REG_USART0_LONDL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024068U)</td></tr>
<tr class="memdesc:a8cda3eea2b4b627865a91b7d2dbcc420"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON Data Length Register  <a href="#a8cda3eea2b4b627865a91b7d2dbcc420">More...</a><br /></td></tr>
<tr class="separator:a8cda3eea2b4b627865a91b7d2dbcc420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca79b24922c1f244584641d0a7ec9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a5ca79b24922c1f244584641d0a7ec9c8">REG_USART0_LONL2HDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002406CU)</td></tr>
<tr class="memdesc:a5ca79b24922c1f244584641d0a7ec9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON L2HDR Register  <a href="#a5ca79b24922c1f244584641d0a7ec9c8">More...</a><br /></td></tr>
<tr class="separator:a5ca79b24922c1f244584641d0a7ec9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb8e22e801731aacc1792af36181647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a8bb8e22e801731aacc1792af36181647">REG_USART0_LONBL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024070U)</td></tr>
<tr class="memdesc:a8bb8e22e801731aacc1792af36181647"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON Backlog Register  <a href="#a8bb8e22e801731aacc1792af36181647">More...</a><br /></td></tr>
<tr class="separator:a8bb8e22e801731aacc1792af36181647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdbd3e4e9de80de1ed372a90d1be13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#afbdbd3e4e9de80de1ed372a90d1be13f">REG_USART0_LONB1TX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024074U)</td></tr>
<tr class="memdesc:afbdbd3e4e9de80de1ed372a90d1be13f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON Beta1 Tx Register  <a href="#afbdbd3e4e9de80de1ed372a90d1be13f">More...</a><br /></td></tr>
<tr class="separator:afbdbd3e4e9de80de1ed372a90d1be13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99ad1eb426446a2e88a40dcefce58e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#ab99ad1eb426446a2e88a40dcefce58e1">REG_USART0_LONB1RX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024078U)</td></tr>
<tr class="memdesc:ab99ad1eb426446a2e88a40dcefce58e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON Beta1 Rx Register  <a href="#ab99ad1eb426446a2e88a40dcefce58e1">More...</a><br /></td></tr>
<tr class="separator:ab99ad1eb426446a2e88a40dcefce58e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ecf8ee7a1021e84887a1a063c663a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#aa2ecf8ee7a1021e84887a1a063c663a5">REG_USART0_LONPRIO</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002407CU)</td></tr>
<tr class="memdesc:aa2ecf8ee7a1021e84887a1a063c663a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON Priority Register  <a href="#aa2ecf8ee7a1021e84887a1a063c663a5">More...</a><br /></td></tr>
<tr class="separator:aa2ecf8ee7a1021e84887a1a063c663a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b93d9546836709999607dff79980088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a1b93d9546836709999607dff79980088">REG_USART0_IDTTX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024080U)</td></tr>
<tr class="memdesc:a1b93d9546836709999607dff79980088"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON IDT Tx Register  <a href="#a1b93d9546836709999607dff79980088">More...</a><br /></td></tr>
<tr class="separator:a1b93d9546836709999607dff79980088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefee98e0da7063215186714c75848d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#aefee98e0da7063215186714c75848d9d">REG_USART0_IDTRX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024084U)</td></tr>
<tr class="memdesc:aefee98e0da7063215186714c75848d9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LON IDT Rx Register  <a href="#aefee98e0da7063215186714c75848d9d">More...</a><br /></td></tr>
<tr class="separator:aefee98e0da7063215186714c75848d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626f804ee8394a9c237cfbb78c918ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a626f804ee8394a9c237cfbb78c918ff9">REG_USART0_ICDIFF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024088U)</td></tr>
<tr class="memdesc:a626f804ee8394a9c237cfbb78c918ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) IC DIFF Register  <a href="#a626f804ee8394a9c237cfbb78c918ff9">More...</a><br /></td></tr>
<tr class="separator:a626f804ee8394a9c237cfbb78c918ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33523548f4bce97d9e57df7cd8e8c7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#a33523548f4bce97d9e57df7cd8e8c7da">REG_USART0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400240E4U)</td></tr>
<tr class="memdesc:a33523548f4bce97d9e57df7cd8e8c7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Write Protection Mode Register  <a href="#a33523548f4bce97d9e57df7cd8e8c7da">More...</a><br /></td></tr>
<tr class="separator:a33523548f4bce97d9e57df7cd8e8c7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2810357a88537d91063a73000efb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__usart0_8h.xhtml#aad2810357a88537d91063a73000efb30">REG_USART0_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400240E8U)</td></tr>
<tr class="memdesc:aad2810357a88537d91063a73000efb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Write Protection Status Register  <a href="#aad2810357a88537d91063a73000efb30">More...</a><br /></td></tr>
<tr class="separator:aad2810357a88537d91063a73000efb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a55df9019f1745aff84d2383b186769f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55df9019f1745aff84d2383b186769f3">&sect;&nbsp;</a></span>REG_USART0_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Baud Rate Generator Register </p>

</div>
</div>
<a id="ada147ade37266f9a0fc9f84e6c3b5df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada147ade37266f9a0fc9f84e6c3b5df5">&sect;&nbsp;</a></span>REG_USART0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Control Register </p>

</div>
</div>
<a id="a3afd1d3c8c37c11e4258ce915e8d5c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afd1d3c8c37c11e4258ce915e8d5c22">&sect;&nbsp;</a></span>REG_USART0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_CSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Channel Status Register </p>

</div>
</div>
<a id="ae20a137cd812296cd1e756dd50c5c96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20a137cd812296cd1e756dd50c5c96c">&sect;&nbsp;</a></span>REG_USART0_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) FI DI Ratio Register </p>

</div>
</div>
<a id="a626f804ee8394a9c237cfbb78c918ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626f804ee8394a9c237cfbb78c918ff9">&sect;&nbsp;</a></span>REG_USART0_ICDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_ICDIFF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) IC DIFF Register </p>

</div>
</div>
<a id="a9a2891d797c3626b5eae492aa34cf07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2891d797c3626b5eae492aa34cf07b">&sect;&nbsp;</a></span>REG_USART0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Interrupt Disable Register </p>

</div>
</div>
<a id="aefee98e0da7063215186714c75848d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefee98e0da7063215186714c75848d9d">&sect;&nbsp;</a></span>REG_USART0_IDTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IDTRX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON IDT Rx Register </p>

</div>
</div>
<a id="a1b93d9546836709999607dff79980088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b93d9546836709999607dff79980088">&sect;&nbsp;</a></span>REG_USART0_IDTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IDTTX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON IDT Tx Register </p>

</div>
</div>
<a id="ab0d103319b8e7cb97109fabf6e74a64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d103319b8e7cb97109fabf6e74a64d">&sect;&nbsp;</a></span>REG_USART0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40024008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Interrupt Enable Register </p>

</div>
</div>
<a id="a710b6bb7e6130b8dc234c2eda47ccbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710b6bb7e6130b8dc234c2eda47ccbdd">&sect;&nbsp;</a></span>REG_USART0_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) IrDA Filter Register </p>

</div>
</div>
<a id="a1281c2157839ae280b1687dd8f3d7924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1281c2157839ae280b1687dd8f3d7924">&sect;&nbsp;</a></span>REG_USART0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Interrupt Mask Register </p>

</div>
</div>
<a id="afb4f2f3d0542ec987c879fa55619e0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4f2f3d0542ec987c879fa55619e0ed">&sect;&nbsp;</a></span>REG_USART0_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002405CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LIN Baud Rate Register </p>

</div>
</div>
<a id="a2c1878765172146f916a4a42b187e4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1878765172146f916a4a42b187e4a8">&sect;&nbsp;</a></span>REG_USART0_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LIN Identifier Register </p>

</div>
</div>
<a id="aabdaccd1da350007ed2be6138c059170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabdaccd1da350007ed2be6138c059170">&sect;&nbsp;</a></span>REG_USART0_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LIN Mode Register </p>

</div>
</div>
<a id="ab99ad1eb426446a2e88a40dcefce58e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab99ad1eb426446a2e88a40dcefce58e1">&sect;&nbsp;</a></span>REG_USART0_LONB1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONB1RX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024078U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON Beta1 Rx Register </p>

</div>
</div>
<a id="afbdbd3e4e9de80de1ed372a90d1be13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdbd3e4e9de80de1ed372a90d1be13f">&sect;&nbsp;</a></span>REG_USART0_LONB1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONB1TX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON Beta1 Tx Register </p>

</div>
</div>
<a id="a8bb8e22e801731aacc1792af36181647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb8e22e801731aacc1792af36181647">&sect;&nbsp;</a></span>REG_USART0_LONBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONBL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON Backlog Register </p>

</div>
</div>
<a id="a8cda3eea2b4b627865a91b7d2dbcc420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cda3eea2b4b627865a91b7d2dbcc420">&sect;&nbsp;</a></span>REG_USART0_LONDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONDL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON Data Length Register </p>

</div>
</div>
<a id="a5ca79b24922c1f244584641d0a7ec9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca79b24922c1f244584641d0a7ec9c8">&sect;&nbsp;</a></span>REG_USART0_LONL2HDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONL2HDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002406CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON L2HDR Register </p>

</div>
</div>
<a id="aa9906a2c476067bae46111869c8d294a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9906a2c476067bae46111869c8d294a">&sect;&nbsp;</a></span>REG_USART0_LONMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON Mode Register </p>

</div>
</div>
<a id="a51260d2c5a26cd9de4800cec8e839692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51260d2c5a26cd9de4800cec8e839692">&sect;&nbsp;</a></span>REG_USART0_LONPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONPR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON Preamble Register </p>

</div>
</div>
<a id="aa2ecf8ee7a1021e84887a1a063c663a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ecf8ee7a1021e84887a1a063c663a5">&sect;&nbsp;</a></span>REG_USART0_LONPRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LONPRIO&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002407CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LON Priority Register </p>

</div>
</div>
<a id="a27a0113a18f5cac55899128b8b21de75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a0113a18f5cac55899128b8b21de75">&sect;&nbsp;</a></span>REG_USART0_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_MAN&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Manchester Configuration Register </p>

</div>
</div>
<a id="acd12dedbcc2b20a6c17d4eccbcc8b915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd12dedbcc2b20a6c17d4eccbcc8b915">&sect;&nbsp;</a></span>REG_USART0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Mode Register </p>

</div>
</div>
<a id="ab94791baa16bbff4d08c2d2699b04151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94791baa16bbff4d08c2d2699b04151">&sect;&nbsp;</a></span>REG_USART0_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_NER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Number of Errors Register </p>

</div>
</div>
<a id="ae3074301be31119b62dfd4cb69aa46a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3074301be31119b62dfd4cb69aa46a3">&sect;&nbsp;</a></span>REG_USART0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40024018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Holding Register </p>

</div>
</div>
<a id="a46a123e8a7713d61aae093502ee0a20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a123e8a7713d61aae093502ee0a20e">&sect;&nbsp;</a></span>REG_USART0_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receiver Time-out Register </p>

</div>
</div>
<a id="ae8ee15e0c2bfef889c6913896aa955c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ee15e0c2bfef889c6913896aa955c3">&sect;&nbsp;</a></span>REG_USART0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_THR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Holding Register </p>

</div>
</div>
<a id="a43d4805521b8c4f73fd73ad56466d880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d4805521b8c4f73fd73ad56466d880">&sect;&nbsp;</a></span>REG_USART0_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40024028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmitter Timeguard Register </p>

</div>
</div>
<a id="a33523548f4bce97d9e57df7cd8e8c7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33523548f4bce97d9e57df7cd8e8c7da">&sect;&nbsp;</a></span>REG_USART0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400240E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Write Protection Mode Register </p>

</div>
</div>
<a id="aad2810357a88537d91063a73000efb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2810357a88537d91063a73000efb30">&sect;&nbsp;</a></span>REG_USART0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400240E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
