module wideexpr_00826(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $unsigned((ctrl[6]?(-((u6)+(u5)))|(3'sb111):+((ctrl[6]?$signed($signed((ctrl[1]?s4:2'sb10))):(s7)<<<(5'b11000)))));
  assign y1 = 3'sb000;
  assign y2 = 5'sb10000;
  assign y3 = $signed((ctrl[4]?(-({{1{$unsigned(((s5)>>(2'sb01))^~((5'sb01110)>(5'b01010)))}},(3'sb100)>>(~|(((ctrl[5]?5'sb00011:s5))>((s7)^~(6'sb010110))))}))>>({2'b01,(ctrl[4]?-(({2{(ctrl[0]?s5:s1)}})&($signed(6'sb011101))):$signed(((ctrl[3]?s4:1'sb1))^~($signed(+(6'sb101010))))),({1{($unsigned((s4)<<<(u3)))<<<(((s4)<<<(s0))>>(s1))}})<<<(((ctrl[0]?((ctrl[6]?s2:s7))>>>((s6)>>(s7)):$signed(1'b0)))<<<((-((s0)<<<(1'sb0)))<<({s1,(s3)+(4'sb1111)}))),((((ctrl[3]?(4'sb1111)<<<(s5):-(s7)))<((3'sb010)^~(+(2'sb10))))<<(($unsigned((s0)<=(5'b00011)))<<<(((3'sb010)+(s4))<<<({2{1'sb0}}))))&(~&((s3)<<<(-((s6)==(6'sb001100)))))}):+({+(5'sb01111),(ctrl[0]?2'sb11:-(((ctrl[1]?$signed(2'sb00):1'sb0))<($signed(1'sb1))))})));
  assign y4 = 3'sb111;
  assign y5 = ((~^((ctrl[1]?(+({2{(ctrl[6]?(ctrl[3]?s5:s4):(s6)+(s4))}}))>=((ctrl[5]?$signed($signed(s5)):+({2{{1{u6}}}}))):s1)))+(({2{~&((ctrl[7]?s7:s2))}})^($signed(-(u0)))))<<((&((($signed((ctrl[4]?((s1)+(2'sb01))>>>(s3):s1)))^~(s5))<<<($signed(+({5'sb00001,(ctrl[1]?~|(s1):$unsigned(2'sb00))})))))^(~&({1{$unsigned(-((ctrl[6]?$signed((s3)^~(3'sb001)):((s6)^(s4))>>>(5'sb10110))))}})));
  assign y6 = s0;
  assign y7 = u1;
endmodule
