

================================================================
== Vitis HLS Report for 'cp_insertion'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2208|     2208|  7.353 us|  7.353 us|  2209|  2209|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |grp_cp_insertion_Pipeline_buf_fill_fu_88   |cp_insertion_Pipeline_buf_fill  |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_cp_insertion_Pipeline_cp_out_fu_108    |cp_insertion_Pipeline_cp_out    |      147|      147|  0.490 us|  0.490 us|   145|   145|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_cp_insertion_Pipeline_data_out_fu_128  |cp_insertion_Pipeline_data_out  |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     100|     369|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     530|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|     113|     903|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |grp_cp_insertion_Pipeline_buf_fill_fu_88   |cp_insertion_Pipeline_buf_fill  |        0|   0|  60|   88|    0|
    |grp_cp_insertion_Pipeline_cp_out_fu_108    |cp_insertion_Pipeline_cp_out    |        0|   0|  23|  135|    0|
    |grp_cp_insertion_Pipeline_data_out_fu_128  |cp_insertion_Pipeline_data_out  |        0|   0|  17|  146|    0|
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                                      |                                |        0|   0| 100|  369|    0|
    +-------------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_data_U    |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_data_1_U  |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_data_2_U  |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_data_3_U  |buf_data_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |buf_strb_U    |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    |buf_strb_1_U  |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    |buf_strb_2_U  |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    |buf_strb_3_U  |buf_strb_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    4|     1|         1024|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                        |        8|  0|   0|    0|  2048|  144|     8|        36864|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_cp_insertion_Pipeline_cp_out_fu_108_out_stream_TREADY    |       and|   0|  0|   2|           1|           1|
    |grp_cp_insertion_Pipeline_data_out_fu_128_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0|   4|           2|           2|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  59|         11|    1|         11|
    |buf_data_1_address0             |  20|          4|    8|         32|
    |buf_data_1_ce0                  |  20|          4|    1|          4|
    |buf_data_1_we0                  |   9|          2|    1|          2|
    |buf_data_2_address0             |  20|          4|    8|         32|
    |buf_data_2_ce0                  |  20|          4|    1|          4|
    |buf_data_2_we0                  |   9|          2|    1|          2|
    |buf_data_3_address0             |  20|          4|    8|         32|
    |buf_data_3_ce0                  |  20|          4|    1|          4|
    |buf_data_3_we0                  |   9|          2|    1|          2|
    |buf_data_address0               |  20|          4|    8|         32|
    |buf_data_ce0                    |  20|          4|    1|          4|
    |buf_data_we0                    |   9|          2|    1|          2|
    |buf_strb_1_address0             |  20|          4|    8|         32|
    |buf_strb_1_ce0                  |  20|          4|    1|          4|
    |buf_strb_1_we0                  |   9|          2|    1|          2|
    |buf_strb_2_address0             |  20|          4|    8|         32|
    |buf_strb_2_ce0                  |  20|          4|    1|          4|
    |buf_strb_2_we0                  |   9|          2|    1|          2|
    |buf_strb_3_address0             |  20|          4|    8|         32|
    |buf_strb_3_ce0                  |  20|          4|    1|          4|
    |buf_strb_3_we0                  |   9|          2|    1|          2|
    |buf_strb_address0               |  20|          4|    8|         32|
    |buf_strb_ce0                    |  20|          4|    1|          4|
    |buf_strb_we0                    |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice   |   9|          2|    1|          2|
    |out_stream_TDATA_int_regslice   |  14|          3|   32|         96|
    |out_stream_TKEEP_int_regslice   |  14|          3|    4|         12|
    |out_stream_TLAST_int_regslice   |  14|          3|    1|          3|
    |out_stream_TSTRB_int_regslice   |  14|          3|    4|         12|
    |out_stream_TVALID_int_regslice  |  14|          3|    1|          3|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 530|        108|  124|        443|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  10|   0|   10|          0|
    |grp_cp_insertion_Pipeline_buf_fill_fu_88_ap_start_reg   |   1|   0|    1|          0|
    |grp_cp_insertion_Pipeline_cp_out_fu_108_ap_start_reg    |   1|   0|    1|          0|
    |grp_cp_insertion_Pipeline_data_out_fu_128_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  13|   0|   13|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         cp_insertion|  return value|
|in_stream_TDATA    |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|in_stream_TVALID   |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TREADY   |  out|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TLAST    |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TKEEP    |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|in_stream_TSTRB    |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|out_stream_TDATA   |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID  |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TREADY  |   in|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TLAST   |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TKEEP   |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB   |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%buf_data = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 11 'alloca' 'buf_data' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%buf_data_1 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 12 'alloca' 'buf_data_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%buf_data_2 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 13 'alloca' 'buf_data_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%buf_data_3 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 14 'alloca' 'buf_data_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%buf_strb = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 15 'alloca' 'buf_strb' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%buf_strb_1 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 16 'alloca' 'buf_strb_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%buf_strb_2 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 17 'alloca' 'buf_strb_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%buf_strb_3 = alloca i64 1" [cp_insertion.cpp:51]   --->   Operation 18 'alloca' 'buf_strb_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 20 [2/2] (0.07ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_buf_fill, i4 %buf_strb_3, i4 %buf_strb_2, i4 %buf_strb_1, i4 %buf_strb, i32 %buf_data_3, i32 %buf_data_2, i32 %buf_data_1, i32 %buf_data, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 21 [1/2] (1.65ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_buf_fill, i4 %buf_strb_3, i4 %buf_strb_2, i4 %buf_strb_1, i4 %buf_strb, i32 %buf_data_3, i32 %buf_data_2, i32 %buf_data_1, i32 %buf_data, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%empty_17 = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_cp_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.25>
ST_6 : Operation 25 [1/2] (2.25ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_cp_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%empty_18 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_18' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_data_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.25>
ST_9 : Operation 29 [1/2] (2.25ns)   --->   "%call_ln0 = call void @cp_insertion_Pipeline_data_out, i32 %buf_data, i32 %buf_data_1, i32 %buf_data_2, i32 %buf_data_3, i4 %buf_strb, i4 %buf_strb_1, i4 %buf_strb_2, i4 %buf_strb_3, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 2.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [cp_insertion.cpp:42]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln42 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [cp_insertion.cpp:42]   --->   Operation 31 'specinterface' 'specinterface_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln56 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 0, i1 %out_stream_V_last_V, i1 0, i1 0, void @empty_2" [cp_insertion.cpp:56]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln56 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 0, i1 %in_stream_V_last_V, i1 0, i1 0, void @empty_3" [cp_insertion.cpp:56]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [cp_insertion.cpp:87]   --->   Operation 44 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_data                 (alloca             ) [ 00111111110]
buf_data_1               (alloca             ) [ 00111111110]
buf_data_2               (alloca             ) [ 00111111110]
buf_data_3               (alloca             ) [ 00111111110]
buf_strb                 (alloca             ) [ 00111111110]
buf_strb_1               (alloca             ) [ 00111111110]
buf_strb_2               (alloca             ) [ 00111111110]
buf_strb_3               (alloca             ) [ 00111111110]
empty                    (wait               ) [ 00000000000]
call_ln0                 (call               ) [ 00000000000]
empty_16                 (wait               ) [ 00000000000]
empty_17                 (wait               ) [ 00000000000]
call_ln0                 (call               ) [ 00000000000]
empty_18                 (wait               ) [ 00000000000]
empty_19                 (wait               ) [ 00000000000]
call_ln0                 (call               ) [ 00000000000]
spectopmodule_ln42       (spectopmodule      ) [ 00000000000]
specinterface_ln42       (specinterface      ) [ 00000000000]
specinterface_ln0        (specinterface      ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specinterface_ln0        (specinterface      ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specaxissidechannel_ln56 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln56 (specaxissidechannel) [ 00000000000]
ret_ln87                 (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_insertion_Pipeline_buf_fill"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_insertion_Pipeline_cp_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_insertion_Pipeline_data_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="buf_data_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buf_data_1_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_data_2_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_data_3_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf_strb_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_strb/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buf_strb_1_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_strb_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_strb_2_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_strb_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_strb_3_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_strb_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_cp_insertion_Pipeline_buf_fill_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="92" dir="0" index="3" bw="4" slack="2147483647"/>
<pin id="93" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="94" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="9" bw="32" slack="0"/>
<pin id="99" dir="0" index="10" bw="4" slack="0"/>
<pin id="100" dir="0" index="11" bw="4" slack="0"/>
<pin id="101" dir="0" index="12" bw="1" slack="0"/>
<pin id="102" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_cp_insertion_Pipeline_cp_out_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="116" dir="0" index="7" bw="4" slack="2147483647"/>
<pin id="117" dir="0" index="8" bw="4" slack="2147483647"/>
<pin id="118" dir="0" index="9" bw="32" slack="0"/>
<pin id="119" dir="0" index="10" bw="4" slack="0"/>
<pin id="120" dir="0" index="11" bw="4" slack="0"/>
<pin id="121" dir="0" index="12" bw="1" slack="0"/>
<pin id="122" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_cp_insertion_Pipeline_data_out_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="136" dir="0" index="7" bw="4" slack="2147483647"/>
<pin id="137" dir="0" index="8" bw="4" slack="2147483647"/>
<pin id="138" dir="0" index="9" bw="32" slack="0"/>
<pin id="139" dir="0" index="10" bw="4" slack="0"/>
<pin id="140" dir="0" index="11" bw="4" slack="0"/>
<pin id="141" dir="0" index="12" bw="1" slack="0"/>
<pin id="142" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="88" pin=9"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="88" pin=10"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="88" pin=11"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="88" pin=12"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="108" pin=11"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="108" pin=12"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="128" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {5 6 8 9 }
	Port: out_stream_V_keep_V | {5 6 8 9 }
	Port: out_stream_V_strb_V | {5 6 8 9 }
	Port: out_stream_V_last_V | {5 6 8 9 }
 - Input state : 
	Port: cp_insertion : in_stream_V_data_V | {2 3 }
	Port: cp_insertion : in_stream_V_keep_V | {2 3 }
	Port: cp_insertion : in_stream_V_strb_V | {2 3 }
	Port: cp_insertion : in_stream_V_last_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |  grp_cp_insertion_Pipeline_buf_fill_fu_88 |    0    |    57   |    36   |
|   call   |  grp_cp_insertion_Pipeline_cp_out_fu_108  |  3.416  |    83   |   156   |
|          | grp_cp_insertion_Pipeline_data_out_fu_128 |  3.416  |    78   |   166   |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |  6.832  |   218   |   358   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| buf_data |    1   |    0   |    0   |    0   |
|buf_data_1|    1   |    0   |    0   |    0   |
|buf_data_2|    1   |    0   |    0   |    0   |
|buf_data_3|    1   |    0   |    0   |    0   |
| buf_strb |    1   |    0   |    0   |    0   |
|buf_strb_1|    1   |    0   |    0   |    0   |
|buf_strb_2|    1   |    0   |    0   |    0   |
|buf_strb_3|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    8   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   218  |   358  |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    6   |   218  |   358  |    0   |
+-----------+--------+--------+--------+--------+--------+
