# Adolph-Align

![ç‰ˆæœ¬](https://img.shields.io/badge/version-1.0.3-blue)![è®¸å¯è¯](https://img.shields.io/badge/license-MIT-green)

ä¸€æ¬¾ä¸º Verilog/VHDL è®¾è®¡çš„ VS Code æ’ä»¶ï¼Œæä¾›ä¸€é”®å®ä¾‹åŒ–ã€ä»£ç å¯¹é½ã€æ–‡ä»¶æ ‘å¯¼èˆªå’Œä¿¡å·è·³è½¬ç­‰åŠŸèƒ½ï¼Œæ—¨åœ¨æå‡ HDL å¼€å‘æ•ˆç‡ã€‚

---
## å®‰è£…ä¾èµ–
- **JAVA**:  éœ€è¦å®‰è£…ä¾èµ–[Extension Pack for Java](https://marketplace.visualstudio.com/items?itemName=vscjava.vscode-java-pack)
---

## åŸå§‹ä»£ç è¦æ±‚
- **1**: æ¨¡å—å£°æ˜æ”¯æŒANSIå’ŒéANSIé£æ ¼ã€‚
- **2**: å‡½æ•°ã€ä»»åŠ¡å£°æ˜ä»…æ”¯æŒéANSIé£æ ¼ã€‚
- **3**: å†…éƒ¨ä¿¡å·/å‚æ•°å£°æ˜è¦æ±‚ä¸€ä¸ªå…³é”®å­—å£°æ˜ä¸€ä¸ªä¿¡å·ã€‚
- **4**: å°½é‡æ¯ä¸€ä¸ªåœ°æ–¹éƒ½æ·»åŠ begin/endå…³é”®å­—ã€‚
---

## ç°å­˜bug
- **1**: å‡½æ•°/ä»»åŠ¡å†…éƒ¨çš„ä¿¡å·å£°æ˜ä¸æ”¯æŒæ ¼å¼å¯¹é½å¤„ç†ã€‚
---

## âœ¨ ä¸»è¦åŠŸèƒ½

### 1. ä¸€é”®å®ä¾‹åŒ–
åœ¨å…‰æ ‡åœæ­¢ä½ç½® æŒ‰ä¸‹`alt + i`,å¯é€‰æ‹©ç”Ÿæˆå½“å‰å·¥ä½œåŒºä¸‹çš„ä»»æ„verilogæ¨¡å—çš„å®ä¾‹åŒ–å†…å®¹

### 2. æ™ºèƒ½ä»£ç å¯¹é½
åœ¨æ‰“å¼€çš„ Verilog æ–‡ä»¶ä¸­ï¼ŒæŒ‰ä¸‹ `Alt+A` è§¦å‘æ™ºèƒ½å¯¹é½ã€‚æ”¯æŒä»¥ä¸‹è¯­æ³•ç»“æ„ï¼š
- `parameter` / `localparam` å‚æ•°å£°æ˜
- `port` ç«¯å£å£°æ˜
- `reg` / `wire` / `integer` / `real` ç­‰å†…éƒ¨ä¿¡å·å£°æ˜
- äºŒç»´æ•°ç»„å£°æ˜
- `assign` è¿ç»­èµ‹å€¼è¯­å¥
- `initial` è¿‡ç¨‹å—
- `always` è¿›ç¨‹å—ï¼ˆæ”¯æŒ `if-else` / `case` / `for` çš„è‡ªåŠ¨ç¼©è¿›ï¼‰
- æ¨¡å—å®ä¾‹åŒ–
- é—¨çº§ä¾‹åŒ–
- `task`/`Function`/`generate`å£°æ˜

### 3. Verilog æ–‡ä»¶æ ‘
åœ¨ä¾§è¾¹æ æä¾›ä¸€ä¸ªæ¸…æ™°çš„æ¨¡å—/å®ä½“å±‚çº§è§†å›¾ï¼Œæ–¹ä¾¿å¿«é€Ÿå¯¼èˆªã€‚

### 4. å®šä¹‰è·³è½¬
-æŒ‰ä½ `Ctrl` å¹¶å•å‡»ä¿¡å·åï¼Œå³å¯è·³è½¬åˆ°å…¶å®šä¹‰ä½ç½®ã€‚ä»…æ”¯æŒ*.væ–‡ä»¶ï¼›
-åœ¨æ¨¡å—å£°æ˜ä¹‹å‰æ‚¬æµ®æ˜¾ç¤ºä¾‹åŒ–è¯¥æ¨¡å—çš„æ–‡ä»¶ï¼Œå•å‡»å¯è·³è½¬è‡³è¯¥æ¨¡å—è¢«å®ä¾‹åŒ–çš„ä½ç½®ã€‚

### 5. å†…ç½®ä»£ç ç‰‡æ®µ
æä¾›å¸¸ç”¨çš„ Verilog å’Œ VHDL ä»£ç ç‰‡æ®µï¼ŒåŠ é€Ÿå¼€å‘ã€‚
```c
// Verilog
zhushiã€defe_key_wordã€reg-Signalã€reg-x[x:00]  signal
wire-Signalã€wire-x[x:00]  signalã€task_key_wordã€case_key_word
input-Signalã€input-x[xx:00] Signal
output-s-wire Signalã€output-x-wire[xx:00] Signal
output-s-reg Signalã€output-x-reg [:00] Signal
repeat_key_wordã€localparam-cã€parameter-cã€defparam_key_word
if_a_key_wordã€else_if_tableã€else_a_key_wordã€begin_key_word
jsqã€jsq_2levelã€jsq_3levelã€shixu-fullã€shixu-lessã€Zuhe_logic
module-verilogã€my_testbenchã€head-verilog-selfã€start_doã€ztj_3_level
// VHDL
head-VHDL-selfã€module-VHDLã€vhdl-input-sã€vhdl-input-xã€vhdl-input-int
vhdl-output-Sã€vhdl-output-xã€vhdl-output-intã€vhdl-io-sã€vhdl-io-x
vhdl-constantã€vhdl-signal-sã€vhdl-signal-xã€vhdl-signal-intã€vhdl-note
vhdl-process-lessã€vhdl-process-fullã€vhdl-if-aã€vhdl-elsif-aã€vhdl-else-b
vhdl-caseã€vhdl-functionã€vhdl-procedureã€vhdl-componentã€vhdl-test-bench
vhdl-process-normalã€vhdl-file-opt
```
---

## âš™ï¸ é…ç½®é€‰é¡¹

æ‚¨å¯ä»¥åœ¨ VS Code çš„è®¾ç½®é¡µé¢æˆ– `settings.json` æ–‡ä»¶ä¸­è‡ªå®šä¹‰å¯¹é½è§„åˆ™ã€‚

*æç¤ºï¼šæ¯çº§ç¼©è¿›å›ºå®šä¸º4ä¸ªç©ºæ ¼ï¼Œæœªæ¥å¯èƒ½ä½œä¸ºå¯é…ç½®é¡¹ã€‚*

```json
{
    // ç«¯å£å¯¹é½ (Port Alignment)
    "verilog.formatter.ast.port_num2": 16, // è¡Œé¦– -> signed/unsigned
    "verilog.formatter.ast.port_num3": 24, // è¡Œé¦– -> ä½å®½ '['
    "verilog.formatter.ast.port_num4": 48, // è¡Œé¦– -> ä¿¡å·å
    "verilog.formatter.ast.port_num5": 80, // è¡Œé¦– -> è¡Œå°¾ç¬¦å· (, or ;)

    // å†…éƒ¨ä¿¡å·å¯¹é½ (Signal Alignment)
    "verilog.formatter.ast.signal_num2": 16, // è¡Œé¦– -> signed/unsigned
    "verilog.formatter.ast.signal_num3": 24, // è¡Œé¦– -> ä½å®½ '['
    "verilog.formatter.ast.signal_num4": 48, // è¡Œé¦– -> å˜é‡å
    "verilog.formatter.ast.signal_num5": 80, // è¡Œé¦– -> è¡Œå°¾ç¬¦å· (;)

    // å‚æ•°å¯¹é½ (Parameter Alignment)
    "verilog.formatter.ast.param_num2": 24, // è¡Œé¦– -> å‚æ•°å
    "verilog.formatter.ast.param_num3": 48, // è¡Œé¦– -> èµ‹å€¼ç¬¦å· (=)
    "verilog.formatter.ast.param_num4": 80, // è¡Œé¦– -> è¡Œå°¾ç¬¦å· (; , or //)

    // Assign è¯­å¥å¯¹é½ (Assign Statement Alignment)
    "verilog.formatter.ast.assign_num2": 12, // è¡Œé¦– -> å˜é‡å
    "verilog.formatter.ast.assign_num3": 48, // è¡Œé¦– -> èµ‹å€¼ç¬¦å· (=)
    "verilog.formatter.ast.assign_num4": 80, // è¡Œé¦– -> è¡Œå°¾ç¬¦å· (;)

    // æ¨¡å—å®ä¾‹åŒ–å¯¹é½ (Instance Alignment)
    "verilog.formatter.ast.inst_num2": 40, // ç«¯å£å '.' -> å·¦æ‹¬å· '('
    "verilog.formatter.ast.inst_num3": 80, // ç«¯å£å '.' -> å³æ‹¬å· ')'

    // ä½å®½æ ¼å¼ (Bit-width Formatting)
    "verilog.formatter.ast.upbound": 3, // ä½å®½ `[]` å†…å·¦ä¾§ç©ºæ ¼æ•°
    "verilog.formatter.ast.lowbound": 3, // ä½å®½ `[]` å†…å³ä¾§ç©ºæ ¼æ•°

    // Always å—å¯¹é½ (Always Block Alignment)
    "verilog.formatter.ast.always_lvalue_align": 28, // å·¦å€¼å˜é‡å¯¹é½åˆ—
    "verilog.formatter.ast.always_op_align": 32,     // èµ‹å€¼ç¬¦å·å¯¹é½åˆ—
    "verilog.formatter.ast.always_comment_align": 80, // è¡Œå°¾æ³¨é‡Šå¯¹é½åˆ—

    // Case è¯­å¥å¯¹é½ (Case Statement Alignment)
    "verilog.formatter.ast.case_colon_align": 20, // æ¡ä»¶ -> å†’å· ':' å¯¹é½åˆ—
    "verilog.formatter.ast.case_stmt_align": 28, // æ‰§è¡Œè¯­å¥å¯¹é½åˆ—
}

```
## âš ï¸ å…¼å®¹æ€§ä¸ä¾èµ–

- **å¹³å°ç¯å¢ƒ**: æœ¬æ’ä»¶ç›®å‰ä»…åœ¨win10 x64ç¯å¢ƒä¸‹æµ‹è¯•ï¼Œç†è®ºä¸Šå…¶ä»–win10ã€win11ç¯å¢ƒéƒ½æ”¯æŒï¼Œlinuxã€mac osç­‰å¹³å°æš‚ä¸æ”¯æŒã€‚

---

## ğŸ“œ æ›´æ–°æ—¥å¿—
### **v1.0.3**
- **ä¿®å¤**:  ä¿®å¤`always_lvalue_align`ï¼Œ`always_op_align`ä¸ç”Ÿæ•ˆçš„é—®é¢˜

### **v1.0.2**
- **æ–°å¢**:  case è¯­å¥æ–°å¢é…ç½®é¡¹ `case_stmt_align`ç”¨äºè¯­å¥åˆ—å¯¹é½

### **v1.0.1**
- **ä¿®å¤**:  case è¯­å¥çš„åˆ¤æ–­é€‰æ‹©åˆ†æ”¯ç°åœ¨æ”¯æŒç®€å•æ•°å€¼ã€è¡¨è¾¾å¼ã€å˜é‡

### **v1.0.0**
- **åˆç‰ˆå‘å¸ƒ**:  éœ€è¦å®‰è£…ä¾èµ–[Extension Pack for Java](https://marketplace.visualstudio.com/items?itemName=vscjava.vscode-java-pack)

---
## ğŸ“¦ ä»“åº“

é¡¹ç›®åœ°å€: **[adolph-align on GitHub](https://github.com/Qingling996/HDL-Formatter.git)**

---

## â¤ï¸ è‡´è°¢

æœ¬æ’ä»¶çš„å¼€å‘å‚è€ƒäº†ä»¥ä¸‹ä¼˜ç§€é¡¹ç›®ï¼š
- [Verilog Hdl Format](https://github.com/1391074994/Verilog-Hdl-Format.git)
- [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog Support](https://github.com/mshr-h/vscode-verilog-hdl-support.git)