# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do SimpleComputer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/BEN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:15 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/BEN.sv 
# -- Compiling module NZP_logic
# -- Compiling module BEN_logic
# 
# Top level modules:
# 	NZP_logic
# 	BEN_logic
# End time: 18:57:15 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:15 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:57:15 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:15 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/reg_file.sv 
# -- Compiling module reg_file
# -- Compiling module register
# 
# Top level modules:
# 	reg_file
# End time: 18:57:15 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:15 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/MUX.sv 
# -- Compiling module MUX_2_1
# -- Compiling module MUX_4_1
# -- Compiling module MUX_8_1
# 
# Top level modules:
# 	MUX_2_1
# 	MUX_4_1
# 	MUX_8_1
# End time: 18:57:15 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:15 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:57:15 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:16 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:57:16 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:16 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:57:16 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:16 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:57:16 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:16 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:57:16 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:16 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:57:16 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:16 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:57:16 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:17 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:57:17 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:17 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:57:17 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:17 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:57:17 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6 {C:/intelFPGA_lite/18.0/ECE385/Lab6/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:17 on Mar 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/ECE385/Lab6" C:/intelFPGA_lite/18.0/ECE385/Lab6/testbench2.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:57:17 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:57:17 on Mar 05,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.MUX_4_1
# Loading work.MUX_2_1
# Loading work.reg_file
# Loading work.register
# Loading work.MUX_8_1
# Loading work.ALU
# Loading work.NZP_logic
# Loading work.BEN_logic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.0/ECE385/Lab6/slc3.sv(108): [PCDPC] - Port size (16) does not match connection size (32) for port 'd0'. The port definition is at: C:/intelFPGA_lite/18.0/ECE385/Lab6/MUX.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/sim/my_slc/MUX_PC File: C:/intelFPGA_lite/18.0/ECE385/Lab6/MUX.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/d0/PC
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/d0/MDR
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/REG/O0 \
sim:/testbench/sim/my_slc/REG/O1 \
sim:/testbench/sim/my_slc/REG/O2 \
sim:/testbench/sim/my_slc/REG/O3 \
sim:/testbench/sim/my_slc/REG/O4 \
sim:/testbench/sim/my_slc/REG/O5 \
sim:/testbench/sim/my_slc/REG/O6 \
sim:/testbench/sim/my_slc/REG/O7
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/BEN_signal/N
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/BEN_signal/P
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/BEN_signal/Z
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/BEN_signal/Cond
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/state_controller/State
restart -f
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.0/ECE385/Lab6/slc3.sv(108): [PCDPC] - Port size (16) does not match connection size (32) for port 'd0'. The port definition is at: C:/intelFPGA_lite/18.0/ECE385/Lab6/MUX.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/sim/my_slc/MUX_PC File: C:/intelFPGA_lite/18.0/ECE385/Lab6/MUX.sv
run 290000ns
# Success!
# Can't move the Now cursor.
# End time: 21:18:24 on Mar 05,2020, Elapsed time: 2:21:07
# Errors: 1, Warnings: 2
