###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       118478   # Number of WRITE/WRITEP commands
num_reads_done                 =       716553   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       567583   # Number of read row buffer hits
num_read_cmds                  =       716555   # Number of READ/READP commands
num_writes_done                =       118493   # Number of read requests issued
num_write_row_hits             =        76441   # Number of write row buffer hits
num_act_cmds                   =       191896   # Number of ACT commands
num_pre_cmds                   =       191865   # Number of PRE commands
num_ondemand_pres              =       167958   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9401919   # Cyles of rank active rank.0
rank_active_cycles.1           =      9125448   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       598081   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       874552   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       784028   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10447   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7857   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5686   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          856   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          772   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1163   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1396   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          844   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1074   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20936   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           76   # Write cmd latency (cycles)
write_latency[40-59]           =           94   # Write cmd latency (cycles)
write_latency[60-79]           =          259   # Write cmd latency (cycles)
write_latency[80-99]           =          591   # Write cmd latency (cycles)
write_latency[100-119]         =         1095   # Write cmd latency (cycles)
write_latency[120-139]         =         2006   # Write cmd latency (cycles)
write_latency[140-159]         =         2971   # Write cmd latency (cycles)
write_latency[160-179]         =         3816   # Write cmd latency (cycles)
write_latency[180-199]         =         4661   # Write cmd latency (cycles)
write_latency[200-]            =       102906   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       275254   # Read request latency (cycles)
read_latency[40-59]            =        91224   # Read request latency (cycles)
read_latency[60-79]            =        96062   # Read request latency (cycles)
read_latency[80-99]            =        46398   # Read request latency (cycles)
read_latency[100-119]          =        33399   # Read request latency (cycles)
read_latency[120-139]          =        25874   # Read request latency (cycles)
read_latency[140-159]          =        17616   # Read request latency (cycles)
read_latency[160-179]          =        13535   # Read request latency (cycles)
read_latency[180-199]          =        11131   # Read request latency (cycles)
read_latency[200-]             =       106057   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.91442e+08   # Write energy
read_energy                    =  2.88915e+09   # Read energy
act_energy                     =  5.25027e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.87079e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.19785e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8668e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69428e+09   # Active standby energy rank.1
average_read_latency           =      123.465   # Average read request latency (cycles)
average_interarrival           =      11.9752   # Average request interarrival latency (cycles)
total_energy                   =  1.69782e+10   # Total energy (pJ)
average_power                  =      1697.82   # Average power (mW)
average_bandwidth              =      7.12573   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111698   # Number of WRITE/WRITEP commands
num_reads_done                 =       739486   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       571792   # Number of read row buffer hits
num_read_cmds                  =       739483   # Number of READ/READP commands
num_writes_done                =       111708   # Number of read requests issued
num_write_row_hits             =        71580   # Number of write row buffer hits
num_act_cmds                   =       208719   # Number of ACT commands
num_pre_cmds                   =       208693   # Number of PRE commands
num_ondemand_pres              =       184915   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9268547   # Cyles of rank active rank.0
rank_active_cycles.1           =      9237471   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       731453   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       762529   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       800419   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10380   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7772   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5656   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          877   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          777   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1175   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1387   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          811   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1082   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20873   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           79   # Write cmd latency (cycles)
write_latency[40-59]           =           90   # Write cmd latency (cycles)
write_latency[60-79]           =          187   # Write cmd latency (cycles)
write_latency[80-99]           =          411   # Write cmd latency (cycles)
write_latency[100-119]         =          860   # Write cmd latency (cycles)
write_latency[120-139]         =         1407   # Write cmd latency (cycles)
write_latency[140-159]         =         2254   # Write cmd latency (cycles)
write_latency[160-179]         =         3060   # Write cmd latency (cycles)
write_latency[180-199]         =         3797   # Write cmd latency (cycles)
write_latency[200-]            =        99551   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       269516   # Read request latency (cycles)
read_latency[40-59]            =        91217   # Read request latency (cycles)
read_latency[60-79]            =       101307   # Read request latency (cycles)
read_latency[80-99]            =        49692   # Read request latency (cycles)
read_latency[100-119]          =        36525   # Read request latency (cycles)
read_latency[120-139]          =        28933   # Read request latency (cycles)
read_latency[140-159]          =        19449   # Read request latency (cycles)
read_latency[160-179]          =        15271   # Read request latency (cycles)
read_latency[180-199]          =        12099   # Read request latency (cycles)
read_latency[200-]             =       115474   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.57596e+08   # Write energy
read_energy                    =   2.9816e+09   # Read energy
act_energy                     =  5.71055e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.51097e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66014e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78357e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76418e+09   # Active standby energy rank.1
average_read_latency           =      128.144   # Average read request latency (cycles)
average_interarrival           =       11.748   # Average request interarrival latency (cycles)
total_energy                   =  1.70798e+10   # Total energy (pJ)
average_power                  =      1707.98   # Average power (mW)
average_bandwidth              =      7.26352   # Average bandwidth
