# MIPS16-simple
A simple 5-stage pipeline processor based on MIPS16 ISA.
Written in VHDL, simulation under XSIM.
