 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  multiclock.blif	  common_--timing_report_detail_netlist	  0.51	  vpr	  67.02 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  68628	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  28.7 MiB	  0.01	  21	  30	  9	  19	  2	  67.0 MiB	  0.00	  0.00	  0.620042	  -3.41492	  -0.620042	  0.545	  0.01	  0.000134392	  0.000117483	  0.000404783	  0.00033661	  -1	  -1	  -1	  -1	  20	  24	  1	  107788	  107788	  10441.3	  652.579	  0.02	  0.00242296	  0.00222085	  750	  1675	  -1	  23	  1	  7	  7	  146	  95	  0.563256	  0.545	  -3.71515	  -0.563256	  0	  0	  13752.8	  859.551	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00177215	  0.00169581	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  multiclock.blif	  common_--timing_report_detail_aggregated	  0.49	  vpr	  67.32 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  68932	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  28.9 MiB	  0.01	  21	  30	  9	  19	  2	  67.3 MiB	  0.00	  0.00	  0.620042	  -3.41492	  -0.620042	  0.545	  0.01	  4.8912e-05	  3.4727e-05	  0.00028969	  0.000228283	  -1	  -1	  -1	  -1	  20	  24	  1	  107788	  107788	  10441.3	  652.579	  0.01	  0.00223671	  0.00205226	  750	  1675	  -1	  23	  1	  7	  7	  146	  95	  0.563256	  0.545	  -3.71515	  -0.563256	  0	  0	  13752.8	  859.551	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.0016942	  0.00162207	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  multiclock.blif	  common_--timing_report_detail_detailed	  0.49	  vpr	  67.07 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-12161-g489698f01-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T14:29:48	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  68680	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  28.7 MiB	  0.01	  21	  30	  9	  19	  2	  67.1 MiB	  0.00	  0.00	  0.620042	  -3.41492	  -0.620042	  0.545	  0.01	  4.5973e-05	  3.2365e-05	  0.000273192	  0.000214074	  -1	  -1	  -1	  -1	  20	  24	  1	  107788	  107788	  10441.3	  652.579	  0.01	  0.00206452	  0.00188191	  750	  1675	  -1	  23	  1	  7	  7	  146	  95	  0.563256	  0.545	  -3.71515	  -0.563256	  0	  0	  13752.8	  859.551	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00175554	  0.00168264	 
