
STM32F401CCU6_WS2812B.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bc0  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08005d58  08005d58  00006d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005db0  08005db0  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005db0  08005db0  00006db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005db8  08005db8  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005db8  08005db8  00006db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005dbc  08005dbc  00006dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005dc0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002124  2000005c  08005e1c  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002180  08005e1c  00007180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b8ef  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fcf  00000000  00000000  0001297b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00014950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000976  00000000  00000000  00015590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016522  00000000  00000000  00015f06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e0c2  00000000  00000000  0002c428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d016  00000000  00000000  0003a4ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000c7500  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003930  00000000  00000000  000c7588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000caeb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005d40 	.word	0x08005d40

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	08005d40 	.word	0x08005d40

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_uldivmod>:
 8000af0:	b953      	cbnz	r3, 8000b08 <__aeabi_uldivmod+0x18>
 8000af2:	b94a      	cbnz	r2, 8000b08 <__aeabi_uldivmod+0x18>
 8000af4:	2900      	cmp	r1, #0
 8000af6:	bf08      	it	eq
 8000af8:	2800      	cmpeq	r0, #0
 8000afa:	bf1c      	itt	ne
 8000afc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b00:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b04:	f000 b988 	b.w	8000e18 <__aeabi_idiv0>
 8000b08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b10:	f000 f806 	bl	8000b20 <__udivmoddi4>
 8000b14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1c:	b004      	add	sp, #16
 8000b1e:	4770      	bx	lr

08000b20 <__udivmoddi4>:
 8000b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b24:	9d08      	ldr	r5, [sp, #32]
 8000b26:	468e      	mov	lr, r1
 8000b28:	4604      	mov	r4, r0
 8000b2a:	4688      	mov	r8, r1
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d14a      	bne.n	8000bc6 <__udivmoddi4+0xa6>
 8000b30:	428a      	cmp	r2, r1
 8000b32:	4617      	mov	r7, r2
 8000b34:	d962      	bls.n	8000bfc <__udivmoddi4+0xdc>
 8000b36:	fab2 f682 	clz	r6, r2
 8000b3a:	b14e      	cbz	r6, 8000b50 <__udivmoddi4+0x30>
 8000b3c:	f1c6 0320 	rsb	r3, r6, #32
 8000b40:	fa01 f806 	lsl.w	r8, r1, r6
 8000b44:	fa20 f303 	lsr.w	r3, r0, r3
 8000b48:	40b7      	lsls	r7, r6
 8000b4a:	ea43 0808 	orr.w	r8, r3, r8
 8000b4e:	40b4      	lsls	r4, r6
 8000b50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b54:	fa1f fc87 	uxth.w	ip, r7
 8000b58:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b5c:	0c23      	lsrs	r3, r4, #16
 8000b5e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b66:	fb01 f20c 	mul.w	r2, r1, ip
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d909      	bls.n	8000b82 <__udivmoddi4+0x62>
 8000b6e:	18fb      	adds	r3, r7, r3
 8000b70:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b74:	f080 80ea 	bcs.w	8000d4c <__udivmoddi4+0x22c>
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	f240 80e7 	bls.w	8000d4c <__udivmoddi4+0x22c>
 8000b7e:	3902      	subs	r1, #2
 8000b80:	443b      	add	r3, r7
 8000b82:	1a9a      	subs	r2, r3, r2
 8000b84:	b2a3      	uxth	r3, r4
 8000b86:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b8a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b96:	459c      	cmp	ip, r3
 8000b98:	d909      	bls.n	8000bae <__udivmoddi4+0x8e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ba0:	f080 80d6 	bcs.w	8000d50 <__udivmoddi4+0x230>
 8000ba4:	459c      	cmp	ip, r3
 8000ba6:	f240 80d3 	bls.w	8000d50 <__udivmoddi4+0x230>
 8000baa:	443b      	add	r3, r7
 8000bac:	3802      	subs	r0, #2
 8000bae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bb2:	eba3 030c 	sub.w	r3, r3, ip
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	b11d      	cbz	r5, 8000bc2 <__udivmoddi4+0xa2>
 8000bba:	40f3      	lsrs	r3, r6
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	e9c5 3200 	strd	r3, r2, [r5]
 8000bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	d905      	bls.n	8000bd6 <__udivmoddi4+0xb6>
 8000bca:	b10d      	cbz	r5, 8000bd0 <__udivmoddi4+0xb0>
 8000bcc:	e9c5 0100 	strd	r0, r1, [r5]
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4608      	mov	r0, r1
 8000bd4:	e7f5      	b.n	8000bc2 <__udivmoddi4+0xa2>
 8000bd6:	fab3 f183 	clz	r1, r3
 8000bda:	2900      	cmp	r1, #0
 8000bdc:	d146      	bne.n	8000c6c <__udivmoddi4+0x14c>
 8000bde:	4573      	cmp	r3, lr
 8000be0:	d302      	bcc.n	8000be8 <__udivmoddi4+0xc8>
 8000be2:	4282      	cmp	r2, r0
 8000be4:	f200 8105 	bhi.w	8000df2 <__udivmoddi4+0x2d2>
 8000be8:	1a84      	subs	r4, r0, r2
 8000bea:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bee:	2001      	movs	r0, #1
 8000bf0:	4690      	mov	r8, r2
 8000bf2:	2d00      	cmp	r5, #0
 8000bf4:	d0e5      	beq.n	8000bc2 <__udivmoddi4+0xa2>
 8000bf6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bfa:	e7e2      	b.n	8000bc2 <__udivmoddi4+0xa2>
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	f000 8090 	beq.w	8000d22 <__udivmoddi4+0x202>
 8000c02:	fab2 f682 	clz	r6, r2
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	f040 80a4 	bne.w	8000d54 <__udivmoddi4+0x234>
 8000c0c:	1a8a      	subs	r2, r1, r2
 8000c0e:	0c03      	lsrs	r3, r0, #16
 8000c10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c14:	b280      	uxth	r0, r0
 8000c16:	b2bc      	uxth	r4, r7
 8000c18:	2101      	movs	r1, #1
 8000c1a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c1e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c26:	fb04 f20c 	mul.w	r2, r4, ip
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x11e>
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x11c>
 8000c36:	429a      	cmp	r2, r3
 8000c38:	f200 80e0 	bhi.w	8000dfc <__udivmoddi4+0x2dc>
 8000c3c:	46c4      	mov	ip, r8
 8000c3e:	1a9b      	subs	r3, r3, r2
 8000c40:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c44:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c48:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c4c:	fb02 f404 	mul.w	r4, r2, r4
 8000c50:	429c      	cmp	r4, r3
 8000c52:	d907      	bls.n	8000c64 <__udivmoddi4+0x144>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000c5a:	d202      	bcs.n	8000c62 <__udivmoddi4+0x142>
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	f200 80ca 	bhi.w	8000df6 <__udivmoddi4+0x2d6>
 8000c62:	4602      	mov	r2, r0
 8000c64:	1b1b      	subs	r3, r3, r4
 8000c66:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c6a:	e7a5      	b.n	8000bb8 <__udivmoddi4+0x98>
 8000c6c:	f1c1 0620 	rsb	r6, r1, #32
 8000c70:	408b      	lsls	r3, r1
 8000c72:	fa22 f706 	lsr.w	r7, r2, r6
 8000c76:	431f      	orrs	r7, r3
 8000c78:	fa0e f401 	lsl.w	r4, lr, r1
 8000c7c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c80:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c84:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c88:	4323      	orrs	r3, r4
 8000c8a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c8e:	fa1f fc87 	uxth.w	ip, r7
 8000c92:	fbbe f0f9 	udiv	r0, lr, r9
 8000c96:	0c1c      	lsrs	r4, r3, #16
 8000c98:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c9c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ca0:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ca4:	45a6      	cmp	lr, r4
 8000ca6:	fa02 f201 	lsl.w	r2, r2, r1
 8000caa:	d909      	bls.n	8000cc0 <__udivmoddi4+0x1a0>
 8000cac:	193c      	adds	r4, r7, r4
 8000cae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000cb2:	f080 809c 	bcs.w	8000dee <__udivmoddi4+0x2ce>
 8000cb6:	45a6      	cmp	lr, r4
 8000cb8:	f240 8099 	bls.w	8000dee <__udivmoddi4+0x2ce>
 8000cbc:	3802      	subs	r0, #2
 8000cbe:	443c      	add	r4, r7
 8000cc0:	eba4 040e 	sub.w	r4, r4, lr
 8000cc4:	fa1f fe83 	uxth.w	lr, r3
 8000cc8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ccc:	fb09 4413 	mls	r4, r9, r3, r4
 8000cd0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cd4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cd8:	45a4      	cmp	ip, r4
 8000cda:	d908      	bls.n	8000cee <__udivmoddi4+0x1ce>
 8000cdc:	193c      	adds	r4, r7, r4
 8000cde:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ce2:	f080 8082 	bcs.w	8000dea <__udivmoddi4+0x2ca>
 8000ce6:	45a4      	cmp	ip, r4
 8000ce8:	d97f      	bls.n	8000dea <__udivmoddi4+0x2ca>
 8000cea:	3b02      	subs	r3, #2
 8000cec:	443c      	add	r4, r7
 8000cee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cf2:	eba4 040c 	sub.w	r4, r4, ip
 8000cf6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cfa:	4564      	cmp	r4, ip
 8000cfc:	4673      	mov	r3, lr
 8000cfe:	46e1      	mov	r9, ip
 8000d00:	d362      	bcc.n	8000dc8 <__udivmoddi4+0x2a8>
 8000d02:	d05f      	beq.n	8000dc4 <__udivmoddi4+0x2a4>
 8000d04:	b15d      	cbz	r5, 8000d1e <__udivmoddi4+0x1fe>
 8000d06:	ebb8 0203 	subs.w	r2, r8, r3
 8000d0a:	eb64 0409 	sbc.w	r4, r4, r9
 8000d0e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d12:	fa22 f301 	lsr.w	r3, r2, r1
 8000d16:	431e      	orrs	r6, r3
 8000d18:	40cc      	lsrs	r4, r1
 8000d1a:	e9c5 6400 	strd	r6, r4, [r5]
 8000d1e:	2100      	movs	r1, #0
 8000d20:	e74f      	b.n	8000bc2 <__udivmoddi4+0xa2>
 8000d22:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d26:	0c01      	lsrs	r1, r0, #16
 8000d28:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d2c:	b280      	uxth	r0, r0
 8000d2e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d32:	463b      	mov	r3, r7
 8000d34:	4638      	mov	r0, r7
 8000d36:	463c      	mov	r4, r7
 8000d38:	46b8      	mov	r8, r7
 8000d3a:	46be      	mov	lr, r7
 8000d3c:	2620      	movs	r6, #32
 8000d3e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d42:	eba2 0208 	sub.w	r2, r2, r8
 8000d46:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d4a:	e766      	b.n	8000c1a <__udivmoddi4+0xfa>
 8000d4c:	4601      	mov	r1, r0
 8000d4e:	e718      	b.n	8000b82 <__udivmoddi4+0x62>
 8000d50:	4610      	mov	r0, r2
 8000d52:	e72c      	b.n	8000bae <__udivmoddi4+0x8e>
 8000d54:	f1c6 0220 	rsb	r2, r6, #32
 8000d58:	fa2e f302 	lsr.w	r3, lr, r2
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	40b1      	lsls	r1, r6
 8000d60:	fa20 f202 	lsr.w	r2, r0, r2
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d74:	0c11      	lsrs	r1, r2, #16
 8000d76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7a:	fb08 f904 	mul.w	r9, r8, r4
 8000d7e:	40b0      	lsls	r0, r6
 8000d80:	4589      	cmp	r9, r1
 8000d82:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d86:	b280      	uxth	r0, r0
 8000d88:	d93e      	bls.n	8000e08 <__udivmoddi4+0x2e8>
 8000d8a:	1879      	adds	r1, r7, r1
 8000d8c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000d90:	d201      	bcs.n	8000d96 <__udivmoddi4+0x276>
 8000d92:	4589      	cmp	r9, r1
 8000d94:	d81f      	bhi.n	8000dd6 <__udivmoddi4+0x2b6>
 8000d96:	eba1 0109 	sub.w	r1, r1, r9
 8000d9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d9e:	fb09 f804 	mul.w	r8, r9, r4
 8000da2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000da6:	b292      	uxth	r2, r2
 8000da8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dac:	4542      	cmp	r2, r8
 8000dae:	d229      	bcs.n	8000e04 <__udivmoddi4+0x2e4>
 8000db0:	18ba      	adds	r2, r7, r2
 8000db2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000db6:	d2c4      	bcs.n	8000d42 <__udivmoddi4+0x222>
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d2c2      	bcs.n	8000d42 <__udivmoddi4+0x222>
 8000dbc:	f1a9 0102 	sub.w	r1, r9, #2
 8000dc0:	443a      	add	r2, r7
 8000dc2:	e7be      	b.n	8000d42 <__udivmoddi4+0x222>
 8000dc4:	45f0      	cmp	r8, lr
 8000dc6:	d29d      	bcs.n	8000d04 <__udivmoddi4+0x1e4>
 8000dc8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dcc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	46e1      	mov	r9, ip
 8000dd4:	e796      	b.n	8000d04 <__udivmoddi4+0x1e4>
 8000dd6:	eba7 0909 	sub.w	r9, r7, r9
 8000dda:	4449      	add	r1, r9
 8000ddc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000de0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000de4:	fb09 f804 	mul.w	r8, r9, r4
 8000de8:	e7db      	b.n	8000da2 <__udivmoddi4+0x282>
 8000dea:	4673      	mov	r3, lr
 8000dec:	e77f      	b.n	8000cee <__udivmoddi4+0x1ce>
 8000dee:	4650      	mov	r0, sl
 8000df0:	e766      	b.n	8000cc0 <__udivmoddi4+0x1a0>
 8000df2:	4608      	mov	r0, r1
 8000df4:	e6fd      	b.n	8000bf2 <__udivmoddi4+0xd2>
 8000df6:	443b      	add	r3, r7
 8000df8:	3a02      	subs	r2, #2
 8000dfa:	e733      	b.n	8000c64 <__udivmoddi4+0x144>
 8000dfc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e00:	443b      	add	r3, r7
 8000e02:	e71c      	b.n	8000c3e <__udivmoddi4+0x11e>
 8000e04:	4649      	mov	r1, r9
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x222>
 8000e08:	eba1 0109 	sub.w	r1, r1, r9
 8000e0c:	46c4      	mov	ip, r8
 8000e0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e12:	fb09 f804 	mul.w	r8, r9, r4
 8000e16:	e7c4      	b.n	8000da2 <__udivmoddi4+0x282>

08000e18 <__aeabi_idiv0>:
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	0000      	movs	r0, r0
	...

08000e20 <generate_vu_thresholds>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void generate_vu_thresholds(uint16_t min_val, uint16_t max_val) {
 8000e20:	b5b0      	push	{r4, r5, r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	460a      	mov	r2, r1
 8000e2a:	80fb      	strh	r3, [r7, #6]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	80bb      	strh	r3, [r7, #4]
    // Formula for geometric progression:
    // Value = Min * (Factor ^ Index)
    // Where Factor = (Max / Min)^(1 / (N - 1))

    double factor = pow((double)max_val / min_val, 1.0 / (MAX_LED - 1));
 8000e30:	88bb      	ldrh	r3, [r7, #4]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fb12 	bl	800045c <__aeabi_ui2d>
 8000e38:	4604      	mov	r4, r0
 8000e3a:	460d      	mov	r5, r1
 8000e3c:	88fb      	ldrh	r3, [r7, #6]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff fb1c 	bl	800047c <__aeabi_i2d>
 8000e44:	4602      	mov	r2, r0
 8000e46:	460b      	mov	r3, r1
 8000e48:	4620      	mov	r0, r4
 8000e4a:	4629      	mov	r1, r5
 8000e4c:	f7ff fcaa 	bl	80007a4 <__aeabi_ddiv>
 8000e50:	4602      	mov	r2, r0
 8000e52:	460b      	mov	r3, r1
 8000e54:	ec43 2b17 	vmov	d7, r2, r3
 8000e58:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 8000ec0 <generate_vu_thresholds+0xa0>
 8000e5c:	eeb0 0a47 	vmov.f32	s0, s14
 8000e60:	eef0 0a67 	vmov.f32	s1, s15
 8000e64:	f004 f80e 	bl	8004e84 <pow>
 8000e68:	ed87 0b02 	vstr	d0, [r7, #8]
    double current_val = min_val;
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff faf4 	bl	800045c <__aeabi_ui2d>
 8000e74:	4602      	mov	r2, r0
 8000e76:	460b      	mov	r3, r1
 8000e78:	e9c7 2306 	strd	r2, r3, [r7, #24]

    for (int i = 0; i < MAX_LED; i++) {
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]
 8000e80:	e016      	b.n	8000eb0 <generate_vu_thresholds+0x90>
        vu_thresholds[i] = (uint16_t)current_val;
 8000e82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000e86:	f7ff fe13 	bl	8000ab0 <__aeabi_d2uiz>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	b299      	uxth	r1, r3
 8000e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec8 <generate_vu_thresholds+0xa8>)
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        current_val *= factor;
 8000e96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000e9a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000e9e:	f7ff fb57 	bl	8000550 <__aeabi_dmul>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    for (int i = 0; i < MAX_LED; i++) {
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	3301      	adds	r3, #1
 8000eae:	617b      	str	r3, [r7, #20]
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	2b84      	cmp	r3, #132	@ 0x84
 8000eb4:	dde5      	ble.n	8000e82 <generate_vu_thresholds+0x62>
    }
}
 8000eb6:	bf00      	nop
 8000eb8:	bf00      	nop
 8000eba:	3720      	adds	r7, #32
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bdb0      	pop	{r4, r5, r7, pc}
 8000ec0:	f07c1f08 	.word	0xf07c1f08
 8000ec4:	3f7f07c1 	.word	0x3f7f07c1
 8000ec8:	200001c8 	.word	0x200001c8

08000ecc <HAL_TIM_PWM_PulseFinishedCallback>:


int datasentflag=0;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim4, TIM_CHANNEL_1);
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4805      	ldr	r0, [pc, #20]	@ (8000eec <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000ed8:	f003 f92e 	bl	8004138 <HAL_TIM_PWM_Stop_DMA>
	datasentflag=1;
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	601a      	str	r2, [r3, #0]
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000120 	.word	0x20000120
 8000ef0:	200006ec 	.word	0x200006ec

08000ef4 <Set_LED>:

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
 8000f00:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	b2d9      	uxtb	r1, r3
 8000f06:	4a11      	ldr	r2, [pc, #68]	@ (8000f4c <Set_LED+0x58>)
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	b2d9      	uxtb	r1, r3
 8000f12:	4a0e      	ldr	r2, [pc, #56]	@ (8000f4c <Set_LED+0x58>)
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	4413      	add	r3, r2
 8000f1a:	460a      	mov	r2, r1
 8000f1c:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	b2d9      	uxtb	r1, r3
 8000f22:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <Set_LED+0x58>)
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	4413      	add	r3, r2
 8000f2a:	460a      	mov	r2, r1
 8000f2c:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	b2d9      	uxtb	r1, r3
 8000f32:	4a06      	ldr	r2, [pc, #24]	@ (8000f4c <Set_LED+0x58>)
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	460a      	mov	r2, r1
 8000f3c:	70da      	strb	r2, [r3, #3]
}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	200004d8 	.word	0x200004d8

08000f50 <WS2812_Send>:


uint16_t pwmData[(24*MAX_LED)+50];

void WS2812_Send (void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
	uint32_t color;



	for (int i= 0; i<MAX_LED; i++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	e036      	b.n	8000fce <WS2812_Send+0x7e>
	{
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
 8000f60:	4a2e      	ldr	r2, [pc, #184]	@ (800101c <WS2812_Send+0xcc>)
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	4413      	add	r3, r2
 8000f68:	785b      	ldrb	r3, [r3, #1]
 8000f6a:	041a      	lsls	r2, r3, #16
 8000f6c:	492b      	ldr	r1, [pc, #172]	@ (800101c <WS2812_Send+0xcc>)
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	440b      	add	r3, r1
 8000f74:	789b      	ldrb	r3, [r3, #2]
 8000f76:	021b      	lsls	r3, r3, #8
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	4928      	ldr	r1, [pc, #160]	@ (800101c <WS2812_Send+0xcc>)
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	440b      	add	r3, r1
 8000f82:	78db      	ldrb	r3, [r3, #3]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	607b      	str	r3, [r7, #4]

		for (int i=23; i>=0; i--)
 8000f88:	2317      	movs	r3, #23
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	e019      	b.n	8000fc2 <WS2812_Send+0x72>
		{
			if (color&(1<<i))
 8000f8e:	2201      	movs	r2, #1
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	461a      	mov	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d005      	beq.n	8000fac <WS2812_Send+0x5c>
			{
				pwmData[indx] = 67;  // 2/3 of 100
 8000fa0:	4a1f      	ldr	r2, [pc, #124]	@ (8001020 <WS2812_Send+0xd0>)
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	2143      	movs	r1, #67	@ 0x43
 8000fa6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000faa:	e004      	b.n	8000fb6 <WS2812_Send+0x66>
			}

			else pwmData[indx] = 33;  // 1/3 of 100
 8000fac:	4a1c      	ldr	r2, [pc, #112]	@ (8001020 <WS2812_Send+0xd0>)
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	2121      	movs	r1, #33	@ 0x21
 8000fb2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			indx++;
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	dae2      	bge.n	8000f8e <WS2812_Send+0x3e>
	for (int i= 0; i<MAX_LED; i++)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	2b84      	cmp	r3, #132	@ 0x84
 8000fd2:	ddc5      	ble.n	8000f60 <WS2812_Send+0x10>
		}

	}

	for (int i=0; i<50; i++)
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	e00a      	b.n	8000ff0 <WS2812_Send+0xa0>
	{
		pwmData[indx] = 0;
 8000fda:	4a11      	ldr	r2, [pc, #68]	@ (8001020 <WS2812_Send+0xd0>)
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	2100      	movs	r1, #0
 8000fe0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	3301      	adds	r3, #1
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	2b31      	cmp	r3, #49	@ 0x31
 8000ff4:	ddf1      	ble.n	8000fda <WS2812_Send+0x8a>
	}

	HAL_TIM_PWM_Start_DMA(&htim4, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	4a09      	ldr	r2, [pc, #36]	@ (8001020 <WS2812_Send+0xd0>)
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4809      	ldr	r0, [pc, #36]	@ (8001024 <WS2812_Send+0xd4>)
 8001000:	f002 feea 	bl	8003dd8 <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 8001004:	bf00      	nop
 8001006:	4b08      	ldr	r3, [pc, #32]	@ (8001028 <WS2812_Send+0xd8>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0fb      	beq.n	8001006 <WS2812_Send+0xb6>
	datasentflag = 0;
 800100e:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <WS2812_Send+0xd8>)
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
}
 8001014:	bf00      	nop
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200004d8 	.word	0x200004d8
 8001020:	200006f0 	.word	0x200006f0
 8001024:	20000120 	.word	0x20000120
 8001028:	200006ec 	.word	0x200006ec

0800102c <Reset_LED>:

void Reset_LED (void)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
	for (int i=0; i<MAX_LED; i++)
 8001032:	2300      	movs	r3, #0
 8001034:	607b      	str	r3, [r7, #4]
 8001036:	e01a      	b.n	800106e <Reset_LED+0x42>
	{
		LED_Data[i][0] = i;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	b2d9      	uxtb	r1, r3
 800103c:	4a11      	ldr	r2, [pc, #68]	@ (8001084 <Reset_LED+0x58>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		LED_Data[i][1] = 0;
 8001044:	4a0f      	ldr	r2, [pc, #60]	@ (8001084 <Reset_LED+0x58>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	4413      	add	r3, r2
 800104c:	2200      	movs	r2, #0
 800104e:	705a      	strb	r2, [r3, #1]
		LED_Data[i][2] = 0;
 8001050:	4a0c      	ldr	r2, [pc, #48]	@ (8001084 <Reset_LED+0x58>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	4413      	add	r3, r2
 8001058:	2200      	movs	r2, #0
 800105a:	709a      	strb	r2, [r3, #2]
		LED_Data[i][3] = 0;
 800105c:	4a09      	ldr	r2, [pc, #36]	@ (8001084 <Reset_LED+0x58>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	4413      	add	r3, r2
 8001064:	2200      	movs	r2, #0
 8001066:	70da      	strb	r2, [r3, #3]
	for (int i=0; i<MAX_LED; i++)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3301      	adds	r3, #1
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b84      	cmp	r3, #132	@ 0x84
 8001072:	dde1      	ble.n	8001038 <Reset_LED+0xc>
	}
}
 8001074:	bf00      	nop
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	200004d8 	.word	0x200004d8

08001088 <update_vu_meter>:
/**
 * @brief Draws the VU meter on the LED strip
 * @param peak The read peak level (from 0 to 32767)
 */
void update_vu_meter(int16_t peak)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b088      	sub	sp, #32
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	80fb      	strh	r3, [r7, #6]
    uint8_t leds_to_light = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	77fb      	strb	r3, [r7, #31]

    // 1. Find how many LEDs to light up by comparing the peak with the calculated array
    for (int i = 0; i < MAX_LED; i++) {
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
 800109a:	e00e      	b.n	80010ba <update_vu_meter+0x32>
        if (peak > vu_thresholds[i]) {
 800109c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010a0:	4925      	ldr	r1, [pc, #148]	@ (8001138 <update_vu_meter+0xb0>)
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80010a8:	4293      	cmp	r3, r2
 80010aa:	dd0a      	ble.n	80010c2 <update_vu_meter+0x3a>
            leds_to_light = i + 1;
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	3301      	adds	r3, #1
 80010b2:	77fb      	strb	r3, [r7, #31]
    for (int i = 0; i < MAX_LED; i++) {
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	3301      	adds	r3, #1
 80010b8:	61bb      	str	r3, [r7, #24]
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	2b84      	cmp	r3, #132	@ 0x84
 80010be:	dded      	ble.n	800109c <update_vu_meter+0x14>
 80010c0:	e000      	b.n	80010c4 <update_vu_meter+0x3c>
        } else {
            // Optimization: if the peak is lower than this threshold,
            // it will also be lower than the subsequent ones (which are increasing).
            break;
 80010c2:	bf00      	nop
        }
    }

    // 2. Draw colors based on position (Percentages)
    // Green: first 40% | Yellow: from 40% to 70% | Red: last 30%
    int green_zone = MAX_LED * 0.40;
 80010c4:	2335      	movs	r3, #53	@ 0x35
 80010c6:	613b      	str	r3, [r7, #16]
    int yellow_zone = MAX_LED * 0.70;
 80010c8:	235d      	movs	r3, #93	@ 0x5d
 80010ca:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < MAX_LED; i++) {
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	e029      	b.n	8001126 <update_vu_meter+0x9e>
        if (i < leds_to_light) {
 80010d2:	7ffb      	ldrb	r3, [r7, #31]
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	da1c      	bge.n	8001114 <update_vu_meter+0x8c>
            if (i < green_zone) {
 80010da:	697a      	ldr	r2, [r7, #20]
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	429a      	cmp	r2, r3
 80010e0:	da06      	bge.n	80010f0 <update_vu_meter+0x68>
                Set_LED(i, 0, 150, 0);   // Green (Medium brightness)
 80010e2:	2300      	movs	r3, #0
 80010e4:	2296      	movs	r2, #150	@ 0x96
 80010e6:	2100      	movs	r1, #0
 80010e8:	6978      	ldr	r0, [r7, #20]
 80010ea:	f7ff ff03 	bl	8000ef4 <Set_LED>
 80010ee:	e017      	b.n	8001120 <update_vu_meter+0x98>
            } else if (i < yellow_zone) {
 80010f0:	697a      	ldr	r2, [r7, #20]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	da06      	bge.n	8001106 <update_vu_meter+0x7e>
                Set_LED(i, 200, 60, 0); // Yellow/Orange
 80010f8:	2300      	movs	r3, #0
 80010fa:	223c      	movs	r2, #60	@ 0x3c
 80010fc:	21c8      	movs	r1, #200	@ 0xc8
 80010fe:	6978      	ldr	r0, [r7, #20]
 8001100:	f7ff fef8 	bl	8000ef4 <Set_LED>
 8001104:	e00c      	b.n	8001120 <update_vu_meter+0x98>
            } else {
                Set_LED(i, 255, 0, 0);   // Red (Peak)
 8001106:	2300      	movs	r3, #0
 8001108:	2200      	movs	r2, #0
 800110a:	21ff      	movs	r1, #255	@ 0xff
 800110c:	6978      	ldr	r0, [r7, #20]
 800110e:	f7ff fef1 	bl	8000ef4 <Set_LED>
 8001112:	e005      	b.n	8001120 <update_vu_meter+0x98>
            }
        } else {
            // Turn off LEDs above the volume level
            Set_LED(i, 0, 0, 0);
 8001114:	2300      	movs	r3, #0
 8001116:	2200      	movs	r2, #0
 8001118:	2100      	movs	r1, #0
 800111a:	6978      	ldr	r0, [r7, #20]
 800111c:	f7ff feea 	bl	8000ef4 <Set_LED>
    for (int i = 0; i < MAX_LED; i++) {
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3301      	adds	r3, #1
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	2b84      	cmp	r3, #132	@ 0x84
 800112a:	ddd2      	ble.n	80010d2 <update_vu_meter+0x4a>
        }
    }

    WS2812_Send();
 800112c:	f7ff ff10 	bl	8000f50 <WS2812_Send>
}
 8001130:	bf00      	nop
 8001132:	3720      	adds	r7, #32
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200001c8 	.word	0x200001c8

0800113c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001142:	f000 fbcf 	bl	80018e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001146:	f000 f83b 	bl	80011c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800114a:	f000 f96f 	bl	800142c <MX_GPIO_Init>
  MX_DMA_Init();
 800114e:	f000 f945 	bl	80013dc <MX_DMA_Init>
  MX_TIM4_Init();
 8001152:	f000 f8cd 	bl	80012f0 <MX_TIM4_Init>
  MX_I2S2_Init();
 8001156:	f000 f89d 	bl	8001294 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
  // --- START LISTENING ---
  // Starts DMA in circular mode.
  // From this moment, 'i2s_dma_buffer' will fill automatically.
  if (HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*)i2s_dma_buffer, I2S_BUFFER_SIZE) != HAL_OK) {
 800115a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800115e:	4915      	ldr	r1, [pc, #84]	@ (80011b4 <main+0x78>)
 8001160:	4815      	ldr	r0, [pc, #84]	@ (80011b8 <main+0x7c>)
 8001162:	f001 fbbd 	bl	80028e0 <HAL_I2S_Receive_DMA>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <main+0x34>
      Error_Handler(); // Error
 800116c:	f000 f9ea 	bl	8001544 <Error_Handler>
  }

  // Variable for non-blocking LED update
  uint32_t last_vu_update = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	607b      	str	r3, [r7, #4]
  Reset_LED();
 8001174:	f7ff ff5a 	bl	800102c <Reset_LED>
  WS2812_Send();
 8001178:	f7ff feea 	bl	8000f50 <WS2812_Send>
  HAL_Delay(50);
 800117c:	2032      	movs	r0, #50	@ 0x32
 800117e:	f000 fc23 	bl	80019c8 <HAL_Delay>
  // CALCULATE LOGARITHMIC THRESHOLDS
  // This fills the vu_thresholds array with 133 perfect values.
  generate_vu_thresholds(70, 700);
 8001182:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8001186:	2046      	movs	r0, #70	@ 0x46
 8001188:	f7ff fe4a 	bl	8000e20 <generate_vu_thresholds>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	      uint32_t current_time = HAL_GetTick();
 800118c:	f000 fc10 	bl	80019b0 <HAL_GetTick>
 8001190:	6038      	str	r0, [r7, #0]
	      if (current_time - last_vu_update > 20)
 8001192:	683a      	ldr	r2, [r7, #0]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	2b14      	cmp	r3, #20
 800119a:	d9f7      	bls.n	800118c <main+0x50>
	      {
	          last_vu_update = current_time;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	607b      	str	r3, [r7, #4]

	          // Read the peak (calculated by DMA) and draw the LEDs
	          update_vu_meter(audio_peak_level);
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <main+0x80>)
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff ff6e 	bl	8001088 <update_vu_meter>

	          // Reset the peak for the next "frame"
	          // This gives a reactive "peak meter" effect
	          audio_peak_level = 0;
 80011ac:	4b03      	ldr	r3, [pc, #12]	@ (80011bc <main+0x80>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	801a      	strh	r2, [r3, #0]
  {
 80011b2:	e7eb      	b.n	800118c <main+0x50>
 80011b4:	200002d4 	.word	0x200002d4
 80011b8:	20000078 	.word	0x20000078
 80011bc:	200004d4 	.word	0x200004d4

080011c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b094      	sub	sp, #80	@ 0x50
 80011c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c6:	f107 0320 	add.w	r3, r7, #32
 80011ca:	2230      	movs	r2, #48	@ 0x30
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f003 fe26 	bl	8004e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	4b28      	ldr	r3, [pc, #160]	@ (800128c <SystemClock_Config+0xcc>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	4a27      	ldr	r2, [pc, #156]	@ (800128c <SystemClock_Config+0xcc>)
 80011ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f4:	4b25      	ldr	r3, [pc, #148]	@ (800128c <SystemClock_Config+0xcc>)
 80011f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011fc:	60bb      	str	r3, [r7, #8]
 80011fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001200:	2300      	movs	r3, #0
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	4b22      	ldr	r3, [pc, #136]	@ (8001290 <SystemClock_Config+0xd0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800120c:	4a20      	ldr	r2, [pc, #128]	@ (8001290 <SystemClock_Config+0xd0>)
 800120e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001212:	6013      	str	r3, [r2, #0]
 8001214:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <SystemClock_Config+0xd0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001220:	2301      	movs	r3, #1
 8001222:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001224:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001228:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122a:	2302      	movs	r3, #2
 800122c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800122e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001232:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001234:	230f      	movs	r3, #15
 8001236:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001238:	2360      	movs	r3, #96	@ 0x60
 800123a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800123c:	2302      	movs	r3, #2
 800123e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001240:	2304      	movs	r3, #4
 8001242:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001244:	f107 0320 	add.w	r3, r7, #32
 8001248:	4618      	mov	r0, r3
 800124a:	f001 ffab 	bl	80031a4 <HAL_RCC_OscConfig>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001254:	f000 f976 	bl	8001544 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001258:	230f      	movs	r3, #15
 800125a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125c:	2302      	movs	r3, #2
 800125e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001264:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001268:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	2102      	movs	r1, #2
 8001274:	4618      	mov	r0, r3
 8001276:	f002 fa0d 	bl	8003694 <HAL_RCC_ClockConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001280:	f000 f960 	bl	8001544 <Error_Handler>
  }
}
 8001284:	bf00      	nop
 8001286:	3750      	adds	r7, #80	@ 0x50
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40023800 	.word	0x40023800
 8001290:	40007000 	.word	0x40007000

08001294 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001298:	4b13      	ldr	r3, [pc, #76]	@ (80012e8 <MX_I2S2_Init+0x54>)
 800129a:	4a14      	ldr	r2, [pc, #80]	@ (80012ec <MX_I2S2_Init+0x58>)
 800129c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800129e:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012a0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80012a4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80012a6:	4b10      	ldr	r3, [pc, #64]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80012ac:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80012b2:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80012b8:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012ba:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80012be:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80012c0:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80012c6:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80012d2:	4805      	ldr	r0, [pc, #20]	@ (80012e8 <MX_I2S2_Init+0x54>)
 80012d4:	f001 f9c4 	bl	8002660 <HAL_I2S_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 80012de:	f000 f931 	bl	8001544 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000078 	.word	0x20000078
 80012ec:	40003800 	.word	0x40003800

080012f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08e      	sub	sp, #56	@ 0x38
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001304:	f107 0320 	add.w	r3, r7, #32
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
 800131c:	615a      	str	r2, [r3, #20]
 800131e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001320:	4b2c      	ldr	r3, [pc, #176]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001322:	4a2d      	ldr	r2, [pc, #180]	@ (80013d8 <MX_TIM4_Init+0xe8>)
 8001324:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001326:	4b2b      	ldr	r3, [pc, #172]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001328:	2200      	movs	r2, #0
 800132a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132c:	4b29      	ldr	r3, [pc, #164]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001332:	4b28      	ldr	r3, [pc, #160]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001334:	2263      	movs	r2, #99	@ 0x63
 8001336:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001338:	4b26      	ldr	r3, [pc, #152]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 800133a:	2200      	movs	r2, #0
 800133c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133e:	4b25      	ldr	r3, [pc, #148]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001340:	2200      	movs	r2, #0
 8001342:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001344:	4823      	ldr	r0, [pc, #140]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001346:	f002 fc9f 	bl	8003c88 <HAL_TIM_Base_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001350:	f000 f8f8 	bl	8001544 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001354:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001358:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800135a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800135e:	4619      	mov	r1, r3
 8001360:	481c      	ldr	r0, [pc, #112]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001362:	f003 f871 	bl	8004448 <HAL_TIM_ConfigClockSource>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 800136c:	f000 f8ea 	bl	8001544 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001370:	4818      	ldr	r0, [pc, #96]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001372:	f002 fcd8 	bl	8003d26 <HAL_TIM_PWM_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 800137c:	f000 f8e2 	bl	8001544 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001388:	f107 0320 	add.w	r3, r7, #32
 800138c:	4619      	mov	r1, r3
 800138e:	4811      	ldr	r0, [pc, #68]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 8001390:	f003 fcd8 	bl	8004d44 <HAL_TIMEx_MasterConfigSynchronization>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 800139a:	f000 f8d3 	bl	8001544 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800139e:	2360      	movs	r3, #96	@ 0x60
 80013a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2200      	movs	r2, #0
 80013b2:	4619      	mov	r1, r3
 80013b4:	4807      	ldr	r0, [pc, #28]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 80013b6:	f002 ff85 	bl	80042c4 <HAL_TIM_PWM_ConfigChannel>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80013c0:	f000 f8c0 	bl	8001544 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80013c4:	4803      	ldr	r0, [pc, #12]	@ (80013d4 <MX_TIM4_Init+0xe4>)
 80013c6:	f000 f9d3 	bl	8001770 <HAL_TIM_MspPostInit>

}
 80013ca:	bf00      	nop
 80013cc:	3738      	adds	r7, #56	@ 0x38
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000120 	.word	0x20000120
 80013d8:	40000800 	.word	0x40000800

080013dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
 80013e6:	4b10      	ldr	r3, [pc, #64]	@ (8001428 <MX_DMA_Init+0x4c>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	4a0f      	ldr	r2, [pc, #60]	@ (8001428 <MX_DMA_Init+0x4c>)
 80013ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001428 <MX_DMA_Init+0x4c>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2100      	movs	r1, #0
 8001402:	200b      	movs	r0, #11
 8001404:	f000 fbdf 	bl	8001bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001408:	200b      	movs	r0, #11
 800140a:	f000 fbf8 	bl	8001bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	200e      	movs	r0, #14
 8001414:	f000 fbd7 	bl	8001bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001418:	200e      	movs	r0, #14
 800141a:	f000 fbf0 	bl	8001bfe <HAL_NVIC_EnableIRQ>

}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40023800 	.word	0x40023800

0800142c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <MX_GPIO_Init+0x68>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a16      	ldr	r2, [pc, #88]	@ (8001494 <MX_GPIO_Init+0x68>)
 800143c:	f043 0304 	orr.w	r3, r3, #4
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <MX_GPIO_Init+0x68>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0304 	and.w	r3, r3, #4
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <MX_GPIO_Init+0x68>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a0f      	ldr	r2, [pc, #60]	@ (8001494 <MX_GPIO_Init+0x68>)
 8001458:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b0d      	ldr	r3, [pc, #52]	@ (8001494 <MX_GPIO_Init+0x68>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <MX_GPIO_Init+0x68>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a08      	ldr	r2, [pc, #32]	@ (8001494 <MX_GPIO_Init+0x68>)
 8001474:	f043 0302 	orr.w	r3, r3, #2
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <MX_GPIO_Init+0x68>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	40023800 	.word	0x40023800

08001498 <HAL_I2S_RxHalfCpltCallback>:
/**
 * @brief This function is called by DMA
 * when the FIRST HALF of the buffer is full.
 */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  // Process the first half of the buffer (from index 0)
  process_audio_chunk(&i2s_dma_buffer[0], I2S_BUFFER_SIZE / 2);
 80014a0:	2180      	movs	r1, #128	@ 0x80
 80014a2:	4803      	ldr	r0, [pc, #12]	@ (80014b0 <HAL_I2S_RxHalfCpltCallback+0x18>)
 80014a4:	f000 f814 	bl	80014d0 <process_audio_chunk>
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200002d4 	.word	0x200002d4

080014b4 <HAL_I2S_RxCpltCallback>:
/**
 * @brief This function is called by DMA
 * when the buffer is COMPLETELY full.
 */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  // Process the second half of the buffer
  process_audio_chunk(&i2s_dma_buffer[I2S_BUFFER_SIZE / 2], I2S_BUFFER_SIZE / 2);
 80014bc:	2180      	movs	r1, #128	@ 0x80
 80014be:	4803      	ldr	r0, [pc, #12]	@ (80014cc <HAL_I2S_RxCpltCallback+0x18>)
 80014c0:	f000 f806 	bl	80014d0 <process_audio_chunk>
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	200003d4 	.word	0x200003d4

080014d0 <process_audio_chunk>:

/**
 * @brief Analyzes an audio block and finds the volume peak.
 */
void process_audio_chunk(int16_t* buffer_half, uint16_t size)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
    int16_t max_val = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < size; i += 2) // NOTE: i += 2
 80014e0:	2300      	movs	r3, #0
 80014e2:	81bb      	strh	r3, [r7, #12]
 80014e4:	e017      	b.n	8001516 <process_audio_chunk+0x46>
    {
        // 1. Get the audio sample
        // I2S data is signed (ranges from -32768 to +32767)
        int16_t sample = buffer_half[i];
 80014e6:	89bb      	ldrh	r3, [r7, #12]
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	817b      	strh	r3, [r7, #10]

        // 2. Rectify it (we only care about volume, not phase)
        int16_t abs_sample = abs(sample);
 80014f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	bfb8      	it	lt
 80014fa:	425b      	neglt	r3, r3
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	813b      	strh	r3, [r7, #8]

        // 3. Is it the highest we've seen in this block?
        if (abs_sample > max_val) {
 8001500:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001504:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001508:	429a      	cmp	r2, r3
 800150a:	dd01      	ble.n	8001510 <process_audio_chunk+0x40>
            max_val = abs_sample;
 800150c:	893b      	ldrh	r3, [r7, #8]
 800150e:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < size; i += 2) // NOTE: i += 2
 8001510:	89bb      	ldrh	r3, [r7, #12]
 8001512:	3302      	adds	r3, #2
 8001514:	81bb      	strh	r3, [r7, #12]
 8001516:	89ba      	ldrh	r2, [r7, #12]
 8001518:	887b      	ldrh	r3, [r7, #2]
 800151a:	429a      	cmp	r2, r3
 800151c:	d3e3      	bcc.n	80014e6 <process_audio_chunk+0x16>
    }

    // 4. Update the global peak variable
    // If the peak of this block is higher than the one
    // we have stored, update it.
    if (max_val > audio_peak_level) {
 800151e:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <process_audio_chunk+0x70>)
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	b21b      	sxth	r3, r3
 8001524:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001528:	429a      	cmp	r2, r3
 800152a:	dd02      	ble.n	8001532 <process_audio_chunk+0x62>
        audio_peak_level = max_val;
 800152c:	4a04      	ldr	r2, [pc, #16]	@ (8001540 <process_audio_chunk+0x70>)
 800152e:	89fb      	ldrh	r3, [r7, #14]
 8001530:	8013      	strh	r3, [r2, #0]
    }
}
 8001532:	bf00      	nop
 8001534:	3714      	adds	r7, #20
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	200004d4 	.word	0x200004d4

08001544 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001548:	b672      	cpsid	i
}
 800154a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <Error_Handler+0x8>

08001550 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	607b      	str	r3, [r7, #4]
 800155a:	4b10      	ldr	r3, [pc, #64]	@ (800159c <HAL_MspInit+0x4c>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	4a0f      	ldr	r2, [pc, #60]	@ (800159c <HAL_MspInit+0x4c>)
 8001560:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001564:	6453      	str	r3, [r2, #68]	@ 0x44
 8001566:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <HAL_MspInit+0x4c>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	603b      	str	r3, [r7, #0]
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <HAL_MspInit+0x4c>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157a:	4a08      	ldr	r2, [pc, #32]	@ (800159c <HAL_MspInit+0x4c>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001580:	6413      	str	r3, [r2, #64]	@ 0x40
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <HAL_MspInit+0x4c>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800

080015a0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08e      	sub	sp, #56	@ 0x38
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015b8:	f107 0310 	add.w	r3, r7, #16
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a39      	ldr	r2, [pc, #228]	@ (80016b4 <HAL_I2S_MspInit+0x114>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d16c      	bne.n	80016ac <HAL_I2S_MspInit+0x10c>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80015d2:	2301      	movs	r3, #1
 80015d4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80015d6:	23c0      	movs	r3, #192	@ 0xc0
 80015d8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80015da:	2302      	movs	r3, #2
 80015dc:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015de:	f107 0310 	add.w	r3, r7, #16
 80015e2:	4618      	mov	r0, r3
 80015e4:	f002 fa02 	bl	80039ec <HAL_RCCEx_PeriphCLKConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80015ee:	f7ff ffa9 	bl	8001544 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	4b30      	ldr	r3, [pc, #192]	@ (80016b8 <HAL_I2S_MspInit+0x118>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	4a2f      	ldr	r2, [pc, #188]	@ (80016b8 <HAL_I2S_MspInit+0x118>)
 80015fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001600:	6413      	str	r3, [r2, #64]	@ 0x40
 8001602:	4b2d      	ldr	r3, [pc, #180]	@ (80016b8 <HAL_I2S_MspInit+0x118>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	4b29      	ldr	r3, [pc, #164]	@ (80016b8 <HAL_I2S_MspInit+0x118>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a28      	ldr	r2, [pc, #160]	@ (80016b8 <HAL_I2S_MspInit+0x118>)
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b26      	ldr	r3, [pc, #152]	@ (80016b8 <HAL_I2S_MspInit+0x118>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 800162a:	f44f 4314 	mov.w	r3, #37888	@ 0x9400
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001630:	2302      	movs	r3, #2
 8001632:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001638:	2300      	movs	r3, #0
 800163a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800163c:	2305      	movs	r3, #5
 800163e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001640:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001644:	4619      	mov	r1, r3
 8001646:	481d      	ldr	r0, [pc, #116]	@ (80016bc <HAL_I2S_MspInit+0x11c>)
 8001648:	f000 fe86 	bl	8002358 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800164c:	4b1c      	ldr	r3, [pc, #112]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 800164e:	4a1d      	ldr	r2, [pc, #116]	@ (80016c4 <HAL_I2S_MspInit+0x124>)
 8001650:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001652:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 8001654:	2200      	movs	r2, #0
 8001656:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001658:	4b19      	ldr	r3, [pc, #100]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800165e:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001664:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 8001666:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800166a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800166c:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 800166e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001672:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001674:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 8001676:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800167a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800167c:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 800167e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001682:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001684:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 8001686:	2200      	movs	r2, #0
 8001688:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800168a:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 800168c:	2200      	movs	r2, #0
 800168e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001690:	480b      	ldr	r0, [pc, #44]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 8001692:	f000 facf 	bl	8001c34 <HAL_DMA_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <HAL_I2S_MspInit+0x100>
    {
      Error_Handler();
 800169c:	f7ff ff52 	bl	8001544 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a07      	ldr	r2, [pc, #28]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 80016a4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016a6:	4a06      	ldr	r2, [pc, #24]	@ (80016c0 <HAL_I2S_MspInit+0x120>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80016ac:	bf00      	nop
 80016ae:	3738      	adds	r7, #56	@ 0x38
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40003800 	.word	0x40003800
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40020400 	.word	0x40020400
 80016c0:	200000c0 	.word	0x200000c0
 80016c4:	40026058 	.word	0x40026058

080016c8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a22      	ldr	r2, [pc, #136]	@ (8001760 <HAL_TIM_Base_MspInit+0x98>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d13d      	bne.n	8001756 <HAL_TIM_Base_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	4b21      	ldr	r3, [pc, #132]	@ (8001764 <HAL_TIM_Base_MspInit+0x9c>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e2:	4a20      	ldr	r2, [pc, #128]	@ (8001764 <HAL_TIM_Base_MspInit+0x9c>)
 80016e4:	f043 0304 	orr.w	r3, r3, #4
 80016e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <HAL_TIM_Base_MspInit+0x9c>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH1 Init */
    hdma_tim4_ch1.Instance = DMA1_Stream0;
 80016f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 80016f8:	4a1c      	ldr	r2, [pc, #112]	@ (800176c <HAL_TIM_Base_MspInit+0xa4>)
 80016fa:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 80016fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 80016fe:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001702:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001704:	4b18      	ldr	r3, [pc, #96]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 8001706:	2240      	movs	r2, #64	@ 0x40
 8001708:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800170a:	4b17      	ldr	r3, [pc, #92]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 800170c:	2200      	movs	r2, #0
 800170e:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001710:	4b15      	ldr	r3, [pc, #84]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 8001712:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001716:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001718:	4b13      	ldr	r3, [pc, #76]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 800171a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800171e:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001720:	4b11      	ldr	r3, [pc, #68]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 8001722:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001726:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 8001728:	4b0f      	ldr	r3, [pc, #60]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 800172a:	2200      	movs	r2, #0
 800172c:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800172e:	4b0e      	ldr	r3, [pc, #56]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 8001730:	2200      	movs	r2, #0
 8001732:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001734:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 8001736:	2200      	movs	r2, #0
 8001738:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 800173a:	480b      	ldr	r0, [pc, #44]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 800173c:	f000 fa7a 	bl	8001c34 <HAL_DMA_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8001746:	f7ff fefd 	bl	8001544 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a06      	ldr	r2, [pc, #24]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 800174e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001750:	4a05      	ldr	r2, [pc, #20]	@ (8001768 <HAL_TIM_Base_MspInit+0xa0>)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40000800 	.word	0x40000800
 8001764:	40023800 	.word	0x40023800
 8001768:	20000168 	.word	0x20000168
 800176c:	40026010 	.word	0x40026010

08001770 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a12      	ldr	r2, [pc, #72]	@ (80017d8 <HAL_TIM_MspPostInit+0x68>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d11d      	bne.n	80017ce <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <HAL_TIM_MspPostInit+0x6c>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a10      	ldr	r2, [pc, #64]	@ (80017dc <HAL_TIM_MspPostInit+0x6c>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <HAL_TIM_MspPostInit+0x6c>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = rgb_Pin;
 80017ae:	2340      	movs	r3, #64	@ 0x40
 80017b0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80017be:	2302      	movs	r3, #2
 80017c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(rgb_GPIO_Port, &GPIO_InitStruct);
 80017c2:	f107 030c 	add.w	r3, r7, #12
 80017c6:	4619      	mov	r1, r3
 80017c8:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <HAL_TIM_MspPostInit+0x70>)
 80017ca:	f000 fdc5 	bl	8002358 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80017ce:	bf00      	nop
 80017d0:	3720      	adds	r7, #32
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40000800 	.word	0x40000800
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020400 	.word	0x40020400

080017e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <NMI_Handler+0x4>

080017ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <HardFault_Handler+0x4>

080017f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <MemManage_Handler+0x4>

080017fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <BusFault_Handler+0x4>

08001804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <UsageFault_Handler+0x4>

0800180c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800183a:	f000 f8a5 	bl	8001988 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8001848:	4802      	ldr	r0, [pc, #8]	@ (8001854 <DMA1_Stream0_IRQHandler+0x10>)
 800184a:	f000 fb1b 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000168 	.word	0x20000168

08001858 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <DMA1_Stream3_IRQHandler+0x10>)
 800185e:	f000 fb11 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200000c0 	.word	0x200000c0

0800186c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <SystemInit+0x20>)
 8001872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001876:	4a05      	ldr	r2, [pc, #20]	@ (800188c <SystemInit+0x20>)
 8001878:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800187c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001890:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001894:	f7ff ffea 	bl	800186c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001898:	480c      	ldr	r0, [pc, #48]	@ (80018cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800189a:	490d      	ldr	r1, [pc, #52]	@ (80018d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800189c:	4a0d      	ldr	r2, [pc, #52]	@ (80018d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018a0:	e002      	b.n	80018a8 <LoopCopyDataInit>

080018a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018a6:	3304      	adds	r3, #4

080018a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ac:	d3f9      	bcc.n	80018a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ae:	4a0a      	ldr	r2, [pc, #40]	@ (80018d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018b0:	4c0a      	ldr	r4, [pc, #40]	@ (80018dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018b4:	e001      	b.n	80018ba <LoopFillZerobss>

080018b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018b8:	3204      	adds	r2, #4

080018ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018bc:	d3fb      	bcc.n	80018b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018be:	f003 fabd 	bl	8004e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018c2:	f7ff fc3b 	bl	800113c <main>
  bx  lr    
 80018c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018c8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80018cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80018d4:	08005dc0 	.word	0x08005dc0
  ldr r2, =_sbss
 80018d8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80018dc:	20002180 	.word	0x20002180

080018e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018e0:	e7fe      	b.n	80018e0 <ADC_IRQHandler>
	...

080018e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <HAL_Init+0x40>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001924 <HAL_Init+0x40>)
 80018ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <HAL_Init+0x40>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <HAL_Init+0x40>)
 80018fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <HAL_Init+0x40>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a07      	ldr	r2, [pc, #28]	@ (8001924 <HAL_Init+0x40>)
 8001906:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800190a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800190c:	2003      	movs	r0, #3
 800190e:	f000 f94f 	bl	8001bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001912:	200f      	movs	r0, #15
 8001914:	f000 f808 	bl	8001928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001918:	f7ff fe1a 	bl	8001550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00

08001928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001930:	4b12      	ldr	r3, [pc, #72]	@ (800197c <HAL_InitTick+0x54>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	4b12      	ldr	r3, [pc, #72]	@ (8001980 <HAL_InitTick+0x58>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800193e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001942:	fbb2 f3f3 	udiv	r3, r2, r3
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f967 	bl	8001c1a <HAL_SYSTICK_Config>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e00e      	b.n	8001974 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b0f      	cmp	r3, #15
 800195a:	d80a      	bhi.n	8001972 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800195c:	2200      	movs	r2, #0
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001964:	f000 f92f 	bl	8001bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001968:	4a06      	ldr	r2, [pc, #24]	@ (8001984 <HAL_InitTick+0x5c>)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800196e:	2300      	movs	r3, #0
 8001970:	e000      	b.n	8001974 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000000 	.word	0x20000000
 8001980:	20000008 	.word	0x20000008
 8001984:	20000004 	.word	0x20000004

08001988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <HAL_IncTick+0x20>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	461a      	mov	r2, r3
 8001992:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <HAL_IncTick+0x24>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4413      	add	r3, r2
 8001998:	4a04      	ldr	r2, [pc, #16]	@ (80019ac <HAL_IncTick+0x24>)
 800199a:	6013      	str	r3, [r2, #0]
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000008 	.word	0x20000008
 80019ac:	20002044 	.word	0x20002044

080019b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return uwTick;
 80019b4:	4b03      	ldr	r3, [pc, #12]	@ (80019c4 <HAL_GetTick+0x14>)
 80019b6:	681b      	ldr	r3, [r3, #0]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	20002044 	.word	0x20002044

080019c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019d0:	f7ff ffee 	bl	80019b0 <HAL_GetTick>
 80019d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80019e0:	d005      	beq.n	80019ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019e2:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <HAL_Delay+0x44>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	461a      	mov	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4413      	add	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019ee:	bf00      	nop
 80019f0:	f7ff ffde 	bl	80019b0 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	68fa      	ldr	r2, [r7, #12]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d8f7      	bhi.n	80019f0 <HAL_Delay+0x28>
  {
  }
}
 8001a00:	bf00      	nop
 8001a02:	bf00      	nop
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000008 	.word	0x20000008

08001a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a20:	4b0c      	ldr	r3, [pc, #48]	@ (8001a54 <__NVIC_SetPriorityGrouping+0x44>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a42:	4a04      	ldr	r2, [pc, #16]	@ (8001a54 <__NVIC_SetPriorityGrouping+0x44>)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	60d3      	str	r3, [r2, #12]
}
 8001a48:	bf00      	nop
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000ed00 	.word	0xe000ed00

08001a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a5c:	4b04      	ldr	r3, [pc, #16]	@ (8001a70 <__NVIC_GetPriorityGrouping+0x18>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	0a1b      	lsrs	r3, r3, #8
 8001a62:	f003 0307 	and.w	r3, r3, #7
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	db0b      	blt.n	8001a9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	f003 021f 	and.w	r2, r3, #31
 8001a8c:	4907      	ldr	r1, [pc, #28]	@ (8001aac <__NVIC_EnableIRQ+0x38>)
 8001a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a92:	095b      	lsrs	r3, r3, #5
 8001a94:	2001      	movs	r0, #1
 8001a96:	fa00 f202 	lsl.w	r2, r0, r2
 8001a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	e000e100 	.word	0xe000e100

08001ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	6039      	str	r1, [r7, #0]
 8001aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	db0a      	blt.n	8001ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	490c      	ldr	r1, [pc, #48]	@ (8001afc <__NVIC_SetPriority+0x4c>)
 8001aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ace:	0112      	lsls	r2, r2, #4
 8001ad0:	b2d2      	uxtb	r2, r2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ad8:	e00a      	b.n	8001af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4908      	ldr	r1, [pc, #32]	@ (8001b00 <__NVIC_SetPriority+0x50>)
 8001ae0:	79fb      	ldrb	r3, [r7, #7]
 8001ae2:	f003 030f 	and.w	r3, r3, #15
 8001ae6:	3b04      	subs	r3, #4
 8001ae8:	0112      	lsls	r2, r2, #4
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	440b      	add	r3, r1
 8001aee:	761a      	strb	r2, [r3, #24]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000e100 	.word	0xe000e100
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b089      	sub	sp, #36	@ 0x24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f1c3 0307 	rsb	r3, r3, #7
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	bf28      	it	cs
 8001b22:	2304      	movcs	r3, #4
 8001b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	3304      	adds	r3, #4
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d902      	bls.n	8001b34 <NVIC_EncodePriority+0x30>
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3b03      	subs	r3, #3
 8001b32:	e000      	b.n	8001b36 <NVIC_EncodePriority+0x32>
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43da      	mvns	r2, r3
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	401a      	ands	r2, r3
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b4c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	fa01 f303 	lsl.w	r3, r1, r3
 8001b56:	43d9      	mvns	r1, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b5c:	4313      	orrs	r3, r2
         );
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3724      	adds	r7, #36	@ 0x24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
	...

08001b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b7c:	d301      	bcc.n	8001b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e00f      	b.n	8001ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b82:	4a0a      	ldr	r2, [pc, #40]	@ (8001bac <SysTick_Config+0x40>)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b8a:	210f      	movs	r1, #15
 8001b8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b90:	f7ff ff8e 	bl	8001ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b94:	4b05      	ldr	r3, [pc, #20]	@ (8001bac <SysTick_Config+0x40>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b9a:	4b04      	ldr	r3, [pc, #16]	@ (8001bac <SysTick_Config+0x40>)
 8001b9c:	2207      	movs	r2, #7
 8001b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	e000e010 	.word	0xe000e010

08001bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ff29 	bl	8001a10 <__NVIC_SetPriorityGrouping>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	4603      	mov	r3, r0
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
 8001bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd8:	f7ff ff3e 	bl	8001a58 <__NVIC_GetPriorityGrouping>
 8001bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	6978      	ldr	r0, [r7, #20]
 8001be4:	f7ff ff8e 	bl	8001b04 <NVIC_EncodePriority>
 8001be8:	4602      	mov	r2, r0
 8001bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ff5d 	bl	8001ab0 <__NVIC_SetPriority>
}
 8001bf6:	bf00      	nop
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b082      	sub	sp, #8
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	4603      	mov	r3, r0
 8001c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff ff31 	bl	8001a74 <__NVIC_EnableIRQ>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff ffa2 	bl	8001b6c <SysTick_Config>
 8001c28:	4603      	mov	r3, r0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c40:	f7ff feb6 	bl	80019b0 <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e099      	b.n	8001d84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2202      	movs	r2, #2
 8001c54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f022 0201 	bic.w	r2, r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c70:	e00f      	b.n	8001c92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c72:	f7ff fe9d 	bl	80019b0 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b05      	cmp	r3, #5
 8001c7e:	d908      	bls.n	8001c92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2220      	movs	r2, #32
 8001c84:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2203      	movs	r2, #3
 8001c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e078      	b.n	8001d84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1e8      	bne.n	8001c72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	4b38      	ldr	r3, [pc, #224]	@ (8001d8c <HAL_DMA_Init+0x158>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	d107      	bne.n	8001cfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	f023 0307 	bic.w	r3, r3, #7
 8001d12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d117      	bne.n	8001d56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d00e      	beq.n	8001d56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 fa91 	bl	8002260 <DMA_CheckFifoParam>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d008      	beq.n	8001d56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2240      	movs	r2, #64	@ 0x40
 8001d48:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001d52:	2301      	movs	r3, #1
 8001d54:	e016      	b.n	8001d84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 fa48 	bl	80021f4 <DMA_CalcBaseAndBitshift>
 8001d64:	4603      	mov	r3, r0
 8001d66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6c:	223f      	movs	r2, #63	@ 0x3f
 8001d6e:	409a      	lsls	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	f010803f 	.word	0xf010803f

08001d90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
 8001d9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <HAL_DMA_Start_IT+0x26>
 8001db2:	2302      	movs	r3, #2
 8001db4:	e040      	b.n	8001e38 <HAL_DMA_Start_IT+0xa8>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d12f      	bne.n	8001e2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2202      	movs	r2, #2
 8001dce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	68b9      	ldr	r1, [r7, #8]
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 f9da 	bl	8002198 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001de8:	223f      	movs	r2, #63	@ 0x3f
 8001dea:	409a      	lsls	r2, r3
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0216 	orr.w	r2, r2, #22
 8001dfe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d007      	beq.n	8001e18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 0208 	orr.w	r2, r2, #8
 8001e16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f042 0201 	orr.w	r2, r2, #1
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	e005      	b.n	8001e36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e32:	2302      	movs	r3, #2
 8001e34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d004      	beq.n	8001e5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2280      	movs	r2, #128	@ 0x80
 8001e58:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e00c      	b.n	8001e78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2205      	movs	r2, #5
 8001e62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 0201 	bic.w	r2, r2, #1
 8001e74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e90:	4b8e      	ldr	r3, [pc, #568]	@ (80020cc <HAL_DMA_IRQHandler+0x248>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a8e      	ldr	r2, [pc, #568]	@ (80020d0 <HAL_DMA_IRQHandler+0x24c>)
 8001e96:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9a:	0a9b      	lsrs	r3, r3, #10
 8001e9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eae:	2208      	movs	r2, #8
 8001eb0:	409a      	lsls	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d01a      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d013      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 0204 	bic.w	r2, r2, #4
 8001ed6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001edc:	2208      	movs	r2, #8
 8001ede:	409a      	lsls	r2, r3
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee8:	f043 0201 	orr.w	r2, r3, #1
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	409a      	lsls	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4013      	ands	r3, r2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d012      	beq.n	8001f26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00b      	beq.n	8001f26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f12:	2201      	movs	r2, #1
 8001f14:	409a      	lsls	r2, r3
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1e:	f043 0202 	orr.w	r2, r3, #2
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2a:	2204      	movs	r2, #4
 8001f2c:	409a      	lsls	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d012      	beq.n	8001f5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d00b      	beq.n	8001f5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f48:	2204      	movs	r2, #4
 8001f4a:	409a      	lsls	r2, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f54:	f043 0204 	orr.w	r2, r3, #4
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f60:	2210      	movs	r2, #16
 8001f62:	409a      	lsls	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d043      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d03c      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7e:	2210      	movs	r2, #16
 8001f80:	409a      	lsls	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d018      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d108      	bne.n	8001fb4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d024      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	4798      	blx	r3
 8001fb2:	e01f      	b.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	4798      	blx	r3
 8001fc4:	e016      	b.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d107      	bne.n	8001fe4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 0208 	bic.w	r2, r2, #8
 8001fe2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 808f 	beq.w	8002124 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0310 	and.w	r3, r3, #16
 8002010:	2b00      	cmp	r3, #0
 8002012:	f000 8087 	beq.w	8002124 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800201a:	2220      	movs	r2, #32
 800201c:	409a      	lsls	r2, r3
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b05      	cmp	r3, #5
 800202c:	d136      	bne.n	800209c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0216 	bic.w	r2, r2, #22
 800203c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	695a      	ldr	r2, [r3, #20]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800204c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	2b00      	cmp	r3, #0
 8002054:	d103      	bne.n	800205e <HAL_DMA_IRQHandler+0x1da>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800205a:	2b00      	cmp	r3, #0
 800205c:	d007      	beq.n	800206e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0208 	bic.w	r2, r2, #8
 800206c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002072:	223f      	movs	r2, #63	@ 0x3f
 8002074:	409a      	lsls	r2, r3
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2201      	movs	r2, #1
 800207e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800208e:	2b00      	cmp	r3, #0
 8002090:	d07e      	beq.n	8002190 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	4798      	blx	r3
        }
        return;
 800209a:	e079      	b.n	8002190 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d01d      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d10d      	bne.n	80020d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d031      	beq.n	8002124 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	4798      	blx	r3
 80020c8:	e02c      	b.n	8002124 <HAL_DMA_IRQHandler+0x2a0>
 80020ca:	bf00      	nop
 80020cc:	20000000 	.word	0x20000000
 80020d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d023      	beq.n	8002124 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	4798      	blx	r3
 80020e4:	e01e      	b.n	8002124 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d10f      	bne.n	8002114 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 0210 	bic.w	r2, r2, #16
 8002102:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002128:	2b00      	cmp	r3, #0
 800212a:	d032      	beq.n	8002192 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d022      	beq.n	800217e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2205      	movs	r2, #5
 800213c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 0201 	bic.w	r2, r2, #1
 800214e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	3301      	adds	r3, #1
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	429a      	cmp	r2, r3
 800215a:	d307      	bcc.n	800216c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1f2      	bne.n	8002150 <HAL_DMA_IRQHandler+0x2cc>
 800216a:	e000      	b.n	800216e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800216c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002182:	2b00      	cmp	r3, #0
 8002184:	d005      	beq.n	8002192 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	4798      	blx	r3
 800218e:	e000      	b.n	8002192 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002190:	bf00      	nop
    }
  }
}
 8002192:	3718      	adds	r7, #24
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
 80021a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b40      	cmp	r3, #64	@ 0x40
 80021c4:	d108      	bne.n	80021d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021d6:	e007      	b.n	80021e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68ba      	ldr	r2, [r7, #8]
 80021de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	60da      	str	r2, [r3, #12]
}
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	3b10      	subs	r3, #16
 8002204:	4a14      	ldr	r2, [pc, #80]	@ (8002258 <DMA_CalcBaseAndBitshift+0x64>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800220e:	4a13      	ldr	r2, [pc, #76]	@ (800225c <DMA_CalcBaseAndBitshift+0x68>)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4413      	add	r3, r2
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d909      	bls.n	8002236 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800222a:	f023 0303 	bic.w	r3, r3, #3
 800222e:	1d1a      	adds	r2, r3, #4
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	659a      	str	r2, [r3, #88]	@ 0x58
 8002234:	e007      	b.n	8002246 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800223e:	f023 0303 	bic.w	r3, r3, #3
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800224a:	4618      	mov	r0, r3
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	aaaaaaab 	.word	0xaaaaaaab
 800225c:	08005d68 	.word	0x08005d68

08002260 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002268:	2300      	movs	r3, #0
 800226a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002270:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d11f      	bne.n	80022ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	2b03      	cmp	r3, #3
 800227e:	d856      	bhi.n	800232e <DMA_CheckFifoParam+0xce>
 8002280:	a201      	add	r2, pc, #4	@ (adr r2, 8002288 <DMA_CheckFifoParam+0x28>)
 8002282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002286:	bf00      	nop
 8002288:	08002299 	.word	0x08002299
 800228c:	080022ab 	.word	0x080022ab
 8002290:	08002299 	.word	0x08002299
 8002294:	0800232f 	.word	0x0800232f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800229c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d046      	beq.n	8002332 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022a8:	e043      	b.n	8002332 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80022b2:	d140      	bne.n	8002336 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022b8:	e03d      	b.n	8002336 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022c2:	d121      	bne.n	8002308 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d837      	bhi.n	800233a <DMA_CheckFifoParam+0xda>
 80022ca:	a201      	add	r2, pc, #4	@ (adr r2, 80022d0 <DMA_CheckFifoParam+0x70>)
 80022cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022d0:	080022e1 	.word	0x080022e1
 80022d4:	080022e7 	.word	0x080022e7
 80022d8:	080022e1 	.word	0x080022e1
 80022dc:	080022f9 	.word	0x080022f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	73fb      	strb	r3, [r7, #15]
      break;
 80022e4:	e030      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d025      	beq.n	800233e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022f6:	e022      	b.n	800233e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002300:	d11f      	bne.n	8002342 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002306:	e01c      	b.n	8002342 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d903      	bls.n	8002316 <DMA_CheckFifoParam+0xb6>
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	2b03      	cmp	r3, #3
 8002312:	d003      	beq.n	800231c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002314:	e018      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	73fb      	strb	r3, [r7, #15]
      break;
 800231a:	e015      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002320:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00e      	beq.n	8002346 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	73fb      	strb	r3, [r7, #15]
      break;
 800232c:	e00b      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      break;
 800232e:	bf00      	nop
 8002330:	e00a      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      break;
 8002332:	bf00      	nop
 8002334:	e008      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      break;
 8002336:	bf00      	nop
 8002338:	e006      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      break;
 800233a:	bf00      	nop
 800233c:	e004      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      break;
 800233e:	bf00      	nop
 8002340:	e002      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      break;   
 8002342:	bf00      	nop
 8002344:	e000      	b.n	8002348 <DMA_CheckFifoParam+0xe8>
      break;
 8002346:	bf00      	nop
    }
  } 
  
  return status; 
 8002348:	7bfb      	ldrb	r3, [r7, #15]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop

08002358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002358:	b480      	push	{r7}
 800235a:	b089      	sub	sp, #36	@ 0x24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002366:	2300      	movs	r3, #0
 8002368:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800236a:	2300      	movs	r3, #0
 800236c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
 8002372:	e159      	b.n	8002628 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002374:	2201      	movs	r2, #1
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	4013      	ands	r3, r2
 8002386:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	429a      	cmp	r2, r3
 800238e:	f040 8148 	bne.w	8002622 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	2b01      	cmp	r3, #1
 800239c:	d005      	beq.n	80023aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d130      	bne.n	800240c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	2203      	movs	r2, #3
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43db      	mvns	r3, r3
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	4013      	ands	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023e0:	2201      	movs	r2, #1
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	4013      	ands	r3, r2
 80023ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	091b      	lsrs	r3, r3, #4
 80023f6:	f003 0201 	and.w	r2, r3, #1
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	2b03      	cmp	r3, #3
 8002416:	d017      	beq.n	8002448 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	2203      	movs	r2, #3
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d123      	bne.n	800249c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	08da      	lsrs	r2, r3, #3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3208      	adds	r2, #8
 800245c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002460:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	220f      	movs	r2, #15
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	691a      	ldr	r2, [r3, #16]
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	08da      	lsrs	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3208      	adds	r2, #8
 8002496:	69b9      	ldr	r1, [r7, #24]
 8002498:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0203 	and.w	r2, r3, #3
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 80a2 	beq.w	8002622 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	4b57      	ldr	r3, [pc, #348]	@ (8002640 <HAL_GPIO_Init+0x2e8>)
 80024e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e6:	4a56      	ldr	r2, [pc, #344]	@ (8002640 <HAL_GPIO_Init+0x2e8>)
 80024e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ee:	4b54      	ldr	r3, [pc, #336]	@ (8002640 <HAL_GPIO_Init+0x2e8>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024fa:	4a52      	ldr	r2, [pc, #328]	@ (8002644 <HAL_GPIO_Init+0x2ec>)
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	089b      	lsrs	r3, r3, #2
 8002500:	3302      	adds	r3, #2
 8002502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002506:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	220f      	movs	r2, #15
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4013      	ands	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a49      	ldr	r2, [pc, #292]	@ (8002648 <HAL_GPIO_Init+0x2f0>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d019      	beq.n	800255a <HAL_GPIO_Init+0x202>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a48      	ldr	r2, [pc, #288]	@ (800264c <HAL_GPIO_Init+0x2f4>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d013      	beq.n	8002556 <HAL_GPIO_Init+0x1fe>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a47      	ldr	r2, [pc, #284]	@ (8002650 <HAL_GPIO_Init+0x2f8>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d00d      	beq.n	8002552 <HAL_GPIO_Init+0x1fa>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a46      	ldr	r2, [pc, #280]	@ (8002654 <HAL_GPIO_Init+0x2fc>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d007      	beq.n	800254e <HAL_GPIO_Init+0x1f6>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a45      	ldr	r2, [pc, #276]	@ (8002658 <HAL_GPIO_Init+0x300>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d101      	bne.n	800254a <HAL_GPIO_Init+0x1f2>
 8002546:	2304      	movs	r3, #4
 8002548:	e008      	b.n	800255c <HAL_GPIO_Init+0x204>
 800254a:	2307      	movs	r3, #7
 800254c:	e006      	b.n	800255c <HAL_GPIO_Init+0x204>
 800254e:	2303      	movs	r3, #3
 8002550:	e004      	b.n	800255c <HAL_GPIO_Init+0x204>
 8002552:	2302      	movs	r3, #2
 8002554:	e002      	b.n	800255c <HAL_GPIO_Init+0x204>
 8002556:	2301      	movs	r3, #1
 8002558:	e000      	b.n	800255c <HAL_GPIO_Init+0x204>
 800255a:	2300      	movs	r3, #0
 800255c:	69fa      	ldr	r2, [r7, #28]
 800255e:	f002 0203 	and.w	r2, r2, #3
 8002562:	0092      	lsls	r2, r2, #2
 8002564:	4093      	lsls	r3, r2
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4313      	orrs	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800256c:	4935      	ldr	r1, [pc, #212]	@ (8002644 <HAL_GPIO_Init+0x2ec>)
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	089b      	lsrs	r3, r3, #2
 8002572:	3302      	adds	r3, #2
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800257a:	4b38      	ldr	r3, [pc, #224]	@ (800265c <HAL_GPIO_Init+0x304>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	43db      	mvns	r3, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4013      	ands	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800259e:	4a2f      	ldr	r2, [pc, #188]	@ (800265c <HAL_GPIO_Init+0x304>)
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025a4:	4b2d      	ldr	r3, [pc, #180]	@ (800265c <HAL_GPIO_Init+0x304>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	69ba      	ldr	r2, [r7, #24]
 80025b0:	4013      	ands	r3, r2
 80025b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025c8:	4a24      	ldr	r2, [pc, #144]	@ (800265c <HAL_GPIO_Init+0x304>)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025ce:	4b23      	ldr	r3, [pc, #140]	@ (800265c <HAL_GPIO_Init+0x304>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4013      	ands	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025f2:	4a1a      	ldr	r2, [pc, #104]	@ (800265c <HAL_GPIO_Init+0x304>)
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025f8:	4b18      	ldr	r3, [pc, #96]	@ (800265c <HAL_GPIO_Init+0x304>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	43db      	mvns	r3, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d003      	beq.n	800261c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	4313      	orrs	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800261c:	4a0f      	ldr	r2, [pc, #60]	@ (800265c <HAL_GPIO_Init+0x304>)
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	3301      	adds	r3, #1
 8002626:	61fb      	str	r3, [r7, #28]
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	2b0f      	cmp	r3, #15
 800262c:	f67f aea2 	bls.w	8002374 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002630:	bf00      	nop
 8002632:	bf00      	nop
 8002634:	3724      	adds	r7, #36	@ 0x24
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	40023800 	.word	0x40023800
 8002644:	40013800 	.word	0x40013800
 8002648:	40020000 	.word	0x40020000
 800264c:	40020400 	.word	0x40020400
 8002650:	40020800 	.word	0x40020800
 8002654:	40020c00 	.word	0x40020c00
 8002658:	40021000 	.word	0x40021000
 800265c:	40013c00 	.word	0x40013c00

08002660 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e128      	b.n	80028c4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d109      	bne.n	8002692 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a90      	ldr	r2, [pc, #576]	@ (80028cc <HAL_I2S_Init+0x26c>)
 800268a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7fe ff87 	bl	80015a0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2202      	movs	r2, #2
 8002696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	69db      	ldr	r3, [r3, #28]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6812      	ldr	r2, [r2, #0]
 80026a4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80026a8:	f023 030f 	bic.w	r3, r3, #15
 80026ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2202      	movs	r2, #2
 80026b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d060      	beq.n	8002780 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d102      	bne.n	80026cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80026c6:	2310      	movs	r3, #16
 80026c8:	617b      	str	r3, [r7, #20]
 80026ca:	e001      	b.n	80026d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80026cc:	2320      	movs	r3, #32
 80026ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	d802      	bhi.n	80026de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80026de:	2001      	movs	r0, #1
 80026e0:	f001 fa72 	bl	8003bc8 <HAL_RCCEx_GetPeriphCLKFreq>
 80026e4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026ee:	d125      	bne.n	800273c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d010      	beq.n	800271a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	68fa      	ldr	r2, [r7, #12]
 80026fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	461a      	mov	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	fbb2 f3f3 	udiv	r3, r2, r3
 8002714:	3305      	adds	r3, #5
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	e01f      	b.n	800275a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	00db      	lsls	r3, r3, #3
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	fbb2 f2f3 	udiv	r2, r2, r3
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	461a      	mov	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	fbb2 f3f3 	udiv	r3, r2, r3
 8002736:	3305      	adds	r3, #5
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	e00e      	b.n	800275a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	fbb2 f2f3 	udiv	r2, r2, r3
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	461a      	mov	r2, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	fbb2 f3f3 	udiv	r3, r2, r3
 8002756:	3305      	adds	r3, #5
 8002758:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	4a5c      	ldr	r2, [pc, #368]	@ (80028d0 <HAL_I2S_Init+0x270>)
 800275e:	fba2 2303 	umull	r2, r3, r2, r3
 8002762:	08db      	lsrs	r3, r3, #3
 8002764:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	085b      	lsrs	r3, r3, #1
 8002776:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	021b      	lsls	r3, r3, #8
 800277c:	61bb      	str	r3, [r7, #24]
 800277e:	e003      	b.n	8002788 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002780:	2302      	movs	r3, #2
 8002782:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002784:	2300      	movs	r3, #0
 8002786:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d902      	bls.n	8002794 <HAL_I2S_Init+0x134>
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	2bff      	cmp	r3, #255	@ 0xff
 8002792:	d907      	bls.n	80027a4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002798:	f043 0210 	orr.w	r2, r3, #16
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e08f      	b.n	80028c4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	ea42 0103 	orr.w	r1, r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	69fa      	ldr	r2, [r7, #28]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80027c2:	f023 030f 	bic.w	r3, r3, #15
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6851      	ldr	r1, [r2, #4]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6892      	ldr	r2, [r2, #8]
 80027ce:	4311      	orrs	r1, r2
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	68d2      	ldr	r2, [r2, #12]
 80027d4:	4311      	orrs	r1, r2
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	6992      	ldr	r2, [r2, #24]
 80027da:	430a      	orrs	r2, r1
 80027dc:	431a      	orrs	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027e6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a1b      	ldr	r3, [r3, #32]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d161      	bne.n	80028b4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a38      	ldr	r2, [pc, #224]	@ (80028d4 <HAL_I2S_Init+0x274>)
 80027f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a37      	ldr	r2, [pc, #220]	@ (80028d8 <HAL_I2S_Init+0x278>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d101      	bne.n	8002804 <HAL_I2S_Init+0x1a4>
 8002800:	4b36      	ldr	r3, [pc, #216]	@ (80028dc <HAL_I2S_Init+0x27c>)
 8002802:	e001      	b.n	8002808 <HAL_I2S_Init+0x1a8>
 8002804:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	6812      	ldr	r2, [r2, #0]
 800280e:	4932      	ldr	r1, [pc, #200]	@ (80028d8 <HAL_I2S_Init+0x278>)
 8002810:	428a      	cmp	r2, r1
 8002812:	d101      	bne.n	8002818 <HAL_I2S_Init+0x1b8>
 8002814:	4a31      	ldr	r2, [pc, #196]	@ (80028dc <HAL_I2S_Init+0x27c>)
 8002816:	e001      	b.n	800281c <HAL_I2S_Init+0x1bc>
 8002818:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800281c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002820:	f023 030f 	bic.w	r3, r3, #15
 8002824:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a2b      	ldr	r2, [pc, #172]	@ (80028d8 <HAL_I2S_Init+0x278>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d101      	bne.n	8002834 <HAL_I2S_Init+0x1d4>
 8002830:	4b2a      	ldr	r3, [pc, #168]	@ (80028dc <HAL_I2S_Init+0x27c>)
 8002832:	e001      	b.n	8002838 <HAL_I2S_Init+0x1d8>
 8002834:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002838:	2202      	movs	r2, #2
 800283a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a25      	ldr	r2, [pc, #148]	@ (80028d8 <HAL_I2S_Init+0x278>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d101      	bne.n	800284a <HAL_I2S_Init+0x1ea>
 8002846:	4b25      	ldr	r3, [pc, #148]	@ (80028dc <HAL_I2S_Init+0x27c>)
 8002848:	e001      	b.n	800284e <HAL_I2S_Init+0x1ee>
 800284a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800285a:	d003      	beq.n	8002864 <HAL_I2S_Init+0x204>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d103      	bne.n	800286c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002864:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002868:	613b      	str	r3, [r7, #16]
 800286a:	e001      	b.n	8002870 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800286c:	2300      	movs	r3, #0
 800286e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800287a:	4313      	orrs	r3, r2
 800287c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002884:	4313      	orrs	r3, r2
 8002886:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800288e:	4313      	orrs	r3, r2
 8002890:	b29a      	uxth	r2, r3
 8002892:	897b      	ldrh	r3, [r7, #10]
 8002894:	4313      	orrs	r3, r2
 8002896:	b29b      	uxth	r3, r3
 8002898:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800289c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a0d      	ldr	r2, [pc, #52]	@ (80028d8 <HAL_I2S_Init+0x278>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d101      	bne.n	80028ac <HAL_I2S_Init+0x24c>
 80028a8:	4b0c      	ldr	r3, [pc, #48]	@ (80028dc <HAL_I2S_Init+0x27c>)
 80028aa:	e001      	b.n	80028b0 <HAL_I2S_Init+0x250>
 80028ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028b0:	897a      	ldrh	r2, [r7, #10]
 80028b2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3720      	adds	r7, #32
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	08002bdd 	.word	0x08002bdd
 80028d0:	cccccccd 	.word	0xcccccccd
 80028d4:	08002cf1 	.word	0x08002cf1
 80028d8:	40003800 	.word	0x40003800
 80028dc:	40003400 	.word	0x40003400

080028e0 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	4613      	mov	r3, r2
 80028ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d002      	beq.n	80028fa <HAL_I2S_Receive_DMA+0x1a>
 80028f4:	88fb      	ldrh	r3, [r7, #6]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e09d      	b.n	8002a3a <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b01      	cmp	r3, #1
 8002908:	d001      	beq.n	800290e <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 800290a:	2302      	movs	r3, #2
 800290c:	e095      	b.n	8002a3a <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <HAL_I2S_Receive_DMA+0x3e>
 800291a:	2302      	movs	r3, #2
 800291c:	e08d      	b.n	8002a3a <HAL_I2S_Receive_DMA+0x15a>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2204      	movs	r2, #4
 800292a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	69db      	ldr	r3, [r3, #28]
 8002940:	f003 0307 	and.w	r3, r3, #7
 8002944:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2b03      	cmp	r3, #3
 800294a:	d002      	beq.n	8002952 <HAL_I2S_Receive_DMA+0x72>
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	2b05      	cmp	r3, #5
 8002950:	d10a      	bne.n	8002968 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	b29a      	uxth	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 800295c:	88fb      	ldrh	r3, [r7, #6]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	b29a      	uxth	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002966:	e005      	b.n	8002974 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	88fa      	ldrh	r2, [r7, #6]
 800296c:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	88fa      	ldrh	r2, [r7, #6]
 8002972:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	4a32      	ldr	r2, [pc, #200]	@ (8002a44 <HAL_I2S_Receive_DMA+0x164>)
 800297a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002980:	4a31      	ldr	r2, [pc, #196]	@ (8002a48 <HAL_I2S_Receive_DMA+0x168>)
 8002982:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002988:	4a30      	ldr	r2, [pc, #192]	@ (8002a4c <HAL_I2S_Receive_DMA+0x16c>)
 800298a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002996:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800299a:	d10a      	bne.n	80029b2 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800299c:	2300      	movs	r3, #0
 800299e:	613b      	str	r3, [r7, #16]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	613b      	str	r3, [r7, #16]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	330c      	adds	r3, #12
 80029bc:	4619      	mov	r1, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c2:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80029c8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80029ca:	f7ff f9e1 	bl	8001d90 <HAL_DMA_Start_IT>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d00f      	beq.n	80029f4 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d8:	f043 0208 	orr.w	r2, r3, #8
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e022      	b.n	8002a3a <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d107      	bne.n	8002a1a <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f042 0201 	orr.w	r2, r2, #1
 8002a18:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	69db      	ldr	r3, [r3, #28]
 8002a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d107      	bne.n	8002a38 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	69da      	ldr	r2, [r3, #28]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002a36:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	08002abb 	.word	0x08002abb
 8002a48:	08002a79 	.word	0x08002a79
 8002a4c:	08002ad7 	.word	0x08002ad7

08002a50 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a84:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10e      	bne.n	8002aac <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0201 	bic.w	r2, r2, #1
 8002a9c:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f7fe fd01 	bl	80014b4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b084      	sub	sp, #16
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ac6:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f7fe fce5 	bl	8001498 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 0203 	bic.w	r2, r2, #3
 8002af2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0c:	f043 0208 	orr.w	r2, r3, #8
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f7ff ffa5 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b1a:	bf00      	nop
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b082      	sub	sp, #8
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	881a      	ldrh	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3a:	1c9a      	adds	r2, r3, #2
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	3b01      	subs	r3, #1
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10e      	bne.n	8002b76 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b66:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7ff ff6d 	bl	8002a50 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b90:	b292      	uxth	r2, r2
 8002b92:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b98:	1c9a      	adds	r2, r3, #2
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10e      	bne.n	8002bd4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002bc4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7fe fc70 	bl	80014b4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d13a      	bne.n	8002c6e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d109      	bne.n	8002c16 <I2S_IRQHandler+0x3a>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c0c:	2b40      	cmp	r3, #64	@ 0x40
 8002c0e:	d102      	bne.n	8002c16 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7ff ffb4 	bl	8002b7e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c1c:	2b40      	cmp	r3, #64	@ 0x40
 8002c1e:	d126      	bne.n	8002c6e <I2S_IRQHandler+0x92>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f003 0320 	and.w	r3, r3, #32
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	d11f      	bne.n	8002c6e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c3c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	613b      	str	r3, [r7, #16]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	613b      	str	r3, [r7, #16]
 8002c52:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c60:	f043 0202 	orr.w	r2, r3, #2
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f7ff fefb 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d136      	bne.n	8002ce8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d109      	bne.n	8002c98 <I2S_IRQHandler+0xbc>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c8e:	2b80      	cmp	r3, #128	@ 0x80
 8002c90:	d102      	bne.n	8002c98 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ff45 	bl	8002b22 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b08      	cmp	r3, #8
 8002ca0:	d122      	bne.n	8002ce8 <I2S_IRQHandler+0x10c>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 0320 	and.w	r3, r3, #32
 8002cac:	2b20      	cmp	r3, #32
 8002cae:	d11b      	bne.n	8002ce8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002cbe:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cda:	f043 0204 	orr.w	r2, r3, #4
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff febe 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002ce8:	bf00      	nop
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a92      	ldr	r2, [pc, #584]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d101      	bne.n	8002d0e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002d0a:	4b92      	ldr	r3, [pc, #584]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d0c:	e001      	b.n	8002d12 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002d0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a8b      	ldr	r2, [pc, #556]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d101      	bne.n	8002d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002d28:	4b8a      	ldr	r3, [pc, #552]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d2a:	e001      	b.n	8002d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002d2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d3c:	d004      	beq.n	8002d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f040 8099 	bne.w	8002e7a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d107      	bne.n	8002d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f925 	bl	8002fac <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d107      	bne.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f9c8 	bl	800310c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d82:	2b40      	cmp	r3, #64	@ 0x40
 8002d84:	d13a      	bne.n	8002dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f003 0320 	and.w	r3, r3, #32
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d035      	beq.n	8002dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a6e      	ldr	r2, [pc, #440]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d101      	bne.n	8002d9e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002d9a:	4b6e      	ldr	r3, [pc, #440]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d9c:	e001      	b.n	8002da2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002d9e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4969      	ldr	r1, [pc, #420]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002daa:	428b      	cmp	r3, r1
 8002dac:	d101      	bne.n	8002db2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002dae:	4b69      	ldr	r3, [pc, #420]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002db0:	e001      	b.n	8002db6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002db2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002db6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002dba:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002dca:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002dcc:	2300      	movs	r3, #0
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dee:	f043 0202 	orr.w	r2, r3, #2
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7ff fe34 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	f040 80c3 	bne.w	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	f003 0320 	and.w	r3, r3, #32
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	f000 80bd 	beq.w	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e22:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a49      	ldr	r2, [pc, #292]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d101      	bne.n	8002e32 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002e2e:	4b49      	ldr	r3, [pc, #292]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e30:	e001      	b.n	8002e36 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002e32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4944      	ldr	r1, [pc, #272]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e3e:	428b      	cmp	r3, r1
 8002e40:	d101      	bne.n	8002e46 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002e42:	4b44      	ldr	r3, [pc, #272]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e44:	e001      	b.n	8002e4a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002e46:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e4a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e4e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002e50:	2300      	movs	r3, #0
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	60bb      	str	r3, [r7, #8]
 8002e5c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6a:	f043 0204 	orr.w	r2, r3, #4
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f7ff fdf6 	bl	8002a64 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e78:	e089      	b.n	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d107      	bne.n	8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d002      	beq.n	8002e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f8be 	bl	8003010 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d107      	bne.n	8002eae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f8fd 	bl	80030a8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eb4:	2b40      	cmp	r3, #64	@ 0x40
 8002eb6:	d12f      	bne.n	8002f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f003 0320 	and.w	r3, r3, #32
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d02a      	beq.n	8002f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ed0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d101      	bne.n	8002ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002edc:	4b1d      	ldr	r3, [pc, #116]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ede:	e001      	b.n	8002ee4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002ee0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4919      	ldr	r1, [pc, #100]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002eec:	428b      	cmp	r3, r1
 8002eee:	d101      	bne.n	8002ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002ef0:	4b18      	ldr	r3, [pc, #96]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ef2:	e001      	b.n	8002ef8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002ef4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ef8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002efc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0a:	f043 0202 	orr.w	r2, r3, #2
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff fda6 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	f003 0308 	and.w	r3, r3, #8
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d136      	bne.n	8002f90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	f003 0320 	and.w	r3, r3, #32
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d031      	beq.n	8002f90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a07      	ldr	r2, [pc, #28]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d101      	bne.n	8002f3a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002f36:	4b07      	ldr	r3, [pc, #28]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f38:	e001      	b.n	8002f3e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002f3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4902      	ldr	r1, [pc, #8]	@ (8002f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f46:	428b      	cmp	r3, r1
 8002f48:	d106      	bne.n	8002f58 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002f4a:	4b02      	ldr	r3, [pc, #8]	@ (8002f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f4c:	e006      	b.n	8002f5c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002f4e:	bf00      	nop
 8002f50:	40003800 	.word	0x40003800
 8002f54:	40003400 	.word	0x40003400
 8002f58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f5c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002f60:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f70:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7e:	f043 0204 	orr.w	r2, r3, #4
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff fd6c 	bl	8002a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f8c:	e000      	b.n	8002f90 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f8e:	bf00      	nop
}
 8002f90:	bf00      	nop
 8002f92:	3720      	adds	r7, #32
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb8:	1c99      	adds	r1, r3, #2
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6251      	str	r1, [r2, #36]	@ 0x24
 8002fbe:	881a      	ldrh	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d113      	bne.n	8003006 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002fec:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d106      	bne.n	8003006 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f7ff ffc9 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003006:	bf00      	nop
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301c:	1c99      	adds	r1, r3, #2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6251      	str	r1, [r2, #36]	@ 0x24
 8003022:	8819      	ldrh	r1, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a1d      	ldr	r2, [pc, #116]	@ (80030a0 <I2SEx_TxISR_I2SExt+0x90>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d101      	bne.n	8003032 <I2SEx_TxISR_I2SExt+0x22>
 800302e:	4b1d      	ldr	r3, [pc, #116]	@ (80030a4 <I2SEx_TxISR_I2SExt+0x94>)
 8003030:	e001      	b.n	8003036 <I2SEx_TxISR_I2SExt+0x26>
 8003032:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003036:	460a      	mov	r2, r1
 8003038:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800303e:	b29b      	uxth	r3, r3
 8003040:	3b01      	subs	r3, #1
 8003042:	b29a      	uxth	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d121      	bne.n	8003096 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a12      	ldr	r2, [pc, #72]	@ (80030a0 <I2SEx_TxISR_I2SExt+0x90>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d101      	bne.n	8003060 <I2SEx_TxISR_I2SExt+0x50>
 800305c:	4b11      	ldr	r3, [pc, #68]	@ (80030a4 <I2SEx_TxISR_I2SExt+0x94>)
 800305e:	e001      	b.n	8003064 <I2SEx_TxISR_I2SExt+0x54>
 8003060:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	490d      	ldr	r1, [pc, #52]	@ (80030a0 <I2SEx_TxISR_I2SExt+0x90>)
 800306c:	428b      	cmp	r3, r1
 800306e:	d101      	bne.n	8003074 <I2SEx_TxISR_I2SExt+0x64>
 8003070:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <I2SEx_TxISR_I2SExt+0x94>)
 8003072:	e001      	b.n	8003078 <I2SEx_TxISR_I2SExt+0x68>
 8003074:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003078:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800307c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003082:	b29b      	uxth	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	d106      	bne.n	8003096 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7ff ff81 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40003800 	.word	0x40003800
 80030a4:	40003400 	.word	0x40003400

080030a8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68d8      	ldr	r0, [r3, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ba:	1c99      	adds	r1, r3, #2
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80030c0:	b282      	uxth	r2, r0
 80030c2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d113      	bne.n	8003104 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80030ea:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d106      	bne.n	8003104 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7ff ff4a 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003104:	bf00      	nop
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a20      	ldr	r2, [pc, #128]	@ (800319c <I2SEx_RxISR_I2SExt+0x90>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d101      	bne.n	8003122 <I2SEx_RxISR_I2SExt+0x16>
 800311e:	4b20      	ldr	r3, [pc, #128]	@ (80031a0 <I2SEx_RxISR_I2SExt+0x94>)
 8003120:	e001      	b.n	8003126 <I2SEx_RxISR_I2SExt+0x1a>
 8003122:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003126:	68d8      	ldr	r0, [r3, #12]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312c:	1c99      	adds	r1, r3, #2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003132:	b282      	uxth	r2, r0
 8003134:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d121      	bne.n	8003192 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a12      	ldr	r2, [pc, #72]	@ (800319c <I2SEx_RxISR_I2SExt+0x90>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d101      	bne.n	800315c <I2SEx_RxISR_I2SExt+0x50>
 8003158:	4b11      	ldr	r3, [pc, #68]	@ (80031a0 <I2SEx_RxISR_I2SExt+0x94>)
 800315a:	e001      	b.n	8003160 <I2SEx_RxISR_I2SExt+0x54>
 800315c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	490d      	ldr	r1, [pc, #52]	@ (800319c <I2SEx_RxISR_I2SExt+0x90>)
 8003168:	428b      	cmp	r3, r1
 800316a:	d101      	bne.n	8003170 <I2SEx_RxISR_I2SExt+0x64>
 800316c:	4b0c      	ldr	r3, [pc, #48]	@ (80031a0 <I2SEx_RxISR_I2SExt+0x94>)
 800316e:	e001      	b.n	8003174 <I2SEx_RxISR_I2SExt+0x68>
 8003170:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003174:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003178:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	d106      	bne.n	8003192 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7ff ff03 	bl	8002f98 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40003800 	.word	0x40003800
 80031a0:	40003400 	.word	0x40003400

080031a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e267      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d075      	beq.n	80032ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80031c2:	4b88      	ldr	r3, [pc, #544]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 030c 	and.w	r3, r3, #12
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d00c      	beq.n	80031e8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ce:	4b85      	ldr	r3, [pc, #532]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d112      	bne.n	8003200 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031da:	4b82      	ldr	r3, [pc, #520]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031e6:	d10b      	bne.n	8003200 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	4b7e      	ldr	r3, [pc, #504]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d05b      	beq.n	80032ac <HAL_RCC_OscConfig+0x108>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d157      	bne.n	80032ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e242      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003208:	d106      	bne.n	8003218 <HAL_RCC_OscConfig+0x74>
 800320a:	4b76      	ldr	r3, [pc, #472]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a75      	ldr	r2, [pc, #468]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003210:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003214:	6013      	str	r3, [r2, #0]
 8003216:	e01d      	b.n	8003254 <HAL_RCC_OscConfig+0xb0>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003220:	d10c      	bne.n	800323c <HAL_RCC_OscConfig+0x98>
 8003222:	4b70      	ldr	r3, [pc, #448]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a6f      	ldr	r2, [pc, #444]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003228:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	4b6d      	ldr	r3, [pc, #436]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a6c      	ldr	r2, [pc, #432]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	e00b      	b.n	8003254 <HAL_RCC_OscConfig+0xb0>
 800323c:	4b69      	ldr	r3, [pc, #420]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a68      	ldr	r2, [pc, #416]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003242:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003246:	6013      	str	r3, [r2, #0]
 8003248:	4b66      	ldr	r3, [pc, #408]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a65      	ldr	r2, [pc, #404]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 800324e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003252:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d013      	beq.n	8003284 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fe fba8 	bl	80019b0 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003264:	f7fe fba4 	bl	80019b0 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b64      	cmp	r3, #100	@ 0x64
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e207      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003276:	4b5b      	ldr	r3, [pc, #364]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0xc0>
 8003282:	e014      	b.n	80032ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003284:	f7fe fb94 	bl	80019b0 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800328c:	f7fe fb90 	bl	80019b0 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b64      	cmp	r3, #100	@ 0x64
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e1f3      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800329e:	4b51      	ldr	r3, [pc, #324]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1f0      	bne.n	800328c <HAL_RCC_OscConfig+0xe8>
 80032aa:	e000      	b.n	80032ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d063      	beq.n	8003382 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032ba:	4b4a      	ldr	r3, [pc, #296]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 030c 	and.w	r3, r3, #12
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00b      	beq.n	80032de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032c6:	4b47      	ldr	r3, [pc, #284]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032ce:	2b08      	cmp	r3, #8
 80032d0:	d11c      	bne.n	800330c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032d2:	4b44      	ldr	r3, [pc, #272]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d116      	bne.n	800330c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032de:	4b41      	ldr	r3, [pc, #260]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d005      	beq.n	80032f6 <HAL_RCC_OscConfig+0x152>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d001      	beq.n	80032f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e1c7      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f6:	4b3b      	ldr	r3, [pc, #236]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4937      	ldr	r1, [pc, #220]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003306:	4313      	orrs	r3, r2
 8003308:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800330a:	e03a      	b.n	8003382 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d020      	beq.n	8003356 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003314:	4b34      	ldr	r3, [pc, #208]	@ (80033e8 <HAL_RCC_OscConfig+0x244>)
 8003316:	2201      	movs	r2, #1
 8003318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331a:	f7fe fb49 	bl	80019b0 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003322:	f7fe fb45 	bl	80019b0 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e1a8      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003334:	4b2b      	ldr	r3, [pc, #172]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d0f0      	beq.n	8003322 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003340:	4b28      	ldr	r3, [pc, #160]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	4925      	ldr	r1, [pc, #148]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003350:	4313      	orrs	r3, r2
 8003352:	600b      	str	r3, [r1, #0]
 8003354:	e015      	b.n	8003382 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003356:	4b24      	ldr	r3, [pc, #144]	@ (80033e8 <HAL_RCC_OscConfig+0x244>)
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335c:	f7fe fb28 	bl	80019b0 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003364:	f7fe fb24 	bl	80019b0 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e187      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003376:	4b1b      	ldr	r3, [pc, #108]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f0      	bne.n	8003364 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d036      	beq.n	80033fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d016      	beq.n	80033c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003396:	4b15      	ldr	r3, [pc, #84]	@ (80033ec <HAL_RCC_OscConfig+0x248>)
 8003398:	2201      	movs	r2, #1
 800339a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800339c:	f7fe fb08 	bl	80019b0 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033a4:	f7fe fb04 	bl	80019b0 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e167      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033b6:	4b0b      	ldr	r3, [pc, #44]	@ (80033e4 <HAL_RCC_OscConfig+0x240>)
 80033b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x200>
 80033c2:	e01b      	b.n	80033fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033c4:	4b09      	ldr	r3, [pc, #36]	@ (80033ec <HAL_RCC_OscConfig+0x248>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ca:	f7fe faf1 	bl	80019b0 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d0:	e00e      	b.n	80033f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d2:	f7fe faed 	bl	80019b0 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d907      	bls.n	80033f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e150      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
 80033e4:	40023800 	.word	0x40023800
 80033e8:	42470000 	.word	0x42470000
 80033ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f0:	4b88      	ldr	r3, [pc, #544]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80033f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1ea      	bne.n	80033d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 8097 	beq.w	8003538 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800340a:	2300      	movs	r3, #0
 800340c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800340e:	4b81      	ldr	r3, [pc, #516]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10f      	bne.n	800343a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800341a:	2300      	movs	r3, #0
 800341c:	60bb      	str	r3, [r7, #8]
 800341e:	4b7d      	ldr	r3, [pc, #500]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003422:	4a7c      	ldr	r2, [pc, #496]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003424:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003428:	6413      	str	r3, [r2, #64]	@ 0x40
 800342a:	4b7a      	ldr	r3, [pc, #488]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003436:	2301      	movs	r3, #1
 8003438:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800343a:	4b77      	ldr	r3, [pc, #476]	@ (8003618 <HAL_RCC_OscConfig+0x474>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003442:	2b00      	cmp	r3, #0
 8003444:	d118      	bne.n	8003478 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003446:	4b74      	ldr	r3, [pc, #464]	@ (8003618 <HAL_RCC_OscConfig+0x474>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a73      	ldr	r2, [pc, #460]	@ (8003618 <HAL_RCC_OscConfig+0x474>)
 800344c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003450:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003452:	f7fe faad 	bl	80019b0 <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800345a:	f7fe faa9 	bl	80019b0 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e10c      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346c:	4b6a      	ldr	r3, [pc, #424]	@ (8003618 <HAL_RCC_OscConfig+0x474>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0f0      	beq.n	800345a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d106      	bne.n	800348e <HAL_RCC_OscConfig+0x2ea>
 8003480:	4b64      	ldr	r3, [pc, #400]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003484:	4a63      	ldr	r2, [pc, #396]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003486:	f043 0301 	orr.w	r3, r3, #1
 800348a:	6713      	str	r3, [r2, #112]	@ 0x70
 800348c:	e01c      	b.n	80034c8 <HAL_RCC_OscConfig+0x324>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	2b05      	cmp	r3, #5
 8003494:	d10c      	bne.n	80034b0 <HAL_RCC_OscConfig+0x30c>
 8003496:	4b5f      	ldr	r3, [pc, #380]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800349a:	4a5e      	ldr	r2, [pc, #376]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 800349c:	f043 0304 	orr.w	r3, r3, #4
 80034a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80034a2:	4b5c      	ldr	r3, [pc, #368]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80034a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a6:	4a5b      	ldr	r2, [pc, #364]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80034a8:	f043 0301 	orr.w	r3, r3, #1
 80034ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ae:	e00b      	b.n	80034c8 <HAL_RCC_OscConfig+0x324>
 80034b0:	4b58      	ldr	r3, [pc, #352]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80034b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b4:	4a57      	ldr	r2, [pc, #348]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80034b6:	f023 0301 	bic.w	r3, r3, #1
 80034ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80034bc:	4b55      	ldr	r3, [pc, #340]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80034be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c0:	4a54      	ldr	r2, [pc, #336]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80034c2:	f023 0304 	bic.w	r3, r3, #4
 80034c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d015      	beq.n	80034fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d0:	f7fe fa6e 	bl	80019b0 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d6:	e00a      	b.n	80034ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d8:	f7fe fa6a 	bl	80019b0 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e0cb      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ee:	4b49      	ldr	r3, [pc, #292]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80034f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0ee      	beq.n	80034d8 <HAL_RCC_OscConfig+0x334>
 80034fa:	e014      	b.n	8003526 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034fc:	f7fe fa58 	bl	80019b0 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003502:	e00a      	b.n	800351a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003504:	f7fe fa54 	bl	80019b0 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e0b5      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800351a:	4b3e      	ldr	r3, [pc, #248]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 800351c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1ee      	bne.n	8003504 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003526:	7dfb      	ldrb	r3, [r7, #23]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d105      	bne.n	8003538 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800352c:	4b39      	ldr	r3, [pc, #228]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	4a38      	ldr	r2, [pc, #224]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003532:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003536:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80a1 	beq.w	8003684 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003542:	4b34      	ldr	r3, [pc, #208]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 030c 	and.w	r3, r3, #12
 800354a:	2b08      	cmp	r3, #8
 800354c:	d05c      	beq.n	8003608 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	2b02      	cmp	r3, #2
 8003554:	d141      	bne.n	80035da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003556:	4b31      	ldr	r3, [pc, #196]	@ (800361c <HAL_RCC_OscConfig+0x478>)
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7fe fa28 	bl	80019b0 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003564:	f7fe fa24 	bl	80019b0 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e087      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003576:	4b27      	ldr	r3, [pc, #156]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69da      	ldr	r2, [r3, #28]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	019b      	lsls	r3, r3, #6
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	085b      	lsrs	r3, r3, #1
 800359a:	3b01      	subs	r3, #1
 800359c:	041b      	lsls	r3, r3, #16
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a4:	061b      	lsls	r3, r3, #24
 80035a6:	491b      	ldr	r1, [pc, #108]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ac:	4b1b      	ldr	r3, [pc, #108]	@ (800361c <HAL_RCC_OscConfig+0x478>)
 80035ae:	2201      	movs	r2, #1
 80035b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b2:	f7fe f9fd 	bl	80019b0 <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ba:	f7fe f9f9 	bl	80019b0 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e05c      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035cc:	4b11      	ldr	r3, [pc, #68]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f0      	beq.n	80035ba <HAL_RCC_OscConfig+0x416>
 80035d8:	e054      	b.n	8003684 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035da:	4b10      	ldr	r3, [pc, #64]	@ (800361c <HAL_RCC_OscConfig+0x478>)
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7fe f9e6 	bl	80019b0 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e8:	f7fe f9e2 	bl	80019b0 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e045      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fa:	4b06      	ldr	r3, [pc, #24]	@ (8003614 <HAL_RCC_OscConfig+0x470>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x444>
 8003606:	e03d      	b.n	8003684 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d107      	bne.n	8003620 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e038      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
 8003614:	40023800 	.word	0x40023800
 8003618:	40007000 	.word	0x40007000
 800361c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003620:	4b1b      	ldr	r3, [pc, #108]	@ (8003690 <HAL_RCC_OscConfig+0x4ec>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d028      	beq.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003638:	429a      	cmp	r2, r3
 800363a:	d121      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003646:	429a      	cmp	r2, r3
 8003648:	d11a      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003650:	4013      	ands	r3, r2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003656:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003658:	4293      	cmp	r3, r2
 800365a:	d111      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003666:	085b      	lsrs	r3, r3, #1
 8003668:	3b01      	subs	r3, #1
 800366a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800366c:	429a      	cmp	r2, r3
 800366e:	d107      	bne.n	8003680 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800367c:	429a      	cmp	r2, r3
 800367e:	d001      	beq.n	8003684 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40023800 	.word	0x40023800

08003694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e0cc      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036a8:	4b68      	ldr	r3, [pc, #416]	@ (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d90c      	bls.n	80036d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b6:	4b65      	ldr	r3, [pc, #404]	@ (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b63      	ldr	r3, [pc, #396]	@ (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d001      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e0b8      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d020      	beq.n	800371e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0304 	and.w	r3, r3, #4
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d005      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036e8:	4b59      	ldr	r3, [pc, #356]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	4a58      	ldr	r2, [pc, #352]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80036ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0308 	and.w	r3, r3, #8
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d005      	beq.n	800370c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003700:	4b53      	ldr	r3, [pc, #332]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	4a52      	ldr	r2, [pc, #328]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800370a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800370c:	4b50      	ldr	r3, [pc, #320]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	494d      	ldr	r1, [pc, #308]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 800371a:	4313      	orrs	r3, r2
 800371c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d044      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d107      	bne.n	8003742 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003732:	4b47      	ldr	r3, [pc, #284]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d119      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e07f      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2b02      	cmp	r3, #2
 8003748:	d003      	beq.n	8003752 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800374e:	2b03      	cmp	r3, #3
 8003750:	d107      	bne.n	8003762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003752:	4b3f      	ldr	r3, [pc, #252]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d109      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e06f      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003762:	4b3b      	ldr	r3, [pc, #236]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e067      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003772:	4b37      	ldr	r3, [pc, #220]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f023 0203 	bic.w	r2, r3, #3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	4934      	ldr	r1, [pc, #208]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	4313      	orrs	r3, r2
 8003782:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003784:	f7fe f914 	bl	80019b0 <HAL_GetTick>
 8003788:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378a:	e00a      	b.n	80037a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378c:	f7fe f910 	bl	80019b0 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800379a:	4293      	cmp	r3, r2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e04f      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 020c 	and.w	r2, r3, #12
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d1eb      	bne.n	800378c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037b4:	4b25      	ldr	r3, [pc, #148]	@ (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0307 	and.w	r3, r3, #7
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d20c      	bcs.n	80037dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c2:	4b22      	ldr	r3, [pc, #136]	@ (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	b2d2      	uxtb	r2, r2
 80037c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ca:	4b20      	ldr	r3, [pc, #128]	@ (800384c <HAL_RCC_ClockConfig+0x1b8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d001      	beq.n	80037dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e032      	b.n	8003842 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0304 	and.w	r3, r3, #4
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d008      	beq.n	80037fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037e8:	4b19      	ldr	r3, [pc, #100]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	4916      	ldr	r1, [pc, #88]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003806:	4b12      	ldr	r3, [pc, #72]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	490e      	ldr	r1, [pc, #56]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003816:	4313      	orrs	r3, r2
 8003818:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800381a:	f000 f821 	bl	8003860 <HAL_RCC_GetSysClockFreq>
 800381e:	4602      	mov	r2, r0
 8003820:	4b0b      	ldr	r3, [pc, #44]	@ (8003850 <HAL_RCC_ClockConfig+0x1bc>)
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	091b      	lsrs	r3, r3, #4
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	490a      	ldr	r1, [pc, #40]	@ (8003854 <HAL_RCC_ClockConfig+0x1c0>)
 800382c:	5ccb      	ldrb	r3, [r1, r3]
 800382e:	fa22 f303 	lsr.w	r3, r2, r3
 8003832:	4a09      	ldr	r2, [pc, #36]	@ (8003858 <HAL_RCC_ClockConfig+0x1c4>)
 8003834:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003836:	4b09      	ldr	r3, [pc, #36]	@ (800385c <HAL_RCC_ClockConfig+0x1c8>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f7fe f874 	bl	8001928 <HAL_InitTick>

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	40023c00 	.word	0x40023c00
 8003850:	40023800 	.word	0x40023800
 8003854:	08005d58 	.word	0x08005d58
 8003858:	20000000 	.word	0x20000000
 800385c:	20000004 	.word	0x20000004

08003860 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003860:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003864:	b090      	sub	sp, #64	@ 0x40
 8003866:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800386c:	2300      	movs	r3, #0
 800386e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003870:	2300      	movs	r3, #0
 8003872:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003878:	4b59      	ldr	r3, [pc, #356]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 030c 	and.w	r3, r3, #12
 8003880:	2b08      	cmp	r3, #8
 8003882:	d00d      	beq.n	80038a0 <HAL_RCC_GetSysClockFreq+0x40>
 8003884:	2b08      	cmp	r3, #8
 8003886:	f200 80a1 	bhi.w	80039cc <HAL_RCC_GetSysClockFreq+0x16c>
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_RCC_GetSysClockFreq+0x34>
 800388e:	2b04      	cmp	r3, #4
 8003890:	d003      	beq.n	800389a <HAL_RCC_GetSysClockFreq+0x3a>
 8003892:	e09b      	b.n	80039cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003894:	4b53      	ldr	r3, [pc, #332]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003896:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003898:	e09b      	b.n	80039d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800389a:	4b53      	ldr	r3, [pc, #332]	@ (80039e8 <HAL_RCC_GetSysClockFreq+0x188>)
 800389c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800389e:	e098      	b.n	80039d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038a0:	4b4f      	ldr	r3, [pc, #316]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038a8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038aa:	4b4d      	ldr	r3, [pc, #308]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d028      	beq.n	8003908 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038b6:	4b4a      	ldr	r3, [pc, #296]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	099b      	lsrs	r3, r3, #6
 80038bc:	2200      	movs	r2, #0
 80038be:	623b      	str	r3, [r7, #32]
 80038c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80038c2:	6a3b      	ldr	r3, [r7, #32]
 80038c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038c8:	2100      	movs	r1, #0
 80038ca:	4b47      	ldr	r3, [pc, #284]	@ (80039e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80038cc:	fb03 f201 	mul.w	r2, r3, r1
 80038d0:	2300      	movs	r3, #0
 80038d2:	fb00 f303 	mul.w	r3, r0, r3
 80038d6:	4413      	add	r3, r2
 80038d8:	4a43      	ldr	r2, [pc, #268]	@ (80039e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80038da:	fba0 1202 	umull	r1, r2, r0, r2
 80038de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038e0:	460a      	mov	r2, r1
 80038e2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80038e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038e6:	4413      	add	r3, r2
 80038e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ec:	2200      	movs	r2, #0
 80038ee:	61bb      	str	r3, [r7, #24]
 80038f0:	61fa      	str	r2, [r7, #28]
 80038f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80038fa:	f7fd f8f9 	bl	8000af0 <__aeabi_uldivmod>
 80038fe:	4602      	mov	r2, r0
 8003900:	460b      	mov	r3, r1
 8003902:	4613      	mov	r3, r2
 8003904:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003906:	e053      	b.n	80039b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003908:	4b35      	ldr	r3, [pc, #212]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	099b      	lsrs	r3, r3, #6
 800390e:	2200      	movs	r2, #0
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	617a      	str	r2, [r7, #20]
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800391a:	f04f 0b00 	mov.w	fp, #0
 800391e:	4652      	mov	r2, sl
 8003920:	465b      	mov	r3, fp
 8003922:	f04f 0000 	mov.w	r0, #0
 8003926:	f04f 0100 	mov.w	r1, #0
 800392a:	0159      	lsls	r1, r3, #5
 800392c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003930:	0150      	lsls	r0, r2, #5
 8003932:	4602      	mov	r2, r0
 8003934:	460b      	mov	r3, r1
 8003936:	ebb2 080a 	subs.w	r8, r2, sl
 800393a:	eb63 090b 	sbc.w	r9, r3, fp
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800394a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800394e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003952:	ebb2 0408 	subs.w	r4, r2, r8
 8003956:	eb63 0509 	sbc.w	r5, r3, r9
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	00eb      	lsls	r3, r5, #3
 8003964:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003968:	00e2      	lsls	r2, r4, #3
 800396a:	4614      	mov	r4, r2
 800396c:	461d      	mov	r5, r3
 800396e:	eb14 030a 	adds.w	r3, r4, sl
 8003972:	603b      	str	r3, [r7, #0]
 8003974:	eb45 030b 	adc.w	r3, r5, fp
 8003978:	607b      	str	r3, [r7, #4]
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	f04f 0300 	mov.w	r3, #0
 8003982:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003986:	4629      	mov	r1, r5
 8003988:	028b      	lsls	r3, r1, #10
 800398a:	4621      	mov	r1, r4
 800398c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003990:	4621      	mov	r1, r4
 8003992:	028a      	lsls	r2, r1, #10
 8003994:	4610      	mov	r0, r2
 8003996:	4619      	mov	r1, r3
 8003998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800399a:	2200      	movs	r2, #0
 800399c:	60bb      	str	r3, [r7, #8]
 800399e:	60fa      	str	r2, [r7, #12]
 80039a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039a4:	f7fd f8a4 	bl	8000af0 <__aeabi_uldivmod>
 80039a8:	4602      	mov	r2, r0
 80039aa:	460b      	mov	r3, r1
 80039ac:	4613      	mov	r3, r2
 80039ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039b0:	4b0b      	ldr	r3, [pc, #44]	@ (80039e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	0c1b      	lsrs	r3, r3, #16
 80039b6:	f003 0303 	and.w	r3, r3, #3
 80039ba:	3301      	adds	r3, #1
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80039c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80039c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039ca:	e002      	b.n	80039d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039cc:	4b05      	ldr	r3, [pc, #20]	@ (80039e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80039ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3740      	adds	r7, #64	@ 0x40
 80039d8:	46bd      	mov	sp, r7
 80039da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039de:	bf00      	nop
 80039e0:	40023800 	.word	0x40023800
 80039e4:	00f42400 	.word	0x00f42400
 80039e8:	017d7840 	.word	0x017d7840

080039ec <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b086      	sub	sp, #24
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80039f8:	2300      	movs	r3, #0
 80039fa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d105      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d035      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a14:	4b67      	ldr	r3, [pc, #412]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a1a:	f7fd ffc9 	bl	80019b0 <HAL_GetTick>
 8003a1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a20:	e008      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a22:	f7fd ffc5 	bl	80019b0 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e0ba      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a34:	4b60      	ldr	r3, [pc, #384]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1f0      	bne.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	019a      	lsls	r2, r3, #6
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	071b      	lsls	r3, r3, #28
 8003a4c:	495a      	ldr	r1, [pc, #360]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a54:	4b57      	ldr	r3, [pc, #348]	@ (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a5a:	f7fd ffa9 	bl	80019b0 <HAL_GetTick>
 8003a5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a60:	e008      	b.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a62:	f7fd ffa5 	bl	80019b0 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e09a      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a74:	4b50      	ldr	r3, [pc, #320]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d0f0      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 8083 	beq.w	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	4b49      	ldr	r3, [pc, #292]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	4a48      	ldr	r2, [pc, #288]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a9e:	4b46      	ldr	r3, [pc, #280]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003aaa:	4b44      	ldr	r3, [pc, #272]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a43      	ldr	r2, [pc, #268]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ab4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ab6:	f7fd ff7b 	bl	80019b0 <HAL_GetTick>
 8003aba:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003abe:	f7fd ff77 	bl	80019b0 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e06c      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003ad0:	4b3a      	ldr	r3, [pc, #232]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0f0      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003adc:	4b36      	ldr	r3, [pc, #216]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003ade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d02f      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d028      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003afa:	4b2f      	ldr	r3, [pc, #188]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b02:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b04:	4b2e      	ldr	r3, [pc, #184]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b06:	2201      	movs	r2, #1
 8003b08:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003b10:	4a29      	ldr	r2, [pc, #164]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b16:	4b28      	ldr	r3, [pc, #160]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d114      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003b22:	f7fd ff45 	bl	80019b0 <HAL_GetTick>
 8003b26:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b28:	e00a      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b2a:	f7fd ff41 	bl	80019b0 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e034      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b40:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0ee      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b58:	d10d      	bne.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003b5a:	4b17      	ldr	r3, [pc, #92]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003b6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6e:	4912      	ldr	r1, [pc, #72]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	608b      	str	r3, [r1, #8]
 8003b74:	e005      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003b76:	4b10      	ldr	r3, [pc, #64]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	4a0f      	ldr	r2, [pc, #60]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b7c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b80:	6093      	str	r3, [r2, #8]
 8003b82:	4b0d      	ldr	r3, [pc, #52]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b84:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b8e:	490a      	ldr	r1, [pc, #40]	@ (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0308 	and.w	r3, r3, #8
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	7c1a      	ldrb	r2, [r3, #16]
 8003ba4:	4b07      	ldr	r3, [pc, #28]	@ (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003ba6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	42470068 	.word	0x42470068
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	40007000 	.word	0x40007000
 8003bc0:	42470e40 	.word	0x42470e40
 8003bc4:	424711e0 	.word	0x424711e0

08003bc8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b087      	sub	sp, #28
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d13f      	bne.n	8003c66 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003be6:	4b24      	ldr	r3, [pc, #144]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bee:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d006      	beq.n	8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bfc:	d12f      	bne.n	8003c5e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8003c7c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003c00:	617b      	str	r3, [r7, #20]
          break;
 8003c02:	e02f      	b.n	8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c04:	4b1c      	ldr	r3, [pc, #112]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c10:	d108      	bne.n	8003c24 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003c12:	4b19      	ldr	r3, [pc, #100]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c1a:	4a19      	ldr	r2, [pc, #100]	@ (8003c80 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c20:	613b      	str	r3, [r7, #16]
 8003c22:	e007      	b.n	8003c34 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003c24:	4b14      	ldr	r3, [pc, #80]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c2c:	4a15      	ldr	r2, [pc, #84]	@ (8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c32:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003c34:	4b10      	ldr	r3, [pc, #64]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003c36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c3a:	099b      	lsrs	r3, r3, #6
 8003c3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	fb02 f303 	mul.w	r3, r2, r3
 8003c46:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003c48:	4b0b      	ldr	r3, [pc, #44]	@ (8003c78 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c4e:	0f1b      	lsrs	r3, r3, #28
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5a:	617b      	str	r3, [r7, #20]
          break;
 8003c5c:	e002      	b.n	8003c64 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	617b      	str	r3, [r7, #20]
          break;
 8003c62:	bf00      	nop
        }
      }
      break;
 8003c64:	e000      	b.n	8003c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8003c66:	bf00      	nop
    }
  }
  return frequency;
 8003c68:	697b      	ldr	r3, [r7, #20]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	371c      	adds	r7, #28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	00bb8000 	.word	0x00bb8000
 8003c80:	017d7840 	.word	0x017d7840
 8003c84:	00f42400 	.word	0x00f42400

08003c88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e041      	b.n	8003d1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d106      	bne.n	8003cb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7fd fd0a 	bl	80016c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4610      	mov	r0, r2
 8003cc8:	f000 fd6a 	bl	80047a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b082      	sub	sp, #8
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e041      	b.n	8003dbc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d106      	bne.n	8003d52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f000 f839 	bl	8003dc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2202      	movs	r2, #2
 8003d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	3304      	adds	r3, #4
 8003d62:	4619      	mov	r1, r3
 8003d64:	4610      	mov	r0, r2
 8003d66:	f000 fd1b 	bl	80047a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3708      	adds	r7, #8
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
 8003de4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d109      	bne.n	8003e04 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	bf0c      	ite	eq
 8003dfc:	2301      	moveq	r3, #1
 8003dfe:	2300      	movne	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	e022      	b.n	8003e4a <HAL_TIM_PWM_Start_DMA+0x72>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	2b04      	cmp	r3, #4
 8003e08:	d109      	bne.n	8003e1e <HAL_TIM_PWM_Start_DMA+0x46>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	bf0c      	ite	eq
 8003e16:	2301      	moveq	r3, #1
 8003e18:	2300      	movne	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	e015      	b.n	8003e4a <HAL_TIM_PWM_Start_DMA+0x72>
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2b08      	cmp	r3, #8
 8003e22:	d109      	bne.n	8003e38 <HAL_TIM_PWM_Start_DMA+0x60>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	bf0c      	ite	eq
 8003e30:	2301      	moveq	r3, #1
 8003e32:	2300      	movne	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	e008      	b.n	8003e4a <HAL_TIM_PWM_Start_DMA+0x72>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	bf0c      	ite	eq
 8003e44:	2301      	moveq	r3, #1
 8003e46:	2300      	movne	r3, #0
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8003e4e:	2302      	movs	r3, #2
 8003e50:	e15d      	b.n	800410e <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d109      	bne.n	8003e6c <HAL_TIM_PWM_Start_DMA+0x94>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	bf0c      	ite	eq
 8003e64:	2301      	moveq	r3, #1
 8003e66:	2300      	movne	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	e022      	b.n	8003eb2 <HAL_TIM_PWM_Start_DMA+0xda>
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d109      	bne.n	8003e86 <HAL_TIM_PWM_Start_DMA+0xae>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	bf0c      	ite	eq
 8003e7e:	2301      	moveq	r3, #1
 8003e80:	2300      	movne	r3, #0
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	e015      	b.n	8003eb2 <HAL_TIM_PWM_Start_DMA+0xda>
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d109      	bne.n	8003ea0 <HAL_TIM_PWM_Start_DMA+0xc8>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	bf0c      	ite	eq
 8003e98:	2301      	moveq	r3, #1
 8003e9a:	2300      	movne	r3, #0
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	e008      	b.n	8003eb2 <HAL_TIM_PWM_Start_DMA+0xda>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	bf0c      	ite	eq
 8003eac:	2301      	moveq	r3, #1
 8003eae:	2300      	movne	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d024      	beq.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <HAL_TIM_PWM_Start_DMA+0xea>
 8003ebc:	887b      	ldrh	r3, [r7, #2]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e123      	b.n	800410e <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d104      	bne.n	8003ed6 <HAL_TIM_PWM_Start_DMA+0xfe>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ed4:	e016      	b.n	8003f04 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	2b04      	cmp	r3, #4
 8003eda:	d104      	bne.n	8003ee6 <HAL_TIM_PWM_Start_DMA+0x10e>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ee4:	e00e      	b.n	8003f04 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d104      	bne.n	8003ef6 <HAL_TIM_PWM_Start_DMA+0x11e>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ef4:	e006      	b.n	8003f04 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003efe:	e001      	b.n	8003f04 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e104      	b.n	800410e <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	2b0c      	cmp	r3, #12
 8003f08:	f200 80ae 	bhi.w	8004068 <HAL_TIM_PWM_Start_DMA+0x290>
 8003f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f14 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8003f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f12:	bf00      	nop
 8003f14:	08003f49 	.word	0x08003f49
 8003f18:	08004069 	.word	0x08004069
 8003f1c:	08004069 	.word	0x08004069
 8003f20:	08004069 	.word	0x08004069
 8003f24:	08003f91 	.word	0x08003f91
 8003f28:	08004069 	.word	0x08004069
 8003f2c:	08004069 	.word	0x08004069
 8003f30:	08004069 	.word	0x08004069
 8003f34:	08003fd9 	.word	0x08003fd9
 8003f38:	08004069 	.word	0x08004069
 8003f3c:	08004069 	.word	0x08004069
 8003f40:	08004069 	.word	0x08004069
 8003f44:	08004021 	.word	0x08004021
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4c:	4a72      	ldr	r2, [pc, #456]	@ (8004118 <HAL_TIM_PWM_Start_DMA+0x340>)
 8003f4e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f54:	4a71      	ldr	r2, [pc, #452]	@ (800411c <HAL_TIM_PWM_Start_DMA+0x344>)
 8003f56:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5c:	4a70      	ldr	r2, [pc, #448]	@ (8004120 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003f5e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	3334      	adds	r3, #52	@ 0x34
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	887b      	ldrh	r3, [r7, #2]
 8003f70:	f7fd ff0e 	bl	8001d90 <HAL_DMA_Start_IT>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e0c7      	b.n	800410e <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68da      	ldr	r2, [r3, #12]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8c:	60da      	str	r2, [r3, #12]
      break;
 8003f8e:	e06e      	b.n	800406e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f94:	4a60      	ldr	r2, [pc, #384]	@ (8004118 <HAL_TIM_PWM_Start_DMA+0x340>)
 8003f96:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9c:	4a5f      	ldr	r2, [pc, #380]	@ (800411c <HAL_TIM_PWM_Start_DMA+0x344>)
 8003f9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa4:	4a5e      	ldr	r2, [pc, #376]	@ (8004120 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003fa6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003fac:	6879      	ldr	r1, [r7, #4]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	3338      	adds	r3, #56	@ 0x38
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	887b      	ldrh	r3, [r7, #2]
 8003fb8:	f7fd feea 	bl	8001d90 <HAL_DMA_Start_IT>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e0a3      	b.n	800410e <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68da      	ldr	r2, [r3, #12]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fd4:	60da      	str	r2, [r3, #12]
      break;
 8003fd6:	e04a      	b.n	800406e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fdc:	4a4e      	ldr	r2, [pc, #312]	@ (8004118 <HAL_TIM_PWM_Start_DMA+0x340>)
 8003fde:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe4:	4a4d      	ldr	r2, [pc, #308]	@ (800411c <HAL_TIM_PWM_Start_DMA+0x344>)
 8003fe6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	4a4c      	ldr	r2, [pc, #304]	@ (8004120 <HAL_TIM_PWM_Start_DMA+0x348>)
 8003fee:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003ff4:	6879      	ldr	r1, [r7, #4]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	333c      	adds	r3, #60	@ 0x3c
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	887b      	ldrh	r3, [r7, #2]
 8004000:	f7fd fec6 	bl	8001d90 <HAL_DMA_Start_IT>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d001      	beq.n	800400e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e07f      	b.n	800410e <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68da      	ldr	r2, [r3, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800401c:	60da      	str	r2, [r3, #12]
      break;
 800401e:	e026      	b.n	800406e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004024:	4a3c      	ldr	r2, [pc, #240]	@ (8004118 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004026:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402c:	4a3b      	ldr	r2, [pc, #236]	@ (800411c <HAL_TIM_PWM_Start_DMA+0x344>)
 800402e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004034:	4a3a      	ldr	r2, [pc, #232]	@ (8004120 <HAL_TIM_PWM_Start_DMA+0x348>)
 8004036:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800403c:	6879      	ldr	r1, [r7, #4]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3340      	adds	r3, #64	@ 0x40
 8004044:	461a      	mov	r2, r3
 8004046:	887b      	ldrh	r3, [r7, #2]
 8004048:	f7fd fea2 	bl	8001d90 <HAL_DMA_Start_IT>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e05b      	b.n	800410e <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004064:	60da      	str	r2, [r3, #12]
      break;
 8004066:	e002      	b.n	800406e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	75fb      	strb	r3, [r7, #23]
      break;
 800406c:	bf00      	nop
  }

  if (status == HAL_OK)
 800406e:	7dfb      	ldrb	r3, [r7, #23]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d14b      	bne.n	800410c <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2201      	movs	r2, #1
 800407a:	68b9      	ldr	r1, [r7, #8]
 800407c:	4618      	mov	r0, r3
 800407e:	f000 fe3b 	bl	8004cf8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a27      	ldr	r2, [pc, #156]	@ (8004124 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d107      	bne.n	800409c <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800409a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a20      	ldr	r2, [pc, #128]	@ (8004124 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d018      	beq.n	80040d8 <HAL_TIM_PWM_Start_DMA+0x300>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ae:	d013      	beq.n	80040d8 <HAL_TIM_PWM_Start_DMA+0x300>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a1c      	ldr	r2, [pc, #112]	@ (8004128 <HAL_TIM_PWM_Start_DMA+0x350>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00e      	beq.n	80040d8 <HAL_TIM_PWM_Start_DMA+0x300>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a1b      	ldr	r2, [pc, #108]	@ (800412c <HAL_TIM_PWM_Start_DMA+0x354>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d009      	beq.n	80040d8 <HAL_TIM_PWM_Start_DMA+0x300>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a19      	ldr	r2, [pc, #100]	@ (8004130 <HAL_TIM_PWM_Start_DMA+0x358>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d004      	beq.n	80040d8 <HAL_TIM_PWM_Start_DMA+0x300>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a18      	ldr	r2, [pc, #96]	@ (8004134 <HAL_TIM_PWM_Start_DMA+0x35c>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d111      	bne.n	80040fc <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	2b06      	cmp	r3, #6
 80040e8:	d010      	beq.n	800410c <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f042 0201 	orr.w	r2, r2, #1
 80040f8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040fa:	e007      	b.n	800410c <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800410c:	7dfb      	ldrb	r3, [r7, #23]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3718      	adds	r7, #24
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	08004691 	.word	0x08004691
 800411c:	08004739 	.word	0x08004739
 8004120:	080045ff 	.word	0x080045ff
 8004124:	40010000 	.word	0x40010000
 8004128:	40000400 	.word	0x40000400
 800412c:	40000800 	.word	0x40000800
 8004130:	40000c00 	.word	0x40000c00
 8004134:	40014000 	.word	0x40014000

08004138 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004142:	2300      	movs	r3, #0
 8004144:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b0c      	cmp	r3, #12
 800414a:	d855      	bhi.n	80041f8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800414c:	a201      	add	r2, pc, #4	@ (adr r2, 8004154 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800414e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004152:	bf00      	nop
 8004154:	08004189 	.word	0x08004189
 8004158:	080041f9 	.word	0x080041f9
 800415c:	080041f9 	.word	0x080041f9
 8004160:	080041f9 	.word	0x080041f9
 8004164:	080041a5 	.word	0x080041a5
 8004168:	080041f9 	.word	0x080041f9
 800416c:	080041f9 	.word	0x080041f9
 8004170:	080041f9 	.word	0x080041f9
 8004174:	080041c1 	.word	0x080041c1
 8004178:	080041f9 	.word	0x080041f9
 800417c:	080041f9 	.word	0x080041f9
 8004180:	080041f9 	.word	0x080041f9
 8004184:	080041dd 	.word	0x080041dd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68da      	ldr	r2, [r3, #12]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004196:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	4618      	mov	r0, r3
 800419e:	f7fd fe4f 	bl	8001e40 <HAL_DMA_Abort_IT>
      break;
 80041a2:	e02c      	b.n	80041fe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041b2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7fd fe41 	bl	8001e40 <HAL_DMA_Abort_IT>
      break;
 80041be:	e01e      	b.n	80041fe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7fd fe33 	bl	8001e40 <HAL_DMA_Abort_IT>
      break;
 80041da:	e010      	b.n	80041fe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68da      	ldr	r2, [r3, #12]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041ea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7fd fe25 	bl	8001e40 <HAL_DMA_Abort_IT>
      break;
 80041f6:	e002      	b.n	80041fe <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	73fb      	strb	r3, [r7, #15]
      break;
 80041fc:	bf00      	nop
  }

  if (status == HAL_OK)
 80041fe:	7bfb      	ldrb	r3, [r7, #15]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d157      	bne.n	80042b4 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2200      	movs	r2, #0
 800420a:	6839      	ldr	r1, [r7, #0]
 800420c:	4618      	mov	r0, r3
 800420e:	f000 fd73 	bl	8004cf8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a2a      	ldr	r2, [pc, #168]	@ (80042c0 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d117      	bne.n	800424c <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6a1a      	ldr	r2, [r3, #32]
 8004222:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004226:	4013      	ands	r3, r2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d10f      	bne.n	800424c <HAL_TIM_PWM_Stop_DMA+0x114>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6a1a      	ldr	r2, [r3, #32]
 8004232:	f240 4344 	movw	r3, #1092	@ 0x444
 8004236:	4013      	ands	r3, r2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d107      	bne.n	800424c <HAL_TIM_PWM_Stop_DMA+0x114>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800424a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6a1a      	ldr	r2, [r3, #32]
 8004252:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004256:	4013      	ands	r3, r2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10f      	bne.n	800427c <HAL_TIM_PWM_Stop_DMA+0x144>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6a1a      	ldr	r2, [r3, #32]
 8004262:	f240 4344 	movw	r3, #1092	@ 0x444
 8004266:	4013      	ands	r3, r2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d107      	bne.n	800427c <HAL_TIM_PWM_Stop_DMA+0x144>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 0201 	bic.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d104      	bne.n	800428c <HAL_TIM_PWM_Stop_DMA+0x154>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800428a:	e013      	b.n	80042b4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	2b04      	cmp	r3, #4
 8004290:	d104      	bne.n	800429c <HAL_TIM_PWM_Stop_DMA+0x164>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800429a:	e00b      	b.n	80042b4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	2b08      	cmp	r3, #8
 80042a0:	d104      	bne.n	80042ac <HAL_TIM_PWM_Stop_DMA+0x174>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042aa:	e003      	b.n	80042b4 <HAL_TIM_PWM_Stop_DMA+0x17c>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3710      	adds	r7, #16
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40010000 	.word	0x40010000

080042c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042d0:	2300      	movs	r3, #0
 80042d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d101      	bne.n	80042e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042de:	2302      	movs	r3, #2
 80042e0:	e0ae      	b.n	8004440 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b0c      	cmp	r3, #12
 80042ee:	f200 809f 	bhi.w	8004430 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80042f2:	a201      	add	r2, pc, #4	@ (adr r2, 80042f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f8:	0800432d 	.word	0x0800432d
 80042fc:	08004431 	.word	0x08004431
 8004300:	08004431 	.word	0x08004431
 8004304:	08004431 	.word	0x08004431
 8004308:	0800436d 	.word	0x0800436d
 800430c:	08004431 	.word	0x08004431
 8004310:	08004431 	.word	0x08004431
 8004314:	08004431 	.word	0x08004431
 8004318:	080043af 	.word	0x080043af
 800431c:	08004431 	.word	0x08004431
 8004320:	08004431 	.word	0x08004431
 8004324:	08004431 	.word	0x08004431
 8004328:	080043ef 	.word	0x080043ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68b9      	ldr	r1, [r7, #8]
 8004332:	4618      	mov	r0, r3
 8004334:	f000 faba 	bl	80048ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699a      	ldr	r2, [r3, #24]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f042 0208 	orr.w	r2, r2, #8
 8004346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	699a      	ldr	r2, [r3, #24]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f022 0204 	bic.w	r2, r2, #4
 8004356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6999      	ldr	r1, [r3, #24]
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	691a      	ldr	r2, [r3, #16]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	619a      	str	r2, [r3, #24]
      break;
 800436a:	e064      	b.n	8004436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68b9      	ldr	r1, [r7, #8]
 8004372:	4618      	mov	r0, r3
 8004374:	f000 fb00 	bl	8004978 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699a      	ldr	r2, [r3, #24]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004386:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	699a      	ldr	r2, [r3, #24]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004396:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6999      	ldr	r1, [r3, #24]
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	021a      	lsls	r2, r3, #8
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	619a      	str	r2, [r3, #24]
      break;
 80043ac:	e043      	b.n	8004436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68b9      	ldr	r1, [r7, #8]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 fb4b 	bl	8004a50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	69da      	ldr	r2, [r3, #28]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f042 0208 	orr.w	r2, r2, #8
 80043c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	69da      	ldr	r2, [r3, #28]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0204 	bic.w	r2, r2, #4
 80043d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	69d9      	ldr	r1, [r3, #28]
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	691a      	ldr	r2, [r3, #16]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	430a      	orrs	r2, r1
 80043ea:	61da      	str	r2, [r3, #28]
      break;
 80043ec:	e023      	b.n	8004436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68b9      	ldr	r1, [r7, #8]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 fb95 	bl	8004b24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	69da      	ldr	r2, [r3, #28]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004408:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	69da      	ldr	r2, [r3, #28]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004418:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	69d9      	ldr	r1, [r3, #28]
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	021a      	lsls	r2, r3, #8
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	61da      	str	r2, [r3, #28]
      break;
 800442e:	e002      	b.n	8004436 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	75fb      	strb	r3, [r7, #23]
      break;
 8004434:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800443e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3718      	adds	r7, #24
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800445c:	2b01      	cmp	r3, #1
 800445e:	d101      	bne.n	8004464 <HAL_TIM_ConfigClockSource+0x1c>
 8004460:	2302      	movs	r3, #2
 8004462:	e0b4      	b.n	80045ce <HAL_TIM_ConfigClockSource+0x186>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800448a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800449c:	d03e      	beq.n	800451c <HAL_TIM_ConfigClockSource+0xd4>
 800449e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044a2:	f200 8087 	bhi.w	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044aa:	f000 8086 	beq.w	80045ba <HAL_TIM_ConfigClockSource+0x172>
 80044ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b2:	d87f      	bhi.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044b4:	2b70      	cmp	r3, #112	@ 0x70
 80044b6:	d01a      	beq.n	80044ee <HAL_TIM_ConfigClockSource+0xa6>
 80044b8:	2b70      	cmp	r3, #112	@ 0x70
 80044ba:	d87b      	bhi.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044bc:	2b60      	cmp	r3, #96	@ 0x60
 80044be:	d050      	beq.n	8004562 <HAL_TIM_ConfigClockSource+0x11a>
 80044c0:	2b60      	cmp	r3, #96	@ 0x60
 80044c2:	d877      	bhi.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044c4:	2b50      	cmp	r3, #80	@ 0x50
 80044c6:	d03c      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0xfa>
 80044c8:	2b50      	cmp	r3, #80	@ 0x50
 80044ca:	d873      	bhi.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044cc:	2b40      	cmp	r3, #64	@ 0x40
 80044ce:	d058      	beq.n	8004582 <HAL_TIM_ConfigClockSource+0x13a>
 80044d0:	2b40      	cmp	r3, #64	@ 0x40
 80044d2:	d86f      	bhi.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044d4:	2b30      	cmp	r3, #48	@ 0x30
 80044d6:	d064      	beq.n	80045a2 <HAL_TIM_ConfigClockSource+0x15a>
 80044d8:	2b30      	cmp	r3, #48	@ 0x30
 80044da:	d86b      	bhi.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044dc:	2b20      	cmp	r3, #32
 80044de:	d060      	beq.n	80045a2 <HAL_TIM_ConfigClockSource+0x15a>
 80044e0:	2b20      	cmp	r3, #32
 80044e2:	d867      	bhi.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d05c      	beq.n	80045a2 <HAL_TIM_ConfigClockSource+0x15a>
 80044e8:	2b10      	cmp	r3, #16
 80044ea:	d05a      	beq.n	80045a2 <HAL_TIM_ConfigClockSource+0x15a>
 80044ec:	e062      	b.n	80045b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044fe:	f000 fbdb 	bl	8004cb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004510:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68ba      	ldr	r2, [r7, #8]
 8004518:	609a      	str	r2, [r3, #8]
      break;
 800451a:	e04f      	b.n	80045bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800452c:	f000 fbc4 	bl	8004cb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800453e:	609a      	str	r2, [r3, #8]
      break;
 8004540:	e03c      	b.n	80045bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800454e:	461a      	mov	r2, r3
 8004550:	f000 fb38 	bl	8004bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2150      	movs	r1, #80	@ 0x50
 800455a:	4618      	mov	r0, r3
 800455c:	f000 fb91 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 8004560:	e02c      	b.n	80045bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800456e:	461a      	mov	r2, r3
 8004570:	f000 fb57 	bl	8004c22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2160      	movs	r1, #96	@ 0x60
 800457a:	4618      	mov	r0, r3
 800457c:	f000 fb81 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 8004580:	e01c      	b.n	80045bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800458e:	461a      	mov	r2, r3
 8004590:	f000 fb18 	bl	8004bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2140      	movs	r1, #64	@ 0x40
 800459a:	4618      	mov	r0, r3
 800459c:	f000 fb71 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 80045a0:	e00c      	b.n	80045bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4619      	mov	r1, r3
 80045ac:	4610      	mov	r0, r2
 80045ae:	f000 fb68 	bl	8004c82 <TIM_ITRx_SetConfig>
      break;
 80045b2:	e003      	b.n	80045bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
      break;
 80045b8:	e000      	b.n	80045bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80045ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b083      	sub	sp, #12
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr

080045fe <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b084      	sub	sp, #16
 8004602:	af00      	add	r7, sp, #0
 8004604:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	429a      	cmp	r2, r3
 8004614:	d107      	bne.n	8004626 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2201      	movs	r2, #1
 800461a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004624:	e02a      	b.n	800467c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	429a      	cmp	r2, r3
 800462e:	d107      	bne.n	8004640 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2202      	movs	r2, #2
 8004634:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800463e:	e01d      	b.n	800467c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	429a      	cmp	r2, r3
 8004648:	d107      	bne.n	800465a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2204      	movs	r2, #4
 800464e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004658:	e010      	b.n	800467c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	429a      	cmp	r2, r3
 8004662:	d107      	bne.n	8004674 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2208      	movs	r2, #8
 8004668:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004672:	e003      	b.n	800467c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f7ff ffb4 	bl	80045ea <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	771a      	strb	r2, [r3, #28]
}
 8004688:	bf00      	nop
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d10b      	bne.n	80046c0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2201      	movs	r2, #1
 80046ac:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d136      	bne.n	8004724 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046be:	e031      	b.n	8004724 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d10b      	bne.n	80046e2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2202      	movs	r2, #2
 80046ce:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	69db      	ldr	r3, [r3, #28]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d125      	bne.n	8004724 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046e0:	e020      	b.n	8004724 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d10b      	bne.n	8004704 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2204      	movs	r2, #4
 80046f0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	69db      	ldr	r3, [r3, #28]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d114      	bne.n	8004724 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004702:	e00f      	b.n	8004724 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	429a      	cmp	r2, r3
 800470c:	d10a      	bne.n	8004724 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2208      	movs	r2, #8
 8004712:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	69db      	ldr	r3, [r3, #28]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d103      	bne.n	8004724 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f7fc fbd1 	bl	8000ecc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	771a      	strb	r2, [r3, #28]
}
 8004730:	bf00      	nop
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004744:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	429a      	cmp	r2, r3
 800474e:	d103      	bne.n	8004758 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2201      	movs	r2, #1
 8004754:	771a      	strb	r2, [r3, #28]
 8004756:	e019      	b.n	800478c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	429a      	cmp	r2, r3
 8004760:	d103      	bne.n	800476a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2202      	movs	r2, #2
 8004766:	771a      	strb	r2, [r3, #28]
 8004768:	e010      	b.n	800478c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	429a      	cmp	r2, r3
 8004772:	d103      	bne.n	800477c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2204      	movs	r2, #4
 8004778:	771a      	strb	r2, [r3, #28]
 800477a:	e007      	b.n	800478c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	429a      	cmp	r2, r3
 8004784:	d102      	bne.n	800478c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2208      	movs	r2, #8
 800478a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f7ff ff22 	bl	80045d6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	771a      	strb	r2, [r3, #28]
}
 8004798:	bf00      	nop
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a37      	ldr	r2, [pc, #220]	@ (8004890 <TIM_Base_SetConfig+0xf0>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d00f      	beq.n	80047d8 <TIM_Base_SetConfig+0x38>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047be:	d00b      	beq.n	80047d8 <TIM_Base_SetConfig+0x38>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a34      	ldr	r2, [pc, #208]	@ (8004894 <TIM_Base_SetConfig+0xf4>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d007      	beq.n	80047d8 <TIM_Base_SetConfig+0x38>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a33      	ldr	r2, [pc, #204]	@ (8004898 <TIM_Base_SetConfig+0xf8>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d003      	beq.n	80047d8 <TIM_Base_SetConfig+0x38>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4a32      	ldr	r2, [pc, #200]	@ (800489c <TIM_Base_SetConfig+0xfc>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d108      	bne.n	80047ea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a28      	ldr	r2, [pc, #160]	@ (8004890 <TIM_Base_SetConfig+0xf0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d01b      	beq.n	800482a <TIM_Base_SetConfig+0x8a>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047f8:	d017      	beq.n	800482a <TIM_Base_SetConfig+0x8a>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a25      	ldr	r2, [pc, #148]	@ (8004894 <TIM_Base_SetConfig+0xf4>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d013      	beq.n	800482a <TIM_Base_SetConfig+0x8a>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a24      	ldr	r2, [pc, #144]	@ (8004898 <TIM_Base_SetConfig+0xf8>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d00f      	beq.n	800482a <TIM_Base_SetConfig+0x8a>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a23      	ldr	r2, [pc, #140]	@ (800489c <TIM_Base_SetConfig+0xfc>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d00b      	beq.n	800482a <TIM_Base_SetConfig+0x8a>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a22      	ldr	r2, [pc, #136]	@ (80048a0 <TIM_Base_SetConfig+0x100>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d007      	beq.n	800482a <TIM_Base_SetConfig+0x8a>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a21      	ldr	r2, [pc, #132]	@ (80048a4 <TIM_Base_SetConfig+0x104>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d003      	beq.n	800482a <TIM_Base_SetConfig+0x8a>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a20      	ldr	r2, [pc, #128]	@ (80048a8 <TIM_Base_SetConfig+0x108>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d108      	bne.n	800483c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	4313      	orrs	r3, r2
 800483a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	4313      	orrs	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a0c      	ldr	r2, [pc, #48]	@ (8004890 <TIM_Base_SetConfig+0xf0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d103      	bne.n	800486a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	691a      	ldr	r2, [r3, #16]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f043 0204 	orr.w	r2, r3, #4
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	601a      	str	r2, [r3, #0]
}
 8004882:	bf00      	nop
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	40010000 	.word	0x40010000
 8004894:	40000400 	.word	0x40000400
 8004898:	40000800 	.word	0x40000800
 800489c:	40000c00 	.word	0x40000c00
 80048a0:	40014000 	.word	0x40014000
 80048a4:	40014400 	.word	0x40014400
 80048a8:	40014800 	.word	0x40014800

080048ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f023 0201 	bic.w	r2, r3, #1
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f023 0303 	bic.w	r3, r3, #3
 80048e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f023 0302 	bic.w	r3, r3, #2
 80048f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a1c      	ldr	r2, [pc, #112]	@ (8004974 <TIM_OC1_SetConfig+0xc8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d10c      	bne.n	8004922 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	f023 0308 	bic.w	r3, r3, #8
 800490e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	4313      	orrs	r3, r2
 8004918:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f023 0304 	bic.w	r3, r3, #4
 8004920:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a13      	ldr	r2, [pc, #76]	@ (8004974 <TIM_OC1_SetConfig+0xc8>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d111      	bne.n	800494e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004930:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004938:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	4313      	orrs	r3, r2
 8004942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	4313      	orrs	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	693a      	ldr	r2, [r7, #16]
 8004952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	697a      	ldr	r2, [r7, #20]
 8004966:	621a      	str	r2, [r3, #32]
}
 8004968:	bf00      	nop
 800496a:	371c      	adds	r7, #28
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	40010000 	.word	0x40010000

08004978 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	f023 0210 	bic.w	r2, r3, #16
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	021b      	lsls	r3, r3, #8
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	f023 0320 	bic.w	r3, r3, #32
 80049c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a1e      	ldr	r2, [pc, #120]	@ (8004a4c <TIM_OC2_SetConfig+0xd4>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d10d      	bne.n	80049f4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a15      	ldr	r2, [pc, #84]	@ (8004a4c <TIM_OC2_SetConfig+0xd4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d113      	bne.n	8004a24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40010000 	.word	0x40010000

08004a50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b087      	sub	sp, #28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a1b      	ldr	r3, [r3, #32]
 8004a5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	69db      	ldr	r3, [r3, #28]
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0303 	bic.w	r3, r3, #3
 8004a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	021b      	lsls	r3, r3, #8
 8004aa0:	697a      	ldr	r2, [r7, #20]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8004b20 <TIM_OC3_SetConfig+0xd0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d10d      	bne.n	8004aca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ab4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ac8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a14      	ldr	r2, [pc, #80]	@ (8004b20 <TIM_OC3_SetConfig+0xd0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d113      	bne.n	8004afa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	621a      	str	r2, [r3, #32]
}
 8004b14:	bf00      	nop
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	40010000 	.word	0x40010000

08004b24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	031b      	lsls	r3, r3, #12
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a10      	ldr	r2, [pc, #64]	@ (8004bc0 <TIM_OC4_SetConfig+0x9c>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d109      	bne.n	8004b98 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	019b      	lsls	r3, r3, #6
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	621a      	str	r2, [r3, #32]
}
 8004bb2:	bf00      	nop
 8004bb4:	371c      	adds	r7, #28
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	40010000 	.word	0x40010000

08004bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6a1b      	ldr	r3, [r3, #32]
 8004bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	f023 0201 	bic.w	r2, r3, #1
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	011b      	lsls	r3, r3, #4
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f023 030a 	bic.w	r3, r3, #10
 8004c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	621a      	str	r2, [r3, #32]
}
 8004c16:	bf00      	nop
 8004c18:	371c      	adds	r7, #28
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c22:	b480      	push	{r7}
 8004c24:	b087      	sub	sp, #28
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	f023 0210 	bic.w	r2, r3, #16
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	031b      	lsls	r3, r3, #12
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	621a      	str	r2, [r3, #32]
}
 8004c76:	bf00      	nop
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b085      	sub	sp, #20
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
 8004c8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c9a:	683a      	ldr	r2, [r7, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	f043 0307 	orr.w	r3, r3, #7
 8004ca4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	609a      	str	r2, [r3, #8]
}
 8004cac:	bf00      	nop
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	021a      	lsls	r2, r3, #8
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	609a      	str	r2, [r3, #8]
}
 8004cec:	bf00      	nop
 8004cee:	371c      	adds	r7, #28
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b087      	sub	sp, #28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f003 031f 	and.w	r3, r3, #31
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6a1a      	ldr	r2, [r3, #32]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	43db      	mvns	r3, r3
 8004d1a:	401a      	ands	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a1a      	ldr	r2, [r3, #32]
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f003 031f 	and.w	r3, r3, #31
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d30:	431a      	orrs	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	621a      	str	r2, [r3, #32]
}
 8004d36:	bf00      	nop
 8004d38:	371c      	adds	r7, #28
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
	...

08004d44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d101      	bne.n	8004d5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d58:	2302      	movs	r3, #2
 8004d5a:	e050      	b.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2202      	movs	r2, #2
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8004e0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d018      	beq.n	8004dd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da8:	d013      	beq.n	8004dd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a18      	ldr	r2, [pc, #96]	@ (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d00e      	beq.n	8004dd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a16      	ldr	r2, [pc, #88]	@ (8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d009      	beq.n	8004dd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a15      	ldr	r2, [pc, #84]	@ (8004e18 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d004      	beq.n	8004dd2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a13      	ldr	r2, [pc, #76]	@ (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d10c      	bne.n	8004dec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	40010000 	.word	0x40010000
 8004e10:	40000400 	.word	0x40000400
 8004e14:	40000800 	.word	0x40000800
 8004e18:	40000c00 	.word	0x40000c00
 8004e1c:	40014000 	.word	0x40014000

08004e20 <memset>:
 8004e20:	4402      	add	r2, r0
 8004e22:	4603      	mov	r3, r0
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d100      	bne.n	8004e2a <memset+0xa>
 8004e28:	4770      	bx	lr
 8004e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e2e:	e7f9      	b.n	8004e24 <memset+0x4>

08004e30 <__errno>:
 8004e30:	4b01      	ldr	r3, [pc, #4]	@ (8004e38 <__errno+0x8>)
 8004e32:	6818      	ldr	r0, [r3, #0]
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	2000000c 	.word	0x2000000c

08004e3c <__libc_init_array>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	4d0d      	ldr	r5, [pc, #52]	@ (8004e74 <__libc_init_array+0x38>)
 8004e40:	4c0d      	ldr	r4, [pc, #52]	@ (8004e78 <__libc_init_array+0x3c>)
 8004e42:	1b64      	subs	r4, r4, r5
 8004e44:	10a4      	asrs	r4, r4, #2
 8004e46:	2600      	movs	r6, #0
 8004e48:	42a6      	cmp	r6, r4
 8004e4a:	d109      	bne.n	8004e60 <__libc_init_array+0x24>
 8004e4c:	4d0b      	ldr	r5, [pc, #44]	@ (8004e7c <__libc_init_array+0x40>)
 8004e4e:	4c0c      	ldr	r4, [pc, #48]	@ (8004e80 <__libc_init_array+0x44>)
 8004e50:	f000 ff76 	bl	8005d40 <_init>
 8004e54:	1b64      	subs	r4, r4, r5
 8004e56:	10a4      	asrs	r4, r4, #2
 8004e58:	2600      	movs	r6, #0
 8004e5a:	42a6      	cmp	r6, r4
 8004e5c:	d105      	bne.n	8004e6a <__libc_init_array+0x2e>
 8004e5e:	bd70      	pop	{r4, r5, r6, pc}
 8004e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e64:	4798      	blx	r3
 8004e66:	3601      	adds	r6, #1
 8004e68:	e7ee      	b.n	8004e48 <__libc_init_array+0xc>
 8004e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e6e:	4798      	blx	r3
 8004e70:	3601      	adds	r6, #1
 8004e72:	e7f2      	b.n	8004e5a <__libc_init_array+0x1e>
 8004e74:	08005db8 	.word	0x08005db8
 8004e78:	08005db8 	.word	0x08005db8
 8004e7c:	08005db8 	.word	0x08005db8
 8004e80:	08005dbc 	.word	0x08005dbc

08004e84 <pow>:
 8004e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e86:	ed2d 8b02 	vpush	{d8}
 8004e8a:	eeb0 8a40 	vmov.f32	s16, s0
 8004e8e:	eef0 8a60 	vmov.f32	s17, s1
 8004e92:	ec55 4b11 	vmov	r4, r5, d1
 8004e96:	f000 f873 	bl	8004f80 <__ieee754_pow>
 8004e9a:	4622      	mov	r2, r4
 8004e9c:	462b      	mov	r3, r5
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	4629      	mov	r1, r5
 8004ea2:	ec57 6b10 	vmov	r6, r7, d0
 8004ea6:	f7fb fded 	bl	8000a84 <__aeabi_dcmpun>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d13b      	bne.n	8004f26 <pow+0xa2>
 8004eae:	ec51 0b18 	vmov	r0, r1, d8
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	f7fb fdb3 	bl	8000a20 <__aeabi_dcmpeq>
 8004eba:	b1b8      	cbz	r0, 8004eec <pow+0x68>
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	4620      	mov	r0, r4
 8004ec2:	4629      	mov	r1, r5
 8004ec4:	f7fb fdac 	bl	8000a20 <__aeabi_dcmpeq>
 8004ec8:	2800      	cmp	r0, #0
 8004eca:	d146      	bne.n	8004f5a <pow+0xd6>
 8004ecc:	ec45 4b10 	vmov	d0, r4, r5
 8004ed0:	f000 f848 	bl	8004f64 <finite>
 8004ed4:	b338      	cbz	r0, 8004f26 <pow+0xa2>
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	2300      	movs	r3, #0
 8004eda:	4620      	mov	r0, r4
 8004edc:	4629      	mov	r1, r5
 8004ede:	f7fb fda9 	bl	8000a34 <__aeabi_dcmplt>
 8004ee2:	b300      	cbz	r0, 8004f26 <pow+0xa2>
 8004ee4:	f7ff ffa4 	bl	8004e30 <__errno>
 8004ee8:	2322      	movs	r3, #34	@ 0x22
 8004eea:	e01b      	b.n	8004f24 <pow+0xa0>
 8004eec:	ec47 6b10 	vmov	d0, r6, r7
 8004ef0:	f000 f838 	bl	8004f64 <finite>
 8004ef4:	b9e0      	cbnz	r0, 8004f30 <pow+0xac>
 8004ef6:	eeb0 0a48 	vmov.f32	s0, s16
 8004efa:	eef0 0a68 	vmov.f32	s1, s17
 8004efe:	f000 f831 	bl	8004f64 <finite>
 8004f02:	b1a8      	cbz	r0, 8004f30 <pow+0xac>
 8004f04:	ec45 4b10 	vmov	d0, r4, r5
 8004f08:	f000 f82c 	bl	8004f64 <finite>
 8004f0c:	b180      	cbz	r0, 8004f30 <pow+0xac>
 8004f0e:	4632      	mov	r2, r6
 8004f10:	463b      	mov	r3, r7
 8004f12:	4630      	mov	r0, r6
 8004f14:	4639      	mov	r1, r7
 8004f16:	f7fb fdb5 	bl	8000a84 <__aeabi_dcmpun>
 8004f1a:	2800      	cmp	r0, #0
 8004f1c:	d0e2      	beq.n	8004ee4 <pow+0x60>
 8004f1e:	f7ff ff87 	bl	8004e30 <__errno>
 8004f22:	2321      	movs	r3, #33	@ 0x21
 8004f24:	6003      	str	r3, [r0, #0]
 8004f26:	ecbd 8b02 	vpop	{d8}
 8004f2a:	ec47 6b10 	vmov	d0, r6, r7
 8004f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f30:	2200      	movs	r2, #0
 8004f32:	2300      	movs	r3, #0
 8004f34:	4630      	mov	r0, r6
 8004f36:	4639      	mov	r1, r7
 8004f38:	f7fb fd72 	bl	8000a20 <__aeabi_dcmpeq>
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	d0f2      	beq.n	8004f26 <pow+0xa2>
 8004f40:	eeb0 0a48 	vmov.f32	s0, s16
 8004f44:	eef0 0a68 	vmov.f32	s1, s17
 8004f48:	f000 f80c 	bl	8004f64 <finite>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	d0ea      	beq.n	8004f26 <pow+0xa2>
 8004f50:	ec45 4b10 	vmov	d0, r4, r5
 8004f54:	f000 f806 	bl	8004f64 <finite>
 8004f58:	e7c3      	b.n	8004ee2 <pow+0x5e>
 8004f5a:	4f01      	ldr	r7, [pc, #4]	@ (8004f60 <pow+0xdc>)
 8004f5c:	2600      	movs	r6, #0
 8004f5e:	e7e2      	b.n	8004f26 <pow+0xa2>
 8004f60:	3ff00000 	.word	0x3ff00000

08004f64 <finite>:
 8004f64:	b082      	sub	sp, #8
 8004f66:	ed8d 0b00 	vstr	d0, [sp]
 8004f6a:	9801      	ldr	r0, [sp, #4]
 8004f6c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8004f70:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8004f74:	0fc0      	lsrs	r0, r0, #31
 8004f76:	b002      	add	sp, #8
 8004f78:	4770      	bx	lr
 8004f7a:	0000      	movs	r0, r0
 8004f7c:	0000      	movs	r0, r0
	...

08004f80 <__ieee754_pow>:
 8004f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f84:	b091      	sub	sp, #68	@ 0x44
 8004f86:	ed8d 1b00 	vstr	d1, [sp]
 8004f8a:	e9dd 1900 	ldrd	r1, r9, [sp]
 8004f8e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8004f92:	ea5a 0001 	orrs.w	r0, sl, r1
 8004f96:	ec57 6b10 	vmov	r6, r7, d0
 8004f9a:	d113      	bne.n	8004fc4 <__ieee754_pow+0x44>
 8004f9c:	19b3      	adds	r3, r6, r6
 8004f9e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8004fa2:	4152      	adcs	r2, r2
 8004fa4:	4298      	cmp	r0, r3
 8004fa6:	4b9a      	ldr	r3, [pc, #616]	@ (8005210 <__ieee754_pow+0x290>)
 8004fa8:	4193      	sbcs	r3, r2
 8004faa:	f080 84ee 	bcs.w	800598a <__ieee754_pow+0xa0a>
 8004fae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	4639      	mov	r1, r7
 8004fb6:	f7fb f915 	bl	80001e4 <__adddf3>
 8004fba:	ec41 0b10 	vmov	d0, r0, r1
 8004fbe:	b011      	add	sp, #68	@ 0x44
 8004fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc4:	4a93      	ldr	r2, [pc, #588]	@ (8005214 <__ieee754_pow+0x294>)
 8004fc6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8004fca:	4295      	cmp	r5, r2
 8004fcc:	46b8      	mov	r8, r7
 8004fce:	4633      	mov	r3, r6
 8004fd0:	d80a      	bhi.n	8004fe8 <__ieee754_pow+0x68>
 8004fd2:	d104      	bne.n	8004fde <__ieee754_pow+0x5e>
 8004fd4:	2e00      	cmp	r6, #0
 8004fd6:	d1ea      	bne.n	8004fae <__ieee754_pow+0x2e>
 8004fd8:	45aa      	cmp	sl, r5
 8004fda:	d8e8      	bhi.n	8004fae <__ieee754_pow+0x2e>
 8004fdc:	e001      	b.n	8004fe2 <__ieee754_pow+0x62>
 8004fde:	4592      	cmp	sl, r2
 8004fe0:	d802      	bhi.n	8004fe8 <__ieee754_pow+0x68>
 8004fe2:	4592      	cmp	sl, r2
 8004fe4:	d10f      	bne.n	8005006 <__ieee754_pow+0x86>
 8004fe6:	b171      	cbz	r1, 8005006 <__ieee754_pow+0x86>
 8004fe8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8004fec:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8004ff0:	ea58 0803 	orrs.w	r8, r8, r3
 8004ff4:	d1db      	bne.n	8004fae <__ieee754_pow+0x2e>
 8004ff6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8004ffa:	18db      	adds	r3, r3, r3
 8004ffc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8005000:	4152      	adcs	r2, r2
 8005002:	4598      	cmp	r8, r3
 8005004:	e7cf      	b.n	8004fa6 <__ieee754_pow+0x26>
 8005006:	f1b8 0f00 	cmp.w	r8, #0
 800500a:	46ab      	mov	fp, r5
 800500c:	da43      	bge.n	8005096 <__ieee754_pow+0x116>
 800500e:	4a82      	ldr	r2, [pc, #520]	@ (8005218 <__ieee754_pow+0x298>)
 8005010:	4592      	cmp	sl, r2
 8005012:	d856      	bhi.n	80050c2 <__ieee754_pow+0x142>
 8005014:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8005018:	4592      	cmp	sl, r2
 800501a:	f240 84c5 	bls.w	80059a8 <__ieee754_pow+0xa28>
 800501e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8005022:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8005026:	2a14      	cmp	r2, #20
 8005028:	dd18      	ble.n	800505c <__ieee754_pow+0xdc>
 800502a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800502e:	fa21 f402 	lsr.w	r4, r1, r2
 8005032:	fa04 f202 	lsl.w	r2, r4, r2
 8005036:	428a      	cmp	r2, r1
 8005038:	f040 84b6 	bne.w	80059a8 <__ieee754_pow+0xa28>
 800503c:	f004 0401 	and.w	r4, r4, #1
 8005040:	f1c4 0402 	rsb	r4, r4, #2
 8005044:	2900      	cmp	r1, #0
 8005046:	d159      	bne.n	80050fc <__ieee754_pow+0x17c>
 8005048:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800504c:	d148      	bne.n	80050e0 <__ieee754_pow+0x160>
 800504e:	4632      	mov	r2, r6
 8005050:	463b      	mov	r3, r7
 8005052:	4630      	mov	r0, r6
 8005054:	4639      	mov	r1, r7
 8005056:	f7fb fa7b 	bl	8000550 <__aeabi_dmul>
 800505a:	e7ae      	b.n	8004fba <__ieee754_pow+0x3a>
 800505c:	2900      	cmp	r1, #0
 800505e:	d14c      	bne.n	80050fa <__ieee754_pow+0x17a>
 8005060:	f1c2 0214 	rsb	r2, r2, #20
 8005064:	fa4a f402 	asr.w	r4, sl, r2
 8005068:	fa04 f202 	lsl.w	r2, r4, r2
 800506c:	4552      	cmp	r2, sl
 800506e:	f040 8498 	bne.w	80059a2 <__ieee754_pow+0xa22>
 8005072:	f004 0401 	and.w	r4, r4, #1
 8005076:	f1c4 0402 	rsb	r4, r4, #2
 800507a:	4a68      	ldr	r2, [pc, #416]	@ (800521c <__ieee754_pow+0x29c>)
 800507c:	4592      	cmp	sl, r2
 800507e:	d1e3      	bne.n	8005048 <__ieee754_pow+0xc8>
 8005080:	f1b9 0f00 	cmp.w	r9, #0
 8005084:	f280 8489 	bge.w	800599a <__ieee754_pow+0xa1a>
 8005088:	4964      	ldr	r1, [pc, #400]	@ (800521c <__ieee754_pow+0x29c>)
 800508a:	4632      	mov	r2, r6
 800508c:	463b      	mov	r3, r7
 800508e:	2000      	movs	r0, #0
 8005090:	f7fb fb88 	bl	80007a4 <__aeabi_ddiv>
 8005094:	e791      	b.n	8004fba <__ieee754_pow+0x3a>
 8005096:	2400      	movs	r4, #0
 8005098:	bb81      	cbnz	r1, 80050fc <__ieee754_pow+0x17c>
 800509a:	4a5e      	ldr	r2, [pc, #376]	@ (8005214 <__ieee754_pow+0x294>)
 800509c:	4592      	cmp	sl, r2
 800509e:	d1ec      	bne.n	800507a <__ieee754_pow+0xfa>
 80050a0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 80050a4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80050a8:	431a      	orrs	r2, r3
 80050aa:	f000 846e 	beq.w	800598a <__ieee754_pow+0xa0a>
 80050ae:	4b5c      	ldr	r3, [pc, #368]	@ (8005220 <__ieee754_pow+0x2a0>)
 80050b0:	429d      	cmp	r5, r3
 80050b2:	d908      	bls.n	80050c6 <__ieee754_pow+0x146>
 80050b4:	f1b9 0f00 	cmp.w	r9, #0
 80050b8:	f280 846b 	bge.w	8005992 <__ieee754_pow+0xa12>
 80050bc:	2000      	movs	r0, #0
 80050be:	2100      	movs	r1, #0
 80050c0:	e77b      	b.n	8004fba <__ieee754_pow+0x3a>
 80050c2:	2402      	movs	r4, #2
 80050c4:	e7e8      	b.n	8005098 <__ieee754_pow+0x118>
 80050c6:	f1b9 0f00 	cmp.w	r9, #0
 80050ca:	f04f 0000 	mov.w	r0, #0
 80050ce:	f04f 0100 	mov.w	r1, #0
 80050d2:	f6bf af72 	bge.w	8004fba <__ieee754_pow+0x3a>
 80050d6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80050da:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80050de:	e76c      	b.n	8004fba <__ieee754_pow+0x3a>
 80050e0:	4a50      	ldr	r2, [pc, #320]	@ (8005224 <__ieee754_pow+0x2a4>)
 80050e2:	4591      	cmp	r9, r2
 80050e4:	d10a      	bne.n	80050fc <__ieee754_pow+0x17c>
 80050e6:	f1b8 0f00 	cmp.w	r8, #0
 80050ea:	db07      	blt.n	80050fc <__ieee754_pow+0x17c>
 80050ec:	ec47 6b10 	vmov	d0, r6, r7
 80050f0:	b011      	add	sp, #68	@ 0x44
 80050f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f6:	f000 bd4d 	b.w	8005b94 <__ieee754_sqrt>
 80050fa:	2400      	movs	r4, #0
 80050fc:	ec47 6b10 	vmov	d0, r6, r7
 8005100:	9302      	str	r3, [sp, #8]
 8005102:	f000 fcc5 	bl	8005a90 <fabs>
 8005106:	9b02      	ldr	r3, [sp, #8]
 8005108:	ec51 0b10 	vmov	r0, r1, d0
 800510c:	bb43      	cbnz	r3, 8005160 <__ieee754_pow+0x1e0>
 800510e:	4b43      	ldr	r3, [pc, #268]	@ (800521c <__ieee754_pow+0x29c>)
 8005110:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8005114:	429a      	cmp	r2, r3
 8005116:	d000      	beq.n	800511a <__ieee754_pow+0x19a>
 8005118:	bb15      	cbnz	r5, 8005160 <__ieee754_pow+0x1e0>
 800511a:	f1b9 0f00 	cmp.w	r9, #0
 800511e:	da05      	bge.n	800512c <__ieee754_pow+0x1ac>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	2000      	movs	r0, #0
 8005126:	493d      	ldr	r1, [pc, #244]	@ (800521c <__ieee754_pow+0x29c>)
 8005128:	f7fb fb3c 	bl	80007a4 <__aeabi_ddiv>
 800512c:	f1b8 0f00 	cmp.w	r8, #0
 8005130:	f6bf af43 	bge.w	8004fba <__ieee754_pow+0x3a>
 8005134:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8005138:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800513c:	4325      	orrs	r5, r4
 800513e:	d108      	bne.n	8005152 <__ieee754_pow+0x1d2>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4610      	mov	r0, r2
 8005146:	4619      	mov	r1, r3
 8005148:	f7fb f84a 	bl	80001e0 <__aeabi_dsub>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	e79e      	b.n	8005090 <__ieee754_pow+0x110>
 8005152:	2c01      	cmp	r4, #1
 8005154:	f47f af31 	bne.w	8004fba <__ieee754_pow+0x3a>
 8005158:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800515c:	4619      	mov	r1, r3
 800515e:	e72c      	b.n	8004fba <__ieee754_pow+0x3a>
 8005160:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8005164:	3b01      	subs	r3, #1
 8005166:	ea53 0204 	orrs.w	r2, r3, r4
 800516a:	d102      	bne.n	8005172 <__ieee754_pow+0x1f2>
 800516c:	4632      	mov	r2, r6
 800516e:	463b      	mov	r3, r7
 8005170:	e7e8      	b.n	8005144 <__ieee754_pow+0x1c4>
 8005172:	3c01      	subs	r4, #1
 8005174:	431c      	orrs	r4, r3
 8005176:	d016      	beq.n	80051a6 <__ieee754_pow+0x226>
 8005178:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005200 <__ieee754_pow+0x280>
 800517c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8005180:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005184:	f240 8110 	bls.w	80053a8 <__ieee754_pow+0x428>
 8005188:	4b27      	ldr	r3, [pc, #156]	@ (8005228 <__ieee754_pow+0x2a8>)
 800518a:	459a      	cmp	sl, r3
 800518c:	4b24      	ldr	r3, [pc, #144]	@ (8005220 <__ieee754_pow+0x2a0>)
 800518e:	d916      	bls.n	80051be <__ieee754_pow+0x23e>
 8005190:	429d      	cmp	r5, r3
 8005192:	d80b      	bhi.n	80051ac <__ieee754_pow+0x22c>
 8005194:	f1b9 0f00 	cmp.w	r9, #0
 8005198:	da0b      	bge.n	80051b2 <__ieee754_pow+0x232>
 800519a:	2000      	movs	r0, #0
 800519c:	b011      	add	sp, #68	@ 0x44
 800519e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051a2:	f000 bc6d 	b.w	8005a80 <__math_oflow>
 80051a6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8005208 <__ieee754_pow+0x288>
 80051aa:	e7e7      	b.n	800517c <__ieee754_pow+0x1fc>
 80051ac:	f1b9 0f00 	cmp.w	r9, #0
 80051b0:	dcf3      	bgt.n	800519a <__ieee754_pow+0x21a>
 80051b2:	2000      	movs	r0, #0
 80051b4:	b011      	add	sp, #68	@ 0x44
 80051b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051ba:	f000 bc59 	b.w	8005a70 <__math_uflow>
 80051be:	429d      	cmp	r5, r3
 80051c0:	d20c      	bcs.n	80051dc <__ieee754_pow+0x25c>
 80051c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051c6:	2200      	movs	r2, #0
 80051c8:	2300      	movs	r3, #0
 80051ca:	f7fb fc33 	bl	8000a34 <__aeabi_dcmplt>
 80051ce:	3800      	subs	r0, #0
 80051d0:	bf18      	it	ne
 80051d2:	2001      	movne	r0, #1
 80051d4:	f1b9 0f00 	cmp.w	r9, #0
 80051d8:	daec      	bge.n	80051b4 <__ieee754_pow+0x234>
 80051da:	e7df      	b.n	800519c <__ieee754_pow+0x21c>
 80051dc:	4b0f      	ldr	r3, [pc, #60]	@ (800521c <__ieee754_pow+0x29c>)
 80051de:	429d      	cmp	r5, r3
 80051e0:	f04f 0200 	mov.w	r2, #0
 80051e4:	d922      	bls.n	800522c <__ieee754_pow+0x2ac>
 80051e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051ea:	2300      	movs	r3, #0
 80051ec:	f7fb fc22 	bl	8000a34 <__aeabi_dcmplt>
 80051f0:	3800      	subs	r0, #0
 80051f2:	bf18      	it	ne
 80051f4:	2001      	movne	r0, #1
 80051f6:	f1b9 0f00 	cmp.w	r9, #0
 80051fa:	dccf      	bgt.n	800519c <__ieee754_pow+0x21c>
 80051fc:	e7da      	b.n	80051b4 <__ieee754_pow+0x234>
 80051fe:	bf00      	nop
 8005200:	00000000 	.word	0x00000000
 8005204:	3ff00000 	.word	0x3ff00000
 8005208:	00000000 	.word	0x00000000
 800520c:	bff00000 	.word	0xbff00000
 8005210:	fff00000 	.word	0xfff00000
 8005214:	7ff00000 	.word	0x7ff00000
 8005218:	433fffff 	.word	0x433fffff
 800521c:	3ff00000 	.word	0x3ff00000
 8005220:	3fefffff 	.word	0x3fefffff
 8005224:	3fe00000 	.word	0x3fe00000
 8005228:	43f00000 	.word	0x43f00000
 800522c:	4b5a      	ldr	r3, [pc, #360]	@ (8005398 <__ieee754_pow+0x418>)
 800522e:	f7fa ffd7 	bl	80001e0 <__aeabi_dsub>
 8005232:	a351      	add	r3, pc, #324	@ (adr r3, 8005378 <__ieee754_pow+0x3f8>)
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	4604      	mov	r4, r0
 800523a:	460d      	mov	r5, r1
 800523c:	f7fb f988 	bl	8000550 <__aeabi_dmul>
 8005240:	a34f      	add	r3, pc, #316	@ (adr r3, 8005380 <__ieee754_pow+0x400>)
 8005242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005246:	4606      	mov	r6, r0
 8005248:	460f      	mov	r7, r1
 800524a:	4620      	mov	r0, r4
 800524c:	4629      	mov	r1, r5
 800524e:	f7fb f97f 	bl	8000550 <__aeabi_dmul>
 8005252:	4b52      	ldr	r3, [pc, #328]	@ (800539c <__ieee754_pow+0x41c>)
 8005254:	4682      	mov	sl, r0
 8005256:	468b      	mov	fp, r1
 8005258:	2200      	movs	r2, #0
 800525a:	4620      	mov	r0, r4
 800525c:	4629      	mov	r1, r5
 800525e:	f7fb f977 	bl	8000550 <__aeabi_dmul>
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	a148      	add	r1, pc, #288	@ (adr r1, 8005388 <__ieee754_pow+0x408>)
 8005268:	e9d1 0100 	ldrd	r0, r1, [r1]
 800526c:	f7fa ffb8 	bl	80001e0 <__aeabi_dsub>
 8005270:	4622      	mov	r2, r4
 8005272:	462b      	mov	r3, r5
 8005274:	f7fb f96c 	bl	8000550 <__aeabi_dmul>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	2000      	movs	r0, #0
 800527e:	4948      	ldr	r1, [pc, #288]	@ (80053a0 <__ieee754_pow+0x420>)
 8005280:	f7fa ffae 	bl	80001e0 <__aeabi_dsub>
 8005284:	4622      	mov	r2, r4
 8005286:	4680      	mov	r8, r0
 8005288:	4689      	mov	r9, r1
 800528a:	462b      	mov	r3, r5
 800528c:	4620      	mov	r0, r4
 800528e:	4629      	mov	r1, r5
 8005290:	f7fb f95e 	bl	8000550 <__aeabi_dmul>
 8005294:	4602      	mov	r2, r0
 8005296:	460b      	mov	r3, r1
 8005298:	4640      	mov	r0, r8
 800529a:	4649      	mov	r1, r9
 800529c:	f7fb f958 	bl	8000550 <__aeabi_dmul>
 80052a0:	a33b      	add	r3, pc, #236	@ (adr r3, 8005390 <__ieee754_pow+0x410>)
 80052a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a6:	f7fb f953 	bl	8000550 <__aeabi_dmul>
 80052aa:	4602      	mov	r2, r0
 80052ac:	460b      	mov	r3, r1
 80052ae:	4650      	mov	r0, sl
 80052b0:	4659      	mov	r1, fp
 80052b2:	f7fa ff95 	bl	80001e0 <__aeabi_dsub>
 80052b6:	4602      	mov	r2, r0
 80052b8:	460b      	mov	r3, r1
 80052ba:	4680      	mov	r8, r0
 80052bc:	4689      	mov	r9, r1
 80052be:	4630      	mov	r0, r6
 80052c0:	4639      	mov	r1, r7
 80052c2:	f7fa ff8f 	bl	80001e4 <__adddf3>
 80052c6:	2400      	movs	r4, #0
 80052c8:	4632      	mov	r2, r6
 80052ca:	463b      	mov	r3, r7
 80052cc:	4620      	mov	r0, r4
 80052ce:	460d      	mov	r5, r1
 80052d0:	f7fa ff86 	bl	80001e0 <__aeabi_dsub>
 80052d4:	4602      	mov	r2, r0
 80052d6:	460b      	mov	r3, r1
 80052d8:	4640      	mov	r0, r8
 80052da:	4649      	mov	r1, r9
 80052dc:	f7fa ff80 	bl	80001e0 <__aeabi_dsub>
 80052e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80052e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80052e8:	2300      	movs	r3, #0
 80052ea:	9304      	str	r3, [sp, #16]
 80052ec:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80052f0:	4606      	mov	r6, r0
 80052f2:	460f      	mov	r7, r1
 80052f4:	465b      	mov	r3, fp
 80052f6:	4652      	mov	r2, sl
 80052f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052fc:	f7fa ff70 	bl	80001e0 <__aeabi_dsub>
 8005300:	4622      	mov	r2, r4
 8005302:	462b      	mov	r3, r5
 8005304:	f7fb f924 	bl	8000550 <__aeabi_dmul>
 8005308:	e9dd 2300 	ldrd	r2, r3, [sp]
 800530c:	4680      	mov	r8, r0
 800530e:	4689      	mov	r9, r1
 8005310:	4630      	mov	r0, r6
 8005312:	4639      	mov	r1, r7
 8005314:	f7fb f91c 	bl	8000550 <__aeabi_dmul>
 8005318:	4602      	mov	r2, r0
 800531a:	460b      	mov	r3, r1
 800531c:	4640      	mov	r0, r8
 800531e:	4649      	mov	r1, r9
 8005320:	f7fa ff60 	bl	80001e4 <__adddf3>
 8005324:	465b      	mov	r3, fp
 8005326:	4606      	mov	r6, r0
 8005328:	460f      	mov	r7, r1
 800532a:	4652      	mov	r2, sl
 800532c:	4620      	mov	r0, r4
 800532e:	4629      	mov	r1, r5
 8005330:	f7fb f90e 	bl	8000550 <__aeabi_dmul>
 8005334:	460b      	mov	r3, r1
 8005336:	4602      	mov	r2, r0
 8005338:	4680      	mov	r8, r0
 800533a:	4689      	mov	r9, r1
 800533c:	4630      	mov	r0, r6
 800533e:	4639      	mov	r1, r7
 8005340:	f7fa ff50 	bl	80001e4 <__adddf3>
 8005344:	4b17      	ldr	r3, [pc, #92]	@ (80053a4 <__ieee754_pow+0x424>)
 8005346:	4299      	cmp	r1, r3
 8005348:	4604      	mov	r4, r0
 800534a:	460d      	mov	r5, r1
 800534c:	468b      	mov	fp, r1
 800534e:	f340 820b 	ble.w	8005768 <__ieee754_pow+0x7e8>
 8005352:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8005356:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800535a:	4303      	orrs	r3, r0
 800535c:	f000 81ea 	beq.w	8005734 <__ieee754_pow+0x7b4>
 8005360:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005364:	2200      	movs	r2, #0
 8005366:	2300      	movs	r3, #0
 8005368:	f7fb fb64 	bl	8000a34 <__aeabi_dcmplt>
 800536c:	3800      	subs	r0, #0
 800536e:	bf18      	it	ne
 8005370:	2001      	movne	r0, #1
 8005372:	e713      	b.n	800519c <__ieee754_pow+0x21c>
 8005374:	f3af 8000 	nop.w
 8005378:	60000000 	.word	0x60000000
 800537c:	3ff71547 	.word	0x3ff71547
 8005380:	f85ddf44 	.word	0xf85ddf44
 8005384:	3e54ae0b 	.word	0x3e54ae0b
 8005388:	55555555 	.word	0x55555555
 800538c:	3fd55555 	.word	0x3fd55555
 8005390:	652b82fe 	.word	0x652b82fe
 8005394:	3ff71547 	.word	0x3ff71547
 8005398:	3ff00000 	.word	0x3ff00000
 800539c:	3fd00000 	.word	0x3fd00000
 80053a0:	3fe00000 	.word	0x3fe00000
 80053a4:	408fffff 	.word	0x408fffff
 80053a8:	4bd5      	ldr	r3, [pc, #852]	@ (8005700 <__ieee754_pow+0x780>)
 80053aa:	ea08 0303 	and.w	r3, r8, r3
 80053ae:	2200      	movs	r2, #0
 80053b0:	b92b      	cbnz	r3, 80053be <__ieee754_pow+0x43e>
 80053b2:	4bd4      	ldr	r3, [pc, #848]	@ (8005704 <__ieee754_pow+0x784>)
 80053b4:	f7fb f8cc 	bl	8000550 <__aeabi_dmul>
 80053b8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80053bc:	468b      	mov	fp, r1
 80053be:	ea4f 532b 	mov.w	r3, fp, asr #20
 80053c2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80053c6:	4413      	add	r3, r2
 80053c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ca:	4bcf      	ldr	r3, [pc, #828]	@ (8005708 <__ieee754_pow+0x788>)
 80053cc:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80053d0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80053d4:	459b      	cmp	fp, r3
 80053d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80053da:	dd08      	ble.n	80053ee <__ieee754_pow+0x46e>
 80053dc:	4bcb      	ldr	r3, [pc, #812]	@ (800570c <__ieee754_pow+0x78c>)
 80053de:	459b      	cmp	fp, r3
 80053e0:	f340 81a5 	ble.w	800572e <__ieee754_pow+0x7ae>
 80053e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053e6:	3301      	adds	r3, #1
 80053e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ea:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80053ee:	f04f 0a00 	mov.w	sl, #0
 80053f2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80053f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053f8:	4bc5      	ldr	r3, [pc, #788]	@ (8005710 <__ieee754_pow+0x790>)
 80053fa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80053fe:	ed93 7b00 	vldr	d7, [r3]
 8005402:	4629      	mov	r1, r5
 8005404:	ec53 2b17 	vmov	r2, r3, d7
 8005408:	ed8d 7b06 	vstr	d7, [sp, #24]
 800540c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005410:	f7fa fee6 	bl	80001e0 <__aeabi_dsub>
 8005414:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005418:	4606      	mov	r6, r0
 800541a:	460f      	mov	r7, r1
 800541c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005420:	f7fa fee0 	bl	80001e4 <__adddf3>
 8005424:	4602      	mov	r2, r0
 8005426:	460b      	mov	r3, r1
 8005428:	2000      	movs	r0, #0
 800542a:	49ba      	ldr	r1, [pc, #744]	@ (8005714 <__ieee754_pow+0x794>)
 800542c:	f7fb f9ba 	bl	80007a4 <__aeabi_ddiv>
 8005430:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	4630      	mov	r0, r6
 800543a:	4639      	mov	r1, r7
 800543c:	f7fb f888 	bl	8000550 <__aeabi_dmul>
 8005440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005444:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8005448:	106d      	asrs	r5, r5, #1
 800544a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800544e:	f04f 0b00 	mov.w	fp, #0
 8005452:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8005456:	4661      	mov	r1, ip
 8005458:	2200      	movs	r2, #0
 800545a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800545e:	4658      	mov	r0, fp
 8005460:	46e1      	mov	r9, ip
 8005462:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8005466:	4614      	mov	r4, r2
 8005468:	461d      	mov	r5, r3
 800546a:	f7fb f871 	bl	8000550 <__aeabi_dmul>
 800546e:	4602      	mov	r2, r0
 8005470:	460b      	mov	r3, r1
 8005472:	4630      	mov	r0, r6
 8005474:	4639      	mov	r1, r7
 8005476:	f7fa feb3 	bl	80001e0 <__aeabi_dsub>
 800547a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800547e:	4606      	mov	r6, r0
 8005480:	460f      	mov	r7, r1
 8005482:	4620      	mov	r0, r4
 8005484:	4629      	mov	r1, r5
 8005486:	f7fa feab 	bl	80001e0 <__aeabi_dsub>
 800548a:	4602      	mov	r2, r0
 800548c:	460b      	mov	r3, r1
 800548e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005492:	f7fa fea5 	bl	80001e0 <__aeabi_dsub>
 8005496:	465a      	mov	r2, fp
 8005498:	464b      	mov	r3, r9
 800549a:	f7fb f859 	bl	8000550 <__aeabi_dmul>
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	4630      	mov	r0, r6
 80054a4:	4639      	mov	r1, r7
 80054a6:	f7fa fe9b 	bl	80001e0 <__aeabi_dsub>
 80054aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80054ae:	f7fb f84f 	bl	8000550 <__aeabi_dmul>
 80054b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80054ba:	4610      	mov	r0, r2
 80054bc:	4619      	mov	r1, r3
 80054be:	f7fb f847 	bl	8000550 <__aeabi_dmul>
 80054c2:	a37d      	add	r3, pc, #500	@ (adr r3, 80056b8 <__ieee754_pow+0x738>)
 80054c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c8:	4604      	mov	r4, r0
 80054ca:	460d      	mov	r5, r1
 80054cc:	f7fb f840 	bl	8000550 <__aeabi_dmul>
 80054d0:	a37b      	add	r3, pc, #492	@ (adr r3, 80056c0 <__ieee754_pow+0x740>)
 80054d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d6:	f7fa fe85 	bl	80001e4 <__adddf3>
 80054da:	4622      	mov	r2, r4
 80054dc:	462b      	mov	r3, r5
 80054de:	f7fb f837 	bl	8000550 <__aeabi_dmul>
 80054e2:	a379      	add	r3, pc, #484	@ (adr r3, 80056c8 <__ieee754_pow+0x748>)
 80054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e8:	f7fa fe7c 	bl	80001e4 <__adddf3>
 80054ec:	4622      	mov	r2, r4
 80054ee:	462b      	mov	r3, r5
 80054f0:	f7fb f82e 	bl	8000550 <__aeabi_dmul>
 80054f4:	a376      	add	r3, pc, #472	@ (adr r3, 80056d0 <__ieee754_pow+0x750>)
 80054f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fa:	f7fa fe73 	bl	80001e4 <__adddf3>
 80054fe:	4622      	mov	r2, r4
 8005500:	462b      	mov	r3, r5
 8005502:	f7fb f825 	bl	8000550 <__aeabi_dmul>
 8005506:	a374      	add	r3, pc, #464	@ (adr r3, 80056d8 <__ieee754_pow+0x758>)
 8005508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550c:	f7fa fe6a 	bl	80001e4 <__adddf3>
 8005510:	4622      	mov	r2, r4
 8005512:	462b      	mov	r3, r5
 8005514:	f7fb f81c 	bl	8000550 <__aeabi_dmul>
 8005518:	a371      	add	r3, pc, #452	@ (adr r3, 80056e0 <__ieee754_pow+0x760>)
 800551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551e:	f7fa fe61 	bl	80001e4 <__adddf3>
 8005522:	4622      	mov	r2, r4
 8005524:	4606      	mov	r6, r0
 8005526:	460f      	mov	r7, r1
 8005528:	462b      	mov	r3, r5
 800552a:	4620      	mov	r0, r4
 800552c:	4629      	mov	r1, r5
 800552e:	f7fb f80f 	bl	8000550 <__aeabi_dmul>
 8005532:	4602      	mov	r2, r0
 8005534:	460b      	mov	r3, r1
 8005536:	4630      	mov	r0, r6
 8005538:	4639      	mov	r1, r7
 800553a:	f7fb f809 	bl	8000550 <__aeabi_dmul>
 800553e:	465a      	mov	r2, fp
 8005540:	4604      	mov	r4, r0
 8005542:	460d      	mov	r5, r1
 8005544:	464b      	mov	r3, r9
 8005546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800554a:	f7fa fe4b 	bl	80001e4 <__adddf3>
 800554e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005552:	f7fa fffd 	bl	8000550 <__aeabi_dmul>
 8005556:	4622      	mov	r2, r4
 8005558:	462b      	mov	r3, r5
 800555a:	f7fa fe43 	bl	80001e4 <__adddf3>
 800555e:	465a      	mov	r2, fp
 8005560:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005564:	464b      	mov	r3, r9
 8005566:	4658      	mov	r0, fp
 8005568:	4649      	mov	r1, r9
 800556a:	f7fa fff1 	bl	8000550 <__aeabi_dmul>
 800556e:	4b6a      	ldr	r3, [pc, #424]	@ (8005718 <__ieee754_pow+0x798>)
 8005570:	2200      	movs	r2, #0
 8005572:	4606      	mov	r6, r0
 8005574:	460f      	mov	r7, r1
 8005576:	f7fa fe35 	bl	80001e4 <__adddf3>
 800557a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800557e:	f7fa fe31 	bl	80001e4 <__adddf3>
 8005582:	46d8      	mov	r8, fp
 8005584:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8005588:	460d      	mov	r5, r1
 800558a:	465a      	mov	r2, fp
 800558c:	460b      	mov	r3, r1
 800558e:	4640      	mov	r0, r8
 8005590:	4649      	mov	r1, r9
 8005592:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8005596:	f7fa ffdb 	bl	8000550 <__aeabi_dmul>
 800559a:	465c      	mov	r4, fp
 800559c:	4680      	mov	r8, r0
 800559e:	4689      	mov	r9, r1
 80055a0:	4b5d      	ldr	r3, [pc, #372]	@ (8005718 <__ieee754_pow+0x798>)
 80055a2:	2200      	movs	r2, #0
 80055a4:	4620      	mov	r0, r4
 80055a6:	4629      	mov	r1, r5
 80055a8:	f7fa fe1a 	bl	80001e0 <__aeabi_dsub>
 80055ac:	4632      	mov	r2, r6
 80055ae:	463b      	mov	r3, r7
 80055b0:	f7fa fe16 	bl	80001e0 <__aeabi_dsub>
 80055b4:	4602      	mov	r2, r0
 80055b6:	460b      	mov	r3, r1
 80055b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80055bc:	f7fa fe10 	bl	80001e0 <__aeabi_dsub>
 80055c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055c4:	f7fa ffc4 	bl	8000550 <__aeabi_dmul>
 80055c8:	4622      	mov	r2, r4
 80055ca:	4606      	mov	r6, r0
 80055cc:	460f      	mov	r7, r1
 80055ce:	462b      	mov	r3, r5
 80055d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055d4:	f7fa ffbc 	bl	8000550 <__aeabi_dmul>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	4630      	mov	r0, r6
 80055de:	4639      	mov	r1, r7
 80055e0:	f7fa fe00 	bl	80001e4 <__adddf3>
 80055e4:	4606      	mov	r6, r0
 80055e6:	460f      	mov	r7, r1
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	4640      	mov	r0, r8
 80055ee:	4649      	mov	r1, r9
 80055f0:	f7fa fdf8 	bl	80001e4 <__adddf3>
 80055f4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80055f8:	a33b      	add	r3, pc, #236	@ (adr r3, 80056e8 <__ieee754_pow+0x768>)
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	4658      	mov	r0, fp
 8005600:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8005604:	460d      	mov	r5, r1
 8005606:	f7fa ffa3 	bl	8000550 <__aeabi_dmul>
 800560a:	465c      	mov	r4, fp
 800560c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005610:	4642      	mov	r2, r8
 8005612:	464b      	mov	r3, r9
 8005614:	4620      	mov	r0, r4
 8005616:	4629      	mov	r1, r5
 8005618:	f7fa fde2 	bl	80001e0 <__aeabi_dsub>
 800561c:	4602      	mov	r2, r0
 800561e:	460b      	mov	r3, r1
 8005620:	4630      	mov	r0, r6
 8005622:	4639      	mov	r1, r7
 8005624:	f7fa fddc 	bl	80001e0 <__aeabi_dsub>
 8005628:	a331      	add	r3, pc, #196	@ (adr r3, 80056f0 <__ieee754_pow+0x770>)
 800562a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800562e:	f7fa ff8f 	bl	8000550 <__aeabi_dmul>
 8005632:	a331      	add	r3, pc, #196	@ (adr r3, 80056f8 <__ieee754_pow+0x778>)
 8005634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005638:	4606      	mov	r6, r0
 800563a:	460f      	mov	r7, r1
 800563c:	4620      	mov	r0, r4
 800563e:	4629      	mov	r1, r5
 8005640:	f7fa ff86 	bl	8000550 <__aeabi_dmul>
 8005644:	4602      	mov	r2, r0
 8005646:	460b      	mov	r3, r1
 8005648:	4630      	mov	r0, r6
 800564a:	4639      	mov	r1, r7
 800564c:	f7fa fdca 	bl	80001e4 <__adddf3>
 8005650:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005652:	4b32      	ldr	r3, [pc, #200]	@ (800571c <__ieee754_pow+0x79c>)
 8005654:	4413      	add	r3, r2
 8005656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565a:	f7fa fdc3 	bl	80001e4 <__adddf3>
 800565e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005662:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005664:	f7fa ff0a 	bl	800047c <__aeabi_i2d>
 8005668:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800566a:	4b2d      	ldr	r3, [pc, #180]	@ (8005720 <__ieee754_pow+0x7a0>)
 800566c:	4413      	add	r3, r2
 800566e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005672:	4606      	mov	r6, r0
 8005674:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005678:	460f      	mov	r7, r1
 800567a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800567e:	f7fa fdb1 	bl	80001e4 <__adddf3>
 8005682:	4642      	mov	r2, r8
 8005684:	464b      	mov	r3, r9
 8005686:	f7fa fdad 	bl	80001e4 <__adddf3>
 800568a:	4632      	mov	r2, r6
 800568c:	463b      	mov	r3, r7
 800568e:	f7fa fda9 	bl	80001e4 <__adddf3>
 8005692:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8005696:	4632      	mov	r2, r6
 8005698:	463b      	mov	r3, r7
 800569a:	4658      	mov	r0, fp
 800569c:	460d      	mov	r5, r1
 800569e:	f7fa fd9f 	bl	80001e0 <__aeabi_dsub>
 80056a2:	4642      	mov	r2, r8
 80056a4:	464b      	mov	r3, r9
 80056a6:	f7fa fd9b 	bl	80001e0 <__aeabi_dsub>
 80056aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ae:	f7fa fd97 	bl	80001e0 <__aeabi_dsub>
 80056b2:	465c      	mov	r4, fp
 80056b4:	e036      	b.n	8005724 <__ieee754_pow+0x7a4>
 80056b6:	bf00      	nop
 80056b8:	4a454eef 	.word	0x4a454eef
 80056bc:	3fca7e28 	.word	0x3fca7e28
 80056c0:	93c9db65 	.word	0x93c9db65
 80056c4:	3fcd864a 	.word	0x3fcd864a
 80056c8:	a91d4101 	.word	0xa91d4101
 80056cc:	3fd17460 	.word	0x3fd17460
 80056d0:	518f264d 	.word	0x518f264d
 80056d4:	3fd55555 	.word	0x3fd55555
 80056d8:	db6fabff 	.word	0xdb6fabff
 80056dc:	3fdb6db6 	.word	0x3fdb6db6
 80056e0:	33333303 	.word	0x33333303
 80056e4:	3fe33333 	.word	0x3fe33333
 80056e8:	e0000000 	.word	0xe0000000
 80056ec:	3feec709 	.word	0x3feec709
 80056f0:	dc3a03fd 	.word	0xdc3a03fd
 80056f4:	3feec709 	.word	0x3feec709
 80056f8:	145b01f5 	.word	0x145b01f5
 80056fc:	be3e2fe0 	.word	0xbe3e2fe0
 8005700:	7ff00000 	.word	0x7ff00000
 8005704:	43400000 	.word	0x43400000
 8005708:	0003988e 	.word	0x0003988e
 800570c:	000bb679 	.word	0x000bb679
 8005710:	08005d90 	.word	0x08005d90
 8005714:	3ff00000 	.word	0x3ff00000
 8005718:	40080000 	.word	0x40080000
 800571c:	08005d70 	.word	0x08005d70
 8005720:	08005d80 	.word	0x08005d80
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800572c:	e5d6      	b.n	80052dc <__ieee754_pow+0x35c>
 800572e:	f04f 0a01 	mov.w	sl, #1
 8005732:	e65e      	b.n	80053f2 <__ieee754_pow+0x472>
 8005734:	a3b5      	add	r3, pc, #724	@ (adr r3, 8005a0c <__ieee754_pow+0xa8c>)
 8005736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573a:	4630      	mov	r0, r6
 800573c:	4639      	mov	r1, r7
 800573e:	f7fa fd51 	bl	80001e4 <__adddf3>
 8005742:	4642      	mov	r2, r8
 8005744:	e9cd 0100 	strd	r0, r1, [sp]
 8005748:	464b      	mov	r3, r9
 800574a:	4620      	mov	r0, r4
 800574c:	4629      	mov	r1, r5
 800574e:	f7fa fd47 	bl	80001e0 <__aeabi_dsub>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	e9dd 0100 	ldrd	r0, r1, [sp]
 800575a:	f7fb f989 	bl	8000a70 <__aeabi_dcmpgt>
 800575e:	2800      	cmp	r0, #0
 8005760:	f47f adfe 	bne.w	8005360 <__ieee754_pow+0x3e0>
 8005764:	4ba2      	ldr	r3, [pc, #648]	@ (80059f0 <__ieee754_pow+0xa70>)
 8005766:	e022      	b.n	80057ae <__ieee754_pow+0x82e>
 8005768:	4ca2      	ldr	r4, [pc, #648]	@ (80059f4 <__ieee754_pow+0xa74>)
 800576a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800576e:	42a3      	cmp	r3, r4
 8005770:	d919      	bls.n	80057a6 <__ieee754_pow+0x826>
 8005772:	4ba1      	ldr	r3, [pc, #644]	@ (80059f8 <__ieee754_pow+0xa78>)
 8005774:	440b      	add	r3, r1
 8005776:	4303      	orrs	r3, r0
 8005778:	d009      	beq.n	800578e <__ieee754_pow+0x80e>
 800577a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800577e:	2200      	movs	r2, #0
 8005780:	2300      	movs	r3, #0
 8005782:	f7fb f957 	bl	8000a34 <__aeabi_dcmplt>
 8005786:	3800      	subs	r0, #0
 8005788:	bf18      	it	ne
 800578a:	2001      	movne	r0, #1
 800578c:	e512      	b.n	80051b4 <__ieee754_pow+0x234>
 800578e:	4642      	mov	r2, r8
 8005790:	464b      	mov	r3, r9
 8005792:	f7fa fd25 	bl	80001e0 <__aeabi_dsub>
 8005796:	4632      	mov	r2, r6
 8005798:	463b      	mov	r3, r7
 800579a:	f7fb f95f 	bl	8000a5c <__aeabi_dcmpge>
 800579e:	2800      	cmp	r0, #0
 80057a0:	d1eb      	bne.n	800577a <__ieee754_pow+0x7fa>
 80057a2:	4b96      	ldr	r3, [pc, #600]	@ (80059fc <__ieee754_pow+0xa7c>)
 80057a4:	e003      	b.n	80057ae <__ieee754_pow+0x82e>
 80057a6:	4a96      	ldr	r2, [pc, #600]	@ (8005a00 <__ieee754_pow+0xa80>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	f240 80e7 	bls.w	800597c <__ieee754_pow+0x9fc>
 80057ae:	151b      	asrs	r3, r3, #20
 80057b0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80057b4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 80057b8:	fa4a fa03 	asr.w	sl, sl, r3
 80057bc:	44da      	add	sl, fp
 80057be:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80057c2:	4890      	ldr	r0, [pc, #576]	@ (8005a04 <__ieee754_pow+0xa84>)
 80057c4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80057c8:	4108      	asrs	r0, r1
 80057ca:	ea00 030a 	and.w	r3, r0, sl
 80057ce:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80057d2:	f1c1 0114 	rsb	r1, r1, #20
 80057d6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80057da:	fa4a fa01 	asr.w	sl, sl, r1
 80057de:	f1bb 0f00 	cmp.w	fp, #0
 80057e2:	4640      	mov	r0, r8
 80057e4:	4649      	mov	r1, r9
 80057e6:	f04f 0200 	mov.w	r2, #0
 80057ea:	bfb8      	it	lt
 80057ec:	f1ca 0a00 	rsblt	sl, sl, #0
 80057f0:	f7fa fcf6 	bl	80001e0 <__aeabi_dsub>
 80057f4:	4680      	mov	r8, r0
 80057f6:	4689      	mov	r9, r1
 80057f8:	4632      	mov	r2, r6
 80057fa:	463b      	mov	r3, r7
 80057fc:	4640      	mov	r0, r8
 80057fe:	4649      	mov	r1, r9
 8005800:	f7fa fcf0 	bl	80001e4 <__adddf3>
 8005804:	2400      	movs	r4, #0
 8005806:	a36a      	add	r3, pc, #424	@ (adr r3, 80059b0 <__ieee754_pow+0xa30>)
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	4620      	mov	r0, r4
 800580e:	460d      	mov	r5, r1
 8005810:	f7fa fe9e 	bl	8000550 <__aeabi_dmul>
 8005814:	4642      	mov	r2, r8
 8005816:	e9cd 0100 	strd	r0, r1, [sp]
 800581a:	464b      	mov	r3, r9
 800581c:	4620      	mov	r0, r4
 800581e:	4629      	mov	r1, r5
 8005820:	f7fa fcde 	bl	80001e0 <__aeabi_dsub>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	4630      	mov	r0, r6
 800582a:	4639      	mov	r1, r7
 800582c:	f7fa fcd8 	bl	80001e0 <__aeabi_dsub>
 8005830:	a361      	add	r3, pc, #388	@ (adr r3, 80059b8 <__ieee754_pow+0xa38>)
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	f7fa fe8b 	bl	8000550 <__aeabi_dmul>
 800583a:	a361      	add	r3, pc, #388	@ (adr r3, 80059c0 <__ieee754_pow+0xa40>)
 800583c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005840:	4680      	mov	r8, r0
 8005842:	4689      	mov	r9, r1
 8005844:	4620      	mov	r0, r4
 8005846:	4629      	mov	r1, r5
 8005848:	f7fa fe82 	bl	8000550 <__aeabi_dmul>
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4640      	mov	r0, r8
 8005852:	4649      	mov	r1, r9
 8005854:	f7fa fcc6 	bl	80001e4 <__adddf3>
 8005858:	4604      	mov	r4, r0
 800585a:	460d      	mov	r5, r1
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005864:	f7fa fcbe 	bl	80001e4 <__adddf3>
 8005868:	e9dd 2300 	ldrd	r2, r3, [sp]
 800586c:	4680      	mov	r8, r0
 800586e:	4689      	mov	r9, r1
 8005870:	f7fa fcb6 	bl	80001e0 <__aeabi_dsub>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4620      	mov	r0, r4
 800587a:	4629      	mov	r1, r5
 800587c:	f7fa fcb0 	bl	80001e0 <__aeabi_dsub>
 8005880:	4642      	mov	r2, r8
 8005882:	4606      	mov	r6, r0
 8005884:	460f      	mov	r7, r1
 8005886:	464b      	mov	r3, r9
 8005888:	4640      	mov	r0, r8
 800588a:	4649      	mov	r1, r9
 800588c:	f7fa fe60 	bl	8000550 <__aeabi_dmul>
 8005890:	a34d      	add	r3, pc, #308	@ (adr r3, 80059c8 <__ieee754_pow+0xa48>)
 8005892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005896:	4604      	mov	r4, r0
 8005898:	460d      	mov	r5, r1
 800589a:	f7fa fe59 	bl	8000550 <__aeabi_dmul>
 800589e:	a34c      	add	r3, pc, #304	@ (adr r3, 80059d0 <__ieee754_pow+0xa50>)
 80058a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a4:	f7fa fc9c 	bl	80001e0 <__aeabi_dsub>
 80058a8:	4622      	mov	r2, r4
 80058aa:	462b      	mov	r3, r5
 80058ac:	f7fa fe50 	bl	8000550 <__aeabi_dmul>
 80058b0:	a349      	add	r3, pc, #292	@ (adr r3, 80059d8 <__ieee754_pow+0xa58>)
 80058b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b6:	f7fa fc95 	bl	80001e4 <__adddf3>
 80058ba:	4622      	mov	r2, r4
 80058bc:	462b      	mov	r3, r5
 80058be:	f7fa fe47 	bl	8000550 <__aeabi_dmul>
 80058c2:	a347      	add	r3, pc, #284	@ (adr r3, 80059e0 <__ieee754_pow+0xa60>)
 80058c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c8:	f7fa fc8a 	bl	80001e0 <__aeabi_dsub>
 80058cc:	4622      	mov	r2, r4
 80058ce:	462b      	mov	r3, r5
 80058d0:	f7fa fe3e 	bl	8000550 <__aeabi_dmul>
 80058d4:	a344      	add	r3, pc, #272	@ (adr r3, 80059e8 <__ieee754_pow+0xa68>)
 80058d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058da:	f7fa fc83 	bl	80001e4 <__adddf3>
 80058de:	4622      	mov	r2, r4
 80058e0:	462b      	mov	r3, r5
 80058e2:	f7fa fe35 	bl	8000550 <__aeabi_dmul>
 80058e6:	4602      	mov	r2, r0
 80058e8:	460b      	mov	r3, r1
 80058ea:	4640      	mov	r0, r8
 80058ec:	4649      	mov	r1, r9
 80058ee:	f7fa fc77 	bl	80001e0 <__aeabi_dsub>
 80058f2:	4604      	mov	r4, r0
 80058f4:	460d      	mov	r5, r1
 80058f6:	4602      	mov	r2, r0
 80058f8:	460b      	mov	r3, r1
 80058fa:	4640      	mov	r0, r8
 80058fc:	4649      	mov	r1, r9
 80058fe:	f7fa fe27 	bl	8000550 <__aeabi_dmul>
 8005902:	2200      	movs	r2, #0
 8005904:	e9cd 0100 	strd	r0, r1, [sp]
 8005908:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800590c:	4620      	mov	r0, r4
 800590e:	4629      	mov	r1, r5
 8005910:	f7fa fc66 	bl	80001e0 <__aeabi_dsub>
 8005914:	4602      	mov	r2, r0
 8005916:	460b      	mov	r3, r1
 8005918:	e9dd 0100 	ldrd	r0, r1, [sp]
 800591c:	f7fa ff42 	bl	80007a4 <__aeabi_ddiv>
 8005920:	4632      	mov	r2, r6
 8005922:	4604      	mov	r4, r0
 8005924:	460d      	mov	r5, r1
 8005926:	463b      	mov	r3, r7
 8005928:	4640      	mov	r0, r8
 800592a:	4649      	mov	r1, r9
 800592c:	f7fa fe10 	bl	8000550 <__aeabi_dmul>
 8005930:	4632      	mov	r2, r6
 8005932:	463b      	mov	r3, r7
 8005934:	f7fa fc56 	bl	80001e4 <__adddf3>
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	4620      	mov	r0, r4
 800593e:	4629      	mov	r1, r5
 8005940:	f7fa fc4e 	bl	80001e0 <__aeabi_dsub>
 8005944:	4642      	mov	r2, r8
 8005946:	464b      	mov	r3, r9
 8005948:	f7fa fc4a 	bl	80001e0 <__aeabi_dsub>
 800594c:	460b      	mov	r3, r1
 800594e:	4602      	mov	r2, r0
 8005950:	492d      	ldr	r1, [pc, #180]	@ (8005a08 <__ieee754_pow+0xa88>)
 8005952:	2000      	movs	r0, #0
 8005954:	f7fa fc44 	bl	80001e0 <__aeabi_dsub>
 8005958:	ec41 0b10 	vmov	d0, r0, r1
 800595c:	ee10 3a90 	vmov	r3, s1
 8005960:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8005964:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005968:	da0b      	bge.n	8005982 <__ieee754_pow+0xa02>
 800596a:	4650      	mov	r0, sl
 800596c:	f000 f898 	bl	8005aa0 <scalbn>
 8005970:	ec51 0b10 	vmov	r0, r1, d0
 8005974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005978:	f7ff bb6d 	b.w	8005056 <__ieee754_pow+0xd6>
 800597c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8005980:	e73a      	b.n	80057f8 <__ieee754_pow+0x878>
 8005982:	ec51 0b10 	vmov	r0, r1, d0
 8005986:	4619      	mov	r1, r3
 8005988:	e7f4      	b.n	8005974 <__ieee754_pow+0x9f4>
 800598a:	491f      	ldr	r1, [pc, #124]	@ (8005a08 <__ieee754_pow+0xa88>)
 800598c:	2000      	movs	r0, #0
 800598e:	f7ff bb14 	b.w	8004fba <__ieee754_pow+0x3a>
 8005992:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005996:	f7ff bb10 	b.w	8004fba <__ieee754_pow+0x3a>
 800599a:	4630      	mov	r0, r6
 800599c:	4639      	mov	r1, r7
 800599e:	f7ff bb0c 	b.w	8004fba <__ieee754_pow+0x3a>
 80059a2:	460c      	mov	r4, r1
 80059a4:	f7ff bb69 	b.w	800507a <__ieee754_pow+0xfa>
 80059a8:	2400      	movs	r4, #0
 80059aa:	f7ff bb4b 	b.w	8005044 <__ieee754_pow+0xc4>
 80059ae:	bf00      	nop
 80059b0:	00000000 	.word	0x00000000
 80059b4:	3fe62e43 	.word	0x3fe62e43
 80059b8:	fefa39ef 	.word	0xfefa39ef
 80059bc:	3fe62e42 	.word	0x3fe62e42
 80059c0:	0ca86c39 	.word	0x0ca86c39
 80059c4:	be205c61 	.word	0xbe205c61
 80059c8:	72bea4d0 	.word	0x72bea4d0
 80059cc:	3e663769 	.word	0x3e663769
 80059d0:	c5d26bf1 	.word	0xc5d26bf1
 80059d4:	3ebbbd41 	.word	0x3ebbbd41
 80059d8:	af25de2c 	.word	0xaf25de2c
 80059dc:	3f11566a 	.word	0x3f11566a
 80059e0:	16bebd93 	.word	0x16bebd93
 80059e4:	3f66c16c 	.word	0x3f66c16c
 80059e8:	5555553e 	.word	0x5555553e
 80059ec:	3fc55555 	.word	0x3fc55555
 80059f0:	40900000 	.word	0x40900000
 80059f4:	4090cbff 	.word	0x4090cbff
 80059f8:	3f6f3400 	.word	0x3f6f3400
 80059fc:	4090cc00 	.word	0x4090cc00
 8005a00:	3fe00000 	.word	0x3fe00000
 8005a04:	fff00000 	.word	0xfff00000
 8005a08:	3ff00000 	.word	0x3ff00000
 8005a0c:	652b82fe 	.word	0x652b82fe
 8005a10:	3c971547 	.word	0x3c971547

08005a14 <with_errno>:
 8005a14:	b510      	push	{r4, lr}
 8005a16:	ed2d 8b02 	vpush	{d8}
 8005a1a:	eeb0 8a40 	vmov.f32	s16, s0
 8005a1e:	eef0 8a60 	vmov.f32	s17, s1
 8005a22:	4604      	mov	r4, r0
 8005a24:	f7ff fa04 	bl	8004e30 <__errno>
 8005a28:	eeb0 0a48 	vmov.f32	s0, s16
 8005a2c:	eef0 0a68 	vmov.f32	s1, s17
 8005a30:	ecbd 8b02 	vpop	{d8}
 8005a34:	6004      	str	r4, [r0, #0]
 8005a36:	bd10      	pop	{r4, pc}

08005a38 <xflow>:
 8005a38:	4603      	mov	r3, r0
 8005a3a:	b507      	push	{r0, r1, r2, lr}
 8005a3c:	ec51 0b10 	vmov	r0, r1, d0
 8005a40:	b183      	cbz	r3, 8005a64 <xflow+0x2c>
 8005a42:	4602      	mov	r2, r0
 8005a44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005a48:	e9cd 2300 	strd	r2, r3, [sp]
 8005a4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a50:	f7fa fd7e 	bl	8000550 <__aeabi_dmul>
 8005a54:	ec41 0b10 	vmov	d0, r0, r1
 8005a58:	2022      	movs	r0, #34	@ 0x22
 8005a5a:	b003      	add	sp, #12
 8005a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a60:	f7ff bfd8 	b.w	8005a14 <with_errno>
 8005a64:	4602      	mov	r2, r0
 8005a66:	460b      	mov	r3, r1
 8005a68:	e7ee      	b.n	8005a48 <xflow+0x10>
 8005a6a:	0000      	movs	r0, r0
 8005a6c:	0000      	movs	r0, r0
	...

08005a70 <__math_uflow>:
 8005a70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005a78 <__math_uflow+0x8>
 8005a74:	f7ff bfe0 	b.w	8005a38 <xflow>
 8005a78:	00000000 	.word	0x00000000
 8005a7c:	10000000 	.word	0x10000000

08005a80 <__math_oflow>:
 8005a80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005a88 <__math_oflow+0x8>
 8005a84:	f7ff bfd8 	b.w	8005a38 <xflow>
 8005a88:	00000000 	.word	0x00000000
 8005a8c:	70000000 	.word	0x70000000

08005a90 <fabs>:
 8005a90:	ec51 0b10 	vmov	r0, r1, d0
 8005a94:	4602      	mov	r2, r0
 8005a96:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005a9a:	ec43 2b10 	vmov	d0, r2, r3
 8005a9e:	4770      	bx	lr

08005aa0 <scalbn>:
 8005aa0:	b570      	push	{r4, r5, r6, lr}
 8005aa2:	ec55 4b10 	vmov	r4, r5, d0
 8005aa6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8005aaa:	4606      	mov	r6, r0
 8005aac:	462b      	mov	r3, r5
 8005aae:	b991      	cbnz	r1, 8005ad6 <scalbn+0x36>
 8005ab0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005ab4:	4323      	orrs	r3, r4
 8005ab6:	d03b      	beq.n	8005b30 <scalbn+0x90>
 8005ab8:	4b33      	ldr	r3, [pc, #204]	@ (8005b88 <scalbn+0xe8>)
 8005aba:	4620      	mov	r0, r4
 8005abc:	4629      	mov	r1, r5
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f7fa fd46 	bl	8000550 <__aeabi_dmul>
 8005ac4:	4b31      	ldr	r3, [pc, #196]	@ (8005b8c <scalbn+0xec>)
 8005ac6:	429e      	cmp	r6, r3
 8005ac8:	4604      	mov	r4, r0
 8005aca:	460d      	mov	r5, r1
 8005acc:	da0f      	bge.n	8005aee <scalbn+0x4e>
 8005ace:	a326      	add	r3, pc, #152	@ (adr r3, 8005b68 <scalbn+0xc8>)
 8005ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad4:	e01e      	b.n	8005b14 <scalbn+0x74>
 8005ad6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005ada:	4291      	cmp	r1, r2
 8005adc:	d10b      	bne.n	8005af6 <scalbn+0x56>
 8005ade:	4622      	mov	r2, r4
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	f7fa fb7e 	bl	80001e4 <__adddf3>
 8005ae8:	4604      	mov	r4, r0
 8005aea:	460d      	mov	r5, r1
 8005aec:	e020      	b.n	8005b30 <scalbn+0x90>
 8005aee:	460b      	mov	r3, r1
 8005af0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005af4:	3936      	subs	r1, #54	@ 0x36
 8005af6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005afa:	4296      	cmp	r6, r2
 8005afc:	dd0d      	ble.n	8005b1a <scalbn+0x7a>
 8005afe:	2d00      	cmp	r5, #0
 8005b00:	a11b      	add	r1, pc, #108	@ (adr r1, 8005b70 <scalbn+0xd0>)
 8005b02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b06:	da02      	bge.n	8005b0e <scalbn+0x6e>
 8005b08:	a11b      	add	r1, pc, #108	@ (adr r1, 8005b78 <scalbn+0xd8>)
 8005b0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b0e:	a318      	add	r3, pc, #96	@ (adr r3, 8005b70 <scalbn+0xd0>)
 8005b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b14:	f7fa fd1c 	bl	8000550 <__aeabi_dmul>
 8005b18:	e7e6      	b.n	8005ae8 <scalbn+0x48>
 8005b1a:	1872      	adds	r2, r6, r1
 8005b1c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005b20:	428a      	cmp	r2, r1
 8005b22:	dcec      	bgt.n	8005afe <scalbn+0x5e>
 8005b24:	2a00      	cmp	r2, #0
 8005b26:	dd06      	ble.n	8005b36 <scalbn+0x96>
 8005b28:	f36f 531e 	bfc	r3, #20, #11
 8005b2c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005b30:	ec45 4b10 	vmov	d0, r4, r5
 8005b34:	bd70      	pop	{r4, r5, r6, pc}
 8005b36:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8005b3a:	da08      	bge.n	8005b4e <scalbn+0xae>
 8005b3c:	2d00      	cmp	r5, #0
 8005b3e:	a10a      	add	r1, pc, #40	@ (adr r1, 8005b68 <scalbn+0xc8>)
 8005b40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b44:	dac3      	bge.n	8005ace <scalbn+0x2e>
 8005b46:	a10e      	add	r1, pc, #56	@ (adr r1, 8005b80 <scalbn+0xe0>)
 8005b48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b4c:	e7bf      	b.n	8005ace <scalbn+0x2e>
 8005b4e:	3236      	adds	r2, #54	@ 0x36
 8005b50:	f36f 531e 	bfc	r3, #20, #11
 8005b54:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005b58:	4620      	mov	r0, r4
 8005b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b90 <scalbn+0xf0>)
 8005b5c:	4629      	mov	r1, r5
 8005b5e:	2200      	movs	r2, #0
 8005b60:	e7d8      	b.n	8005b14 <scalbn+0x74>
 8005b62:	bf00      	nop
 8005b64:	f3af 8000 	nop.w
 8005b68:	c2f8f359 	.word	0xc2f8f359
 8005b6c:	01a56e1f 	.word	0x01a56e1f
 8005b70:	8800759c 	.word	0x8800759c
 8005b74:	7e37e43c 	.word	0x7e37e43c
 8005b78:	8800759c 	.word	0x8800759c
 8005b7c:	fe37e43c 	.word	0xfe37e43c
 8005b80:	c2f8f359 	.word	0xc2f8f359
 8005b84:	81a56e1f 	.word	0x81a56e1f
 8005b88:	43500000 	.word	0x43500000
 8005b8c:	ffff3cb0 	.word	0xffff3cb0
 8005b90:	3c900000 	.word	0x3c900000

08005b94 <__ieee754_sqrt>:
 8005b94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b98:	4a66      	ldr	r2, [pc, #408]	@ (8005d34 <__ieee754_sqrt+0x1a0>)
 8005b9a:	ec55 4b10 	vmov	r4, r5, d0
 8005b9e:	43aa      	bics	r2, r5
 8005ba0:	462b      	mov	r3, r5
 8005ba2:	4621      	mov	r1, r4
 8005ba4:	d110      	bne.n	8005bc8 <__ieee754_sqrt+0x34>
 8005ba6:	4622      	mov	r2, r4
 8005ba8:	4620      	mov	r0, r4
 8005baa:	4629      	mov	r1, r5
 8005bac:	f7fa fcd0 	bl	8000550 <__aeabi_dmul>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	4620      	mov	r0, r4
 8005bb6:	4629      	mov	r1, r5
 8005bb8:	f7fa fb14 	bl	80001e4 <__adddf3>
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	460d      	mov	r5, r1
 8005bc0:	ec45 4b10 	vmov	d0, r4, r5
 8005bc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc8:	2d00      	cmp	r5, #0
 8005bca:	dc0e      	bgt.n	8005bea <__ieee754_sqrt+0x56>
 8005bcc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8005bd0:	4322      	orrs	r2, r4
 8005bd2:	d0f5      	beq.n	8005bc0 <__ieee754_sqrt+0x2c>
 8005bd4:	b19d      	cbz	r5, 8005bfe <__ieee754_sqrt+0x6a>
 8005bd6:	4622      	mov	r2, r4
 8005bd8:	4620      	mov	r0, r4
 8005bda:	4629      	mov	r1, r5
 8005bdc:	f7fa fb00 	bl	80001e0 <__aeabi_dsub>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	f7fa fdde 	bl	80007a4 <__aeabi_ddiv>
 8005be8:	e7e8      	b.n	8005bbc <__ieee754_sqrt+0x28>
 8005bea:	152a      	asrs	r2, r5, #20
 8005bec:	d115      	bne.n	8005c1a <__ieee754_sqrt+0x86>
 8005bee:	2000      	movs	r0, #0
 8005bf0:	e009      	b.n	8005c06 <__ieee754_sqrt+0x72>
 8005bf2:	0acb      	lsrs	r3, r1, #11
 8005bf4:	3a15      	subs	r2, #21
 8005bf6:	0549      	lsls	r1, r1, #21
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d0fa      	beq.n	8005bf2 <__ieee754_sqrt+0x5e>
 8005bfc:	e7f7      	b.n	8005bee <__ieee754_sqrt+0x5a>
 8005bfe:	462a      	mov	r2, r5
 8005c00:	e7fa      	b.n	8005bf8 <__ieee754_sqrt+0x64>
 8005c02:	005b      	lsls	r3, r3, #1
 8005c04:	3001      	adds	r0, #1
 8005c06:	02dc      	lsls	r4, r3, #11
 8005c08:	d5fb      	bpl.n	8005c02 <__ieee754_sqrt+0x6e>
 8005c0a:	1e44      	subs	r4, r0, #1
 8005c0c:	1b12      	subs	r2, r2, r4
 8005c0e:	f1c0 0420 	rsb	r4, r0, #32
 8005c12:	fa21 f404 	lsr.w	r4, r1, r4
 8005c16:	4323      	orrs	r3, r4
 8005c18:	4081      	lsls	r1, r0
 8005c1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c1e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8005c22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c26:	07d2      	lsls	r2, r2, #31
 8005c28:	bf5c      	itt	pl
 8005c2a:	005b      	lslpl	r3, r3, #1
 8005c2c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8005c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005c34:	bf58      	it	pl
 8005c36:	0049      	lslpl	r1, r1, #1
 8005c38:	2600      	movs	r6, #0
 8005c3a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8005c3e:	107f      	asrs	r7, r7, #1
 8005c40:	0049      	lsls	r1, r1, #1
 8005c42:	2016      	movs	r0, #22
 8005c44:	4632      	mov	r2, r6
 8005c46:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8005c4a:	1915      	adds	r5, r2, r4
 8005c4c:	429d      	cmp	r5, r3
 8005c4e:	bfde      	ittt	le
 8005c50:	192a      	addle	r2, r5, r4
 8005c52:	1b5b      	suble	r3, r3, r5
 8005c54:	1936      	addle	r6, r6, r4
 8005c56:	0fcd      	lsrs	r5, r1, #31
 8005c58:	3801      	subs	r0, #1
 8005c5a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8005c5e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005c62:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8005c66:	d1f0      	bne.n	8005c4a <__ieee754_sqrt+0xb6>
 8005c68:	4605      	mov	r5, r0
 8005c6a:	2420      	movs	r4, #32
 8005c6c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8005c70:	4293      	cmp	r3, r2
 8005c72:	eb0c 0e00 	add.w	lr, ip, r0
 8005c76:	dc02      	bgt.n	8005c7e <__ieee754_sqrt+0xea>
 8005c78:	d113      	bne.n	8005ca2 <__ieee754_sqrt+0x10e>
 8005c7a:	458e      	cmp	lr, r1
 8005c7c:	d811      	bhi.n	8005ca2 <__ieee754_sqrt+0x10e>
 8005c7e:	f1be 0f00 	cmp.w	lr, #0
 8005c82:	eb0e 000c 	add.w	r0, lr, ip
 8005c86:	da3f      	bge.n	8005d08 <__ieee754_sqrt+0x174>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	db3d      	blt.n	8005d08 <__ieee754_sqrt+0x174>
 8005c8c:	f102 0801 	add.w	r8, r2, #1
 8005c90:	1a9b      	subs	r3, r3, r2
 8005c92:	458e      	cmp	lr, r1
 8005c94:	bf88      	it	hi
 8005c96:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8005c9a:	eba1 010e 	sub.w	r1, r1, lr
 8005c9e:	4465      	add	r5, ip
 8005ca0:	4642      	mov	r2, r8
 8005ca2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8005ca6:	3c01      	subs	r4, #1
 8005ca8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8005cac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005cb0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005cb4:	d1dc      	bne.n	8005c70 <__ieee754_sqrt+0xdc>
 8005cb6:	4319      	orrs	r1, r3
 8005cb8:	d01b      	beq.n	8005cf2 <__ieee754_sqrt+0x15e>
 8005cba:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8005d38 <__ieee754_sqrt+0x1a4>
 8005cbe:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8005d3c <__ieee754_sqrt+0x1a8>
 8005cc2:	e9da 0100 	ldrd	r0, r1, [sl]
 8005cc6:	e9db 2300 	ldrd	r2, r3, [fp]
 8005cca:	f7fa fa89 	bl	80001e0 <__aeabi_dsub>
 8005cce:	e9da 8900 	ldrd	r8, r9, [sl]
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	4640      	mov	r0, r8
 8005cd8:	4649      	mov	r1, r9
 8005cda:	f7fa feb5 	bl	8000a48 <__aeabi_dcmple>
 8005cde:	b140      	cbz	r0, 8005cf2 <__ieee754_sqrt+0x15e>
 8005ce0:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8005ce4:	e9da 0100 	ldrd	r0, r1, [sl]
 8005ce8:	e9db 2300 	ldrd	r2, r3, [fp]
 8005cec:	d10e      	bne.n	8005d0c <__ieee754_sqrt+0x178>
 8005cee:	3601      	adds	r6, #1
 8005cf0:	4625      	mov	r5, r4
 8005cf2:	1073      	asrs	r3, r6, #1
 8005cf4:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8005cf8:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8005cfc:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8005d00:	086b      	lsrs	r3, r5, #1
 8005d02:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8005d06:	e759      	b.n	8005bbc <__ieee754_sqrt+0x28>
 8005d08:	4690      	mov	r8, r2
 8005d0a:	e7c1      	b.n	8005c90 <__ieee754_sqrt+0xfc>
 8005d0c:	f7fa fa6a 	bl	80001e4 <__adddf3>
 8005d10:	e9da 8900 	ldrd	r8, r9, [sl]
 8005d14:	4602      	mov	r2, r0
 8005d16:	460b      	mov	r3, r1
 8005d18:	4640      	mov	r0, r8
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	f7fa fe8a 	bl	8000a34 <__aeabi_dcmplt>
 8005d20:	b120      	cbz	r0, 8005d2c <__ieee754_sqrt+0x198>
 8005d22:	1cab      	adds	r3, r5, #2
 8005d24:	bf08      	it	eq
 8005d26:	3601      	addeq	r6, #1
 8005d28:	3502      	adds	r5, #2
 8005d2a:	e7e2      	b.n	8005cf2 <__ieee754_sqrt+0x15e>
 8005d2c:	1c6b      	adds	r3, r5, #1
 8005d2e:	f023 0501 	bic.w	r5, r3, #1
 8005d32:	e7de      	b.n	8005cf2 <__ieee754_sqrt+0x15e>
 8005d34:	7ff00000 	.word	0x7ff00000
 8005d38:	08005da8 	.word	0x08005da8
 8005d3c:	08005da0 	.word	0x08005da0

08005d40 <_init>:
 8005d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d42:	bf00      	nop
 8005d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d46:	bc08      	pop	{r3}
 8005d48:	469e      	mov	lr, r3
 8005d4a:	4770      	bx	lr

08005d4c <_fini>:
 8005d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4e:	bf00      	nop
 8005d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d52:	bc08      	pop	{r3}
 8005d54:	469e      	mov	lr, r3
 8005d56:	4770      	bx	lr
