Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\megge\Documents\GitHub\ECE385\lab7\lab7_soc.qsys --block-symbol-file --output-directory=C:\Users\megge\Documents\GitHub\ECE385\lab7\lab7_soc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab7/lab7_soc.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 18.0]
Progress: Parameterizing module LED
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab7_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab7_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab7_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\megge\Documents\GitHub\ECE385\lab7\lab7_soc.qsys --synthesis=VERILOG --output-directory=C:\Users\megge\Documents\GitHub\ECE385\lab7\lab7_soc\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab7/lab7_soc.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 18.0]
Progress: Parameterizing module LED
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 18.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab7_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: lab7_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab7_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab7_soc: Generating lab7_soc "lab7_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5
Info: LED: Starting RTL generation for module 'lab7_soc_LED'
Info: LED:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab7_soc_LED --dir=C:/Users/megge/AppData/Local/Temp/alt8327_5343039285011694407.dir/0002_LED_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/megge/AppData/Local/Temp/alt8327_5343039285011694407.dir/0002_LED_gen//lab7_soc_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'lab7_soc_LED'
Info: LED: "lab7_soc" instantiated altera_avalon_pio "LED"
Info: nios2_gen2_0: "lab7_soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab7_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab7_soc_onchip_memory2_0 --dir=C:/Users/megge/AppData/Local/Temp/alt8327_5343039285011694407.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/megge/AppData/Local/Temp/alt8327_5343039285011694407.dir/0003_onchip_memory2_0_gen//lab7_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab7_soc_onchip_memory2_0'
Info: onchip_memory2_0: "lab7_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'lab7_soc_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab7_soc_sdram --dir=C:/Users/megge/AppData/Local/Temp/alt8327_5343039285011694407.dir/0004_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/megge/AppData/Local/Temp/alt8327_5343039285011694407.dir/0004_sdram_gen//lab7_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'lab7_soc_sdram'
Info: sdram: "lab7_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "lab7_soc" instantiated altpll "sdram_pll"
Info: sysid_qsys_0: "lab7_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab7_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Error: Generation stopped, 62 or more modules remaining
Info: lab7_soc: Done "lab7_soc" with 24 modules, 9 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
