# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../final.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../final.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0" --include "../../../../final.gen/sources_1/ip/clk_wiz_0" --include "../../../../final.gen/sources_1/ip/clk_wiz_1" --include "../../../../final.gen/sources_1/ip/clk_wiz_2" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_1/sim/mb_block_xlconcat_0_1.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_3/sim/mb_block_lmb_bram_3.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0_2/hdl/encode.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0_2/hdl/serdes_10_to_1.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0_2/hdl/srldelay.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0_2/hdl/hdmi_tx_v1_0.v" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_0_2/sim/hdmi_tx_0.v" \

sv xil_defaultlib  --include "../../../../final.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../final.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0" --include "../../../../final.gen/sources_1/ip/clk_wiz_0" --include "../../../../final.gen/sources_1/ip/clk_wiz_1" --include "../../../../final.gen/sources_1/ip/clk_wiz_2" \
"../../../../final.ip_user_files/bd/mb_block/ipshared/3a9e/src/VGA_controller.sv" \
"../../../../final.ip_user_files/bd/mb_block/ipshared/3a9e/src/font_rom.sv" \
"../../../../final.ip_user_files/bd/mb_block/ipshared/3a9e/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../final.ip_user_files/bd/mb_block/ipshared/3a9e/src/pixel_color.sv" \
"../../../../final.ip_user_files/bd/mb_block/ipshared/3a9e/src/hdmi_text_controller_v1_0.sv" \
"../../../../final.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/sim/mb_block_hdmi_text_controller_0_0.sv" \

verilog xil_defaultlib  --include "../../../../final.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../final.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_0" --include "../../../../final.gen/sources_1/ip/clk_wiz_0" --include "../../../../final.gen/sources_1/ip/clk_wiz_1" --include "../../../../final.gen/sources_1/ip/clk_wiz_2" \
"../../../../final.ip_user_files/bd/mb_block/sim/mb_block.v" \
"../../../../final.srcs/sources_1/imports/mb_block_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
