{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524823280314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524823280319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 19:01:20 2018 " "Processing started: Fri Apr 27 19:01:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524823280319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823280319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_p2 -c processor_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_p2 -c processor_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823280319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524823280552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524823280552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_p2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor_p2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_p2 " "Found entity 1: processor_p2" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BR.v 1 1 " "Found 1 design units, including 1 entities, in source file BR.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/BR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AR.v 1 1 " "Found 1 design units, including 1 entities, in source file AR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/AR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "phase_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/phase_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524823288373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823288373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_p2 " "Elaborating entity \"processor_p2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524823288432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst5 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst5\"" {  } { { "processor_p2.bdf" "inst5" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 384 464 664 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823288438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:inst6 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:inst6\"" {  } { { "processor_p2.bdf" "inst6" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 432 248 416 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823288444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 phase_counter.v(15) " "Verilog HDL assignment warning at phase_counter.v(15): truncated value with size 32 to match size of target (3)" {  } { { "phase_counter.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/phase_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524823288446 "|processor_p2|phase_counter:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR AR:inst2 " "Elaborating entity \"AR\" for hierarchy \"AR:inst2\"" {  } { { "processor_p2.bdf" "inst2" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 24 920 1200 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823288449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst1\"" {  } { { "processor_p2.bdf" "inst1" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 104 576 808 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823288453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "processor_p2.bdf" "inst4" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 104 320 528 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823288457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:inst " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:inst\"" {  } { { "processor_p2.bdf" "inst" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 104 8 304 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823288461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst3 " "Elaborating entity \"BR\" for hierarchy \"BR:inst3\"" {  } { { "processor_p2.bdf" "inst3" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 168 920 1200 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823288466 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst5\|running control_unit:inst5\|running~_emulated control_unit:inst5\|running~1 " "Register \"control_unit:inst5\|running\" is converted into an equivalent circuit using register \"control_unit:inst5\|running~_emulated\" and latch \"control_unit:inst5\|running~1\"" {  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/control_unit.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524823288815 "|processor_p2|control_unit:inst5|running"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1524823288815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[15\] GND " "Pin \"AR\[15\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[14\] GND " "Pin \"AR\[14\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[13\] GND " "Pin \"AR\[13\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[12\] GND " "Pin \"AR\[12\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[11\] GND " "Pin \"AR\[11\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[10\] GND " "Pin \"AR\[10\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[9\] GND " "Pin \"AR\[9\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[8\] GND " "Pin \"AR\[8\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[7\] GND " "Pin \"AR\[7\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[6\] GND " "Pin \"AR\[6\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[5\] GND " "Pin \"AR\[5\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[4\] GND " "Pin \"AR\[4\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[3\] GND " "Pin \"AR\[3\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[2\] GND " "Pin \"AR\[2\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[1\] GND " "Pin \"AR\[1\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[0\] GND " "Pin \"AR\[0\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 48 1312 1488 64 "AR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|AR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[15\] GND " "Pin \"BR\[15\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[14\] GND " "Pin \"BR\[14\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[13\] GND " "Pin \"BR\[13\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[12\] GND " "Pin \"BR\[12\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[11\] GND " "Pin \"BR\[11\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[10\] GND " "Pin \"BR\[10\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[9\] GND " "Pin \"BR\[9\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[8\] GND " "Pin \"BR\[8\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[7\] GND " "Pin \"BR\[7\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[6\] GND " "Pin \"BR\[6\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[5\] GND " "Pin \"BR\[5\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[4\] GND " "Pin \"BR\[4\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[3\] GND " "Pin \"BR\[3\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[2\] GND " "Pin \"BR\[2\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[1\] GND " "Pin \"BR\[1\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BR\[0\] GND " "Pin \"BR\[0\]\" is stuck at GND" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 192 1312 1488 208 "BR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524823288822 "|processor_p2|BR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524823288822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524823288867 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524823289068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524823289294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524823289294 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 176 -232 -56 192 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823289387 "|processor_p2|instruction[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524823289387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524823289388 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524823289388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524823289388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524823289388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1085 " "Peak virtual memory: 1085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524823289432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 19:01:29 2018 " "Processing ended: Fri Apr 27 19:01:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524823289432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524823289432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524823289432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524823289432 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524823290323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524823290328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 19:01:29 2018 " "Processing started: Fri Apr 27 19:01:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524823290328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524823290328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor_p2 -c processor_p2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor_p2 -c processor_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524823290328 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1524823290369 ""}
{ "Info" "0" "" "Project  = processor_p2" {  } {  } 0 0 "Project  = processor_p2" 0 0 "Fitter" 0 0 1524823290370 ""}
{ "Info" "0" "" "Revision = processor_p2" {  } {  } 0 0 "Revision = processor_p2" 0 0 "Fitter" 0 0 1524823290370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524823290454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524823290465 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor_p2 EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"processor_p2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524823290510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524823290553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524823290553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524823290712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524823290766 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524823290766 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524823290770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524823290770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524823290770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524823290770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524823290770 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524823290770 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524823290771 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1524823291178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor_p2.sdc " "Synopsys Design Constraints File file not found: 'processor_p2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524823291179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524823291179 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|running~2\|combout " "Node \"inst5\|running~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823291180 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|running~2\|datad " "Node \"inst5\|running~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823291180 ""}  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/control_unit.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1524823291180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524823291181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1524823291181 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1524823291181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clock~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524823291188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_out~output " "Destination node clock_out~output" {  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 328 992 1168 344 "clock_out" "" } } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524823291188 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524823291188 ""}  } { { "processor_p2.bdf" "" { Schematic "/export/home/016/a0165336/project/SIMPLE/processor_p2/processor_p2.bdf" { { 456 -224 -56 472 "clock" "" } } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524823291188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524823291387 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524823291388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524823291388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524823291388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524823291389 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524823291389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524823291389 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524823291389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524823291389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1524823291390 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524823291390 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524823291415 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524823291425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524823292121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524823292158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524823292174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524823292535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524823292535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524823292732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "/export/home/016/a0165336/project/SIMPLE/processor_p2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524823293784 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524823293784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524823294168 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524823294168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524823294169 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524823294307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524823294312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524823294492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524823294492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524823294696 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524823295131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1652 " "Peak virtual memory: 1652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524823295889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 19:01:35 2018 " "Processing ended: Fri Apr 27 19:01:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524823295889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524823295889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524823295889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524823295889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524823296715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524823296721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 19:01:36 2018 " "Processing started: Fri Apr 27 19:01:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524823296721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524823296721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor_p2 -c processor_p2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor_p2 -c processor_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524823296721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524823296935 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524823297649 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524823297686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524823297965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 19:01:37 2018 " "Processing ended: Fri Apr 27 19:01:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524823297965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524823297965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524823297965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524823297965 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524823298142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524823298781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524823298786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 19:01:38 2018 " "Processing started: Fri Apr 27 19:01:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524823298786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823298786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor_p2 -c processor_p2 " "Command: quartus_sta processor_p2 -c processor_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823298786 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1524823298816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823298908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823298908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823298941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823298941 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299123 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor_p2.sdc " "Synopsys Design Constraints File file not found: 'processor_p2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299283 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524823299285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524823299285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name exec exec " "create_clock -period 1.000 -name exec exec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524823299285 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299285 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|running~2\|combout " "Node \"inst5\|running~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823299286 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|running~2\|datab " "Node \"inst5\|running~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524823299286 ""}  } { { "control_unit.v" "" { Text "/export/home/016/a0165336/project/SIMPLE/processor_p2/control_unit.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299290 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524823299292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524823299328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524823299363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.159 " "Worst-case setup slack is -3.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.159              -3.159 reset  " "   -3.159              -3.159 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772              -2.772 exec  " "   -2.772              -2.772 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.409 clock  " "   -0.223              -0.409 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.415 " "Worst-case hold slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clock  " "    0.415               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 reset  " "    0.883               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 exec  " "    1.008               0.000 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.804 " "Worst-case recovery slack is -1.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.804              -5.412 clock  " "   -1.804              -5.412 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 reset  " "   -1.285              -1.285 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.461 " "Worst-case removal slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 reset  " "    1.461               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 clock  " "    1.512               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 clock  " "   -3.000              -6.855 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 reset  " "   -3.000              -4.285 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 exec  " "   -3.000              -3.000 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524823299536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524823299839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.728 " "Worst-case setup slack is -2.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.728              -2.728 reset  " "   -2.728              -2.728 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301              -2.301 exec  " "   -2.301              -2.301 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.047 clock  " "   -0.041              -0.047 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clock  " "    0.342               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 reset  " "    0.735               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 exec  " "    0.863               0.000 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.444 " "Worst-case recovery slack is -1.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.444              -4.332 clock  " "   -1.444              -4.332 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -1.234 reset  " "   -1.234              -1.234 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.238 " "Worst-case removal slack is 1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238               0.000 reset  " "    1.238               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508               0.000 clock  " "    1.508               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 clock  " "   -3.000              -6.855 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 reset  " "   -3.000              -4.285 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 exec  " "   -3.000              -3.000 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823299881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823299881 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524823300009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300165 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524823300166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.099 " "Worst-case setup slack is -1.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099              -1.099 reset  " "   -1.099              -1.099 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801              -0.801 exec  " "   -0.801              -0.801 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 clock  " "    0.429               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 reset  " "    0.335               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 exec  " "    0.454               0.000 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.077 " "Worst-case recovery slack is -1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077              -3.231 clock  " "   -1.077              -3.231 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.060 reset  " "   -0.060              -0.060 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.689 " "Worst-case removal slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 clock  " "    0.689               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 reset  " "    0.699               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.150 clock  " "   -3.000              -6.150 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.145 reset  " "   -3.000              -4.145 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 exec  " "   -3.000              -3.000 exec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524823300212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300773 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524823300876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 19:01:40 2018 " "Processing ended: Fri Apr 27 19:01:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524823300876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524823300876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524823300876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823300876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524823301738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524823301743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 19:01:41 2018 " "Processing started: Fri Apr 27 19:01:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524823301743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524823301743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor_p2 -c processor_p2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor_p2 -c processor_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524823301743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1524823301969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2_7_1200mv_100c_slow.vo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2_7_1200mv_100c_slow.vo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2_7_1200mv_-40c_slow.vo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2_7_1200mv_-40c_slow.vo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2_min_1200mv_-40c_fast.vo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2_min_1200mv_-40c_fast.vo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2.vo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2.vo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302131 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2_7_1200mv_100c_v_slow.sdo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2_7_1200mv_100c_v_slow.sdo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2_7_1200mv_-40c_v_slow.sdo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2_7_1200mv_-40c_v_slow.sdo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2_min_1200mv_-40c_v_fast.sdo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2_min_1200mv_-40c_v_fast.sdo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302183 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_p2_v.sdo /export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/ simulation " "Generated file processor_p2_v.sdo in folder \"/export/home/016/a0165336/project/SIMPLE/processor_p2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524823302198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524823302270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 19:01:42 2018 " "Processing ended: Fri Apr 27 19:01:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524823302270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524823302270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524823302270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524823302270 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524823302420 ""}
