<stg><name>deQAM_Pipeline_VITIS_LOOP_105_5</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %v_out_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_out_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %v_V_0_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %v_V_0_reload

]]></Node>
<StgValue><ssdm name="v_V_0_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %v_V_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %v_V_1_reload

]]></Node>
<StgValue><ssdm name="v_V_1_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %v_out_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i2 0, i2 %i_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader10:0 %i_V = load i2 %i_V_4

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:2 %icmp_ln1057 = icmp_eq  i2 %i_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:4 %add_ln870 = add i2 %i_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:5 %br_ln105 = br i1 %icmp_ln1057, void %.split8, void %.loopexit.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln1795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln1795"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2">
<![CDATA[
.split8:1 %trunc_ln1049 = trunc i2 %i_V

]]></Node>
<StgValue><ssdm name="trunc_ln1049"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split8:2 %select_ln573_1 = select i1 %trunc_ln1049, i4 1, i4 4

]]></Node>
<StgValue><ssdm name="select_ln573_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split8:3 %select_ln573 = select i1 %trunc_ln1049, i4 %v_V_1_reload_read, i4 %v_V_0_reload_read

]]></Node>
<StgValue><ssdm name="select_ln573"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
.split8:4 %switch_ln112 = switch i4 %select_ln573, void, i4 13, void %.split8._crit_edge, i4 15, void, i4 1, void

]]></Node>
<StgValue><ssdm name="switch_ln112"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %v_out_V_load_4 = load i4 %v_out_V

]]></Node>
<StgValue><ssdm name="v_out_V_load_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1 %select_ln223_1 = select i1 %trunc_ln1049, i4 3, i4 12

]]></Node>
<StgValue><ssdm name="select_ln223_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %v_out_V_5 = add i4 %select_ln223_1, i4 %v_out_V_load_4

]]></Node>
<StgValue><ssdm name="v_out_V_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3 %store_ln121 = store i4 %v_out_V_5, i4 %v_out_V

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln121 = br void %.split8._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %v_out_V_load = load i4 %v_out_V

]]></Node>
<StgValue><ssdm name="v_out_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %v_out_V_4 = add i4 %select_ln573_1, i4 %v_out_V_load

]]></Node>
<StgValue><ssdm name="v_out_V_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln118 = store i4 %v_out_V_4, i4 %v_out_V

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln118 = br void %.split8._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="!13"/>
<literal name="select_ln573" val="!15"/>
<literal name="select_ln573" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %v_out_V_load_3 = load i4 %v_out_V

]]></Node>
<StgValue><ssdm name="v_out_V_load_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="!13"/>
<literal name="select_ln573" val="!15"/>
<literal name="select_ln573" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1 %select_ln223 = select i1 %trunc_ln1049, i4 2, i4 8

]]></Node>
<StgValue><ssdm name="select_ln223"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="!13"/>
<literal name="select_ln573" val="!15"/>
<literal name="select_ln573" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %v_out_V_3 = add i4 %select_ln223, i4 %v_out_V_load_3

]]></Node>
<StgValue><ssdm name="v_out_V_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="!13"/>
<literal name="select_ln573" val="!15"/>
<literal name="select_ln573" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:3 %store_ln124 = store i4 %v_out_V_3, i4 %v_out_V

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
<literal name="select_ln573" val="!13"/>
<literal name="select_ln573" val="!15"/>
<literal name="select_ln573" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln124 = br void %.split8._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge:0 %store_ln870 = store i2 %add_ln870, i2 %i_V_4

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.split8._crit_edge:1 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit.loopexit2.exitStub:0 %v_out_V_load_2 = load i4 %v_out_V

]]></Node>
<StgValue><ssdm name="v_out_V_load_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit.loopexit2.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %v_out_V_out, i4 %v_out_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
.loopexit.loopexit2.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
