Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 22 09:07:22 2020
| Host         : DESKTOP-U31A7MJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file loopback_control_sets_placed.rpt
| Design       : loopback
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |              52 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG  | ut/utx/tx_next                            | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | ut/urx/s_next                             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | ut/utx/s_next                             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | FSM_onehot_loopback_status_reg[4]_i_1_n_0 | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG  | ut/urx/b_next                             | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG  | ut/utx/b_next_0                           | reset_IBUF       |                2 |              8 |         4.00 |
|  w_data_next__0 |                                           |                  |                3 |              8 |         2.67 |
|  r_data_next__0 |                                           |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG  | ut/txfifo/reg_file/w_en0                  |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG  | ut/urx/w_en0                              |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG  |                                           | reset_IBUF       |               16 |             52 |         3.25 |
+-----------------+-------------------------------------------+------------------+------------------+----------------+--------------+


