v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=4016USB
T 55200 42000 5 20 1 1 0 0 1
title1=Main Board âˆ’ USB, Power
T 55900 40700 5 14 1 1 0 1 1
file=power.sch
T 63700 40700 5 14 1 1 0 4 1
page=1
T 64700 40700 5 14 1 1 0 4 1
pageof=3
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=05-06-2014
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
N 48500 50300 49600 50300 4
{
T 49500 50350 5 8 1 1 0 6 1
netname=USB_DM
}
N 48500 49700 49600 49700 4
{
T 49500 49750 5 8 1 1 0 6 1
netname=USB_DP
}
C 45100 46800 1 0 0 GND-1.sym
N 45000 49000 45300 49000 4
N 45300 49000 45300 47200 4
C 46500 48700 1 0 0 USBLC6.sym
{
T 46700 51000 5 10 1 1 0 8 1
refdes=U1
T 46500 51600 5 10 0 0 0 0 1
symversion=1.0
T 46500 51800 5 10 0 0 0 0 1
device=IC
T 46500 52000 5 10 0 0 0 0 1
footprint=SOT26
T 46700 50800 5 10 1 1 0 8 1
value=USBLC6-2SC6
}
C 44900 47500 1 90 0 cap-1.sym
{
T 44200 47500 5 10 1 1 90 0 1
refdes=C1
T 44100 47700 5 10 0 0 90 0 1
symversion=1.0
T 43900 47700 5 10 0 0 90 0 1
device=CAPACITOR
T 43700 47700 5 10 0 0 90 0 1
footprint=smd_chip(size=0805)
T 44400 47500 5 10 1 1 90 0 1
value=100n
}
C 44000 47300 1 90 0 res-1.sym
{
T 43550 47500 5 10 1 1 90 0 1
refdes=R1
T 43300 47500 5 10 0 0 90 0 1
symversion=1.1
T 43100 47500 5 10 0 0 90 0 1
device=RESISTOR
T 42900 47500 5 10 0 0 90 0 1
footprint=smd_chip(size=0805)
T 43750 47500 5 10 1 1 90 0 1
value=330
}
N 43900 47300 43900 47200 4
N 43900 47200 45300 47200 4
N 44700 47500 44700 47200 4
N 44700 48100 44700 48300 4
N 43900 48300 47500 48300 4
N 45000 50200 46200 50200 4
N 46200 50200 46200 50300 4
N 46200 50300 46500 50300 4
N 45000 49800 46200 49800 4
N 46200 49800 46200 49700 4
N 46200 49700 46500 49700 4
N 45000 50600 45000 51300 4
N 45000 51300 51300 51300 4
N 43900 48300 43900 48400 4
C 47300 51500 1 0 0 +5-1.sym
N 47500 51300 47500 51500 4
C 53800 51500 1 0 0 VCC-1.sym
T 58800 52200 9 16 1 0 0 3 1
5V/3.3V SWITCH
C 59800 51500 1 0 0 PWR_BAR-1.sym
{
T 60186 51490 5 10 0 0 0 0 1
net=VCC_OUT:1
T 60000 51750 8 10 1 1 0 3 1
value=VCC_OUT
}
C 51300 50400 1 0 0 TCR2EF-1.sym
{
T 51600 51800 5 10 1 1 0 0 1
refdes=U2
T 51400 52100 5 10 0 0 0 0 1
symversion=1.0
T 51400 52300 5 10 0 0 0 0 1
device=IC
T 51400 52500 5 10 0 0 0 0 1
footprint=SOT25
T 51600 51600 5 10 1 1 0 0 1
value=TCR2EF33
}
N 51300 50900 51300 51300 4
C 51000 50200 1 90 0 cap-1.sym
{
T 50500 50700 5 10 1 1 90 0 1
refdes=C2
T 50200 50400 5 10 0 0 90 0 1
symversion=1.0
T 50000 50400 5 10 0 0 90 0 1
device=CAPACITOR
T 49800 50400 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 50700 50700 5 10 1 1 90 0 1
value=100n
}
N 50800 50800 50800 51300 4
C 50600 49500 1 0 0 GND-1.sym
N 50800 49900 50800 50200 4
C 52200 49500 1 0 0 GND-1.sym
N 52400 49900 52400 50400 4
C 54200 50200 1 90 0 cap-1.sym
{
T 53700 50700 5 10 1 1 90 0 1
refdes=C3
T 53400 50400 5 10 0 0 90 0 1
symversion=1.0
T 53200 50400 5 10 0 0 90 0 1
device=CAPACITOR
T 53000 50400 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 53900 50700 5 10 1 1 90 0 1
value=1u
}
N 53500 51300 54000 51300 4
N 54000 50800 54000 51500 4
C 53800 49500 1 0 0 GND-1.sym
N 54000 49900 54000 50200 4
T 52500 52200 9 16 1 0 0 3 1
3.3V/200mA
C 57400 48000 1 0 0 VCC-1.sym
N 57600 48000 57600 47800 4
N 57600 47800 58000 47800 4
C 57400 51500 1 0 0 +5-1.sym
C 59200 49200 1 0 1 PDTC114ET-1.sym
{
T 58200 49800 5 10 1 1 0 6 1
refdes=Q3
T 59100 50500 5 10 0 0 0 6 1
symversion=1.0
T 59100 50700 5 10 0 0 0 6 1
device=TRANSISTOR
T 59100 50900 5 10 0 0 0 6 1
footprint=SOT23
T 58200 49600 5 10 1 1 0 6 1
value=PDTC114ET
}
N 59000 51300 60000 51300 4
N 60000 47500 60000 51500 4
N 57600 51500 57600 51300 4
N 57600 51300 58000 51300 4
N 59000 47800 60000 47800 4
N 58300 50800 58300 50200 4
C 60200 46900 1 90 0 cap-1.sym
{
T 59700 47400 5 10 1 1 90 0 1
refdes=C4
T 59400 47100 5 10 0 0 90 0 1
symversion=1.0
T 59200 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 59000 47100 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 59900 47400 5 10 1 1 90 0 1
value=1u
}
C 59800 46300 1 0 0 GND-1.sym
N 60000 46700 60000 46900 4
C 58100 48800 1 0 0 GND-1.sym
N 59200 49700 59200 47100 4
N 59200 47100 58300 47100 4
N 58300 47100 58300 47300 4
N 59200 49700 61400 49700 4
{
T 61300 49750 5 8 1 1 0 6 1
netname=SEL_5V
}
C 57700 50300 1 90 0 res-1.sym
{
T 57250 50500 5 10 1 1 90 0 1
refdes=R2
T 57000 50500 5 10 0 0 90 0 1
symversion=1.1
T 56800 50500 5 10 0 0 90 0 1
device=RESISTOR
T 56600 50500 5 10 0 0 90 0 1
footprint=smd_chip(size=0603)
T 57450 50500 5 10 1 1 90 0 1
value=100k
}
N 57600 50300 58300 50300 4
C 43000 48400 1 0 0 CONN_USB-2.sym
{
T 43100 51100 5 10 1 1 0 0 1
refdes=J1
T 43100 51400 5 10 0 0 0 0 1
symversion=1.0
T 43100 51600 5 10 0 0 0 0 1
device=CONNECTOR
T 43100 51800 5 10 0 0 0 0 1
footprint=USB_MX_67503_1020
T 43100 50900 5 10 1 1 0 0 1
value=MX-67503-1020
}
N 47500 48700 47500 48300 4
T 58300 48100 8 10 0 0 270 6 1
value=DMP2100U
C 58000 50800 1 270 1 DMP2100U-1.sym
{
T 58100 51800 5 10 1 1 180 8 1
refdes=Q1
T 59300 50900 5 10 0 0 90 2 1
symversion=1.0
T 59500 50900 5 10 0 0 90 2 1
device=TRANSISTOR
T 59700 50900 5 10 0 0 90 2 1
footprint=SOT23
T 58100 51600 5 10 1 1 180 8 1
value=DMP2100U
}
C 58000 47300 1 270 1 DMP2100U-1.sym
{
T 58100 48300 5 10 1 1 180 8 1
refdes=Q2
T 59300 47400 5 10 0 0 90 2 1
symversion=1.0
T 59500 47400 5 10 0 0 90 2 1
device=TRANSISTOR
T 59700 47400 5 10 0 0 90 2 1
footprint=SOT23
T 58100 48100 5 10 1 1 180 8 1
value=DMP2100U
}
