Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vkoro\Final_Project\project\vga\vga_controller_640_60.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "C:\Users\vkoro\Final_Project\project\vga\vga_bsprite.v" into library work
Parsing module <vga_bsprite>.
Analyzing Verilog file "C:\Users\vkoro\Final_Project\project\vga\ipcore_dir\pezhman_mem.v" into library work
Parsing module <pezhman_mem>.
Analyzing Verilog file "C:\Users\vkoro\Final_Project\project\vga\ipcore_dir\decryption_mem.v" into library work
Parsing module <decryption_mem>.
Analyzing Verilog file "C:\Users\vkoro\Final_Project\project\vga\decrypter.v" into library work
Parsing module <decrypter>.
Analyzing Verilog file "C:\Users\vkoro\Final_Project\project\vga\vga_display.v" into library work
Parsing module <vga_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display>.
WARNING:HDLCompiler:413 - "C:\Users\vkoro\Final_Project\project\vga\vga_display.v" Line 101: Result of 32-bit expression is truncated to fit in 31-bit target.

Elaborating module <vga_controller_640_60>.

Elaborating module <vga_bsprite>.
WARNING:HDLCompiler:1127 - "C:\Users\vkoro\Final_Project\project\vga\vga_display.v" Line 157: Assignment to inside_image ignored, since the identifier is never used

Elaborating module <pezhman_mem>.
WARNING:HDLCompiler:1499 - "C:\Users\vkoro\Final_Project\project\vga\ipcore_dir\pezhman_mem.v" Line 39: Empty module <pezhman_mem> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\vkoro\Final_Project\project\vga\vga_display.v" Line 177: Assignment to button_key ignored, since the identifier is never used

Elaborating module <decrypter>.
WARNING:HDLCompiler:413 - "C:\Users\vkoro\Final_Project\project\vga\decrypter.v" Line 46: Result of 32-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Users\vkoro\Final_Project\project\vga\decrypter.v" Line 48: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <decryption_mem>.
WARNING:HDLCompiler:1499 - "C:\Users\vkoro\Final_Project\project\vga\ipcore_dir\decryption_mem.v" Line 39: Empty module <decryption_mem> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "C:\Users\vkoro\Final_Project\project\vga\vga_display.v".
        N = 2
        dec_N = 14
WARNING:Xst:647 - Input <btnU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\vkoro\Final_Project\project\vga\vga_display.v" line 148: Output port <inside_image> of the instance <sprites_mem> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\vkoro\Final_Project\project\vga\vga_display.v" line 187: Output port <done> of the instance <dec> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_25Mhz>.
    Found 1-bit register for signal <clk_decrypter>.
    Found 15-bit register for signal <write_addr>.
    Found 8-bit register for signal <dec_mem_din>.
    Found 8-bit register for signal <dout>.
    Found 15-bit register for signal <ben_read_addr>.
    Found 1-bit register for signal <decrypter_active>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 14-bit register for signal <count>.
    Found 14-bit adder for signal <count[13]_GND_1_o_add_5_OUT> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
Unit <vga_display> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "C:\Users\vkoro\Final_Project\project\vga\vga_controller_640_60.v".
        HMAX = 800
        HLINES = 640
        HFP = 648
        HSP = 744
        VMAX = 525
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_2_o_add_3_OUT> created at line 65.
    Found 11-bit adder for signal <vcounter[10]_GND_2_o_add_9_OUT> created at line 73.
    Found 11-bit comparator lessequal for signal <n0012> created at line 80
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_16_o> created at line 80
    Found 11-bit comparator lessequal for signal <n0018> created at line 87
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_19_o> created at line 87
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_20_o> created at line 92
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_21_o> created at line 92
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <vga_bsprite>.
    Related source file is "C:\Users\vkoro\Final_Project\project\vga\vga_bsprite.v".
        VGA_WIDTH = 11'b01010000000
        VGA_HEIGHT = 11'b00111100000
        IMG_WIDTH = 8'b10101111
        IMG_HEIGHT = 8'b10101111
        SCALE = 4'b0001
        START_X = 11'b00011101000
        START_Y = 11'b00010011000
        END_X = 11'b00110010111
        END_Y = 11'b00101000111
WARNING:Xst:647 - Input <blank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit subtractor for signal <div_hc[10]_GND_3_o_sub_7_OUT> created at line 56.
    Found 11-bit subtractor for signal <div_vc[10]_GND_3_o_sub_11_OUT> created at line 61.
    Found 15-bit adder for signal <rom_addr> created at line 65.
    Found 11x8-bit multiplier for signal <n0042> created at line 65.
    Found 11-bit comparator lessequal for signal <n0004> created at line 55
    Found 12-bit comparator lessequal for signal <n0006> created at line 55
    Found 11-bit comparator lessequal for signal <n0011> created at line 60
    Found 12-bit comparator lessequal for signal <n0013> created at line 60
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <vga_bsprite> synthesized.

Synthesizing Unit <decrypter>.
    Related source file is "C:\Users\vkoro\Final_Project\project\vga\decrypter.v".
    Found 8-bit register for signal <decrypted_data>.
    Found 15-bit register for signal <write_addr>.
    Found 15-bit register for signal <read_addr>.
    Found 1-bit register for signal <done>.
    Found 15-bit register for signal <counter>.
    Found 15-bit adder for signal <counter[14]_GND_6_o_add_5_OUT> created at line 48.
    Found 15-bit subtractor for signal <GND_6_o_GND_6_o_sub_5_OUT<14:0>> created at line 46.
    Found 15-bit comparator greater for signal <PWR_6_o_counter[14]_LessThan_11_o> created at line 52
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <decrypter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 11x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 15-bit subtractor                                     : 1
# Registers                                            : 21
 1-bit register                                        : 7
 11-bit register                                       : 2
 14-bit register                                       : 1
 15-bit register                                       : 5
 2-bit register                                        : 1
 3-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 11
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 2
 15-bit comparator greater                             : 1
# Multiplexers                                         : 8
 11-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/pezhman_mem.ngc>.
Reading core <ipcore_dir/decryption_mem.ngc>.
Loading core <pezhman_mem> for timing and area information for instance <ben>.
Loading core <decryption_mem> for timing and area information for instance <dec_mem>.
WARNING:Xst:1426 - The value init of the FF/Latch decrypter_active hinder the constant cleaning in the block vga_display.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <decrypter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <decrypter> synthesized (advanced).

Synthesizing (advanced) Unit <vga_bsprite>.
	Multiplier <Mmult_n0042> in block <vga_bsprite> and adder/subtractor <Madd_rom_addr> in block <vga_bsprite> are combined into a MAC<Maddsub_n0042>.
Unit <vga_bsprite> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 11x8-to-15-bit MAC                                    : 1
# Adders/Subtractors                                   : 3
 11-bit subtractor                                     : 2
 15-bit subtractor                                     : 1
# Counters                                             : 4
 11-bit up counter                                     : 2
 14-bit up counter                                     : 1
 15-bit up counter                                     : 1
# Registers                                            : 99
 Flip-Flops                                            : 99
# Comparators                                          : 11
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator lessequal                           : 2
 15-bit comparator greater                             : 1
# Multiplexers                                         : 6
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch decrypter_active hinder the constant cleaning in the block vga_display.
   You should achieve better results by setting this init to 1.

Optimizing unit <vga_display> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <decrypter> ...

Optimizing unit <vga_bsprite> ...
WARNING:Xst:2677 - Node <vc/blank> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <dec/done> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:1293 - FF/Latch <vc/vcounter_10> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 147
 Flip-Flops                                            : 147

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 277
#      GND                         : 3
#      INV                         : 19
#      LUT1                        : 28
#      LUT2                        : 14
#      LUT3                        : 52
#      LUT4                        : 6
#      LUT5                        : 3
#      LUT6                        : 24
#      MUXCY                       : 60
#      VCC                         : 3
#      XORCY                       : 65
# FlipFlops/Latches                : 165
#      FD                          : 73
#      FDC                         : 19
#      FDCE                        : 10
#      FDE                         : 40
#      FDRE                        : 23
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 9
#      OBUF                        : 27
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             165  out of  18224     0%  
 Number of Slice LUTs:                  148  out of   9112     1%  
    Number used as Logic:               146  out of   9112     1%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    228
   Number with an unused Flip Flop:      63  out of    228    27%  
   Number with an unused LUT:            80  out of    228    35%  
   Number of fully used LUT-FF pairs:    85  out of    228    37%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  37  out of    232    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                         | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
ClkPort                            | BUFGP                                                                                                                         | 16    |
clk_25Mhz                          | BUFG                                                                                                                          | 130   |
clk_decrypter                      | BUFG                                                                                                                          | 53    |
ben/N1                             | NONE(ben/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 16    |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.815ns (Maximum Frequency: 101.881MHz)
   Minimum input arrival time before clock: 4.591ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 1.932ns (frequency: 517.531MHz)
  Total number of paths / destination ports: 107 / 16
-------------------------------------------------------------------------
Delay:               1.932ns (Levels of Logic = 14)
  Source:            count_1 (FF)
  Destination:       count_13 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: count_1 to count_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.617  count_1 (count_1)
     LUT1:I0->O            1   0.205   0.000  Mcount_count_cy<1>_rt (Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     XORCY:CI->O           1   0.180   0.000  Mcount_count_xor<13> (Result<13>)
     FD:D                      0.102          count_13
    ----------------------------------------
    Total                      1.932ns (1.315ns logic, 0.617ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25Mhz'
  Clock period: 9.815ns (frequency: 101.881MHz)
  Total number of paths / destination ports: 33653 / 805
-------------------------------------------------------------------------
Delay:               9.815ns (Levels of Logic = 5)
  Source:            vc/vcounter_8 (FF)
  Destination:       dec_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clk_25Mhz rising
  Destination Clock: clk_25Mhz rising

  Data Path: vc/vcounter_8 to dec_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   1.253  vc/vcounter_8 (vc/vcounter_8)
     LUT6:I1->O            3   0.203   0.651  sprites_mem/Mmux_y131 (sprites_mem/Mmux_y131)
     LUT3:I2->O            1   0.205   0.579  sprites_mem/Mmux_y11 (sprites_mem/y<0>)
     DSP48A1:B0->P14      10   4.394   0.856  sprites_mem/Maddsub_n0042 (sprite_read_addr<14>)
     begin scope: 'dec_mem:addrb<14>'
     INV:I->O              8   0.206   0.802  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21_INV_0 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb)
     RAMB16BWER:ENB            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      9.815ns (5.675ns logic, 4.140ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_decrypter'
  Clock period: 2.004ns (frequency: 498.940MHz)
  Total number of paths / destination ports: 255 / 45
-------------------------------------------------------------------------
Delay:               2.004ns (Levels of Logic = 16)
  Source:            dec/counter_0 (FF)
  Destination:       dec/counter_14 (FF)
  Source Clock:      clk_decrypter rising
  Destination Clock: clk_decrypter rising

  Data Path: dec/counter_0 to dec/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.651  dec/counter_0 (dec/counter_0)
     LUT1:I0->O            1   0.205   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<0>_rt (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<0> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<1> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<2> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<3> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<4> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<5> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<6> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<7> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<8> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<9> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<10> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<11> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<12> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<12>)
     MUXCY:CI->O           0   0.019   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<13> (dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_cy<13>)
     XORCY:CI->O           1   0.180   0.000  dec/Msub_GND_6_o_GND_6_o_sub_5_OUT<14:0>_xor<14> (dec/GND_6_o_GND_6_o_sub_5_OUT<14>)
     FDE:D                     0.102          dec/write_addr_14
    ----------------------------------------
    Total                      2.004ns (1.353ns logic, 0.651ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.014ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       vc/vcounter_9 (FF)
  Destination Clock: clk_25Mhz rising

  Data Path: rst to vc/vcounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.362  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          vc/hcounter_0
    ----------------------------------------
    Total                      3.014ns (1.652ns logic, 1.362ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_decrypter'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              4.591ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dec/write_addr_14 (FF)
  Destination Clock: clk_decrypter rising

  Data Path: rst to dec/write_addr_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.467  rst_IBUF (rst_IBUF)
     LUT2:I0->O           38   0.203   1.376  dec/_n0046_inv1 (dec/_n0046_inv)
     FDE:CE                    0.322          dec/decrypted_data_0
    ----------------------------------------
    Total                      4.591ns (1.747ns logic, 2.844ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk_25Mhz rising

  Data Path: R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  R_2 (R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.932|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25Mhz      |    9.815|         |         |         |
clk_decrypter  |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_decrypter
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25Mhz      |    3.620|         |         |         |
clk_decrypter  |    2.004|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.73 secs
 
--> 

Total memory usage is 317532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    3 (   0 filtered)

